
main.out:     file format elf32-littlearm


Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200008f4 	.word	0x200008f4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08010698 	.word	0x08010698

080001e4 <frame_dummy>:
 80001e4:	4b08      	ldr	r3, [pc, #32]	; (8000208 <frame_dummy+0x24>)
 80001e6:	b510      	push	{r4, lr}
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4908      	ldr	r1, [pc, #32]	; (800020c <frame_dummy+0x28>)
 80001ec:	4808      	ldr	r0, [pc, #32]	; (8000210 <frame_dummy+0x2c>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	4808      	ldr	r0, [pc, #32]	; (8000214 <frame_dummy+0x30>)
 80001f4:	6803      	ldr	r3, [r0, #0]
 80001f6:	b903      	cbnz	r3, 80001fa <frame_dummy+0x16>
 80001f8:	bd10      	pop	{r4, pc}
 80001fa:	4b07      	ldr	r3, [pc, #28]	; (8000218 <frame_dummy+0x34>)
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d0fb      	beq.n	80001f8 <frame_dummy+0x14>
 8000200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000204:	4718      	bx	r3
 8000206:	bf00      	nop
 8000208:	00000000 	.word	0x00000000
 800020c:	200008f8 	.word	0x200008f8
 8000210:	08010698 	.word	0x08010698
 8000214:	200008f4 	.word	0x200008f4
 8000218:	00000000 	.word	0x00000000

0800021c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800021c:	b410      	push	{r4}
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800021e:	4b0d      	ldr	r3, [pc, #52]	; (8000254 <SystemInit+0x38>)

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000220:	4c0d      	ldr	r4, [pc, #52]	; (8000258 <SystemInit+0x3c>)
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000222:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000224:	480d      	ldr	r0, [pc, #52]	; (800025c <SystemInit+0x40>)
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000226:	f042 0201 	orr.w	r2, r2, #1

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800022a:	2100      	movs	r1, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800022c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800022e:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000230:	681a      	ldr	r2, [r3, #0]
 8000232:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000236:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800023a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800023c:	605c      	str	r4, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800023e:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000240:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000244:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000248:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800024a:	60d9      	str	r1, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800024c:	6084      	str	r4, [r0, #8]
#endif
}
 800024e:	bc10      	pop	{r4}
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	40023800 	.word	0x40023800
 8000258:	24003010 	.word	0x24003010
 800025c:	e000ed00 	.word	0xe000ed00

08000260 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000260:	4818      	ldr	r0, [pc, #96]	; (80002c4 <SystemCoreClockUpdate+0x64>)
 8000262:	6883      	ldr	r3, [r0, #8]

  switch (tmp)
 8000264:	f003 030c 	and.w	r3, r3, #12
 8000268:	2b04      	cmp	r3, #4
 800026a:	d029      	beq.n	80002c0 <SystemCoreClockUpdate+0x60>
 800026c:	2b08      	cmp	r3, #8
 800026e:	d00a      	beq.n	8000286 <SystemCoreClockUpdate+0x26>
 8000270:	4b15      	ldr	r3, [pc, #84]	; (80002c8 <SystemCoreClockUpdate+0x68>)
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000272:	4a14      	ldr	r2, [pc, #80]	; (80002c4 <SystemCoreClockUpdate+0x64>)
 8000274:	4815      	ldr	r0, [pc, #84]	; (80002cc <SystemCoreClockUpdate+0x6c>)
 8000276:	6892      	ldr	r2, [r2, #8]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000278:	4915      	ldr	r1, [pc, #84]	; (80002d0 <SystemCoreClockUpdate+0x70>)
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800027a:	f3c2 1203 	ubfx	r2, r2, #4, #4
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800027e:	5c82      	ldrb	r2, [r0, r2]
 8000280:	40d3      	lsrs	r3, r2
 8000282:	600b      	str	r3, [r1, #0]
 8000284:	4770      	bx	lr
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000286:	6843      	ldr	r3, [r0, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000288:	6841      	ldr	r1, [r0, #4]
      
      if (pllsource != 0)
 800028a:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800028e:	6843      	ldr	r3, [r0, #4]
 8000290:	bf18      	it	ne
 8000292:	4810      	ldrne	r0, [pc, #64]	; (80002d4 <SystemCoreClockUpdate+0x74>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000294:	f001 023f 	and.w	r2, r1, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000298:	bf0c      	ite	eq
 800029a:	490b      	ldreq	r1, [pc, #44]	; (80002c8 <SystemCoreClockUpdate+0x68>)
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800029c:	fbb0 f1f2 	udivne	r1, r0, r2
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002a0:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80002a4:	bf08      	it	eq
 80002a6:	fbb1 f1f2 	udiveq	r1, r1, r2
 80002aa:	fb01 f203 	mul.w	r2, r1, r3
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80002ae:	4b05      	ldr	r3, [pc, #20]	; (80002c4 <SystemCoreClockUpdate+0x64>)
 80002b0:	685b      	ldr	r3, [r3, #4]
      SystemCoreClock = pllvco/pllp;
 80002b2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80002b6:	3301      	adds	r3, #1
 80002b8:	005b      	lsls	r3, r3, #1
 80002ba:	fbb2 f3f3 	udiv	r3, r2, r3
      break;
 80002be:	e7d8      	b.n	8000272 <SystemCoreClockUpdate+0x12>
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
      break;
 80002c0:	4b04      	ldr	r3, [pc, #16]	; (80002d4 <SystemCoreClockUpdate+0x74>)
 80002c2:	e7d6      	b.n	8000272 <SystemCoreClockUpdate+0x12>
 80002c4:	40023800 	.word	0x40023800
 80002c8:	00f42400 	.word	0x00f42400
 80002cc:	080106b0 	.word	0x080106b0
 80002d0:	20000000 	.word	0x20000000
 80002d4:	007a1200 	.word	0x007a1200

080002d8 <ili9341_GetLcdPixelWidth>:
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
}
 80002d8:	20f0      	movs	r0, #240	; 0xf0
 80002da:	4770      	bx	lr

080002dc <ili9341_GetLcdPixelHeight>:
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
}
 80002dc:	f44f 70a0 	mov.w	r0, #320	; 0x140
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop

080002e4 <ili9341_DisplayOn>:
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 80002e4:	2029      	movs	r0, #41	; 0x29
 80002e6:	f000 bc51 	b.w	8000b8c <LCD_IO_WriteReg>
 80002ea:	bf00      	nop

080002ec <ili9341_DisplayOff>:
 80002ec:	2028      	movs	r0, #40	; 0x28
 80002ee:	f000 bc4d 	b.w	8000b8c <LCD_IO_WriteReg>
 80002f2:	bf00      	nop

080002f4 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80002f4:	b508      	push	{r3, lr}
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 80002f6:	f000 fbcf 	bl	8000a98 <LCD_IO_Init>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 80002fa:	20ca      	movs	r0, #202	; 0xca
 80002fc:	f000 fc46 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 8000300:	20c3      	movs	r0, #195	; 0xc3
 8000302:	f000 fc27 	bl	8000b54 <LCD_IO_WriteData>
 8000306:	2008      	movs	r0, #8
 8000308:	f000 fc24 	bl	8000b54 <LCD_IO_WriteData>
 800030c:	2050      	movs	r0, #80	; 0x50
 800030e:	f000 fc21 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 8000312:	20cf      	movs	r0, #207	; 0xcf
 8000314:	f000 fc3a 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 8000318:	2000      	movs	r0, #0
 800031a:	f000 fc1b 	bl	8000b54 <LCD_IO_WriteData>
 800031e:	20c1      	movs	r0, #193	; 0xc1
 8000320:	f000 fc18 	bl	8000b54 <LCD_IO_WriteData>
 8000324:	2030      	movs	r0, #48	; 0x30
 8000326:	f000 fc15 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 800032a:	20ed      	movs	r0, #237	; 0xed
 800032c:	f000 fc2e 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 8000330:	2064      	movs	r0, #100	; 0x64
 8000332:	f000 fc0f 	bl	8000b54 <LCD_IO_WriteData>
 8000336:	2003      	movs	r0, #3
 8000338:	f000 fc0c 	bl	8000b54 <LCD_IO_WriteData>
 800033c:	2012      	movs	r0, #18
 800033e:	f000 fc09 	bl	8000b54 <LCD_IO_WriteData>
 8000342:	2081      	movs	r0, #129	; 0x81
 8000344:	f000 fc06 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 8000348:	20e8      	movs	r0, #232	; 0xe8
 800034a:	f000 fc1f 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 800034e:	2085      	movs	r0, #133	; 0x85
 8000350:	f000 fc00 	bl	8000b54 <LCD_IO_WriteData>
 8000354:	2000      	movs	r0, #0
 8000356:	f000 fbfd 	bl	8000b54 <LCD_IO_WriteData>
 800035a:	2078      	movs	r0, #120	; 0x78
 800035c:	f000 fbfa 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 8000360:	20cb      	movs	r0, #203	; 0xcb
 8000362:	f000 fc13 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 8000366:	2039      	movs	r0, #57	; 0x39
 8000368:	f000 fbf4 	bl	8000b54 <LCD_IO_WriteData>
 800036c:	202c      	movs	r0, #44	; 0x2c
 800036e:	f000 fbf1 	bl	8000b54 <LCD_IO_WriteData>
 8000372:	2000      	movs	r0, #0
 8000374:	f000 fbee 	bl	8000b54 <LCD_IO_WriteData>
 8000378:	2034      	movs	r0, #52	; 0x34
 800037a:	f000 fbeb 	bl	8000b54 <LCD_IO_WriteData>
 800037e:	2002      	movs	r0, #2
 8000380:	f000 fbe8 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 8000384:	20f7      	movs	r0, #247	; 0xf7
 8000386:	f000 fc01 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 800038a:	2020      	movs	r0, #32
 800038c:	f000 fbe2 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 8000390:	20ea      	movs	r0, #234	; 0xea
 8000392:	f000 fbfb 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 8000396:	2000      	movs	r0, #0
 8000398:	f000 fbdc 	bl	8000b54 <LCD_IO_WriteData>
 800039c:	2000      	movs	r0, #0
 800039e:	f000 fbd9 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 80003a2:	20b1      	movs	r0, #177	; 0xb1
 80003a4:	f000 fbf2 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 80003a8:	2000      	movs	r0, #0
 80003aa:	f000 fbd3 	bl	8000b54 <LCD_IO_WriteData>
 80003ae:	201b      	movs	r0, #27
 80003b0:	f000 fbd0 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 80003b4:	20b6      	movs	r0, #182	; 0xb6
 80003b6:	f000 fbe9 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 80003ba:	200a      	movs	r0, #10
 80003bc:	f000 fbca 	bl	8000b54 <LCD_IO_WriteData>
 80003c0:	20a2      	movs	r0, #162	; 0xa2
 80003c2:	f000 fbc7 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 80003c6:	20c0      	movs	r0, #192	; 0xc0
 80003c8:	f000 fbe0 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 80003cc:	2010      	movs	r0, #16
 80003ce:	f000 fbc1 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 80003d2:	20c1      	movs	r0, #193	; 0xc1
 80003d4:	f000 fbda 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 80003d8:	2010      	movs	r0, #16
 80003da:	f000 fbbb 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 80003de:	20c5      	movs	r0, #197	; 0xc5
 80003e0:	f000 fbd4 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 80003e4:	2045      	movs	r0, #69	; 0x45
 80003e6:	f000 fbb5 	bl	8000b54 <LCD_IO_WriteData>
 80003ea:	2015      	movs	r0, #21
 80003ec:	f000 fbb2 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 80003f0:	20c7      	movs	r0, #199	; 0xc7
 80003f2:	f000 fbcb 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 80003f6:	2090      	movs	r0, #144	; 0x90
 80003f8:	f000 fbac 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 80003fc:	2036      	movs	r0, #54	; 0x36
 80003fe:	f000 fbc5 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 8000402:	20c8      	movs	r0, #200	; 0xc8
 8000404:	f000 fba6 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 8000408:	20f2      	movs	r0, #242	; 0xf2
 800040a:	f000 fbbf 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 800040e:	2000      	movs	r0, #0
 8000410:	f000 fba0 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 8000414:	20b0      	movs	r0, #176	; 0xb0
 8000416:	f000 fbb9 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 800041a:	20c2      	movs	r0, #194	; 0xc2
 800041c:	f000 fb9a 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 8000420:	20b6      	movs	r0, #182	; 0xb6
 8000422:	f000 fbb3 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 8000426:	200a      	movs	r0, #10
 8000428:	f000 fb94 	bl	8000b54 <LCD_IO_WriteData>
 800042c:	20a7      	movs	r0, #167	; 0xa7
 800042e:	f000 fb91 	bl	8000b54 <LCD_IO_WriteData>
 8000432:	2027      	movs	r0, #39	; 0x27
 8000434:	f000 fb8e 	bl	8000b54 <LCD_IO_WriteData>
 8000438:	2004      	movs	r0, #4
 800043a:	f000 fb8b 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 800043e:	202a      	movs	r0, #42	; 0x2a
 8000440:	f000 fba4 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 8000444:	2000      	movs	r0, #0
 8000446:	f000 fb85 	bl	8000b54 <LCD_IO_WriteData>
 800044a:	2000      	movs	r0, #0
 800044c:	f000 fb82 	bl	8000b54 <LCD_IO_WriteData>
 8000450:	2000      	movs	r0, #0
 8000452:	f000 fb7f 	bl	8000b54 <LCD_IO_WriteData>
 8000456:	20ef      	movs	r0, #239	; 0xef
 8000458:	f000 fb7c 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 800045c:	202b      	movs	r0, #43	; 0x2b
 800045e:	f000 fb95 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 8000462:	2000      	movs	r0, #0
 8000464:	f000 fb76 	bl	8000b54 <LCD_IO_WriteData>
 8000468:	2000      	movs	r0, #0
 800046a:	f000 fb73 	bl	8000b54 <LCD_IO_WriteData>
 800046e:	2001      	movs	r0, #1
 8000470:	f000 fb70 	bl	8000b54 <LCD_IO_WriteData>
 8000474:	203f      	movs	r0, #63	; 0x3f
 8000476:	f000 fb6d 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 800047a:	20f6      	movs	r0, #246	; 0xf6
 800047c:	f000 fb86 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 8000480:	2001      	movs	r0, #1
 8000482:	f000 fb67 	bl	8000b54 <LCD_IO_WriteData>
 8000486:	2000      	movs	r0, #0
 8000488:	f000 fb64 	bl	8000b54 <LCD_IO_WriteData>
 800048c:	2006      	movs	r0, #6
 800048e:	f000 fb61 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 8000492:	202c      	movs	r0, #44	; 0x2c
 8000494:	f000 fb7a 	bl	8000b8c <LCD_IO_WriteReg>
  ili9341_WriteData(0x01);
  ili9341_WriteData(0x00);
  ili9341_WriteData(0x06);
  
  ili9341_WriteReg(LCD_GRAM);
  LCD_Delay(200);
 8000498:	20c8      	movs	r0, #200	; 0xc8
 800049a:	f000 fbc9 	bl	8000c30 <LCD_Delay>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 800049e:	2026      	movs	r0, #38	; 0x26
 80004a0:	f000 fb74 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 80004a4:	2001      	movs	r0, #1
 80004a6:	f000 fb55 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 80004aa:	20e0      	movs	r0, #224	; 0xe0
 80004ac:	f000 fb6e 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 80004b0:	200f      	movs	r0, #15
 80004b2:	f000 fb4f 	bl	8000b54 <LCD_IO_WriteData>
 80004b6:	2029      	movs	r0, #41	; 0x29
 80004b8:	f000 fb4c 	bl	8000b54 <LCD_IO_WriteData>
 80004bc:	2024      	movs	r0, #36	; 0x24
 80004be:	f000 fb49 	bl	8000b54 <LCD_IO_WriteData>
 80004c2:	200c      	movs	r0, #12
 80004c4:	f000 fb46 	bl	8000b54 <LCD_IO_WriteData>
 80004c8:	200e      	movs	r0, #14
 80004ca:	f000 fb43 	bl	8000b54 <LCD_IO_WriteData>
 80004ce:	2009      	movs	r0, #9
 80004d0:	f000 fb40 	bl	8000b54 <LCD_IO_WriteData>
 80004d4:	204e      	movs	r0, #78	; 0x4e
 80004d6:	f000 fb3d 	bl	8000b54 <LCD_IO_WriteData>
 80004da:	2078      	movs	r0, #120	; 0x78
 80004dc:	f000 fb3a 	bl	8000b54 <LCD_IO_WriteData>
 80004e0:	203c      	movs	r0, #60	; 0x3c
 80004e2:	f000 fb37 	bl	8000b54 <LCD_IO_WriteData>
 80004e6:	2009      	movs	r0, #9
 80004e8:	f000 fb34 	bl	8000b54 <LCD_IO_WriteData>
 80004ec:	2013      	movs	r0, #19
 80004ee:	f000 fb31 	bl	8000b54 <LCD_IO_WriteData>
 80004f2:	2005      	movs	r0, #5
 80004f4:	f000 fb2e 	bl	8000b54 <LCD_IO_WriteData>
 80004f8:	2017      	movs	r0, #23
 80004fa:	f000 fb2b 	bl	8000b54 <LCD_IO_WriteData>
 80004fe:	2011      	movs	r0, #17
 8000500:	f000 fb28 	bl	8000b54 <LCD_IO_WriteData>
 8000504:	2000      	movs	r0, #0
 8000506:	f000 fb25 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 800050a:	20e1      	movs	r0, #225	; 0xe1
 800050c:	f000 fb3e 	bl	8000b8c <LCD_IO_WriteReg>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 8000510:	2000      	movs	r0, #0
 8000512:	f000 fb1f 	bl	8000b54 <LCD_IO_WriteData>
 8000516:	2016      	movs	r0, #22
 8000518:	f000 fb1c 	bl	8000b54 <LCD_IO_WriteData>
 800051c:	201b      	movs	r0, #27
 800051e:	f000 fb19 	bl	8000b54 <LCD_IO_WriteData>
 8000522:	2004      	movs	r0, #4
 8000524:	f000 fb16 	bl	8000b54 <LCD_IO_WriteData>
 8000528:	2011      	movs	r0, #17
 800052a:	f000 fb13 	bl	8000b54 <LCD_IO_WriteData>
 800052e:	2007      	movs	r0, #7
 8000530:	f000 fb10 	bl	8000b54 <LCD_IO_WriteData>
 8000534:	2031      	movs	r0, #49	; 0x31
 8000536:	f000 fb0d 	bl	8000b54 <LCD_IO_WriteData>
 800053a:	2033      	movs	r0, #51	; 0x33
 800053c:	f000 fb0a 	bl	8000b54 <LCD_IO_WriteData>
 8000540:	2042      	movs	r0, #66	; 0x42
 8000542:	f000 fb07 	bl	8000b54 <LCD_IO_WriteData>
 8000546:	2005      	movs	r0, #5
 8000548:	f000 fb04 	bl	8000b54 <LCD_IO_WriteData>
 800054c:	200c      	movs	r0, #12
 800054e:	f000 fb01 	bl	8000b54 <LCD_IO_WriteData>
 8000552:	200a      	movs	r0, #10
 8000554:	f000 fafe 	bl	8000b54 <LCD_IO_WriteData>
 8000558:	2028      	movs	r0, #40	; 0x28
 800055a:	f000 fafb 	bl	8000b54 <LCD_IO_WriteData>
 800055e:	202f      	movs	r0, #47	; 0x2f
 8000560:	f000 faf8 	bl	8000b54 <LCD_IO_WriteData>
 8000564:	200f      	movs	r0, #15
 8000566:	f000 faf5 	bl	8000b54 <LCD_IO_WriteData>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 800056a:	2011      	movs	r0, #17
 800056c:	f000 fb0e 	bl	8000b8c <LCD_IO_WriteReg>
  ili9341_WriteData(0x28);
  ili9341_WriteData(0x2F);
  ili9341_WriteData(0x0F);
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
  LCD_Delay(200);
 8000570:	20c8      	movs	r0, #200	; 0xc8
 8000572:	f000 fb5d 	bl	8000c30 <LCD_Delay>
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 8000576:	2029      	movs	r0, #41	; 0x29
 8000578:	f000 fb08 	bl	8000b8c <LCD_IO_WriteReg>
 800057c:	202c      	movs	r0, #44	; 0x2c
  ili9341_WriteReg(LCD_SLEEP_OUT);
  LCD_Delay(200);
  ili9341_WriteReg(LCD_DISPLAY_ON);
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
}
 800057e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 8000582:	f000 bb03 	b.w	8000b8c <LCD_IO_WriteReg>
 8000586:	bf00      	nop

08000588 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8000588:	b508      	push	{r3, lr}
  LCD_IO_Init();
 800058a:	f000 fa85 	bl	8000a98 <LCD_IO_Init>
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 800058e:	2103      	movs	r1, #3
 8000590:	20d3      	movs	r0, #211	; 0xd3
 8000592:	f000 fb17 	bl	8000bc4 <LCD_IO_ReadData>
  */
uint16_t ili9341_ReadID(void)
{
  LCD_IO_Init();
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
}
 8000596:	b280      	uxth	r0, r0
 8000598:	bd08      	pop	{r3, pc}
 800059a:	bf00      	nop

0800059c <ili9341_WriteReg>:
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
  LCD_IO_WriteReg(LCD_Reg);
 800059c:	f000 baf6 	b.w	8000b8c <LCD_IO_WriteReg>

080005a0 <ili9341_WriteData>:
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
  LCD_IO_WriteData(RegValue);
 80005a0:	f000 bad8 	b.w	8000b54 <LCD_IO_WriteData>

080005a4 <ili9341_ReadData>:
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 80005a4:	f000 bb0e 	b.w	8000bc4 <LCD_IO_ReadData>

080005a8 <print_string>:
/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
extern void print_speed(void);

void print_string(uint8_t s[len_buffer])
{
 80005a8:	b538      	push	{r3, r4, r5, lr}
	BSP_LCD_ClearStringLine(current_line);
 80005aa:	4d0e      	ldr	r5, [pc, #56]	; (80005e4 <print_string+0x3c>)
/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
extern void print_speed(void);

void print_string(uint8_t s[len_buffer])
{
 80005ac:	4604      	mov	r4, r0
	BSP_LCD_ClearStringLine(current_line);
 80005ae:	8828      	ldrh	r0, [r5, #0]
 80005b0:	f001 fbf4 	bl	8001d9c <BSP_LCD_ClearStringLine>
	BSP_LCD_DisplayStringAtLine(current_line, s);
 80005b4:	4621      	mov	r1, r4
 80005b6:	8828      	ldrh	r0, [r5, #0]
 80005b8:	f001 f852 	bl	8001660 <BSP_LCD_DisplayStringAtLine>
	current_line++;
 80005bc:	882b      	ldrh	r3, [r5, #0]

	if(current_line > max_line)
 80005be:	886a      	ldrh	r2, [r5, #2]

void print_string(uint8_t s[len_buffer])
{
	BSP_LCD_ClearStringLine(current_line);
	BSP_LCD_DisplayStringAtLine(current_line, s);
	current_line++;
 80005c0:	3301      	adds	r3, #1
 80005c2:	b29b      	uxth	r3, r3

	if(current_line > max_line)
 80005c4:	4293      	cmp	r3, r2

void print_string(uint8_t s[len_buffer])
{
	BSP_LCD_ClearStringLine(current_line);
	BSP_LCD_DisplayStringAtLine(current_line, s);
	current_line++;
 80005c6:	802b      	strh	r3, [r5, #0]

	if(current_line > max_line)
 80005c8:	d90b      	bls.n	80005e2 <print_string+0x3a>
	{
		current_line = 2;
 80005ca:	2402      	movs	r4, #2
		uint8_t i = 2;
		for(; i < max_line; i++)
 80005cc:	42a2      	cmp	r2, r4
	BSP_LCD_DisplayStringAtLine(current_line, s);
	current_line++;

	if(current_line > max_line)
	{
		current_line = 2;
 80005ce:	802c      	strh	r4, [r5, #0]
		uint8_t i = 2;
		for(; i < max_line; i++)
 80005d0:	d907      	bls.n	80005e2 <print_string+0x3a>
		{
			BSP_LCD_ClearStringLine(i);
 80005d2:	4620      	mov	r0, r4
 80005d4:	f001 fbe2 	bl	8001d9c <BSP_LCD_ClearStringLine>

	if(current_line > max_line)
	{
		current_line = 2;
		uint8_t i = 2;
		for(; i < max_line; i++)
 80005d8:	3401      	adds	r4, #1
 80005da:	886b      	ldrh	r3, [r5, #2]
 80005dc:	b2e4      	uxtb	r4, r4
 80005de:	42a3      	cmp	r3, r4
 80005e0:	d8f7      	bhi.n	80005d2 <print_string+0x2a>
 80005e2:	bd38      	pop	{r3, r4, r5, pc}
 80005e4:	2000004c 	.word	0x2000004c

080005e8 <HAL_UART_RxCpltCallback>:
		}
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 80005e8:	b510      	push	{r4, lr}
	if(HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_14) == GPIO_PIN_SET)
 80005ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
		}
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 80005ee:	4604      	mov	r4, r0
	if(HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_14) == GPIO_PIN_SET)
 80005f0:	480d      	ldr	r0, [pc, #52]	; (8000628 <HAL_UART_RxCpltCallback+0x40>)
 80005f2:	f004 f81d 	bl	8004630 <HAL_GPIO_ReadPin>
 80005f6:	2801      	cmp	r0, #1
 80005f8:	d00e      	beq.n	8000618 <HAL_UART_RxCpltCallback+0x30>
	{		
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_RESET);
	}	
	
	print_string(buffer);
 80005fa:	480c      	ldr	r0, [pc, #48]	; (800062c <HAL_UART_RxCpltCallback+0x44>)
 80005fc:	f7ff ffd4 	bl	80005a8 <print_string>
	memset(buffer,0,len_buffer);
 8000600:	2264      	movs	r2, #100	; 0x64
 8000602:	2100      	movs	r1, #0
 8000604:	4809      	ldr	r0, [pc, #36]	; (800062c <HAL_UART_RxCpltCallback+0x44>)
 8000606:	f00c f9a9 	bl	800c95c <memset>
	
	HAL_UART_Receive_IT(UartHandle, buffer, len_receive);
 800060a:	4620      	mov	r0, r4
 800060c:	2208      	movs	r2, #8
 800060e:	4907      	ldr	r1, [pc, #28]	; (800062c <HAL_UART_RxCpltCallback+0x44>)
}
 8000610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}	
	
	print_string(buffer);
	memset(buffer,0,len_buffer);
	
	HAL_UART_Receive_IT(UartHandle, buffer, len_receive);
 8000614:	f00a b9d2 	b.w	800a9bc <HAL_UART_Receive_IT>

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
	if(HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_14) == GPIO_PIN_SET)
	{		
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800061e:	4802      	ldr	r0, [pc, #8]	; (8000628 <HAL_UART_RxCpltCallback+0x40>)
 8000620:	f004 f80c 	bl	800463c <HAL_GPIO_WritePin>
 8000624:	e7e9      	b.n	80005fa <HAL_UART_RxCpltCallback+0x12>
 8000626:	bf00      	nop
 8000628:	40021800 	.word	0x40021800
 800062c:	20000910 	.word	0x20000910

08000630 <HAL_UART_ErrorCallback>:
	
	HAL_UART_Receive_IT(UartHandle, buffer, len_receive);
}

 void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle)
{
 8000630:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_SET);
	memset(buffer,0,len_buffer);
 8000632:	4c0a      	ldr	r4, [pc, #40]	; (800065c <HAL_UART_ErrorCallback+0x2c>)
	
	HAL_UART_Receive_IT(UartHandle, buffer, len_receive);
}

 void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle)
{
 8000634:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_SET);
 8000636:	2201      	movs	r2, #1
 8000638:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800063c:	4808      	ldr	r0, [pc, #32]	; (8000660 <HAL_UART_ErrorCallback+0x30>)
 800063e:	f003 fffd 	bl	800463c <HAL_GPIO_WritePin>
	memset(buffer,0,len_buffer);
 8000642:	4620      	mov	r0, r4
 8000644:	2264      	movs	r2, #100	; 0x64
 8000646:	2100      	movs	r1, #0
 8000648:	f00c f988 	bl	800c95c <memset>
	
	HAL_UART_Receive_IT(UartHandle, buffer, len_receive);
 800064c:	4621      	mov	r1, r4
 800064e:	4628      	mov	r0, r5
 8000650:	2208      	movs	r2, #8
}
 8000652:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle)
{
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_SET);
	memset(buffer,0,len_buffer);
	
	HAL_UART_Receive_IT(UartHandle, buffer, len_receive);
 8000656:	f00a b9b1 	b.w	800a9bc <HAL_UART_Receive_IT>
 800065a:	bf00      	nop
 800065c:	20000910 	.word	0x20000910
 8000660:	40021800 	.word	0x40021800

08000664 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8000664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000666:	b0a1      	sub	sp, #132	; 0x84

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000668:	2000      	movs	r0, #0
 800066a:	4a2f      	ldr	r2, [pc, #188]	; (8000728 <SystemClock_Config+0xc4>)
 800066c:	9001      	str	r0, [sp, #4]
 800066e:	6c11      	ldr	r1, [r2, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000670:	4b2e      	ldr	r3, [pc, #184]	; (800072c <SystemClock_Config+0xc8>)

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000672:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000676:	6411      	str	r1, [r2, #64]	; 0x40
 8000678:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800067a:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800067e:	9201      	str	r2, [sp, #4]
 8000680:	9a01      	ldr	r2, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000682:	9002      	str	r0, [sp, #8]
 8000684:	681a      	ldr	r2, [r3, #0]
 8000686:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800068a:	601a      	str	r2, [r3, #0]
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000692:	9302      	str	r3, [sp, #8]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000694:	2402      	movs	r4, #2

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000696:	2301      	movs	r3, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000698:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLM = 8;
 800069c:	2508      	movs	r5, #8
  RCC_OscInitStruct.PLL.PLLN = 360;
 800069e:	f44f 71b4 	mov.w	r1, #360	; 0x168
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006a2:	2207      	movs	r2, #7
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a4:	a808      	add	r0, sp, #32
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006a6:	9f02      	ldr	r7, [sp, #8]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006a8:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006aa:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ac:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 360;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006ae:	9412      	str	r4, [sp, #72]	; 0x48
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006b0:	960f      	str	r6, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006b2:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 360;
 80006b4:	9111      	str	r1, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006b6:	9213      	str	r2, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b8:	f007 fdc2 	bl	8008240 <HAL_RCC_OscConfig>
 80006bc:	b100      	cbz	r0, 80006c0 <SystemClock_Config+0x5c>
 80006be:	e7fe      	b.n	80006be <SystemClock_Config+0x5a>
  {
    Error_Handler();
  }

  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006c0:	f007 fcd4 	bl	800806c <HAL_PWREx_EnableOverDrive>
 80006c4:	4602      	mov	r2, r0
 80006c6:	b100      	cbz	r0, 80006ca <SystemClock_Config+0x66>
 80006c8:	e7fe      	b.n	80006c8 <SystemClock_Config+0x64>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 80006ca:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ce:	260f      	movs	r6, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006d0:	2105      	movs	r1, #5
 80006d2:	a803      	add	r0, sp, #12

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 80006d4:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 80006d6:	9307      	str	r3, [sp, #28]
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d8:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006da:	9205      	str	r2, [sp, #20]
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006dc:	9603      	str	r6, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006de:	f007 ffd9 	bl	8008694 <HAL_RCC_ClockConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	b100      	cbz	r0, 80006e8 <SystemClock_Config+0x84>
 80006e6:	e7fe      	b.n	80006e6 <SystemClock_Config+0x82>
  {
    Error_Handler();
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 432;
 80006e8:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006ec:	a814      	add	r0, sp, #80	; 0x50
    Error_Handler();
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 432;
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80006ee:	941a      	str	r4, [sp, #104]	; 0x68
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
  {
    Error_Handler();
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80006f0:	9514      	str	r5, [sp, #80]	; 0x50
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 432;
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80006f2:	931d      	str	r3, [sp, #116]	; 0x74
  {
    Error_Handler();
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 432;
 80006f4:	9218      	str	r2, [sp, #96]	; 0x60
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006f6:	f008 f98d 	bl	8008a14 <HAL_RCCEx_PeriphCLKConfig>
 80006fa:	4604      	mov	r4, r0
 80006fc:	b100      	cbz	r0, 8000700 <SystemClock_Config+0x9c>
 80006fe:	e7fe      	b.n	80006fe <SystemClock_Config+0x9a>
  {
    Error_Handler();
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000700:	f008 f880 	bl	8008804 <HAL_RCC_GetHCLKFreq>
 8000704:	4b0a      	ldr	r3, [pc, #40]	; (8000730 <SystemClock_Config+0xcc>)
 8000706:	fba3 3000 	umull	r3, r0, r3, r0
 800070a:	0980      	lsrs	r0, r0, #6
 800070c:	f002 fbf8 	bl	8002f00 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000710:	2004      	movs	r0, #4
 8000712:	f002 fca7 	bl	8003064 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000716:	4622      	mov	r2, r4
 8000718:	4621      	mov	r1, r4
 800071a:	f04f 30ff 	mov.w	r0, #4294967295
 800071e:	f002 fb8b 	bl	8002e38 <HAL_NVIC_SetPriority>
}
 8000722:	b021      	add	sp, #132	; 0x84
 8000724:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000726:	bf00      	nop
 8000728:	40023800 	.word	0x40023800
 800072c:	40007000 	.word	0x40007000
 8000730:	10624dd3 	.word	0x10624dd3

08000734 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8000734:	e7fe      	b.n	8000734 <Error_Handler>
 8000736:	bf00      	nop

08000738 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8000738:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 800073a:	4c22      	ldr	r4, [pc, #136]	; (80007c4 <SPIx_Init+0x8c>)

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 800073c:	b089      	sub	sp, #36	; 0x24
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 800073e:	4620      	mov	r0, r4
 8000740:	f009 fda8 	bl	800a294 <HAL_SPI_GetState>
 8000744:	2800      	cmp	r0, #0
 8000746:	d13a      	bne.n	80007be <SPIx_Init+0x86>
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8000748:	4a1f      	ldr	r2, [pc, #124]	; (80007c8 <SPIx_Init+0x90>)
static void SPIx_Init(void)
{
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 800074a:	4920      	ldr	r1, [pc, #128]	; (80007cc <SPIx_Init+0x94>)
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 800074c:	9001      	str	r0, [sp, #4]
static void SPIx_Init(void)
{
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 800074e:	6021      	str	r1, [r4, #0]
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8000750:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8000752:	4603      	mov	r3, r0
 8000754:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8000758:	60a3      	str	r3, [r4, #8]
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 800075a:	6451      	str	r1, [r2, #68]	; 0x44
 800075c:	6c51      	ldr	r1, [r2, #68]	; 0x44

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800075e:	6163      	str	r3, [r4, #20]
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8000760:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
 8000764:	9101      	str	r1, [sp, #4]
 8000766:	9901      	ldr	r1, [sp, #4]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8000768:	9302      	str	r3, [sp, #8]
 800076a:	6b11      	ldr	r1, [r2, #48]	; 0x30
    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 800076c:	6123      	str	r3, [r4, #16]

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 800076e:	f041 0120 	orr.w	r1, r1, #32
 8000772:	6311      	str	r1, [r2, #48]	; 0x30
 8000774:	6b12      	ldr	r2, [r2, #48]	; 0x30
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8000776:	4816      	ldr	r0, [pc, #88]	; (80007d0 <SPIx_Init+0x98>)
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8000778:	62a3      	str	r3, [r4, #40]	; 0x28

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 800077a:	f002 0220 	and.w	r2, r2, #32
 800077e:	9202      	str	r2, [sp, #8]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000780:	2518      	movs	r5, #24
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
    SpiHandle.Init.CRCPolynomial  = 7;
 8000782:	2207      	movs	r2, #7
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8000784:	f44f 7100 	mov.w	r1, #512	; 0x200
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
    SpiHandle.Init.CRCPolynomial  = 7;
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8000788:	60e3      	str	r3, [r4, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 800078a:	6223      	str	r3, [r4, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800078c:	6263      	str	r3, [r4, #36]	; 0x24
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800078e:	61e5      	str	r5, [r4, #28]
  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8000790:	2302      	movs	r3, #2
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
    SpiHandle.Init.CRCPolynomial  = 7;
 8000792:	62e2      	str	r2, [r4, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8000794:	61a1      	str	r1, [r4, #24]
  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8000796:	2205      	movs	r2, #5
    SpiHandle.Init.CRCPolynomial  = 7;
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8000798:	f44f 7782 	mov.w	r7, #260	; 0x104

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 800079c:	f44f 7660 	mov.w	r6, #896	; 0x380
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80007a0:	2501      	movs	r5, #1
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 80007a2:	a903      	add	r1, sp, #12

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80007a4:	f8dd e008 	ldr.w	lr, [sp, #8]
    SpiHandle.Init.CRCPolynomial  = 7;
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80007a8:	6067      	str	r7, [r4, #4]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 80007aa:	9603      	str	r6, [sp, #12]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 80007ac:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 80007ae:	9305      	str	r3, [sp, #20]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80007b0:	9506      	str	r5, [sp, #24]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80007b2:	9207      	str	r2, [sp, #28]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 80007b4:	f003 fd78 	bl	80042a8 <HAL_GPIO_Init>
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
  
    SPIx_MspInit(&SpiHandle);
    HAL_SPI_Init(&SpiHandle);
 80007b8:	4620      	mov	r0, r4
 80007ba:	f008 ff25 	bl	8009608 <HAL_SPI_Init>
  } 
}
 80007be:	b009      	add	sp, #36	; 0x24
 80007c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007c2:	bf00      	nop
 80007c4:	20000b7c 	.word	0x20000b7c
 80007c8:	40023800 	.word	0x40023800
 80007cc:	40015000 	.word	0x40015000
 80007d0:	40021400 	.word	0x40021400

080007d4 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 80007d4:	b500      	push	{lr}
 80007d6:	b083      	sub	sp, #12
 80007d8:	a902      	add	r1, sp, #8
  HAL_StatusTypeDef status = HAL_OK;
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 80007da:	4b08      	ldr	r3, [pc, #32]	; (80007fc <SPIx_Write+0x28>)
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 80007dc:	f821 0d02 	strh.w	r0, [r1, #-2]!
  HAL_StatusTypeDef status = HAL_OK;
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	4807      	ldr	r0, [pc, #28]	; (8000800 <SPIx_Write+0x2c>)
 80007e4:	2201      	movs	r2, #1
 80007e6:	f008 ff6b 	bl	80096c0 <HAL_SPI_Transmit>
  
  /* Check the communication status */
  if(status != HAL_OK)
 80007ea:	b120      	cbz	r0, 80007f6 <SPIx_Write+0x22>
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80007ec:	4804      	ldr	r0, [pc, #16]	; (8000800 <SPIx_Write+0x2c>)
 80007ee:	f008 ff51 	bl	8009694 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 80007f2:	f7ff ffa1 	bl	8000738 <SPIx_Init>
  if(status != HAL_OK)
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
  }
}
 80007f6:	b003      	add	sp, #12
 80007f8:	f85d fb04 	ldr.w	pc, [sp], #4
 80007fc:	20000050 	.word	0x20000050
 8000800:	20000b7c 	.word	0x20000b7c

08000804 <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte: Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8000804:	b500      	push	{lr}
  uint8_t receivedbyte = 0;
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8000806:	4b0d      	ldr	r3, [pc, #52]	; (800083c <SPIx_WriteRead+0x38>)
  *         from the SPI bus.
  * @param  Byte: Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8000808:	b087      	sub	sp, #28
  uint8_t receivedbyte = 0;
 800080a:	aa06      	add	r2, sp, #24
 800080c:	2100      	movs	r1, #0
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 800080e:	681b      	ldr	r3, [r3, #0]
  * @param  Byte: Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
  uint8_t receivedbyte = 0;
 8000810:	f802 1d01 	strb.w	r1, [r2, #-1]!
  *         from the SPI bus.
  * @param  Byte: Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8000814:	f88d 000f 	strb.w	r0, [sp, #15]
  uint8_t receivedbyte = 0;
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8000818:	9300      	str	r3, [sp, #0]
 800081a:	f10d 010f 	add.w	r1, sp, #15
 800081e:	2301      	movs	r3, #1
 8000820:	4807      	ldr	r0, [pc, #28]	; (8000840 <SPIx_WriteRead+0x3c>)
 8000822:	f009 f8bf 	bl	80099a4 <HAL_SPI_TransmitReceive>
 8000826:	b120      	cbz	r0, 8000832 <SPIx_WriteRead+0x2e>
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8000828:	4805      	ldr	r0, [pc, #20]	; (8000840 <SPIx_WriteRead+0x3c>)
 800082a:	f008 ff33 	bl	8009694 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 800082e:	f7ff ff83 	bl	8000738 <SPIx_Init>
  {
    SPIx_Error();
  }
  
  return receivedbyte;
}
 8000832:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8000836:	b007      	add	sp, #28
 8000838:	f85d fb04 	ldr.w	pc, [sp], #4
 800083c:	20000050 	.word	0x20000050
 8000840:	20000b7c 	.word	0x20000b7c

08000844 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8000844:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8000846:	4d34      	ldr	r5, [pc, #208]	; (8000918 <I2Cx_Init+0xd4>)

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8000848:	b089      	sub	sp, #36	; 0x24
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 800084a:	f105 0058 	add.w	r0, r5, #88	; 0x58
 800084e:	f006 fd0b 	bl	8007268 <HAL_I2C_GetState>
 8000852:	2800      	cmp	r0, #0
 8000854:	d15d      	bne.n	8000912 <I2Cx_Init+0xce>

  if (hi2c->Instance == DISCOVERY_I2Cx)
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 8000856:	4e31      	ldr	r6, [pc, #196]	; (800091c <I2Cx_Init+0xd8>)
 8000858:	9000      	str	r0, [sp, #0]
 800085a:	6b33      	ldr	r3, [r6, #48]	; 0x30
static void I2Cx_Init(void)
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 800085c:	4a30      	ldr	r2, [pc, #192]	; (8000920 <I2Cx_Init+0xdc>)
 800085e:	4604      	mov	r4, r0

  if (hi2c->Instance == DISCOVERY_I2Cx)
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 8000860:	f043 0304 	orr.w	r3, r3, #4
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8000864:	662c      	str	r4, [r5, #96]	; 0x60

  if (hi2c->Instance == DISCOVERY_I2Cx)
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 8000866:	6333      	str	r3, [r6, #48]	; 0x30
 8000868:	6b33      	ldr	r3, [r6, #48]	; 0x30
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
    I2cHandle.Init.OwnAddress1      = 0;
 800086a:	666c      	str	r4, [r5, #100]	; 0x64

  if (hi2c->Instance == DISCOVERY_I2Cx)
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 800086c:	f003 0304 	and.w	r3, r3, #4
 8000870:	9300      	str	r3, [sp, #0]
 8000872:	9b00      	ldr	r3, [sp, #0]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8000874:	9401      	str	r4, [sp, #4]
 8000876:	6b33      	ldr	r3, [r6, #48]	; 0x30
    I2cHandle.Instance              = DISCOVERY_I2Cx;
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
    I2cHandle.Init.OwnAddress1      = 0;
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8000878:	66ec      	str	r4, [r5, #108]	; 0x6c
  if (hi2c->Instance == DISCOVERY_I2Cx)
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 800087a:	f043 0301 	orr.w	r3, r3, #1
 800087e:	6333      	str	r3, [r6, #48]	; 0x30
 8000880:	6b33      	ldr	r3, [r6, #48]	; 0x30
  */
static void I2Cx_Init(void)
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8000882:	4828      	ldr	r0, [pc, #160]	; (8000924 <I2Cx_Init+0xe0>)
 8000884:	65a8      	str	r0, [r5, #88]	; 0x58
  if (hi2c->Instance == DISCOVERY_I2Cx)
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	9301      	str	r3, [sp, #4]
 800088c:	9b01      	ldr	r3, [sp, #4]
static void I2Cx_Init(void)
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 800088e:	65ea      	str	r2, [r5, #92]	; 0x5c
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 8000890:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8000894:	2012      	movs	r0, #18
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8000896:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 8000898:	a903      	add	r1, sp, #12
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 800089a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 800089c:	9004      	str	r0, [sp, #16]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800089e:	2304      	movs	r3, #4
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 80008a0:	4821      	ldr	r0, [pc, #132]	; (8000928 <I2Cx_Init+0xe4>)
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 80008a2:	9206      	str	r2, [sp, #24]
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
    I2cHandle.Init.OwnAddress1      = 0;
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80008a4:	f44f 4780 	mov.w	r7, #16384	; 0x4000
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80008a8:	9307      	str	r3, [sp, #28]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
    I2cHandle.Init.OwnAddress1      = 0;
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
    I2cHandle.Init.OwnAddress2      = 0;
 80008aa:	672c      	str	r4, [r5, #112]	; 0x70
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 80008ac:	676c      	str	r4, [r5, #116]	; 0x74
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 80008ae:	67ac      	str	r4, [r5, #120]	; 0x78
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80008b0:	9405      	str	r4, [sp, #20]
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
    I2cHandle.Init.OwnAddress1      = 0;
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80008b2:	66af      	str	r7, [r5, #104]	; 0x68
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 80008b4:	f003 fcf8 	bl	80042a8 <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 80008b8:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 80008bc:	a903      	add	r1, sp, #12
 80008be:	481b      	ldr	r0, [pc, #108]	; (800092c <I2Cx_Init+0xe8>)
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 80008c0:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 80008c2:	f003 fcf1 	bl	80042a8 <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 80008c6:	9402      	str	r4, [sp, #8]
 80008c8:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80008ca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80008ce:	6433      	str	r3, [r6, #64]	; 0x40
 80008d0:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80008d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80008d6:	9302      	str	r3, [sp, #8]
 80008d8:	9b02      	ldr	r3, [sp, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 80008da:	6a33      	ldr	r3, [r6, #32]
 80008dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80008e0:	6233      	str	r3, [r6, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 80008e2:	6a33      	ldr	r3, [r6, #32]
 80008e4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80008e8:	6233      	str	r3, [r6, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x00, 0);
 80008ea:	4622      	mov	r2, r4
 80008ec:	4621      	mov	r1, r4
 80008ee:	2048      	movs	r0, #72	; 0x48
 80008f0:	f002 faa2 	bl	8002e38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80008f4:	2048      	movs	r0, #72	; 0x48
 80008f6:	f002 fad7 	bl	8002ea8 <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x00, 0);
 80008fa:	4622      	mov	r2, r4
 80008fc:	4621      	mov	r1, r4
 80008fe:	2049      	movs	r0, #73	; 0x49
 8000900:	f002 fa9a 	bl	8002e38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 8000904:	2049      	movs	r0, #73	; 0x49
 8000906:	f002 facf 	bl	8002ea8 <HAL_NVIC_EnableIRQ>
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
    HAL_I2C_Init(&I2cHandle);
 800090a:	f105 0058 	add.w	r0, r5, #88	; 0x58
 800090e:	f004 f969 	bl	8004be4 <HAL_I2C_Init>
  }
}
 8000912:	b009      	add	sp, #36	; 0x24
 8000914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000916:	bf00      	nop
 8000918:	20000b7c 	.word	0x20000b7c
 800091c:	40023800 	.word	0x40023800
 8000920:	000186a0 	.word	0x000186a0
 8000924:	40005c00 	.word	0x40005c00
 8000928:	40020000 	.word	0x40020000
 800092c:	40020800 	.word	0x40020800

08000930 <BSP_GetVersion>:
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t BSP_GetVersion(void)
{
  return __STM32F429I_DISCO_BSP_VERSION;
}
 8000930:	4800      	ldr	r0, [pc, #0]	; (8000934 <BSP_GetVersion+0x4>)
 8000932:	4770      	bx	lr
 8000934:	02010400 	.word	0x02010400

08000938 <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8000938:	b530      	push	{r4, r5, lr}
 800093a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800093c:	b328      	cbz	r0, 800098a <BSP_LED_Init+0x52>
 800093e:	2801      	cmp	r0, #1
 8000940:	d016      	beq.n	8000970 <BSP_LED_Init+0x38>
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8000942:	4c18      	ldr	r4, [pc, #96]	; (80009a4 <BSP_LED_Init+0x6c>)
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8000944:	4b18      	ldr	r3, [pc, #96]	; (80009a8 <BSP_LED_Init+0x70>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8000946:	eb04 0480 	add.w	r4, r4, r0, lsl #2
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800094a:	f833 5010 	ldrh.w	r5, [r3, r0, lsl #1]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800094e:	6860      	ldr	r0, [r4, #4]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8000950:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000952:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000954:	2202      	movs	r2, #2
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8000956:	a903      	add	r1, sp, #12
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000958:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800095a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800095c:	9206      	str	r2, [sp, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800095e:	f003 fca3 	bl	80042a8 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000962:	4629      	mov	r1, r5
 8000964:	6860      	ldr	r0, [r4, #4]
 8000966:	2200      	movs	r2, #0
 8000968:	f003 fe68 	bl	800463c <HAL_GPIO_WritePin>
}
 800096c:	b009      	add	sp, #36	; 0x24
 800096e:	bd30      	pop	{r4, r5, pc}
void BSP_LED_Init(Led_TypeDef Led)
{
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8000970:	4b0e      	ldr	r3, [pc, #56]	; (80009ac <BSP_LED_Init+0x74>)
 8000972:	2200      	movs	r2, #0
 8000974:	9202      	str	r2, [sp, #8]
 8000976:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000978:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800097c:	631a      	str	r2, [r3, #48]	; 0x30
 800097e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000984:	9302      	str	r3, [sp, #8]
 8000986:	9b02      	ldr	r3, [sp, #8]
 8000988:	e7db      	b.n	8000942 <BSP_LED_Init+0xa>
 800098a:	4b08      	ldr	r3, [pc, #32]	; (80009ac <BSP_LED_Init+0x74>)
 800098c:	9001      	str	r0, [sp, #4]
 800098e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000990:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000994:	631a      	str	r2, [r3, #48]	; 0x30
 8000996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800099c:	9301      	str	r3, [sp, #4]
 800099e:	9b01      	ldr	r3, [sp, #4]
 80009a0:	e7cf      	b.n	8000942 <BSP_LED_Init+0xa>
 80009a2:	bf00      	nop
 80009a4:	20000050 	.word	0x20000050
 80009a8:	080125ec 	.word	0x080125ec
 80009ac:	40023800 	.word	0x40023800

080009b0 <BSP_LED_On>:
  *     @arg LED3
  *     @arg LED4 
  */
void BSP_LED_On(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80009b0:	4b04      	ldr	r3, [pc, #16]	; (80009c4 <BSP_LED_On+0x14>)
 80009b2:	4a05      	ldr	r2, [pc, #20]	; (80009c8 <BSP_LED_On+0x18>)
 80009b4:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80009b8:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
 80009bc:	6858      	ldr	r0, [r3, #4]
 80009be:	2201      	movs	r2, #1
 80009c0:	f003 be3c 	b.w	800463c <HAL_GPIO_WritePin>
 80009c4:	20000050 	.word	0x20000050
 80009c8:	080125ec 	.word	0x080125ec

080009cc <BSP_LED_Off>:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Off(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80009cc:	4b04      	ldr	r3, [pc, #16]	; (80009e0 <BSP_LED_Off+0x14>)
 80009ce:	4a05      	ldr	r2, [pc, #20]	; (80009e4 <BSP_LED_Off+0x18>)
 80009d0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80009d4:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
 80009d8:	6858      	ldr	r0, [r3, #4]
 80009da:	2200      	movs	r2, #0
 80009dc:	f003 be2e 	b.w	800463c <HAL_GPIO_WritePin>
 80009e0:	20000050 	.word	0x20000050
 80009e4:	080125ec 	.word	0x080125ec

080009e8 <BSP_LED_Toggle>:
  *     @arg LED3
  *     @arg LED4  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 80009e8:	4b04      	ldr	r3, [pc, #16]	; (80009fc <BSP_LED_Toggle+0x14>)
 80009ea:	4a05      	ldr	r2, [pc, #20]	; (8000a00 <BSP_LED_Toggle+0x18>)
 80009ec:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80009f0:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
 80009f4:	6858      	ldr	r0, [r3, #4]
 80009f6:	f003 be25 	b.w	8004644 <HAL_GPIO_TogglePin>
 80009fa:	bf00      	nop
 80009fc:	20000050 	.word	0x20000050
 8000a00:	080125ec 	.word	0x080125ec

08000a04 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000a04:	b510      	push	{r4, lr}
 8000a06:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8000a08:	b950      	cbnz	r0, 8000a20 <BSP_PB_Init+0x1c>
 8000a0a:	4b1a      	ldr	r3, [pc, #104]	; (8000a74 <BSP_PB_Init+0x70>)
 8000a0c:	9000      	str	r0, [sp, #0]
 8000a0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a10:	f042 0201 	orr.w	r2, r2, #1
 8000a14:	631a      	str	r2, [r3, #48]	; 0x30
 8000a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a18:	f003 0301 	and.w	r3, r3, #1
 8000a1c:	9300      	str	r3, [sp, #0]
 8000a1e:	9b00      	ldr	r3, [sp, #0]
  
  if (ButtonMode == BUTTON_MODE_GPIO)
 8000a20:	b119      	cbz	r1, 8000a2a <BSP_PB_Init+0x26>
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
  }
  
  if (ButtonMode == BUTTON_MODE_EXTI)
 8000a22:	2901      	cmp	r1, #1
 8000a24:	d010      	beq.n	8000a48 <BSP_PB_Init+0x44>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
  }
}
 8000a26:	b006      	add	sp, #24
 8000a28:	bd10      	pop	{r4, pc}
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000a2a:	4b13      	ldr	r3, [pc, #76]	; (8000a78 <BSP_PB_Init+0x74>)
  
  if (ButtonMode == BUTTON_MODE_GPIO)
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a2c:	9102      	str	r1, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000a2e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  BUTTONx_GPIO_CLK_ENABLE(Button);
  
  if (ButtonMode == BUTTON_MODE_GPIO)
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8000a32:	2301      	movs	r3, #1
 8000a34:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000a36:	68c0      	ldr	r0, [r0, #12]
  if (ButtonMode == BUTTON_MODE_GPIO)
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a38:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000a3a:	a901      	add	r1, sp, #4
  if (ButtonMode == BUTTON_MODE_GPIO)
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a3c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000a3e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000a40:	f003 fc32 	bl	80042a8 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
  }
}
 8000a44:	b006      	add	sp, #24
 8000a46:	bd10      	pop	{r4, pc}
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000a48:	4b0b      	ldr	r3, [pc, #44]	; (8000a78 <BSP_PB_Init+0x74>)
  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 8000a4a:	4a0c      	ldr	r2, [pc, #48]	; (8000a7c <BSP_PB_Init+0x78>)
  }
  
  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8000a4c:	9101      	str	r1, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000a4e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  
  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	2400      	movs	r4, #0
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000a54:	a901      	add	r1, sp, #4
 8000a56:	68c0      	ldr	r0, [r0, #12]
  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 8000a58:	9202      	str	r2, [sp, #8]
  
  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000a5c:	f003 fc24 	bl	80042a8 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8000a60:	4622      	mov	r2, r4
 8000a62:	210f      	movs	r1, #15
 8000a64:	2006      	movs	r0, #6
 8000a66:	f002 f9e7 	bl	8002e38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8000a6a:	2006      	movs	r0, #6
 8000a6c:	f002 fa1c 	bl	8002ea8 <HAL_NVIC_EnableIRQ>
  }
}
 8000a70:	b006      	add	sp, #24
 8000a72:	bd10      	pop	{r4, pc}
 8000a74:	40023800 	.word	0x40023800
 8000a78:	20000050 	.word	0x20000050
 8000a7c:	10110000 	.word	0x10110000

08000a80 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_KEY  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8000a80:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8000a82:	4b04      	ldr	r3, [pc, #16]	; (8000a94 <BSP_PB_GetState+0x14>)
 8000a84:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8000a88:	2101      	movs	r1, #1
 8000a8a:	68c0      	ldr	r0, [r0, #12]
 8000a8c:	f003 fdd0 	bl	8004630 <HAL_GPIO_ReadPin>
}
 8000a90:	bd08      	pop	{r3, pc}
 8000a92:	bf00      	nop
 8000a94:	20000050 	.word	0x20000050

08000a98 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8000a98:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8000a9a:	4b2a      	ldr	r3, [pc, #168]	; (8000b44 <LCD_IO_Init+0xac>)
 8000a9c:	f893 40ac 	ldrb.w	r4, [r3, #172]	; 0xac

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8000aa0:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8000aa2:	2c00      	cmp	r4, #0
 8000aa4:	d14b      	bne.n	8000b3e <LCD_IO_Init+0xa6>
  {
    Is_LCD_IO_Initialized = 1; 
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8000aa6:	4d28      	ldr	r5, [pc, #160]	; (8000b48 <LCD_IO_Init+0xb0>)
 8000aa8:	9400      	str	r4, [sp, #0]
 8000aaa:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8000aac:	4827      	ldr	r0, [pc, #156]	; (8000b4c <LCD_IO_Init+0xb4>)
  if(Is_LCD_IO_Initialized == 0)
  {
    Is_LCD_IO_Initialized = 1; 
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8000aae:	f042 0208 	orr.w	r2, r2, #8
 8000ab2:	632a      	str	r2, [r5, #48]	; 0x30
 8000ab4:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8000ab6:	9405      	str	r4, [sp, #20]
  if(Is_LCD_IO_Initialized == 0)
  {
    Is_LCD_IO_Initialized = 1; 
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8000ab8:	f002 0208 	and.w	r2, r2, #8
 8000abc:	9200      	str	r2, [sp, #0]
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
  {
    Is_LCD_IO_Initialized = 1; 
 8000abe:	2601      	movs	r6, #1
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8000ac0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8000ac4:	a903      	add	r1, sp, #12
  if(Is_LCD_IO_Initialized == 0)
  {
    Is_LCD_IO_Initialized = 1; 
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8000ac6:	9f00      	ldr	r7, [sp, #0]
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
  {
    Is_LCD_IO_Initialized = 1; 
 8000ac8:	f883 60ac 	strb.w	r6, [r3, #172]	; 0xac
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8000acc:	2702      	movs	r7, #2
  {
    Is_LCD_IO_Initialized = 1; 
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8000ace:	9203      	str	r2, [sp, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8000ad0:	9604      	str	r6, [sp, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8000ad2:	9706      	str	r7, [sp, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8000ad4:	f003 fbe8 	bl	80042a8 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8000ad8:	9401      	str	r4, [sp, #4]
 8000ada:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8000adc:	481b      	ldr	r0, [pc, #108]	; (8000b4c <LCD_IO_Init+0xb4>)
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8000ade:	f043 0308 	orr.w	r3, r3, #8
 8000ae2:	632b      	str	r3, [r5, #48]	; 0x30
 8000ae4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8000ae6:	9604      	str	r6, [sp, #16]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8000ae8:	f003 0308 	and.w	r3, r3, #8
 8000aec:	9301      	str	r3, [sp, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8000aee:	a903      	add	r1, sp, #12
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
    
    LCD_RDX_GPIO_CLK_ENABLE();
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8000af0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8000af4:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8000af6:	9303      	str	r3, [sp, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8000af8:	9706      	str	r7, [sp, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
    
    LCD_RDX_GPIO_CLK_ENABLE();
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8000afa:	9405      	str	r4, [sp, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8000afc:	f003 fbd4 	bl	80042a8 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8000b00:	9402      	str	r4, [sp, #8]
 8000b02:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8000b04:	4812      	ldr	r0, [pc, #72]	; (8000b50 <LCD_IO_Init+0xb8>)
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8000b06:	f043 0304 	orr.w	r3, r3, #4
 8000b0a:	632b      	str	r3, [r5, #48]	; 0x30
 8000b0c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8000b0e:	9604      	str	r6, [sp, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8000b10:	f003 0304 	and.w	r3, r3, #4
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8000b14:	2504      	movs	r5, #4
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8000b16:	a903      	add	r1, sp, #12
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8000b18:	9302      	str	r3, [sp, #8]
 8000b1a:	9b02      	ldr	r3, [sp, #8]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8000b1c:	9706      	str	r7, [sp, #24]
    LCD_NCS_GPIO_CLK_ENABLE();
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8000b1e:	9405      	str	r4, [sp, #20]
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8000b20:	9503      	str	r5, [sp, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8000b22:	f003 fbc1 	bl	80042a8 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8000b26:	4622      	mov	r2, r4
 8000b28:	4629      	mov	r1, r5
 8000b2a:	4809      	ldr	r0, [pc, #36]	; (8000b50 <LCD_IO_Init+0xb8>)
 8000b2c:	f003 fd86 	bl	800463c <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8000b30:	4632      	mov	r2, r6
 8000b32:	4629      	mov	r1, r5
 8000b34:	4806      	ldr	r0, [pc, #24]	; (8000b50 <LCD_IO_Init+0xb8>)
 8000b36:	f003 fd81 	bl	800463c <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8000b3a:	f7ff fdfd 	bl	8000738 <SPIx_Init>
  }
}
 8000b3e:	b009      	add	sp, #36	; 0x24
 8000b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b42:	bf00      	nop
 8000b44:	20000b7c 	.word	0x20000b7c
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	40020c00 	.word	0x40020c00
 8000b50:	40020800 	.word	0x40020800

08000b54 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8000b54:	b538      	push	{r3, r4, r5, lr}
  /* Set WRX to send data */
  LCD_WRX_HIGH();
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8000b56:	4c0b      	ldr	r4, [pc, #44]	; (8000b84 <LCD_IO_WriteData+0x30>)

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8000b58:	4605      	mov	r5, r0
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b60:	4809      	ldr	r0, [pc, #36]	; (8000b88 <LCD_IO_WriteData+0x34>)
 8000b62:	f003 fd6b 	bl	800463c <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8000b66:	4620      	mov	r0, r4
 8000b68:	2200      	movs	r2, #0
 8000b6a:	2104      	movs	r1, #4
 8000b6c:	f003 fd66 	bl	800463c <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8000b70:	4628      	mov	r0, r5
 8000b72:	f7ff fe2f 	bl	80007d4 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8000b76:	4620      	mov	r0, r4
 8000b78:	2201      	movs	r2, #1
 8000b7a:	2104      	movs	r1, #4
}
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
  SPIx_Write(RegValue);
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8000b80:	f003 bd5c 	b.w	800463c <HAL_GPIO_WritePin>
 8000b84:	40020800 	.word	0x40020800
 8000b88:	40020c00 	.word	0x40020c00

08000b8c <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8000b8c:	b538      	push	{r3, r4, r5, lr}
  /* Reset WRX to send command */
  LCD_WRX_LOW();
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8000b8e:	4c0b      	ldr	r4, [pc, #44]	; (8000bbc <LCD_IO_WriteReg+0x30>)

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8000b90:	4605      	mov	r5, r0
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8000b92:	2200      	movs	r2, #0
 8000b94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b98:	4809      	ldr	r0, [pc, #36]	; (8000bc0 <LCD_IO_WriteReg+0x34>)
 8000b9a:	f003 fd4f 	bl	800463c <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8000b9e:	4620      	mov	r0, r4
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2104      	movs	r1, #4
 8000ba4:	f003 fd4a 	bl	800463c <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8000ba8:	4628      	mov	r0, r5
 8000baa:	f7ff fe13 	bl	80007d4 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8000bae:	4620      	mov	r0, r4
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	2104      	movs	r1, #4
}
 8000bb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
  SPIx_Write(Reg);
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8000bb8:	f003 bd40 	b.w	800463c <HAL_GPIO_WritePin>
 8000bbc:	40020800 	.word	0x40020800
 8000bc0:	40020c00 	.word	0x40020c00

08000bc4 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8000bc4:	b530      	push	{r4, r5, lr}
  uint32_t readvalue = 0;

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8000bc6:	2200      	movs	r2, #0
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8000bc8:	b083      	sub	sp, #12
 8000bca:	4605      	mov	r5, r0
 8000bcc:	460c      	mov	r4, r1
  uint32_t readvalue = 0;

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8000bce:	4814      	ldr	r0, [pc, #80]	; (8000c20 <LCD_IO_ReadData+0x5c>)
 8000bd0:	2104      	movs	r1, #4
 8000bd2:	f003 fd33 	bl	800463c <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bdc:	4811      	ldr	r0, [pc, #68]	; (8000c24 <LCD_IO_ReadData+0x60>)
 8000bde:	f003 fd2d 	bl	800463c <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8000be2:	4628      	mov	r0, r5
 8000be4:	f7ff fdf6 	bl	80007d4 <SPIx_Write>
static uint32_t SPIx_Read(uint8_t ReadSize)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8000be8:	4b0f      	ldr	r3, [pc, #60]	; (8000c28 <LCD_IO_ReadData+0x64>)
 8000bea:	4810      	ldr	r0, [pc, #64]	; (8000c2c <LCD_IO_ReadData+0x68>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4622      	mov	r2, r4
 8000bf0:	a901      	add	r1, sp, #4
 8000bf2:	f008 fe29 	bl	8009848 <HAL_SPI_Receive>
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000bf6:	b120      	cbz	r0, 8000c02 <LCD_IO_ReadData+0x3e>
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8000bf8:	480c      	ldr	r0, [pc, #48]	; (8000c2c <LCD_IO_ReadData+0x68>)
 8000bfa:	f008 fd4b 	bl	8009694 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8000bfe:	f7ff fd9b 	bl	8000738 <SPIx_Init>
  SPIx_Write(RegValue);
  
  readvalue = SPIx_Read(ReadSize);

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8000c02:	2201      	movs	r2, #1
 8000c04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c08:	4806      	ldr	r0, [pc, #24]	; (8000c24 <LCD_IO_ReadData+0x60>)
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
  }
  
  return readvalue;
 8000c0a:	9c01      	ldr	r4, [sp, #4]
  SPIx_Write(RegValue);
  
  readvalue = SPIx_Read(ReadSize);

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8000c0c:	f003 fd16 	bl	800463c <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8000c10:	2201      	movs	r2, #1
 8000c12:	2104      	movs	r1, #4
 8000c14:	4802      	ldr	r0, [pc, #8]	; (8000c20 <LCD_IO_ReadData+0x5c>)
 8000c16:	f003 fd11 	bl	800463c <HAL_GPIO_WritePin>
  
  return readvalue;
}
 8000c1a:	4620      	mov	r0, r4
 8000c1c:	b003      	add	sp, #12
 8000c1e:	bd30      	pop	{r4, r5, pc}
 8000c20:	40020800 	.word	0x40020800
 8000c24:	40020c00 	.word	0x40020c00
 8000c28:	20000050 	.word	0x20000050
 8000c2c:	20000b7c 	.word	0x20000b7c

08000c30 <LCD_Delay>:
 8000c30:	f002 b85a 	b.w	8002ce8 <HAL_Delay>

08000c34 <IOE_Init>:
/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
  I2Cx_Init();
 8000c34:	e606      	b.n	8000844 <I2Cx_Init>
 8000c36:	bf00      	nop

08000c38 <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 8000c38:	b570      	push	{r4, r5, r6, lr}
 8000c3a:	b086      	sub	sp, #24
static void I2Cx_ITConfig(void)
{
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 8000c3c:	2400      	movs	r4, #0
 8000c3e:	4b10      	ldr	r3, [pc, #64]	; (8000c80 <IOE_ITConfig+0x48>)
 8000c40:	9400      	str	r4, [sp, #0]
 8000c42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8000c44:	4d0f      	ldr	r5, [pc, #60]	; (8000c84 <IOE_ITConfig+0x4c>)
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8000c46:	4810      	ldr	r0, [pc, #64]	; (8000c88 <IOE_ITConfig+0x50>)
static void I2Cx_ITConfig(void)
{
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 8000c48:	f042 0201 	orr.w	r2, r2, #1
 8000c4c:	631a      	str	r2, [r3, #48]	; 0x30
 8000c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8000c50:	9404      	str	r4, [sp, #16]
static void I2Cx_ITConfig(void)
{
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	9300      	str	r3, [sp, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 8000c58:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8000c5c:	2301      	movs	r3, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8000c5e:	a901      	add	r1, sp, #4
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8000c60:	9303      	str	r3, [sp, #12]
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 8000c62:	9201      	str	r2, [sp, #4]
static void I2Cx_ITConfig(void)
{
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 8000c64:	9e00      	ldr	r6, [sp, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8000c66:	9502      	str	r5, [sp, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8000c68:	f003 fb1e 	bl	80042a8 <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x00, 0x00);
 8000c6c:	4622      	mov	r2, r4
 8000c6e:	4621      	mov	r1, r4
 8000c70:	2028      	movs	r0, #40	; 0x28
 8000c72:	f002 f8e1 	bl	8002e38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 8000c76:	2028      	movs	r0, #40	; 0x28
 8000c78:	f002 f916 	bl	8002ea8 <HAL_NVIC_EnableIRQ>
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
  I2Cx_ITConfig();
}
 8000c7c:	b006      	add	sp, #24
 8000c7e:	bd70      	pop	{r4, r5, r6, pc}
 8000c80:	40023800 	.word	0x40023800
 8000c84:	10210000 	.word	0x10210000
 8000c88:	40020000 	.word	0x40020000

08000c8c <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000c8c:	b510      	push	{r4, lr}
 8000c8e:	b086      	sub	sp, #24
 8000c90:	ab06      	add	r3, sp, #24
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
  HAL_StatusTypeDef status = HAL_OK;
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8000c92:	4c0a      	ldr	r4, [pc, #40]	; (8000cbc <IOE_Write+0x30>)
 8000c94:	f803 2d01 	strb.w	r2, [r3, #-1]!
 8000c98:	6924      	ldr	r4, [r4, #16]
 8000c9a:	9300      	str	r3, [sp, #0]
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	460a      	mov	r2, r1
 8000ca0:	9402      	str	r4, [sp, #8]
 8000ca2:	4601      	mov	r1, r0
 8000ca4:	9301      	str	r3, [sp, #4]
 8000ca6:	4806      	ldr	r0, [pc, #24]	; (8000cc0 <IOE_Write+0x34>)
 8000ca8:	f005 f8de 	bl	8005e68 <HAL_I2C_Mem_Write>
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000cac:	b120      	cbz	r0, 8000cb8 <IOE_Write+0x2c>
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8000cae:	4804      	ldr	r0, [pc, #16]	; (8000cc0 <IOE_Write+0x34>)
 8000cb0:	f004 f818 	bl	8004ce4 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 8000cb4:	f7ff fdc6 	bl	8000844 <I2Cx_Init>
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
  I2Cx_WriteData(Addr, Reg, Value);
}
 8000cb8:	b006      	add	sp, #24
 8000cba:	bd10      	pop	{r4, pc}
 8000cbc:	20000050 	.word	0x20000050
 8000cc0:	20000bd4 	.word	0x20000bd4

08000cc4 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 8000cc4:	b510      	push	{r4, lr}
 8000cc6:	b086      	sub	sp, #24
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint8_t value = 0;
 8000cc8:	ab06      	add	r3, sp, #24
 8000cca:	2400      	movs	r4, #0
 8000ccc:	f803 4d01 	strb.w	r4, [r3, #-1]!
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8000cd0:	4a0a      	ldr	r2, [pc, #40]	; (8000cfc <IOE_Read+0x38>)
 8000cd2:	6914      	ldr	r4, [r2, #16]
 8000cd4:	9300      	str	r3, [sp, #0]
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	460a      	mov	r2, r1
 8000cda:	9402      	str	r4, [sp, #8]
 8000cdc:	4601      	mov	r1, r0
 8000cde:	9301      	str	r3, [sp, #4]
 8000ce0:	4807      	ldr	r0, [pc, #28]	; (8000d00 <IOE_Read+0x3c>)
 8000ce2:	f005 f94f 	bl	8005f84 <HAL_I2C_Mem_Read>
 
  /* Check the communication status */
  if(status != HAL_OK)
 8000ce6:	b120      	cbz	r0, 8000cf2 <IOE_Read+0x2e>
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8000ce8:	4805      	ldr	r0, [pc, #20]	; (8000d00 <IOE_Read+0x3c>)
 8000cea:	f003 fffb 	bl	8004ce4 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 8000cee:	f7ff fda9 	bl	8000844 <I2Cx_Init>
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
  return I2Cx_ReadData(Addr, Reg);
}
 8000cf2:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8000cf6:	b006      	add	sp, #24
 8000cf8:	bd10      	pop	{r4, pc}
 8000cfa:	bf00      	nop
 8000cfc:	20000050 	.word	0x20000050
 8000d00:	20000bd4 	.word	0x20000bd4

08000d04 <IOE_WriteMultiple>:
  * @param  Reg: Reg Address 
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  */
void IOE_WriteMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8000d04:	b510      	push	{r4, lr}
 8000d06:	b084      	sub	sp, #16
  */
static void I2Cx_WriteBuffer(uint8_t Addr, uint8_t Reg,  uint8_t *pBuffer, uint16_t Length)
  {
  HAL_StatusTypeDef status = HAL_OK;
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout); 
 8000d08:	4c0a      	ldr	r4, [pc, #40]	; (8000d34 <IOE_WriteMultiple+0x30>)
 8000d0a:	9200      	str	r2, [sp, #0]
 8000d0c:	6924      	ldr	r4, [r4, #16]
 8000d0e:	9402      	str	r4, [sp, #8]
 8000d10:	9301      	str	r3, [sp, #4]
 8000d12:	460a      	mov	r2, r1
 8000d14:	2301      	movs	r3, #1
 8000d16:	4601      	mov	r1, r0
 8000d18:	4807      	ldr	r0, [pc, #28]	; (8000d38 <IOE_WriteMultiple+0x34>)
 8000d1a:	f005 f8a5 	bl	8005e68 <HAL_I2C_Mem_Write>

  /* Check the communication status */
  if(status != HAL_OK)
 8000d1e:	b908      	cbnz	r0, 8000d24 <IOE_WriteMultiple+0x20>
  * @param  Length: length of the data
  */
void IOE_WriteMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
  I2Cx_WriteBuffer(Addr, Reg, pBuffer, Length);
}
 8000d20:	b004      	add	sp, #16
 8000d22:	bd10      	pop	{r4, pc}
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8000d24:	4804      	ldr	r0, [pc, #16]	; (8000d38 <IOE_WriteMultiple+0x34>)
 8000d26:	f003 ffdd 	bl	8004ce4 <HAL_I2C_DeInit>
  * @param  Length: length of the data
  */
void IOE_WriteMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
  I2Cx_WriteBuffer(Addr, Reg, pBuffer, Length);
}
 8000d2a:	b004      	add	sp, #16
 8000d2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 8000d30:	e588      	b.n	8000844 <I2Cx_Init>
 8000d32:	bf00      	nop
 8000d34:	20000050 	.word	0x20000050
 8000d38:	20000bd4 	.word	0x20000bd4

08000d3c <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8000d3c:	b510      	push	{r4, lr}
 8000d3e:	b084      	sub	sp, #16
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
  HAL_StatusTypeDef status = HAL_OK;

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 8000d40:	4c09      	ldr	r4, [pc, #36]	; (8000d68 <IOE_ReadMultiple+0x2c>)
 8000d42:	9200      	str	r2, [sp, #0]
 8000d44:	6924      	ldr	r4, [r4, #16]
 8000d46:	9402      	str	r4, [sp, #8]
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	460a      	mov	r2, r1
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	4601      	mov	r1, r0
 8000d50:	4806      	ldr	r0, [pc, #24]	; (8000d6c <IOE_ReadMultiple+0x30>)
 8000d52:	f005 f917 	bl	8005f84 <HAL_I2C_Mem_Read>
  
  /* Check the communication status */
  if(status == HAL_OK)
 8000d56:	b128      	cbz	r0, 8000d64 <IOE_ReadMultiple+0x28>
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8000d58:	4804      	ldr	r0, [pc, #16]	; (8000d6c <IOE_ReadMultiple+0x30>)
 8000d5a:	f003 ffc3 	bl	8004ce4 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 8000d5e:	f7ff fd71 	bl	8000844 <I2Cx_Init>
 8000d62:	2001      	movs	r0, #1
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
}
 8000d64:	b004      	add	sp, #16
 8000d66:	bd10      	pop	{r4, pc}
 8000d68:	20000050 	.word	0x20000050
 8000d6c:	20000bd4 	.word	0x20000bd4

08000d70 <IOE_Delay>:
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
  HAL_Delay(Delay);
 8000d70:	f001 bfba 	b.w	8002ce8 <HAL_Delay>

08000d74 <GYRO_IO_Init>:

/**
  * @brief  Configures the Gyroscope SPI interface.
  */
void GYRO_IO_Init(void)
{
 8000d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d78:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8000d7a:	4c19      	ldr	r4, [pc, #100]	; (8000de0 <GYRO_IO_Init+0x6c>)
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 8000d7c:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8000de8 <GYRO_IO_Init+0x74>
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8000d80:	2500      	movs	r5, #0
 8000d82:	9501      	str	r5, [sp, #4]
 8000d84:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000d86:	f043 0304 	orr.w	r3, r3, #4
 8000d8a:	6323      	str	r3, [r4, #48]	; 0x30
 8000d8c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8000d8e:	9505      	str	r5, [sp, #20]
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8000d90:	f003 0304 	and.w	r3, r3, #4
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000d94:	2701      	movs	r7, #1
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8000d96:	2602      	movs	r6, #2
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8000d98:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 8000d9a:	4640      	mov	r0, r8
 8000d9c:	a903      	add	r1, sp, #12
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8000d9e:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8000da0:	9603      	str	r6, [sp, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000da2:	9704      	str	r7, [sp, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 8000da4:	9706      	str	r7, [sp, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 8000da6:	f003 fa7f 	bl	80042a8 <HAL_GPIO_Init>
  
  /* Deselect: Chip Select high */
  GYRO_CS_HIGH();
 8000daa:	463a      	mov	r2, r7
 8000dac:	4631      	mov	r1, r6
 8000dae:	4640      	mov	r0, r8
 8000db0:	f003 fc44 	bl	800463c <HAL_GPIO_WritePin>
  
  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8000db4:	9502      	str	r5, [sp, #8]
 8000db6:	6b23      	ldr	r3, [r4, #48]	; 0x30
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Pull= GPIO_NOPULL;
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8000db8:	480a      	ldr	r0, [pc, #40]	; (8000de4 <GYRO_IO_Init+0x70>)
  
  /* Deselect: Chip Select high */
  GYRO_CS_HIGH();
  
  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8000dba:	433b      	orrs	r3, r7
 8000dbc:	6323      	str	r3, [r4, #48]	; 0x30
 8000dbe:	6b23      	ldr	r3, [r4, #48]	; 0x30
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8000dc0:	9504      	str	r5, [sp, #16]
  
  /* Deselect: Chip Select high */
  GYRO_CS_HIGH();
  
  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8000dc2:	403b      	ands	r3, r7
 8000dc4:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Pull= GPIO_NOPULL;
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8000dc6:	a903      	add	r1, sp, #12
  /* Deselect: Chip Select high */
  GYRO_CS_HIGH();
  
  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 8000dc8:	2306      	movs	r3, #6
  
  /* Deselect: Chip Select high */
  GYRO_CS_HIGH();
  
  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8000dca:	9a02      	ldr	r2, [sp, #8]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 8000dcc:	9303      	str	r3, [sp, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000dce:	9606      	str	r6, [sp, #24]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 8000dd0:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8000dd2:	f003 fa69 	bl	80042a8 <HAL_GPIO_Init>

  SPIx_Init();
 8000dd6:	f7ff fcaf 	bl	8000738 <SPIx_Init>
}
 8000dda:	b008      	add	sp, #32
 8000ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000de0:	40023800 	.word	0x40023800
 8000de4:	40020000 	.word	0x40020000
 8000de8:	40020800 	.word	0x40020800

08000dec <GYRO_IO_Write>:
{
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8000dec:	2a01      	cmp	r2, #1
  * @param  pBuffer: Pointer to the buffer containing the data to be written to the Gyroscope.
  * @param  WriteAddr: Gyroscope's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8000dee:	b570      	push	{r4, r5, r6, lr}
 8000df0:	4615      	mov	r5, r2
 8000df2:	4604      	mov	r4, r0
 8000df4:	460e      	mov	r6, r1
  if(NumByteToWrite > 0x01)
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8000df6:	f04f 0200 	mov.w	r2, #0
 8000dfa:	f04f 0102 	mov.w	r1, #2
 8000dfe:	4810      	ldr	r0, [pc, #64]	; (8000e40 <GYRO_IO_Write+0x54>)
{
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8000e00:	d916      	bls.n	8000e30 <GYRO_IO_Write+0x44>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8000e02:	f003 fc1b 	bl	800463c <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 8000e06:	f046 0040 	orr.w	r0, r6, #64	; 0x40
 8000e0a:	f7ff fcfb 	bl	8000804 <SPIx_WriteRead>
 8000e0e:	3d01      	subs	r5, #1
 8000e10:	b2ad      	uxth	r5, r5
 8000e12:	3501      	adds	r5, #1
 8000e14:	4425      	add	r5, r4
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
  {
    SPIx_WriteRead(*pBuffer);
 8000e16:	f814 0b01 	ldrb.w	r0, [r4], #1
 8000e1a:	f7ff fcf3 	bl	8000804 <SPIx_WriteRead>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8000e1e:	42ac      	cmp	r4, r5
 8000e20:	d1f9      	bne.n	8000e16 <GYRO_IO_Write+0x2a>
    NumByteToWrite--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8000e22:	2201      	movs	r2, #1
 8000e24:	2102      	movs	r1, #2
 8000e26:	4806      	ldr	r0, [pc, #24]	; (8000e40 <GYRO_IO_Write+0x54>)
}
 8000e28:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    NumByteToWrite--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8000e2c:	f003 bc06 	b.w	800463c <HAL_GPIO_WritePin>
  if(NumByteToWrite > 0x01)
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8000e30:	f003 fc04 	bl	800463c <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 8000e34:	4630      	mov	r0, r6
 8000e36:	f7ff fce5 	bl	8000804 <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8000e3a:	2d00      	cmp	r5, #0
 8000e3c:	d1e7      	bne.n	8000e0e <GYRO_IO_Write+0x22>
 8000e3e:	e7f0      	b.n	8000e22 <GYRO_IO_Write+0x36>
 8000e40:	40020800 	.word	0x40020800

08000e44 <GYRO_IO_Read>:
  * @param  ReadAddr: Gyroscope's internal address to read from.
  * @param  NumByteToRead: Number of bytes to read from the Gyroscope.
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
  if(NumByteToRead > 0x01)
 8000e44:	2a01      	cmp	r2, #1
  * @param  pBuffer: Pointer to the buffer that receives the data read from the Gyroscope.
  * @param  ReadAddr: Gyroscope's internal address to read from.
  * @param  NumByteToRead: Number of bytes to read from the Gyroscope.
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8000e46:	b570      	push	{r4, r5, r6, lr}
 8000e48:	4615      	mov	r5, r2
 8000e4a:	4604      	mov	r4, r0
 8000e4c:	460e      	mov	r6, r1
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8000e4e:	f04f 0200 	mov.w	r2, #0
 8000e52:	f04f 0102 	mov.w	r1, #2
 8000e56:	4811      	ldr	r0, [pc, #68]	; (8000e9c <GYRO_IO_Read+0x58>)
  * @param  ReadAddr: Gyroscope's internal address to read from.
  * @param  NumByteToRead: Number of bytes to read from the Gyroscope.
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
  if(NumByteToRead > 0x01)
 8000e58:	d917      	bls.n	8000e8a <GYRO_IO_Read+0x46>
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8000e5a:	f003 fbef 	bl	800463c <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8000e5e:	f046 00c0 	orr.w	r0, r6, #192	; 0xc0
 8000e62:	f7ff fccf 	bl	8000804 <SPIx_WriteRead>
 8000e66:	3d01      	subs	r5, #1
 8000e68:	b2ad      	uxth	r5, r5
 8000e6a:	3501      	adds	r5, #1
 8000e6c:	4425      	add	r5, r4
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
  {
    /* Send dummy byte (0x00) to generate the SPI clock to Gyroscope (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8000e6e:	2000      	movs	r0, #0
 8000e70:	f7ff fcc8 	bl	8000804 <SPIx_WriteRead>
 8000e74:	f804 0b01 	strb.w	r0, [r4], #1
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 8000e78:	42ac      	cmp	r4, r5
 8000e7a:	d1f8      	bne.n	8000e6e <GYRO_IO_Read+0x2a>
    NumByteToRead--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	2102      	movs	r1, #2
 8000e80:	4806      	ldr	r0, [pc, #24]	; (8000e9c <GYRO_IO_Read+0x58>)
}  
 8000e82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    NumByteToRead--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8000e86:	f003 bbd9 	b.w	800463c <HAL_GPIO_WritePin>
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8000e8a:	f003 fbd7 	bl	800463c <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8000e8e:	f046 0080 	orr.w	r0, r6, #128	; 0x80
 8000e92:	f7ff fcb7 	bl	8000804 <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 8000e96:	2d00      	cmp	r5, #0
 8000e98:	d1e5      	bne.n	8000e66 <GYRO_IO_Read+0x22>
 8000e9a:	e7ef      	b.n	8000e7c <GYRO_IO_Read+0x38>
 8000e9c:	40020800 	.word	0x40020800

08000ea0 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8000ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ea4:	b082      	sub	sp, #8
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8000ea6:	4c16      	ldr	r4, [pc, #88]	; (8000f00 <FillBuffer+0x60>)
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8000ea8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
  Dma2dHandler.Init.OutputOffset = OffLine;      
  
  Dma2dHandler.Instance = DMA2D; 
 8000eaa:	4d16      	ldr	r5, [pc, #88]	; (8000f04 <FillBuffer+0x64>)
{
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8000eac:	60e6      	str	r6, [r4, #12]
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8000eae:	4607      	mov	r7, r0
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8000eb0:	f44f 3040 	mov.w	r0, #196608	; 0x30000
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8000eb4:	2600      	movs	r6, #0
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8000eb6:	6060      	str	r0, [r4, #4]
  Dma2dHandler.Init.OutputOffset = OffLine;      
  
  Dma2dHandler.Instance = DMA2D; 
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8000eb8:	4620      	mov	r0, r4
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
  Dma2dHandler.Init.OutputOffset = OffLine;      
  
  Dma2dHandler.Instance = DMA2D; 
 8000eba:	6025      	str	r5, [r4, #0]
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8000ebc:	4688      	mov	r8, r1
 8000ebe:	4691      	mov	r9, r2
 8000ec0:	469a      	mov	sl, r3
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8000ec2:	60a6      	str	r6, [r4, #8]
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8000ec4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  Dma2dHandler.Init.OutputOffset = OffLine;      
  
  Dma2dHandler.Instance = DMA2D; 
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8000ec6:	f002 fcc3 	bl	8003850 <HAL_DMA2D_Init>
 8000eca:	b110      	cbz	r0, 8000ed2 <FillBuffer+0x32>
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
      }
    }
  } 
}
 8000ecc:	b002      	add	sp, #8
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  Dma2dHandler.Instance = DMA2D; 
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8000ed2:	4639      	mov	r1, r7
 8000ed4:	4620      	mov	r0, r4
 8000ed6:	f003 f8a3 	bl	8004020 <HAL_DMA2D_ConfigLayer>
 8000eda:	2800      	cmp	r0, #0
 8000edc:	d1f6      	bne.n	8000ecc <FillBuffer+0x2c>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8000ede:	f8cd a000 	str.w	sl, [sp]
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	4642      	mov	r2, r8
 8000ee6:	4629      	mov	r1, r5
 8000ee8:	4620      	mov	r0, r4
 8000eea:	f002 fce3 	bl	80038b4 <HAL_DMA2D_Start>
 8000eee:	2800      	cmp	r0, #0
 8000ef0:	d1ec      	bne.n	8000ecc <FillBuffer+0x2c>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8000ef2:	4620      	mov	r0, r4
 8000ef4:	210a      	movs	r1, #10
      }
    }
  } 
}
 8000ef6:	b002      	add	sp, #8
 8000ef8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8000efc:	f002 bf6c 	b.w	8003dd8 <HAL_DMA2D_PollForTransfer>
 8000f00:	20000c2c 	.word	0x20000c2c
 8000f04:	4002b000 	.word	0x4002b000

08000f08 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8000f08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8000f0c:	4c72      	ldr	r4, [pc, #456]	; (80010d8 <BSP_LCD_Init+0x1d0>)
 8000f0e:	4b73      	ldr	r3, [pc, #460]	; (80010dc <BSP_LCD_Init+0x1d4>)
 8000f10:	6423      	str	r3, [r4, #64]	; 0x40
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8000f12:	2001      	movs	r0, #1
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8000f14:	f04f 081d 	mov.w	r8, #29
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8000f18:	f240 1543 	movw	r5, #323	; 0x143
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8000f1c:	b08f      	sub	sp, #60	; 0x3c
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8000f1e:	f240 1c0d 	movw	ip, #269	; 0x10d
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8000f22:	f240 1e17 	movw	lr, #279	; 0x117
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000f26:	21c0      	movs	r1, #192	; 0xc0
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000f28:	2204      	movs	r2, #4
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000f2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8000f2e:	65a0      	str	r0, [r4, #88]	; 0x58
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8000f30:	f8c4 805c 	str.w	r8, [r4, #92]	; 0x5c
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8000f34:	f04f 0903 	mov.w	r9, #3
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8000f38:	f04f 0809 	mov.w	r8, #9
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8000f3c:	66a5      	str	r5, [r4, #104]	; 0x68
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8000f3e:	f240 1747 	movw	r7, #327	; 0x147
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8000f42:	2500      	movs	r5, #0
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000f44:	2608      	movs	r6, #8
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8000f46:	f104 00e8 	add.w	r0, r4, #232	; 0xe8
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8000f4a:	f8c4 c064 	str.w	ip, [r4, #100]	; 0x64
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8000f4e:	f8c4 e06c 	str.w	lr, [r4, #108]	; 0x6c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8000f52:	6727      	str	r7, [r4, #112]	; 0x70
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000f54:	f8c4 60e8 	str.w	r6, [r4, #232]	; 0xe8
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000f58:	f8c4 10f8 	str.w	r1, [r4, #248]	; 0xf8
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000f5c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000f60:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8000f64:	f8c4 8054 	str.w	r8, [r4, #84]	; 0x54
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8000f68:	f8c4 9060 	str.w	r9, [r4, #96]	; 0x60
    LtdcHandler.Init.TotalWidth = 279;
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8000f6c:	f884 5076 	strb.w	r5, [r4, #118]	; 0x76
    LtdcHandler.Init.Backcolor.Blue= 0;
 8000f70:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
    LtdcHandler.Init.Backcolor.Green= 0;
 8000f74:	f884 5075 	strb.w	r5, [r4, #117]	; 0x75
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8000f78:	f007 fd4c 	bl	8008a14 <HAL_RCCEx_PeriphCLKConfig>
static void MspInit(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __LTDC_CLK_ENABLE();
 8000f7c:	4b58      	ldr	r3, [pc, #352]	; (80010e0 <BSP_LCD_Init+0x1d8>)
 8000f7e:	9501      	str	r5, [sp, #4]
 8000f80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000f82:	6465      	str	r5, [r4, #68]	; 0x44
static void MspInit(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __LTDC_CLK_ENABLE();
 8000f84:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000f88:	645a      	str	r2, [r3, #68]	; 0x44
 8000f8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000f8c:	64a5      	str	r5, [r4, #72]	; 0x48
static void MspInit(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __LTDC_CLK_ENABLE();
 8000f8e:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8000f92:	9201      	str	r2, [sp, #4]
 8000f94:	9a01      	ldr	r2, [sp, #4]
  __DMA2D_CLK_ENABLE(); 
 8000f96:	9502      	str	r5, [sp, #8]
 8000f98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000f9a:	64e5      	str	r5, [r4, #76]	; 0x4c
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __LTDC_CLK_ENABLE();
  __DMA2D_CLK_ENABLE(); 
 8000f9c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000fa0:	631a      	str	r2, [r3, #48]	; 0x30
 8000fa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000fa4:	6525      	str	r5, [r4, #80]	; 0x50
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __LTDC_CLK_ENABLE();
  __DMA2D_CLK_ENABLE(); 
 8000fa6:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
 8000faa:	9202      	str	r2, [sp, #8]
 8000fac:	9a02      	ldr	r2, [sp, #8]
  
  /* Enable GPIOs clock */
  __GPIOA_CLK_ENABLE();
 8000fae:	9503      	str	r5, [sp, #12]
 8000fb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000fb2:	4f4c      	ldr	r7, [pc, #304]	; (80010e4 <BSP_LCD_Init+0x1dc>)
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000fb4:	484c      	ldr	r0, [pc, #304]	; (80010e8 <BSP_LCD_Init+0x1e0>)
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000fb6:	4e4d      	ldr	r6, [pc, #308]	; (80010ec <BSP_LCD_Init+0x1e4>)
  /* Enable the LTDC and DMA2D Clock */
  __LTDC_CLK_ENABLE();
  __DMA2D_CLK_ENABLE(); 
  
  /* Enable GPIOs clock */
  __GPIOA_CLK_ENABLE();
 8000fb8:	f042 0201 	orr.w	r2, r2, #1
 8000fbc:	631a      	str	r2, [r3, #48]	; 0x30
 8000fbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fc0:	f002 0201 	and.w	r2, r2, #1
 8000fc4:	9203      	str	r2, [sp, #12]
 8000fc6:	9a03      	ldr	r2, [sp, #12]
  __GPIOB_CLK_ENABLE();
 8000fc8:	9504      	str	r5, [sp, #16]
 8000fca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fcc:	f042 0202 	orr.w	r2, r2, #2
 8000fd0:	631a      	str	r2, [r3, #48]	; 0x30
 8000fd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fd4:	f002 0202 	and.w	r2, r2, #2
 8000fd8:	9204      	str	r2, [sp, #16]
 8000fda:	9a04      	ldr	r2, [sp, #16]
  __GPIOC_CLK_ENABLE();
 8000fdc:	9505      	str	r5, [sp, #20]
 8000fde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fe0:	f042 0204 	orr.w	r2, r2, #4
 8000fe4:	631a      	str	r2, [r3, #48]	; 0x30
 8000fe6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fe8:	f002 0204 	and.w	r2, r2, #4
 8000fec:	9205      	str	r2, [sp, #20]
 8000fee:	9a05      	ldr	r2, [sp, #20]
  __GPIOD_CLK_ENABLE();
 8000ff0:	9506      	str	r5, [sp, #24]
 8000ff2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ff4:	f042 0208 	orr.w	r2, r2, #8
 8000ff8:	631a      	str	r2, [r3, #48]	; 0x30
 8000ffa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ffc:	f002 0208 	and.w	r2, r2, #8
 8001000:	9206      	str	r2, [sp, #24]
 8001002:	9a06      	ldr	r2, [sp, #24]
  __GPIOF_CLK_ENABLE();
 8001004:	9507      	str	r5, [sp, #28]
 8001006:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001008:	f042 0220 	orr.w	r2, r2, #32
 800100c:	631a      	str	r2, [r3, #48]	; 0x30
 800100e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001010:	f002 0220 	and.w	r2, r2, #32
 8001014:	9207      	str	r2, [sp, #28]
 8001016:	9a07      	ldr	r2, [sp, #28]
  __GPIOG_CLK_ENABLE();
 8001018:	9508      	str	r5, [sp, #32]
 800101a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800101c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001020:	631a      	str	r2, [r3, #48]	; 0x30
 8001022:	6b1b      	ldr	r3, [r3, #48]	; 0x30

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001024:	950b      	str	r5, [sp, #44]	; 0x2c
  __GPIOA_CLK_ENABLE();
  __GPIOB_CLK_ENABLE();
  __GPIOC_CLK_ENABLE();
  __GPIOD_CLK_ENABLE();
  __GPIOF_CLK_ENABLE();
  __GPIOG_CLK_ENABLE();
 8001026:	f003 0340 	and.w	r3, r3, #64	; 0x40
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800102a:	f641 0258 	movw	r2, #6232	; 0x1858
  __GPIOA_CLK_ENABLE();
  __GPIOB_CLK_ENABLE();
  __GPIOC_CLK_ENABLE();
  __GPIOD_CLK_ENABLE();
  __GPIOF_CLK_ENABLE();
  __GPIOG_CLK_ENABLE();
 800102e:	9308      	str	r3, [sp, #32]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001030:	a909      	add	r1, sp, #36	; 0x24
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8001032:	2302      	movs	r3, #2
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8001034:	9209      	str	r2, [sp, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8001036:	220e      	movs	r2, #14
 8001038:	920d      	str	r2, [sp, #52]	; 0x34
  __GPIOA_CLK_ENABLE();
  __GPIOB_CLK_ENABLE();
  __GPIOC_CLK_ENABLE();
  __GPIOD_CLK_ENABLE();
  __GPIOF_CLK_ENABLE();
  __GPIOG_CLK_ENABLE();
 800103a:	f8dd e020 	ldr.w	lr, [sp, #32]
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800103e:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001040:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001042:	f003 f931 	bl	80042a8 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001046:	a909      	add	r1, sp, #36	; 0x24
 8001048:	4638      	mov	r0, r7
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 800104a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800104e:	9309      	str	r3, [sp, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001050:	f003 f92a 	bl	80042a8 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001054:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8001056:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800105a:	4825      	ldr	r0, [pc, #148]	; (80010f0 <BSP_LCD_Init+0x1e8>)
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800105c:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800105e:	f003 f923 	bl	80042a8 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001062:	a909      	add	r1, sp, #36	; 0x24
 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8001064:	2348      	movs	r3, #72	; 0x48
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001066:	4823      	ldr	r0, [pc, #140]	; (80010f4 <BSP_LCD_Init+0x1ec>)
 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8001068:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800106a:	f003 f91d 	bl	80042a8 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 800106e:	a909      	add	r1, sp, #36	; 0x24
 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8001070:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8001074:	4820      	ldr	r0, [pc, #128]	; (80010f8 <BSP_LCD_Init+0x1f0>)
 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8001076:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8001078:	f003 f916 	bl	80042a8 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800107c:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001080:	a909      	add	r1, sp, #36	; 0x24
 8001082:	4630      	mov	r0, r6
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8001084:	9309      	str	r3, [sp, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001086:	f003 f90f 	bl	80042a8 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800108a:	4638      	mov	r0, r7
 800108c:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800108e:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8001092:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001096:	f003 f907 	bl	80042a8 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800109a:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 800109c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80010a0:	4630      	mov	r0, r6
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80010a2:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80010a4:	f003 f900 	bl	80042a8 <HAL_GPIO_Init>
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
    
    MspInit();
    HAL_LTDC_Init(&LtdcHandler); 
 80010a8:	f104 0040 	add.w	r0, r4, #64	; 0x40
 80010ac:	f006 f9a4 	bl	80073f8 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 80010b0:	4b12      	ldr	r3, [pc, #72]	; (80010fc <BSP_LCD_Init+0x1f4>)
 80010b2:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118

    /* LCD Init */	 
    LcdDrv->Init();
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 80010ba:	f001 f8c1 	bl	8002240 <BSP_SDRAM_Init>
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
  DrawProp[ActiveLayer].pFont = pFonts;
 80010be:	f8d4 3134 	ldr.w	r3, [r4, #308]	; 0x134
 80010c2:	4a0f      	ldr	r2, [pc, #60]	; (8001100 <BSP_LCD_Init+0x1f8>)
 80010c4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80010c8:	eb04 0483 	add.w	r4, r4, r3, lsl #2

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);

  return LCD_OK;
}  
 80010cc:	4628      	mov	r0, r5
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
  DrawProp[ActiveLayer].pFont = pFonts;
 80010ce:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);

  return LCD_OK;
}  
 80010d2:	b00f      	add	sp, #60	; 0x3c
 80010d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80010d8:	20000c2c 	.word	0x20000c2c
 80010dc:	40016800 	.word	0x40016800
 80010e0:	40023800 	.word	0x40023800
 80010e4:	40020400 	.word	0x40020400
 80010e8:	40020000 	.word	0x40020000
 80010ec:	40021800 	.word	0x40021800
 80010f0:	40020800 	.word	0x40020800
 80010f4:	40020c00 	.word	0x40020c00
 80010f8:	40021400 	.word	0x40021400
 80010fc:	20000014 	.word	0x20000014
 8001100:	2000000c 	.word	0x2000000c

08001104 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8001104:	b508      	push	{r3, lr}
  return LcdDrv->GetLcdPixelWidth();
 8001106:	4b03      	ldr	r3, [pc, #12]	; (8001114 <BSP_LCD_GetXSize+0x10>)
 8001108:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800110c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800110e:	4798      	blx	r3
}
 8001110:	bd08      	pop	{r3, pc}
 8001112:	bf00      	nop
 8001114:	20000c2c 	.word	0x20000c2c

08001118 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8001118:	b508      	push	{r3, lr}
  return LcdDrv->GetLcdPixelHeight();
 800111a:	4b03      	ldr	r3, [pc, #12]	; (8001128 <BSP_LCD_GetYSize+0x10>)
 800111c:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001122:	4798      	blx	r3
}
 8001124:	bd08      	pop	{r3, pc}
 8001126:	bf00      	nop
 8001128:	20000c2c 	.word	0x20000c2c

0800112c <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 800112c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001130:	4c23      	ldr	r4, [pc, #140]	; (80011c0 <BSP_LCD_LayerDefaultInit+0x94>)
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8001132:	b08e      	sub	sp, #56	; 0x38
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001134:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8001138:	2500      	movs	r5, #0
 800113a:	9501      	str	r5, [sp, #4]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800113c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 800113e:	4688      	mov	r8, r1
 8001140:	4606      	mov	r6, r0
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001142:	4798      	blx	r3
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
  return LcdDrv->GetLcdPixelHeight();
 8001144:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
  Layercfg.WindowY0 = 0;
 8001148:	9503      	str	r5, [sp, #12]
{     
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 800114a:	9002      	str	r0, [sp, #8]
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
  return LcdDrv->GetLcdPixelHeight();
 800114c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800114e:	4798      	blx	r3
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001150:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
  Layercfg.FBStartAdress = FB_Address;
  Layercfg.Alpha = 255;
  Layercfg.Alpha0 = 0;
  Layercfg.Backcolor.Blue = 0;
 8001154:	f88d 5034 	strb.w	r5, [sp, #52]	; 0x34
  Layercfg.Backcolor.Green = 0;
 8001158:	f88d 5035 	strb.w	r5, [sp, #53]	; 0x35
  Layercfg.Backcolor.Red = 0;
 800115c:	f88d 5036 	strb.w	r5, [sp, #54]	; 0x36
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
  Layercfg.WindowY0 = 0;
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
  Layercfg.FBStartAdress = FB_Address;
  Layercfg.Alpha = 255;
 8001160:	21ff      	movs	r1, #255	; 0xff
  Layercfg.Alpha0 = 0;
  Layercfg.Backcolor.Blue = 0;
  Layercfg.Backcolor.Green = 0;
  Layercfg.Backcolor.Red = 0;
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001162:	2207      	movs	r2, #7
  Layercfg.Alpha = 255;
  Layercfg.Alpha0 = 0;
  Layercfg.Backcolor.Blue = 0;
  Layercfg.Backcolor.Green = 0;
  Layercfg.Backcolor.Red = 0;
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001164:	f44f 67c0 	mov.w	r7, #1536	; 0x600
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
  Layercfg.WindowY0 = 0;
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
  Layercfg.FBStartAdress = FB_Address;
  Layercfg.Alpha = 255;
 8001168:	9106      	str	r1, [sp, #24]
  Layercfg.Alpha0 = 0;
  Layercfg.Backcolor.Blue = 0;
  Layercfg.Backcolor.Green = 0;
  Layercfg.Backcolor.Red = 0;
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800116a:	9209      	str	r2, [sp, #36]	; 0x24
 /* Layer Init */
  Layercfg.WindowX0 = 0;
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
  Layercfg.WindowY0 = 0;
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800116c:	9505      	str	r5, [sp, #20]
  Layercfg.FBStartAdress = FB_Address;
  Layercfg.Alpha = 255;
  Layercfg.Alpha0 = 0;
 800116e:	9507      	str	r5, [sp, #28]
  Layercfg.WindowX0 = 0;
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
  Layercfg.WindowY0 = 0;
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
  Layercfg.FBStartAdress = FB_Address;
 8001170:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28

 /* Layer Init */
  Layercfg.WindowX0 = 0;
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
  Layercfg.WindowY0 = 0;
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8001174:	9004      	str	r0, [sp, #16]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  Layercfg.Alpha = 255;
  Layercfg.Alpha0 = 0;
  Layercfg.Backcolor.Blue = 0;
  Layercfg.Backcolor.Green = 0;
  Layercfg.Backcolor.Red = 0;
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001178:	9708      	str	r7, [sp, #32]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800117a:	4798      	blx	r3
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
  return LcdDrv->GetLcdPixelHeight();
 800117c:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
  Layercfg.Backcolor.Blue = 0;
  Layercfg.Backcolor.Green = 0;
  Layercfg.Backcolor.Red = 0;
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001180:	900b      	str	r0, [sp, #44]	; 0x2c
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
  return LcdDrv->GetLcdPixelHeight();
 8001182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001184:	4798      	blx	r3
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8001186:	f104 0540 	add.w	r5, r4, #64	; 0x40
 800118a:	4632      	mov	r2, r6

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800118c:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8001190:	eb04 0486 	add.w	r4, r4, r6, lsl #2
  Layercfg.Backcolor.Green = 0;
  Layercfg.Backcolor.Red = 0;
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8001194:	900c      	str	r0, [sp, #48]	; 0x30
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8001196:	a901      	add	r1, sp, #4
 8001198:	4628      	mov	r0, r5
 800119a:	f006 fa35 	bl	8007608 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800119e:	f04f 33ff 	mov.w	r3, #4294967295
  DrawProp[LayerIndex].pFont     = &Font24;
 80011a2:	4a08      	ldr	r2, [pc, #32]	; (80011c4 <BSP_LCD_LayerDefaultInit+0x98>)
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80011a4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
  DrawProp[LayerIndex].pFont     = &Font24;
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80011a8:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80011ac:	4628      	mov	r0, r5
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
  DrawProp[LayerIndex].pFont     = &Font24;
 80011ae:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80011b2:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80011b6:	f006 fb37 	bl	8007828 <HAL_LTDC_EnableDither>
}
 80011ba:	b00e      	add	sp, #56	; 0x38
 80011bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011c0:	20000c2c 	.word	0x20000c2c
 80011c4:	2000000c 	.word	0x2000000c

080011c8 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
  ActiveLayer = LayerIndex;
 80011c8:	4b01      	ldr	r3, [pc, #4]	; (80011d0 <BSP_LCD_SelectLayer+0x8>)
 80011ca:	f8c3 0134 	str.w	r0, [r3, #308]	; 0x134
 80011ce:	4770      	bx	lr
 80011d0:	20000c2c 	.word	0x20000c2c

080011d4 <BSP_LCD_SetLayerVisible>:
  * @param  state: new state of the specified layer.
  *    This parameter can be: ENABLE or DISABLE.  
  */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState state)
{
  if(state == ENABLE)
 80011d4:	2901      	cmp	r1, #1
  {
    __HAL_LTDC_LAYER_ENABLE(&LtdcHandler, LayerIndex);
 80011d6:	4909      	ldr	r1, [pc, #36]	; (80011fc <BSP_LCD_SetLayerVisible+0x28>)
 80011d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80011da:	ea4f 10c0 	mov.w	r0, r0, lsl #7
 80011de:	f103 0384 	add.w	r3, r3, #132	; 0x84
 80011e2:	581a      	ldr	r2, [r3, r0]
 80011e4:	bf0c      	ite	eq
 80011e6:	f042 0201 	orreq.w	r2, r2, #1
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&LtdcHandler, LayerIndex);
 80011ea:	f022 0201 	bicne.w	r2, r2, #1
 80011ee:	501a      	str	r2, [r3, r0]
  }
  __HAL_LTDC_RELOAD_CONFIG(&LtdcHandler);
 80011f0:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80011f2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80011f4:	f043 0301 	orr.w	r3, r3, #1
 80011f8:	6253      	str	r3, [r2, #36]	; 0x24
 80011fa:	4770      	bx	lr
 80011fc:	20000c2c 	.word	0x20000c2c

08001200 <BSP_LCD_SetLayerVisible_NoReload>:
  */
void BSP_LCD_SetLayerVisible_NoReload(uint32_t LayerIndex, FunctionalState State)
{
  if(State == ENABLE)
  {
    __HAL_LTDC_LAYER_ENABLE(&LtdcHandler, LayerIndex);
 8001200:	4b06      	ldr	r3, [pc, #24]	; (800121c <BSP_LCD_SetLayerVisible_NoReload+0x1c>)
 8001202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001204:	01c0      	lsls	r0, r0, #7
 8001206:	3384      	adds	r3, #132	; 0x84
  *            @arg  DISABLE 
  * @retval None
  */
void BSP_LCD_SetLayerVisible_NoReload(uint32_t LayerIndex, FunctionalState State)
{
  if(State == ENABLE)
 8001208:	2901      	cmp	r1, #1
  {
    __HAL_LTDC_LAYER_ENABLE(&LtdcHandler, LayerIndex);
 800120a:	581a      	ldr	r2, [r3, r0]
 800120c:	bf0c      	ite	eq
 800120e:	f042 0201 	orreq.w	r2, r2, #1
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&LtdcHandler, LayerIndex);
 8001212:	f022 0201 	bicne.w	r2, r2, #1
 8001216:	501a      	str	r2, [r3, r0]
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	20000c2c 	.word	0x20000c2c

08001220 <BSP_LCD_SetTransparency>:
  * @param  Transparency: the Transparency, 
  *    This parameter must range from 0x00 to 0xFF.
  */
void BSP_LCD_SetTransparency(uint32_t LayerIndex, uint8_t Transparency)
{     
  HAL_LTDC_SetAlpha(&LtdcHandler, Transparency, LayerIndex);
 8001220:	4602      	mov	r2, r0
 8001222:	4801      	ldr	r0, [pc, #4]	; (8001228 <BSP_LCD_SetTransparency+0x8>)
 8001224:	f006 bbc6 	b.w	80079b4 <HAL_LTDC_SetAlpha>
 8001228:	20000c6c 	.word	0x20000c6c

0800122c <BSP_LCD_SetTransparency_NoReload>:
  *           This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF 
  * @retval None
  */
void BSP_LCD_SetTransparency_NoReload(uint32_t LayerIndex, uint8_t Transparency)
{    
  HAL_LTDC_SetAlpha_NoReload(&LtdcHandler, Transparency, LayerIndex);
 800122c:	4602      	mov	r2, r0
 800122e:	4801      	ldr	r0, [pc, #4]	; (8001234 <BSP_LCD_SetTransparency_NoReload+0x8>)
 8001230:	f006 bd36 	b.w	8007ca0 <HAL_LTDC_SetAlpha_NoReload>
 8001234:	20000c6c 	.word	0x20000c6c

08001238 <BSP_LCD_SetLayerAddress>:
  * @param  LayerIndex: specifies the Layer foreground or background
  * @param  Address: new LCD frame buffer value      
  */
void BSP_LCD_SetLayerAddress(uint32_t LayerIndex, uint32_t Address)
{     
  HAL_LTDC_SetAddress(&LtdcHandler, Address, LayerIndex);
 8001238:	4602      	mov	r2, r0
 800123a:	4801      	ldr	r0, [pc, #4]	; (8001240 <BSP_LCD_SetLayerAddress+0x8>)
 800123c:	f006 bbde 	b.w	80079fc <HAL_LTDC_SetAddress>
 8001240:	20000c6c 	.word	0x20000c6c

08001244 <BSP_LCD_SetLayerAddress_NoReload>:
  * @param  Address: New LCD frame buffer value      
  * @retval None
  */
void BSP_LCD_SetLayerAddress_NoReload(uint32_t LayerIndex, uint32_t Address)
{
  HAL_LTDC_SetAddress_NoReload(&LtdcHandler, Address, LayerIndex);
 8001244:	4602      	mov	r2, r0
 8001246:	4801      	ldr	r0, [pc, #4]	; (800124c <BSP_LCD_SetLayerAddress_NoReload+0x8>)
 8001248:	f006 bd4c 	b.w	8007ce4 <HAL_LTDC_SetAddress_NoReload>
 800124c:	20000c6c 	.word	0x20000c6c

08001250 <BSP_LCD_SetLayerWindow>:
  * @param  Ypos: LCD Y position
  * @param  Width: LCD window width
  * @param  Height: LCD window height  
  */
void BSP_LCD_SetLayerWindow(uint16_t LayerIndex, uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* reconfigure the layer size */
  HAL_LTDC_SetWindowSize(&LtdcHandler, Width, Height, LayerIndex);
 8001254:	4c09      	ldr	r4, [pc, #36]	; (800127c <BSP_LCD_SetLayerWindow+0x2c>)
  * @param  Ypos: LCD Y position
  * @param  Width: LCD window width
  * @param  Height: LCD window height  
  */
void BSP_LCD_SetLayerWindow(uint16_t LayerIndex, uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001256:	4605      	mov	r5, r0
 8001258:	460e      	mov	r6, r1
 800125a:	4617      	mov	r7, r2
  /* reconfigure the layer size */
  HAL_LTDC_SetWindowSize(&LtdcHandler, Width, Height, LayerIndex);
 800125c:	4619      	mov	r1, r3
 800125e:	f8bd 2018 	ldrh.w	r2, [sp, #24]
 8001262:	4603      	mov	r3, r0
 8001264:	4620      	mov	r0, r4
 8001266:	f006 fb1b 	bl	80078a0 <HAL_LTDC_SetWindowSize>
  
  /* reconfigure the layer position */
  HAL_LTDC_SetWindowPosition(&LtdcHandler, Xpos, Ypos, LayerIndex);
 800126a:	462b      	mov	r3, r5
 800126c:	463a      	mov	r2, r7
 800126e:	4631      	mov	r1, r6
 8001270:	4620      	mov	r0, r4
}
 8001272:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
{
  /* reconfigure the layer size */
  HAL_LTDC_SetWindowSize(&LtdcHandler, Width, Height, LayerIndex);
  
  /* reconfigure the layer position */
  HAL_LTDC_SetWindowPosition(&LtdcHandler, Xpos, Ypos, LayerIndex);
 8001276:	f006 bb47 	b.w	8007908 <HAL_LTDC_SetWindowPosition>
 800127a:	bf00      	nop
 800127c:	20000c6c 	.word	0x20000c6c

08001280 <BSP_LCD_SetLayerWindow_NoReload>:
  * @param  Width: LCD window width
  * @param  Height: LCD window height  
  * @retval None
  */
void BSP_LCD_SetLayerWindow_NoReload(uint16_t LayerIndex, uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Reconfigure the layer size */
  HAL_LTDC_SetWindowSize_NoReload(&LtdcHandler, Width, Height, LayerIndex);
 8001284:	4c09      	ldr	r4, [pc, #36]	; (80012ac <BSP_LCD_SetLayerWindow_NoReload+0x2c>)
  * @param  Width: LCD window width
  * @param  Height: LCD window height  
  * @retval None
  */
void BSP_LCD_SetLayerWindow_NoReload(uint16_t LayerIndex, uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001286:	4605      	mov	r5, r0
 8001288:	460e      	mov	r6, r1
 800128a:	4617      	mov	r7, r2
  /* Reconfigure the layer size */
  HAL_LTDC_SetWindowSize_NoReload(&LtdcHandler, Width, Height, LayerIndex);
 800128c:	4619      	mov	r1, r3
 800128e:	f8bd 2018 	ldrh.w	r2, [sp, #24]
 8001292:	4603      	mov	r3, r0
 8001294:	4620      	mov	r0, r4
 8001296:	f006 fc83 	bl	8007ba0 <HAL_LTDC_SetWindowSize_NoReload>
  
  /* Reconfigure the layer position */
  HAL_LTDC_SetWindowPosition_NoReload(&LtdcHandler, Xpos, Ypos, LayerIndex); 
 800129a:	462b      	mov	r3, r5
 800129c:	463a      	mov	r2, r7
 800129e:	4631      	mov	r1, r6
 80012a0:	4620      	mov	r0, r4
}
 80012a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
{
  /* Reconfigure the layer size */
  HAL_LTDC_SetWindowSize_NoReload(&LtdcHandler, Width, Height, LayerIndex);
  
  /* Reconfigure the layer position */
  HAL_LTDC_SetWindowPosition_NoReload(&LtdcHandler, Xpos, Ypos, LayerIndex); 
 80012a6:	f006 bcab 	b.w	8007c00 <HAL_LTDC_SetWindowPosition_NoReload>
 80012aa:	bf00      	nop
 80012ac:	20000c6c 	.word	0x20000c6c

080012b0 <BSP_LCD_SetColorKeying>:
  * @brief  Configures and sets the color Keying.
  * @param  LayerIndex: the Layer foreground or background
  * @param  RGBValue: the Color reference
  */
void BSP_LCD_SetColorKeying(uint32_t LayerIndex, uint32_t RGBValue)
{  
 80012b0:	b538      	push	{r3, r4, r5, lr}
  /* Configure and Enable the color Keying for LCD Layer */
  HAL_LTDC_ConfigColorKeying(&LtdcHandler, RGBValue, LayerIndex);
 80012b2:	4c06      	ldr	r4, [pc, #24]	; (80012cc <BSP_LCD_SetColorKeying+0x1c>)
  * @brief  Configures and sets the color Keying.
  * @param  LayerIndex: the Layer foreground or background
  * @param  RGBValue: the Color reference
  */
void BSP_LCD_SetColorKeying(uint32_t LayerIndex, uint32_t RGBValue)
{  
 80012b4:	4605      	mov	r5, r0
  /* Configure and Enable the color Keying for LCD Layer */
  HAL_LTDC_ConfigColorKeying(&LtdcHandler, RGBValue, LayerIndex);
 80012b6:	4602      	mov	r2, r0
 80012b8:	4620      	mov	r0, r4
 80012ba:	f006 f9d5 	bl	8007668 <HAL_LTDC_ConfigColorKeying>
  HAL_LTDC_EnableColorKeying(&LtdcHandler, LayerIndex);
 80012be:	4629      	mov	r1, r5
 80012c0:	4620      	mov	r0, r4
}
 80012c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  */
void BSP_LCD_SetColorKeying(uint32_t LayerIndex, uint32_t RGBValue)
{  
  /* Configure and Enable the color Keying for LCD Layer */
  HAL_LTDC_ConfigColorKeying(&LtdcHandler, RGBValue, LayerIndex);
  HAL_LTDC_EnableColorKeying(&LtdcHandler, LayerIndex);
 80012c6:	f006 ba2f 	b.w	8007728 <HAL_LTDC_EnableColorKeying>
 80012ca:	bf00      	nop
 80012cc:	20000c6c 	.word	0x20000c6c

080012d0 <BSP_LCD_SetColorKeying_NoReload>:
  * @param  LayerIndex: Layer foreground or background
  * @param  RGBValue: Color reference
  * @retval None
  */
void BSP_LCD_SetColorKeying_NoReload(uint32_t LayerIndex, uint32_t RGBValue)
{  
 80012d0:	b538      	push	{r3, r4, r5, lr}
  /* Configure and Enable the color Keying for LCD Layer */
  HAL_LTDC_ConfigColorKeying_NoReload(&LtdcHandler, RGBValue, LayerIndex);
 80012d2:	4c06      	ldr	r4, [pc, #24]	; (80012ec <BSP_LCD_SetColorKeying_NoReload+0x1c>)
  * @param  LayerIndex: Layer foreground or background
  * @param  RGBValue: Color reference
  * @retval None
  */
void BSP_LCD_SetColorKeying_NoReload(uint32_t LayerIndex, uint32_t RGBValue)
{  
 80012d4:	4605      	mov	r5, r0
  /* Configure and Enable the color Keying for LCD Layer */
  HAL_LTDC_ConfigColorKeying_NoReload(&LtdcHandler, RGBValue, LayerIndex);
 80012d6:	4602      	mov	r2, r0
 80012d8:	4620      	mov	r0, r4
 80012da:	f006 fd61 	bl	8007da0 <HAL_LTDC_ConfigColorKeying_NoReload>
  HAL_LTDC_EnableColorKeying_NoReload(&LtdcHandler, LayerIndex);
 80012de:	4629      	mov	r1, r5
 80012e0:	4620      	mov	r0, r4
}
 80012e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  */
void BSP_LCD_SetColorKeying_NoReload(uint32_t LayerIndex, uint32_t RGBValue)
{  
  /* Configure and Enable the color Keying for LCD Layer */
  HAL_LTDC_ConfigColorKeying_NoReload(&LtdcHandler, RGBValue, LayerIndex);
  HAL_LTDC_EnableColorKeying_NoReload(&LtdcHandler, LayerIndex);
 80012e6:	f006 bd7d 	b.w	8007de4 <HAL_LTDC_EnableColorKeying_NoReload>
 80012ea:	bf00      	nop
 80012ec:	20000c6c 	.word	0x20000c6c

080012f0 <BSP_LCD_ResetColorKeying>:
  * @param  LayerIndex: the Layer foreground or background
  */
void BSP_LCD_ResetColorKeying(uint32_t LayerIndex)
{
  /* Disable the color Keying for LCD Layer */
  HAL_LTDC_DisableColorKeying(&LtdcHandler, LayerIndex);
 80012f0:	4601      	mov	r1, r0
 80012f2:	4801      	ldr	r0, [pc, #4]	; (80012f8 <BSP_LCD_ResetColorKeying+0x8>)
 80012f4:	f006 ba38 	b.w	8007768 <HAL_LTDC_DisableColorKeying>
 80012f8:	20000c6c 	.word	0x20000c6c

080012fc <BSP_LCD_ResetColorKeying_NoReload>:
  * @retval None
  */
void BSP_LCD_ResetColorKeying_NoReload(uint32_t LayerIndex)
{   
  /* Disable the color Keying for LCD Layer */
  HAL_LTDC_DisableColorKeying_NoReload(&LtdcHandler, LayerIndex);
 80012fc:	4601      	mov	r1, r0
 80012fe:	4801      	ldr	r0, [pc, #4]	; (8001304 <BSP_LCD_ResetColorKeying_NoReload+0x8>)
 8001300:	f006 bd8e 	b.w	8007e20 <HAL_LTDC_DisableColorKeying_NoReload>
 8001304:	20000c6c 	.word	0x20000c6c

08001308 <BSP_LCD_Relaod>:
  *         - LCD_RELOAD_VERTICAL_BLANKING
  * @retval None
  */
void BSP_LCD_Relaod(uint32_t ReloadType)
{
  HAL_LTDC_Relaod (&LtdcHandler, ReloadType);
 8001308:	4601      	mov	r1, r0
 800130a:	4801      	ldr	r0, [pc, #4]	; (8001310 <BSP_LCD_Relaod+0x8>)
 800130c:	f006 bbfe 	b.w	8007b0c <HAL_LTDC_Relaod>
 8001310:	20000c6c 	.word	0x20000c6c

08001314 <BSP_LCD_GetTextColor>:
  * @brief  Gets the LCD Text color.
  * @retval Text color
  */
uint32_t BSP_LCD_GetTextColor(void)
{
  return DrawProp[ActiveLayer].TextColor;
 8001314:	4b04      	ldr	r3, [pc, #16]	; (8001328 <BSP_LCD_GetTextColor+0x14>)
 8001316:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 800131a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800131e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
}
 8001322:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
 8001326:	4770      	bx	lr
 8001328:	20000c2c 	.word	0x20000c2c

0800132c <BSP_LCD_GetBackColor>:
  * @brief  Gets the LCD Background color. 
  * @retval Background color  
  */
uint32_t BSP_LCD_GetBackColor(void)
{
  return DrawProp[ActiveLayer].BackColor;
 800132c:	4b04      	ldr	r3, [pc, #16]	; (8001340 <BSP_LCD_GetBackColor+0x14>)
 800132e:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 8001332:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001336:	eb03 0382 	add.w	r3, r3, r2, lsl #2
}
 800133a:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
 800133e:	4770      	bx	lr
 8001340:	20000c2c 	.word	0x20000c2c

08001344 <BSP_LCD_SetTextColor>:
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
  DrawProp[ActiveLayer].TextColor = Color;
 8001344:	4b04      	ldr	r3, [pc, #16]	; (8001358 <BSP_LCD_SetTextColor+0x14>)
 8001346:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 800134a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800134e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8001352:	f8c3 011c 	str.w	r0, [r3, #284]	; 0x11c
 8001356:	4770      	bx	lr
 8001358:	20000c2c 	.word	0x20000c2c

0800135c <BSP_LCD_SetBackColor>:
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
  DrawProp[ActiveLayer].BackColor = Color;
 800135c:	4b04      	ldr	r3, [pc, #16]	; (8001370 <BSP_LCD_SetBackColor+0x14>)
 800135e:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 8001362:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001366:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800136a:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
 800136e:	4770      	bx	lr
 8001370:	20000c2c 	.word	0x20000c2c

08001374 <BSP_LCD_SetFont>:
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
  DrawProp[ActiveLayer].pFont = pFonts;
 8001374:	4b04      	ldr	r3, [pc, #16]	; (8001388 <BSP_LCD_SetFont+0x14>)
 8001376:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 800137a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800137e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8001382:	f8c3 0124 	str.w	r0, [r3, #292]	; 0x124
 8001386:	4770      	bx	lr
 8001388:	20000c2c 	.word	0x20000c2c

0800138c <BSP_LCD_GetFont>:
  * @brief  Gets the Text Font.
  * @retval Layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
  return DrawProp[ActiveLayer].pFont;
 800138c:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <BSP_LCD_GetFont+0x14>)
 800138e:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 8001392:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001396:	eb03 0382 	add.w	r3, r3, r2, lsl #2
}
 800139a:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
 800139e:	4770      	bx	lr
 80013a0:	20000c2c 	.word	0x20000c2c

080013a4 <BSP_LCD_ReadPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position 
  * @retval RGB pixel color
  */
uint32_t BSP_LCD_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 80013a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t ret = 0;
  
  if(LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80013a6:	4a23      	ldr	r2, [pc, #140]	; (8001434 <BSP_LCD_ReadPixel+0x90>)
 80013a8:	f8d2 6134 	ldr.w	r6, [r2, #308]	; 0x134
 80013ac:	2334      	movs	r3, #52	; 0x34
 80013ae:	fb03 2306 	mla	r3, r3, r6, r2
  * @param  Xpos: the X position
  * @param  Ypos: the Y position 
  * @retval RGB pixel color
  */
uint32_t BSP_LCD_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 80013b2:	4607      	mov	r7, r0
  uint32_t ret = 0;
  
  if(LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80013b4:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
  * @param  Xpos: the X position
  * @param  Ypos: the Y position 
  * @retval RGB pixel color
  */
uint32_t BSP_LCD_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 80013b8:	460d      	mov	r5, r1
  uint32_t ret = 0;
  
  if(LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80013ba:	b31c      	cbz	r4, 8001404 <BSP_LCD_ReadPixel+0x60>
  {
    /* Read data value from SDRAM memory */
    ret = *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));
  }
  else if(LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80013bc:	2c01      	cmp	r4, #1
 80013be:	d02c      	beq.n	800141a <BSP_LCD_ReadPixel+0x76>
  {
    /* Read data value from SDRAM memory */
    ret = (*(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) & 0x00FFFFFF);
  }
  else if((LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565) || \
 80013c0:	2c07      	cmp	r4, #7
 80013c2:	d804      	bhi.n	80013ce <BSP_LCD_ReadPixel+0x2a>
 80013c4:	2194      	movs	r1, #148	; 0x94
 80013c6:	fa21 f404 	lsr.w	r4, r1, r4
 80013ca:	07e1      	lsls	r1, r4, #31
 80013cc:	d40e      	bmi.n	80013ec <BSP_LCD_ReadPixel+0x48>
    ret = *(__IO uint16_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));    
  }
  else
  {
    /* Read data value from SDRAM memory */
    ret = *(__IO uint8_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));    
 80013ce:	2134      	movs	r1, #52	; 0x34
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80013d0:	f8d2 3118 	ldr.w	r3, [r2, #280]	; 0x118
    ret = *(__IO uint16_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));    
  }
  else
  {
    /* Read data value from SDRAM memory */
    ret = *(__IO uint8_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));    
 80013d4:	fb01 2206 	mla	r2, r1, r6, r2
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80013d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    ret = *(__IO uint16_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));    
  }
  else
  {
    /* Read data value from SDRAM memory */
    ret = *(__IO uint8_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));    
 80013da:	f8d2 409c 	ldr.w	r4, [r2, #156]	; 0x9c
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80013de:	4798      	blx	r3
    ret = *(__IO uint16_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));    
  }
  else
  {
    /* Read data value from SDRAM memory */
    ret = *(__IO uint8_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));    
 80013e0:	fb00 7005 	mla	r0, r0, r5, r7
 80013e4:	f814 0010 	ldrb.w	r0, [r4, r0, lsl #1]
 80013e8:	b2c0      	uxtb	r0, r0
  }

  return ret;
}
 80013ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80013ec:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
  else if((LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565) || \
          (LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
          (LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_AL88))  
  {
    /* Read data value from SDRAM memory */
    ret = *(__IO uint16_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));    
 80013f0:	f8d3 409c 	ldr.w	r4, [r3, #156]	; 0x9c
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80013f4:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80013f6:	4798      	blx	r3
  else if((LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565) || \
          (LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
          (LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_AL88))  
  {
    /* Read data value from SDRAM memory */
    ret = *(__IO uint16_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));    
 80013f8:	fb00 7005 	mla	r0, r0, r5, r7
 80013fc:	f834 0010 	ldrh.w	r0, [r4, r0, lsl #1]
 8001400:	b280      	uxth	r0, r0
 8001402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001404:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
  uint32_t ret = 0;
  
  if(LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
  {
    /* Read data value from SDRAM memory */
    ret = *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));
 8001408:	f8d3 409c 	ldr.w	r4, [r3, #156]	; 0x9c
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800140c:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800140e:	4798      	blx	r3
  uint32_t ret = 0;
  
  if(LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
  {
    /* Read data value from SDRAM memory */
    ret = *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));
 8001410:	fb00 7005 	mla	r0, r0, r5, r7
 8001414:	f854 0010 	ldr.w	r0, [r4, r0, lsl #1]
 8001418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800141a:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
    ret = *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));
  }
  else if(LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
  {
    /* Read data value from SDRAM memory */
    ret = (*(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) & 0x00FFFFFF);
 800141e:	f8d3 409c 	ldr.w	r4, [r3, #156]	; 0x9c
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001422:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8001424:	4798      	blx	r3
    ret = *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));
  }
  else if(LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
  {
    /* Read data value from SDRAM memory */
    ret = (*(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) & 0x00FFFFFF);
 8001426:	fb00 7005 	mla	r0, r0, r5, r7
 800142a:	f854 0010 	ldr.w	r0, [r4, r0, lsl #1]
 800142e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8001432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001434:	20000c2c 	.word	0x20000c2c

08001438 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8001438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 800143c:	4c0f      	ldr	r4, [pc, #60]	; (800147c <BSP_LCD_Clear+0x44>)
 800143e:	f8d4 5134 	ldr.w	r5, [r4, #308]	; 0x134
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001442:	f8d4 2118 	ldr.w	r2, [r4, #280]	; 0x118
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8001446:	2334      	movs	r3, #52	; 0x34
 8001448:	fb03 4305 	mla	r3, r3, r5, r4
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 800144c:	b082      	sub	sp, #8
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800144e:	6a92      	ldr	r2, [r2, #40]	; 0x28
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8001450:	f8d3 709c 	ldr.w	r7, [r3, #156]	; 0x9c
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8001454:	4680      	mov	r8, r0
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001456:	4790      	blx	r2
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
  return LcdDrv->GetLcdPixelHeight();
 8001458:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 800145c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800145e:	4606      	mov	r6, r0
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
  return LcdDrv->GetLcdPixelHeight();
 8001460:	4798      	blx	r3
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8001462:	2400      	movs	r4, #0
 8001464:	4603      	mov	r3, r0
 8001466:	f8cd 8004 	str.w	r8, [sp, #4]
 800146a:	4639      	mov	r1, r7
 800146c:	4628      	mov	r0, r5
 800146e:	4632      	mov	r2, r6
 8001470:	9400      	str	r4, [sp, #0]
 8001472:	f7ff fd15 	bl	8000ea0 <FillBuffer>
}
 8001476:	b002      	add	sp, #8
 8001478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800147c:	20000c2c 	.word	0x20000c2c

08001480 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001484:	f8df b10c 	ldr.w	fp, [pc, #268]	; 8001594 <BSP_LCD_DisplayChar+0x114>
 8001488:	f8db 4134 	ldr.w	r4, [fp, #308]	; 0x134
 800148c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001490:	eb0b 0484 	add.w	r4, fp, r4, lsl #2
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001494:	b08d      	sub	sp, #52	; 0x34
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001496:	f8d4 4124 	ldr.w	r4, [r4, #292]	; 0x124
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800149a:	88a3      	ldrh	r3, [r4, #4]
 800149c:	88e5      	ldrh	r5, [r4, #6]
 800149e:	9507      	str	r5, [sp, #28]
 80014a0:	462e      	mov	r6, r5
 80014a2:	1ddd      	adds	r5, r3, #7
 80014a4:	10ed      	asrs	r5, r5, #3
 80014a6:	462f      	mov	r7, r5
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80014a8:	3a20      	subs	r2, #32
  uint32_t line=0;

  height = DrawProp[ActiveLayer].pFont->Height;
  width  = DrawProp[ActiveLayer].pFont->Width;

  offset = 8 *((width + 7)/8) -  width ;
 80014aa:	9505      	str	r5, [sp, #20]
 80014ac:	ebc3 05c5 	rsb	r5, r3, r5, lsl #3
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80014b0:	fb06 f202 	mul.w	r2, r6, r2
  uint32_t line=0;

  height = DrawProp[ActiveLayer].pFont->Height;
  width  = DrawProp[ActiveLayer].pFont->Width;

  offset = 8 *((width + 7)/8) -  width ;
 80014b4:	b2ed      	uxtb	r5, r5
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80014b6:	9306      	str	r3, [sp, #24]
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80014b8:	6824      	ldr	r4, [r4, #0]
  uint32_t line=0;

  height = DrawProp[ActiveLayer].pFont->Height;
  width  = DrawProp[ActiveLayer].pFont->Width;

  offset = 8 *((width + 7)/8) -  width ;
 80014ba:	9509      	str	r5, [sp, #36]	; 0x24
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80014bc:	fb07 f202 	mul.w	r2, r7, r2
  height = DrawProp[ActiveLayer].pFont->Height;
  width  = DrawProp[ActiveLayer].pFont->Width;

  offset = 8 *((width + 7)/8) -  width ;

  for(i = 0; i < height; i++)
 80014c0:	2e00      	cmp	r6, #0
 80014c2:	d054      	beq.n	800156e <BSP_LCD_DisplayChar+0xee>
 80014c4:	3202      	adds	r2, #2
 80014c6:	18a2      	adds	r2, r4, r2
 80014c8:	9204      	str	r2, [sp, #16]
 80014ca:	3b01      	subs	r3, #1
 80014cc:	2200      	movs	r2, #0
 80014ce:	9108      	str	r1, [sp, #32]
 80014d0:	900b      	str	r0, [sp, #44]	; 0x2c
 80014d2:	9203      	str	r2, [sp, #12]
 80014d4:	930a      	str	r3, [sp, #40]	; 0x28
      break;
    }

    for (j = 0; j < width; j++)
    {
      if(line & (1 << (width- j + offset- 1))) 
 80014d6:	f04f 0a01 	mov.w	sl, #1
 80014da:	9b08      	ldr	r3, [sp, #32]
 80014dc:	9a03      	ldr	r2, [sp, #12]
 80014de:	189d      	adds	r5, r3, r2

  for(i = 0; i < height; i++)
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);

    switch(((width + 7)/8))
 80014e0:	9b05      	ldr	r3, [sp, #20]
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	b2ad      	uxth	r5, r5
 80014e6:	d045      	beq.n	8001574 <BSP_LCD_DisplayChar+0xf4>
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d147      	bne.n	800157c <BSP_LCD_DisplayChar+0xfc>
    case 1:
      line =  pchar[0];      
      break;
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80014ec:	9a04      	ldr	r2, [sp, #16]
 80014ee:	f812 6c02 	ldrb.w	r6, [r2, #-2]
 80014f2:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80014f6:	ea43 2606 	orr.w	r6, r3, r6, lsl #8
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
      break;
    }

    for (j = 0; j < width; j++)
 80014fa:	9b06      	ldr	r3, [sp, #24]
 80014fc:	b36b      	cbz	r3, 800155a <BSP_LCD_DisplayChar+0xda>
 80014fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001500:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001502:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8001504:	eb03 0902 	add.w	r9, r3, r2
 8001508:	9b06      	ldr	r3, [sp, #24]
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800150a:	2734      	movs	r7, #52	; 0x34
 800150c:	ebc3 0809 	rsb	r8, r3, r9
      break;
    }

    for (j = 0; j < width; j++)
    {
      if(line & (1 << (width- j + offset- 1))) 
 8001510:	fa0a f309 	lsl.w	r3, sl, r9
 8001514:	4233      	tst	r3, r6
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8001516:	f8db 3134 	ldr.w	r3, [fp, #308]	; 0x134
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800151a:	f8db 2118 	ldr.w	r2, [fp, #280]	; 0x118

    for (j = 0; j < width; j++)
    {
      if(line & (1 << (width- j + offset- 1))) 
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800151e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8001522:	eb0b 0181 	add.w	r1, fp, r1, lsl #2
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001526:	6a90      	ldr	r0, [r2, #40]	; 0x28

    for (j = 0; j < width; j++)
    {
      if(line & (1 << (width- j + offset- 1))) 
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8001528:	bf14      	ite	ne
 800152a:	f8d1 211c 	ldrne.w	r2, [r1, #284]	; 0x11c
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800152e:	f8d1 2120 	ldreq.w	r2, [r1, #288]	; 0x120
 8001532:	9202      	str	r2, [sp, #8]
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001534:	fb07 b303 	mla	r3, r7, r3, fp
 8001538:	f109 39ff 	add.w	r9, r9, #4294967295
 800153c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001540:	9301      	str	r3, [sp, #4]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001542:	4780      	blx	r0
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001544:	9b01      	ldr	r3, [sp, #4]
 8001546:	9a02      	ldr	r2, [sp, #8]
 8001548:	fb00 4005 	mla	r0, r0, r5, r4
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
      break;
    }

    for (j = 0; j < width; j++)
 800154c:	45c8      	cmp	r8, r9
 800154e:	f104 0401 	add.w	r4, r4, #1
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001552:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 8001556:	b2a4      	uxth	r4, r4
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
      break;
    }

    for (j = 0; j < width; j++)
 8001558:	d1da      	bne.n	8001510 <BSP_LCD_DisplayChar+0x90>
 800155a:	9a04      	ldr	r2, [sp, #16]
 800155c:	9905      	ldr	r1, [sp, #20]
  height = DrawProp[ActiveLayer].pFont->Height;
  width  = DrawProp[ActiveLayer].pFont->Width;

  offset = 8 *((width + 7)/8) -  width ;

  for(i = 0; i < height; i++)
 800155e:	9b03      	ldr	r3, [sp, #12]
 8001560:	440a      	add	r2, r1
 8001562:	9204      	str	r2, [sp, #16]
 8001564:	9a07      	ldr	r2, [sp, #28]
 8001566:	3301      	adds	r3, #1
 8001568:	429a      	cmp	r2, r3
 800156a:	9303      	str	r3, [sp, #12]
 800156c:	d1b5      	bne.n	80014da <BSP_LCD_DisplayChar+0x5a>
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
}
 800156e:	b00d      	add	sp, #52	; 0x34
 8001570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pchar = ((uint8_t *)c + (width + 7)/8 * i);

    switch(((width + 7)/8))
    {
    case 1:
      line =  pchar[0];      
 8001574:	9b04      	ldr	r3, [sp, #16]
 8001576:	f813 6c02 	ldrb.w	r6, [r3, #-2]
 800157a:	e7be      	b.n	80014fa <BSP_LCD_DisplayChar+0x7a>
      line =  (pchar[0]<< 8) | pchar[1];
      break;

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800157c:	9904      	ldr	r1, [sp, #16]
 800157e:	f811 3c01 	ldrb.w	r3, [r1, #-1]
 8001582:	f811 6c02 	ldrb.w	r6, [r1, #-2]
 8001586:	780a      	ldrb	r2, [r1, #0]
 8001588:	021b      	lsls	r3, r3, #8
 800158a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800158e:	ea43 0602 	orr.w	r6, r3, r2
 8001592:	e7b2      	b.n	80014fa <BSP_LCD_DisplayChar+0x7a>
 8001594:	20000c2c 	.word	0x20000c2c

08001598 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8001598:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t refcolumn = 1, i = 0;
  uint32_t size = 0, xsize = 0; 
  uint8_t  *ptr = pText;
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800159c:	7814      	ldrb	r4, [r2, #0]
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 800159e:	4690      	mov	r8, r2
 80015a0:	4607      	mov	r7, r0
 80015a2:	468a      	mov	sl, r1
 80015a4:	461d      	mov	r5, r3
  uint16_t refcolumn = 1, i = 0;
  uint32_t size = 0, xsize = 0; 
  uint8_t  *ptr = pText;
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 80015a6:	b134      	cbz	r4, 80015b6 <BSP_LCD_DisplayStringAt+0x1e>
 80015a8:	3201      	adds	r2, #1
 80015aa:	ebc8 0402 	rsb	r4, r8, r2
 80015ae:	f812 1b01 	ldrb.w	r1, [r2], #1
 80015b2:	2900      	cmp	r1, #0
 80015b4:	d1f9      	bne.n	80015aa <BSP_LCD_DisplayStringAt+0x12>
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80015b6:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 800165c <BSP_LCD_DisplayStringAt+0xc4>
 80015ba:	f8db 3118 	ldr.w	r3, [fp, #280]	; 0x118
 80015be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015c0:	4798      	blx	r3
  
  /* Get the text size */
  while (*ptr++) size ++ ;
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80015c2:	f8db 2134 	ldr.w	r2, [fp, #308]	; 0x134
 80015c6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80015ca:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
  
  switch (mode)
 80015ce:	2d01      	cmp	r5, #1
  
  /* Get the text size */
  while (*ptr++) size ++ ;
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80015d0:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
 80015d4:	889b      	ldrh	r3, [r3, #4]
 80015d6:	fbb0 f0f3 	udiv	r0, r0, r3
  
  switch (mode)
 80015da:	d037      	beq.n	800164c <BSP_LCD_DisplayStringAt+0xb4>
 80015dc:	2d02      	cmp	r5, #2
 80015de:	d030      	beq.n	8001642 <BSP_LCD_DisplayStringAt+0xaa>
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
  uint16_t refcolumn = 1, i = 0;
  uint32_t size = 0, xsize = 0; 
 80015e0:	4646      	mov	r6, r8
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80015e2:	f8df 9078 	ldr.w	r9, [pc, #120]	; 800165c <BSP_LCD_DisplayStringAt+0xc4>
 80015e6:	e00f      	b.n	8001608 <BSP_LCD_DisplayStringAt+0x70>
      break;
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80015e8:	b34d      	cbz	r5, 800163e <BSP_LCD_DisplayStringAt+0xa6>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 80015ea:	f816 2b01 	ldrb.w	r2, [r6], #1
 80015ee:	f7ff ff47 	bl	8001480 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80015f2:	f8d9 3134 	ldr.w	r3, [r9, #308]	; 0x134
 80015f6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80015fa:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 80015fe:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8001602:	889b      	ldrh	r3, [r3, #4]
 8001604:	441f      	add	r7, r3
 8001606:	b2bf      	uxth	r7, r7
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001608:	f8db 3118 	ldr.w	r3, [fp, #280]	; 0x118
      break;
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800160c:	7835      	ldrb	r5, [r6, #0]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800160e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      break;
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001610:	3500      	adds	r5, #0
 8001612:	bf18      	it	ne
 8001614:	2501      	movne	r5, #1
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001616:	4798      	blx	r3
      break;
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001618:	f8db 3134 	ldr.w	r3, [fp, #308]	; 0x134
 800161c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001620:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8001624:	ebc8 0406 	rsb	r4, r8, r6
 8001628:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800162c:	889b      	ldrh	r3, [r3, #4]
 800162e:	b2a4      	uxth	r4, r4
 8001630:	fb03 0414 	mls	r4, r3, r4, r0
 8001634:	b2a4      	uxth	r4, r4
 8001636:	429c      	cmp	r4, r3
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8001638:	4651      	mov	r1, sl
 800163a:	4638      	mov	r0, r7
      break;
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800163c:	d2d4      	bcs.n	80015e8 <BSP_LCD_DisplayStringAt+0x50>
 800163e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      refcolumn = X;
      break;
    } 
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8001642:	1b04      	subs	r4, r0, r4
 8001644:	fb14 7703 	smlabb	r7, r4, r3, r7
 8001648:	b2bf      	uxth	r7, r7
      break;
 800164a:	e7c9      	b.n	80015e0 <BSP_LCD_DisplayStringAt+0x48>
  
  switch (mode)
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 800164c:	1b04      	subs	r4, r0, r4
 800164e:	fb03 f304 	mul.w	r3, r3, r4
 8001652:	eb07 0753 	add.w	r7, r7, r3, lsr #1
 8001656:	b2bf      	uxth	r7, r7
      break;
 8001658:	e7c2      	b.n	80015e0 <BSP_LCD_DisplayStringAt+0x48>
 800165a:	bf00      	nop
 800165c:	20000c2c 	.word	0x20000c2c

08001660 <BSP_LCD_DisplayStringAtLine>:
  * @brief  Gets the Text Font.
  * @retval Layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
  return DrawProp[ActiveLayer].pFont;
 8001660:	4b08      	ldr	r3, [pc, #32]	; (8001684 <BSP_LCD_DisplayStringAtLine+0x24>)
 8001662:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 8001666:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800166a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  * @param  Line: the Line where to display the character shape
  * @param  ptr: pointer to string to display on LCD
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 800166e:	460a      	mov	r2, r1
 8001670:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8001674:	88d9      	ldrh	r1, [r3, #6]
 8001676:	fb11 f100 	smulbb	r1, r1, r0
 800167a:	b289      	uxth	r1, r1
 800167c:	2303      	movs	r3, #3
 800167e:	2000      	movs	r0, #0
 8001680:	f7ff bf8a 	b.w	8001598 <BSP_LCD_DisplayStringAt>
 8001684:	20000c2c 	.word	0x20000c2c

08001688 <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001688:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint32_t xaddress = 0;
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800168c:	4c13      	ldr	r4, [pc, #76]	; (80016dc <BSP_LCD_DrawHLine+0x54>)
 800168e:	f8d4 3134 	ldr.w	r3, [r4, #308]	; 0x134
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001692:	f8d4 5118 	ldr.w	r5, [r4, #280]	; 0x118
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
  uint32_t xaddress = 0;
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001696:	2634      	movs	r6, #52	; 0x34
 8001698:	fb06 4303 	mla	r3, r6, r3, r4
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800169c:	b083      	sub	sp, #12
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800169e:	f8d5 9028 	ldr.w	r9, [r5, #40]	; 0x28
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
  uint32_t xaddress = 0;
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80016a2:	f8d3 709c 	ldr.w	r7, [r3, #156]	; 0x9c
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80016a6:	4616      	mov	r6, r2
 80016a8:	4680      	mov	r8, r0
 80016aa:	460d      	mov	r5, r1
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80016ac:	47c8      	blx	r9
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 80016ae:	f8d4 3134 	ldr.w	r3, [r4, #308]	; 0x134
 80016b2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80016b6:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 80016ba:	fb00 8105 	mla	r1, r0, r5, r8
 80016be:	f8d4 211c 	ldr.w	r2, [r4, #284]	; 0x11c
 80016c2:	9201      	str	r2, [sp, #4]
 80016c4:	2400      	movs	r4, #0
 80016c6:	4618      	mov	r0, r3
 80016c8:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 80016cc:	4632      	mov	r2, r6
 80016ce:	9400      	str	r4, [sp, #0]
 80016d0:	2301      	movs	r3, #1
 80016d2:	f7ff fbe5 	bl	8000ea0 <FillBuffer>
}
 80016d6:	b003      	add	sp, #12
 80016d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80016dc:	20000c2c 	.word	0x20000c2c

080016e0 <BSP_LCD_DrawVLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80016e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t xaddress = 0;
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80016e4:	4c15      	ldr	r4, [pc, #84]	; (800173c <BSP_LCD_DrawVLine+0x5c>)
 80016e6:	f8d4 3134 	ldr.w	r3, [r4, #308]	; 0x134
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80016ea:	f8d4 5118 	ldr.w	r5, [r4, #280]	; 0x118
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
  uint32_t xaddress = 0;
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80016ee:	2634      	movs	r6, #52	; 0x34
 80016f0:	fb06 4303 	mla	r3, r6, r3, r4
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80016f4:	b082      	sub	sp, #8
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80016f6:	6aad      	ldr	r5, [r5, #40]	; 0x28
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
  uint32_t xaddress = 0;
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80016f8:	f8d3 809c 	ldr.w	r8, [r3, #156]	; 0x9c
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80016fc:	4617      	mov	r7, r2
 80016fe:	460e      	mov	r6, r1
 8001700:	4681      	mov	r9, r0
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001702:	47a8      	blx	r5
 8001704:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 8001708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800170a:	4682      	mov	sl, r0
 800170c:	4798      	blx	r3
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
  
  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 800170e:	f8d4 5134 	ldr.w	r5, [r4, #308]	; 0x134
 8001712:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001716:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800171a:	fb0a 9106 	mla	r1, sl, r6, r9
 800171e:	f8d4 411c 	ldr.w	r4, [r4, #284]	; 0x11c
 8001722:	9401      	str	r4, [sp, #4]
 8001724:	3801      	subs	r0, #1
 8001726:	9000      	str	r0, [sp, #0]
 8001728:	eb08 0181 	add.w	r1, r8, r1, lsl #2
 800172c:	463b      	mov	r3, r7
 800172e:	4628      	mov	r0, r5
 8001730:	2201      	movs	r2, #1
 8001732:	f7ff fbb5 	bl	8000ea0 <FillBuffer>
}
 8001736:	b002      	add	sp, #8
 8001738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800173c:	20000c2c 	.word	0x20000c2c

08001740 <BSP_LCD_DrawLine>:
  * @param  Y1: the point 1 Y position
  * @param  X2: the point 2 X position
  * @param  Y2: the point 2 Y position
  */
void BSP_LCD_DrawLine(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8001740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
  curpixel = 0;
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 8001744:	ebc0 0802 	rsb	r8, r0, r2
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8001748:	ebc1 0903 	rsb	r9, r1, r3
{
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
  curpixel = 0;
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 800174c:	f1b8 0f00 	cmp.w	r8, #0
 8001750:	bfb8      	it	lt
 8001752:	f1c8 0800 	rsblt	r8, r8, #0
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8001756:	f1b9 0f00 	cmp.w	r9, #0
 800175a:	bfb8      	it	lt
 800175c:	f1c9 0900 	rsblt	r9, r9, #0
  * @param  Y1: the point 1 Y position
  * @param  X2: the point 2 X position
  * @param  Y2: the point 2 Y position
  */
void BSP_LCD_DrawLine(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8001760:	b087      	sub	sp, #28
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
  curpixel = 0;
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 8001762:	fa0f f888 	sxth.w	r8, r8
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8001766:	fa0f f989 	sxth.w	r9, r9
  x = X1;                       /* Start x off at the first pixel */
  y = Y1;                       /* Start y off at the first pixel */
  
  if (X2 >= X1)                 /* The x-values are increasing */
  {
    xinc1 = 1;
 800176a:	4282      	cmp	r2, r0
 800176c:	bf34      	ite	cc
 800176e:	f04f 32ff 	movcc.w	r2, #4294967295
 8001772:	2201      	movcs	r2, #1
    xinc2 = -1;
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
  {
    yinc1 = 1;
 8001774:	428b      	cmp	r3, r1
 8001776:	bf34      	ite	cc
 8001778:	f04f 33ff 	movcc.w	r3, #4294967295
 800177c:	2301      	movcs	r3, #1
  {
    yinc1 = -1;
    yinc2 = -1;
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 800177e:	45c8      	cmp	r8, r9
  x = X1;                       /* Start x off at the first pixel */
  y = Y1;                       /* Start y off at the first pixel */
  
  if (X2 >= X1)                 /* The x-values are increasing */
  {
    xinc1 = 1;
 8001780:	9202      	str	r2, [sp, #8]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
  curpixel = 0;
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
  x = X1;                       /* Start x off at the first pixel */
 8001782:	b204      	sxth	r4, r0
    xinc2 = -1;
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
  {
    yinc1 = 1;
 8001784:	9301      	str	r3, [sp, #4]
  curpixel = 0;
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
  x = X1;                       /* Start x off at the first pixel */
  y = Y1;                       /* Start y off at the first pixel */
 8001786:	b20d      	sxth	r5, r1
  {
    yinc1 = -1;
    yinc2 = -1;
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8001788:	db4a      	blt.n	8001820 <BSP_LCD_DrawLine+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
    yinc2 = 0;                  /* Don't change the y for every iteration */
    den = deltax;
    num = deltax / 2;
 800178a:	eb08 76d8 	add.w	r6, r8, r8, lsr #31
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
    yinc2 = 0;                  /* Don't change the y for every iteration */
 800178e:	2300      	movs	r3, #0
 8001790:	9302      	str	r3, [sp, #8]
    den = deltax;
    num = deltax / 2;
 8001792:	1076      	asrs	r6, r6, #1
    num = deltay / 2;
    numadd = deltax;
    numpixels = deltay;         /* There are more y-values than x-values */
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8001794:	f1b8 0f00 	cmp.w	r8, #0
 8001798:	db3f      	blt.n	800181a <BSP_LCD_DrawLine+0xda>
 800179a:	fa1f f189 	uxth.w	r1, r9
 800179e:	b292      	uxth	r2, r2
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	4f25      	ldr	r7, [pc, #148]	; (8001838 <BSP_LCD_DrawLine+0xf8>)
 80017a4:	9103      	str	r1, [sp, #12]
 80017a6:	9204      	str	r2, [sp, #16]
 80017a8:	9305      	str	r3, [sp, #20]
 80017aa:	f04f 0900 	mov.w	r9, #0
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 80017ae:	f8d7 0134 	ldr.w	r0, [r7, #308]	; 0x134
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80017b2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80017b6:	2334      	movs	r3, #52	; 0x34
    numpixels = deltay;         /* There are more y-values than x-values */
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 80017b8:	eb00 0140 	add.w	r1, r0, r0, lsl #1
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80017bc:	fb03 7e00 	mla	lr, r3, r0, r7
    numpixels = deltay;         /* There are more y-values than x-values */
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 80017c0:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80017c4:	6a90      	ldr	r0, [r2, #40]	; 0x28
    numpixels = deltay;         /* There are more y-values than x-values */
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 80017c6:	f8d1 b11c 	ldr.w	fp, [r1, #284]	; 0x11c
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80017ca:	f8de a09c 	ldr.w	sl, [lr, #156]	; 0x9c
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80017ce:	4780      	blx	r0
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 80017d0:	9b03      	ldr	r3, [sp, #12]
 80017d2:	441e      	add	r6, r3
 80017d4:	9b02      	ldr	r3, [sp, #8]
    numpixels = deltay;         /* There are more y-values than x-values */
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 80017d6:	b2a4      	uxth	r4, r4
 80017d8:	b2ad      	uxth	r5, r5
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 80017da:	fa1f fe86 	uxth.w	lr, r6
 80017de:	fa0f f68e 	sxth.w	r6, lr
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80017e2:	fb00 4005 	mla	r0, r0, r5, r4
 80017e6:	18e1      	adds	r1, r4, r3
 80017e8:	9b01      	ldr	r3, [sp, #4]
 80017ea:	f84a b020 	str.w	fp, [sl, r0, lsl #2]
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
    num += numadd;                            /* Increase the numerator by the top of the fraction */
    if (num >= den)                           /* Check if numerator >= denominator */
 80017ee:	45b0      	cmp	r8, r6
    {
      num -= den;                             /* Calculate the new numerator value */
 80017f0:	ebc8 0e0e 	rsb	lr, r8, lr
 80017f4:	eb05 0203 	add.w	r2, r5, r3
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
    num += numadd;                            /* Increase the numerator by the top of the fraction */
    if (num >= den)                           /* Check if numerator >= denominator */
 80017f8:	dc03      	bgt.n	8001802 <BSP_LCD_DrawLine+0xc2>
    {
      num -= den;                             /* Calculate the new numerator value */
 80017fa:	fa0f f68e 	sxth.w	r6, lr
 80017fe:	b28c      	uxth	r4, r1
 8001800:	b295      	uxth	r5, r2
      x += xinc1;                             /* Change the x as appropriate */
      y += yinc1;                             /* Change the y as appropriate */
    }
    x += xinc2;                               /* Change the x as appropriate */
 8001802:	9b04      	ldr	r3, [sp, #16]
 8001804:	f109 0901 	add.w	r9, r9, #1
 8001808:	441c      	add	r4, r3
    y += yinc2;                               /* Change the y as appropriate */
 800180a:	9b05      	ldr	r3, [sp, #20]
    num = deltay / 2;
    numadd = deltax;
    numpixels = deltay;         /* There are more y-values than x-values */
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 800180c:	fa0f f289 	sxth.w	r2, r9
      num -= den;                             /* Calculate the new numerator value */
      x += xinc1;                             /* Change the x as appropriate */
      y += yinc1;                             /* Change the y as appropriate */
    }
    x += xinc2;                               /* Change the x as appropriate */
    y += yinc2;                               /* Change the y as appropriate */
 8001810:	441d      	add	r5, r3
    num = deltay / 2;
    numadd = deltax;
    numpixels = deltay;         /* There are more y-values than x-values */
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8001812:	4590      	cmp	r8, r2
    {
      num -= den;                             /* Calculate the new numerator value */
      x += xinc1;                             /* Change the x as appropriate */
      y += yinc1;                             /* Change the y as appropriate */
    }
    x += xinc2;                               /* Change the x as appropriate */
 8001814:	b224      	sxth	r4, r4
    y += yinc2;                               /* Change the y as appropriate */
 8001816:	b22d      	sxth	r5, r5
    num = deltay / 2;
    numadd = deltax;
    numpixels = deltay;         /* There are more y-values than x-values */
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8001818:	dac9      	bge.n	80017ae <BSP_LCD_DrawLine+0x6e>
      y += yinc1;                             /* Change the y as appropriate */
    }
    x += xinc2;                               /* Change the x as appropriate */
    y += yinc2;                               /* Change the y as appropriate */
  }
}
 800181a:	b007      	add	sp, #28
 800181c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
    den = deltay;
    num = deltay / 2;
 8001820:	4642      	mov	r2, r8
 8001822:	eb09 76d9 	add.w	r6, r9, r9, lsr #31
    numpixels = deltax;         /* There are more x-values than y-values */
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8001826:	2100      	movs	r1, #0
    den = deltay;
    num = deltay / 2;
 8001828:	9b01      	ldr	r3, [sp, #4]
    numpixels = deltax;         /* There are more x-values than y-values */
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 800182a:	9101      	str	r1, [sp, #4]
    den = deltay;
    num = deltay / 2;
 800182c:	46c8      	mov	r8, r9
 800182e:	f346 064f 	sbfx	r6, r6, #1, #16
 8001832:	4691      	mov	r9, r2
    numadd = deltay;
    numpixels = deltax;         /* There are more x-values than y-values */
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8001834:	460a      	mov	r2, r1
 8001836:	e7ad      	b.n	8001794 <BSP_LCD_DrawLine+0x54>
 8001838:	20000c2c 	.word	0x20000c2c

0800183c <BSP_LCD_DrawRect>:
  * @param  Ypos: the Y position
  * @param  Height: display rectangle height
  * @param  Width: display rectangle width
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800183c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800183e:	461e      	mov	r6, r3
 8001840:	460d      	mov	r5, r1
 8001842:	4607      	mov	r7, r0
 8001844:	4614      	mov	r4, r2
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8001846:	f7ff ff1f 	bl	8001688 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos+ Height), Width);
 800184a:	19a9      	adds	r1, r5, r6
 800184c:	4622      	mov	r2, r4
 800184e:	4638      	mov	r0, r7
 8001850:	b289      	uxth	r1, r1
 8001852:	f7ff ff19 	bl	8001688 <BSP_LCD_DrawHLine>
  
  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 8001856:	4632      	mov	r2, r6
 8001858:	4629      	mov	r1, r5
 800185a:	4638      	mov	r0, r7
 800185c:	f7ff ff40 	bl	80016e0 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 8001860:	1938      	adds	r0, r7, r4
 8001862:	4632      	mov	r2, r6
 8001864:	4629      	mov	r1, r5
 8001866:	b280      	uxth	r0, r0
}
 8001868:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
  BSP_LCD_DrawHLine(Xpos, (Ypos+ Height), Width);
  
  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 800186c:	f7ff bf38 	b.w	80016e0 <BSP_LCD_DrawVLine>

08001870 <BSP_LCD_DrawCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8001870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int32_t  d;/* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8001874:	0054      	lsls	r4, r2, #1
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8001876:	b089      	sub	sp, #36	; 0x24
  int32_t  d;/* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8001878:	f1c4 0303 	rsb	r3, r4, #3
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 800187c:	e88d 0003 	stmia.w	sp, {r0, r1}
  int32_t  d;/* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
  curx = 0;
 8001880:	2100      	movs	r1, #0
{
  int32_t  d;/* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8001882:	9302      	str	r3, [sp, #8]
 8001884:	f8df a1e8 	ldr.w	sl, [pc, #488]	; 8001a70 <BSP_LCD_DrawCircle+0x200>
  curx = 0;
  cury = Radius;
 8001888:	4613      	mov	r3, r2
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800188a:	f04f 0834 	mov.w	r8, #52	; 0x34
 800188e:	468b      	mov	fp, r1
 8001890:	e00b      	b.n	80018aa <BSP_LCD_DrawCircle+0x3a>
    { 
      d += (curx << 2) + 6;
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 8001892:	ebc3 010b 	rsb	r1, r3, fp
 8001896:	320a      	adds	r2, #10
      cury--;
 8001898:	3b01      	subs	r3, #1
    }
    curx++;
 800189a:	f10b 0b01 	add.w	fp, fp, #1
    { 
      d += (curx << 2) + 6;
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 800189e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  
  d = 3 - (Radius << 1);
  curx = 0;
  cury = Radius;
  
  while (curx <= cury)
 80018a2:	455b      	cmp	r3, fp
    { 
      d += (curx << 2) + 6;
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 80018a4:	9202      	str	r2, [sp, #8]
  
  d = 3 - (Radius << 1);
  curx = 0;
  cury = Radius;
  
  while (curx <= cury)
 80018a6:	f0c0 80df 	bcc.w	8001a68 <BSP_LCD_DrawCircle+0x1f8>
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 80018aa:	f8da 1134 	ldr.w	r1, [sl, #308]	; 0x134
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80018ae:	f8da 2118 	ldr.w	r2, [sl, #280]	; 0x118
  curx = 0;
  cury = Radius;
  
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 80018b2:	9307      	str	r3, [sp, #28]
 80018b4:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 80018b8:	eb0a 0c8c 	add.w	ip, sl, ip, lsl #2
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80018bc:	fb08 ae01 	mla	lr, r8, r1, sl
 80018c0:	9901      	ldr	r1, [sp, #4]
 80018c2:	f8de 909c 	ldr.w	r9, [lr, #156]	; 0x9c
  curx = 0;
  cury = Radius;
  
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 80018c6:	b29d      	uxth	r5, r3
 80018c8:	9b00      	ldr	r3, [sp, #0]
 80018ca:	fa1f f48b 	uxth.w	r4, fp
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80018ce:	1b4f      	subs	r7, r1, r5
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80018d0:	6a91      	ldr	r1, [r2, #40]	; 0x28
  curx = 0;
  cury = Radius;
  
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 80018d2:	f8dc 211c 	ldr.w	r2, [ip, #284]	; 0x11c
 80018d6:	9203      	str	r2, [sp, #12]
 80018d8:	191e      	adds	r6, r3, r4
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80018da:	4788      	blx	r1
 80018dc:	b2b6      	uxth	r6, r6
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80018de:	b2bf      	uxth	r7, r7
 80018e0:	fb07 6000 	mla	r0, r7, r0, r6
  cury = Radius;
  
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 80018e4:	f8da 1134 	ldr.w	r1, [sl, #308]	; 0x134
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80018e8:	9a03      	ldr	r2, [sp, #12]
 80018ea:	f849 2020 	str.w	r2, [r9, r0, lsl #2]
 80018ee:	9b00      	ldr	r3, [sp, #0]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80018f0:	f8da 2118 	ldr.w	r2, [sl, #280]	; 0x118
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80018f4:	fb08 a001 	mla	r0, r8, r1, sl
  cury = Radius;
  
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 80018f8:	eb01 0e41 	add.w	lr, r1, r1, lsl #1
 80018fc:	eb0a 0e8e 	add.w	lr, sl, lr, lsl #2
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001900:	f8d0 909c 	ldr.w	r9, [r0, #156]	; 0x9c
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001904:	6a91      	ldr	r1, [r2, #40]	; 0x28
  cury = Radius;
  
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 8001906:	f8de 211c 	ldr.w	r2, [lr, #284]	; 0x11c
 800190a:	9203      	str	r2, [sp, #12]
 800190c:	1b18      	subs	r0, r3, r4
 800190e:	b280      	uxth	r0, r0
 8001910:	9004      	str	r0, [sp, #16]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001912:	4788      	blx	r1
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001914:	9a04      	ldr	r2, [sp, #16]
  
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8001916:	f8da 1134 	ldr.w	r1, [sl, #308]	; 0x134
 800191a:	9b00      	ldr	r3, [sp, #0]
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800191c:	fb07 2000 	mla	r0, r7, r0, r2
 8001920:	9a03      	ldr	r2, [sp, #12]
 8001922:	f849 2020 	str.w	r2, [r9, r0, lsl #2]
  
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8001926:	eb01 0041 	add.w	r0, r1, r1, lsl #1
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800192a:	f8da 2118 	ldr.w	r2, [sl, #280]	; 0x118
  
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 800192e:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001932:	fb08 a701 	mla	r7, r8, r1, sl
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001936:	6a91      	ldr	r1, [r2, #40]	; 0x28
  
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8001938:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
 800193c:	9205      	str	r2, [sp, #20]
 800193e:	1958      	adds	r0, r3, r5
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001940:	9a01      	ldr	r2, [sp, #4]
 8001942:	f8d7 909c 	ldr.w	r9, [r7, #156]	; 0x9c
  
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8001946:	b280      	uxth	r0, r0
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001948:	1b17      	subs	r7, r2, r4
  
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 800194a:	9003      	str	r0, [sp, #12]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800194c:	4788      	blx	r1
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800194e:	9903      	ldr	r1, [sp, #12]
 8001950:	9a05      	ldr	r2, [sp, #20]
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8001952:	9b00      	ldr	r3, [sp, #0]
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001954:	b2bf      	uxth	r7, r7
 8001956:	fb07 1000 	mla	r0, r7, r0, r1
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 800195a:	f8da 1134 	ldr.w	r1, [sl, #308]	; 0x134
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800195e:	f849 2020 	str.w	r2, [r9, r0, lsl #2]
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8001962:	eb01 0e41 	add.w	lr, r1, r1, lsl #1
 8001966:	eb0a 0e8e 	add.w	lr, sl, lr, lsl #2
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800196a:	f8da 2118 	ldr.w	r2, [sl, #280]	; 0x118
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800196e:	fb08 a101 	mla	r1, r8, r1, sl
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001972:	6a90      	ldr	r0, [r2, #40]	; 0x28
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001974:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8001978:	f8de 111c 	ldr.w	r1, [lr, #284]	; 0x11c
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800197c:	9206      	str	r2, [sp, #24]
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 800197e:	ebc5 0903 	rsb	r9, r5, r3
 8001982:	9105      	str	r1, [sp, #20]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001984:	4780      	blx	r0
  while (curx <= cury)
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8001986:	fa1f f989 	uxth.w	r9, r9
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800198a:	fb07 9700 	mla	r7, r7, r0, r9
 800198e:	9a06      	ldr	r2, [sp, #24]
 8001990:	9905      	ldr	r1, [sp, #20]
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 8001992:	f8da 0134 	ldr.w	r0, [sl, #308]	; 0x134
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001996:	f842 1027 	str.w	r1, [r2, r7, lsl #2]
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 800199a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800199e:	f8da 1118 	ldr.w	r1, [sl, #280]	; 0x118
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80019a2:	9b01      	ldr	r3, [sp, #4]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80019a4:	6a89      	ldr	r1, [r1, #40]	; 0x28
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 80019a6:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80019aa:	fb08 a000 	mla	r0, r8, r0, sl
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 80019ae:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80019b2:	f8d0 709c 	ldr.w	r7, [r0, #156]	; 0x9c
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 80019b6:	9205      	str	r2, [sp, #20]
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80019b8:	441d      	add	r5, r3
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80019ba:	4788      	blx	r1
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80019bc:	b2ad      	uxth	r5, r5
 80019be:	fb05 6000 	mla	r0, r5, r0, r6
 80019c2:	9a05      	ldr	r2, [sp, #20]
 80019c4:	f847 2020 	str.w	r2, [r7, r0, lsl #2]
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 80019c8:	f8da 1134 	ldr.w	r1, [sl, #308]	; 0x134
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80019cc:	f8da 2118 	ldr.w	r2, [sl, #280]	; 0x118
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 80019d0:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 80019d4:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80019d8:	fb08 a101 	mla	r1, r8, r1, sl
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80019dc:	6a92      	ldr	r2, [r2, #40]	; 0x28
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80019de:	f8d1 609c 	ldr.w	r6, [r1, #156]	; 0x9c
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 80019e2:	f8d0 711c 	ldr.w	r7, [r0, #284]	; 0x11c
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80019e6:	4790      	blx	r2
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80019e8:	9a04      	ldr	r2, [sp, #16]
 80019ea:	9b01      	ldr	r3, [sp, #4]
 80019ec:	fb05 2500 	mla	r5, r5, r0, r2
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
 80019f0:	f8da 0134 	ldr.w	r0, [sl, #308]	; 0x134
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80019f4:	f846 7025 	str.w	r7, [r6, r5, lsl #2]
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
 80019f8:	eb00 0140 	add.w	r1, r0, r0, lsl #1
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 80019fc:	f8da 2118 	ldr.w	r2, [sl, #280]	; 0x118
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
 8001a00:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001a04:	fb08 a000 	mla	r0, r8, r0, sl
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001a08:	6a92      	ldr	r2, [r2, #40]	; 0x28
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
 8001a0a:	f8d1 611c 	ldr.w	r6, [r1, #284]	; 0x11c
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001a0e:	f8d0 509c 	ldr.w	r5, [r0, #156]	; 0x9c
 8001a12:	441c      	add	r4, r3
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001a14:	4790      	blx	r2
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001a16:	9903      	ldr	r1, [sp, #12]
 8001a18:	b2a4      	uxth	r4, r4
 8001a1a:	fb04 1000 	mla	r0, r4, r0, r1
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   
 8001a1e:	f8da 1134 	ldr.w	r1, [sl, #308]	; 0x134
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001a22:	f845 6020 	str.w	r6, [r5, r0, lsl #2]
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   
 8001a26:	eb01 0041 	add.w	r0, r1, r1, lsl #1
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001a2a:	f8da 2118 	ldr.w	r2, [sl, #280]	; 0x118
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001a2e:	fb08 a101 	mla	r1, r8, r1, sl
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   
 8001a32:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001a36:	6a92      	ldr	r2, [r2, #40]	; 0x28
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001a38:	f8d1 509c 	ldr.w	r5, [r1, #156]	; 0x9c
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   
 8001a3c:	f8d0 611c 	ldr.w	r6, [r0, #284]	; 0x11c
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001a40:	4790      	blx	r2
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   

    if (d < 0)
 8001a42:	9b02      	ldr	r3, [sp, #8]
    { 
      d += (curx << 2) + 6;
 8001a44:	9a02      	ldr	r2, [sp, #8]
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001a46:	fb04 9000 	mla	r0, r4, r0, r9
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   

    if (d < 0)
 8001a4a:	2b00      	cmp	r3, #0
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001a4c:	f845 6020 	str.w	r6, [r5, r0, lsl #2]
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   

    if (d < 0)
 8001a50:	9b07      	ldr	r3, [sp, #28]
 8001a52:	f6bf af1e 	bge.w	8001892 <BSP_LCD_DrawCircle+0x22>
    { 
      d += (curx << 2) + 6;
 8001a56:	eb02 028b 	add.w	r2, r2, fp, lsl #2
    else
    {
      d += ((curx - cury) << 2) + 10;
      cury--;
    }
    curx++;
 8001a5a:	f10b 0b01 	add.w	fp, fp, #1
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   

    if (d < 0)
    { 
      d += (curx << 2) + 6;
 8001a5e:	3206      	adds	r2, #6
  
  d = 3 - (Radius << 1);
  curx = 0;
  cury = Radius;
  
  while (curx <= cury)
 8001a60:	455b      	cmp	r3, fp
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   

    if (d < 0)
    { 
      d += (curx << 2) + 6;
 8001a62:	9202      	str	r2, [sp, #8]
  
  d = 3 - (Radius << 1);
  curx = 0;
  cury = Radius;
  
  while (curx <= cury)
 8001a64:	f4bf af21 	bcs.w	80018aa <BSP_LCD_DrawCircle+0x3a>
      d += ((curx - cury) << 2) + 10;
      cury--;
    }
    curx++;
  } 
}
 8001a68:	b009      	add	sp, #36	; 0x24
 8001a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000c2c 	.word	0x20000c2c

08001a74 <BSP_LCD_DrawPolygon>:
  */
void BSP_LCD_DrawPolygon(pPoint Points, uint16_t PointCount)
{
  int16_t x = 0, y = 0;

  if(PointCount < 2)
 8001a74:	2901      	cmp	r1, #1
 8001a76:	d921      	bls.n	8001abc <BSP_LCD_DrawPolygon+0x48>
  * @brief  Displays an poly-line (between many points).
  * @param  Points: pointer to the points array
  * @param  PointCount: Number of points
  */
void BSP_LCD_DrawPolygon(pPoint Points, uint16_t PointCount)
{
 8001a78:	b570      	push	{r4, r5, r6, lr}
  if(PointCount < 2)
  {
    return;
  }

  BSP_LCD_DrawLine(Points->X, Points->Y, (Points+PointCount-1)->X, (Points+PointCount-1)->Y);
 8001a7a:	f101 4280 	add.w	r2, r1, #1073741824	; 0x40000000
 8001a7e:	3a01      	subs	r2, #1
 8001a80:	4606      	mov	r6, r0
 8001a82:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8001a86:	4604      	mov	r4, r0
 8001a88:	460d      	mov	r5, r1
 8001a8a:	f830 2022 	ldrh.w	r2, [r0, r2, lsl #2]
 8001a8e:	885b      	ldrh	r3, [r3, #2]
 8001a90:	f834 0b04 	ldrh.w	r0, [r4], #4
 8001a94:	8871      	ldrh	r1, [r6, #2]
 8001a96:	3d02      	subs	r5, #2
 8001a98:	b2ad      	uxth	r5, r5
 8001a9a:	f7ff fe51 	bl	8001740 <BSP_LCD_DrawLine>
 8001a9e:	3502      	adds	r5, #2
 8001aa0:	eb06 0585 	add.w	r5, r6, r5, lsl #2
  while(--PointCount)
  {
    x = Points->X;
    y = Points->Y;
    Points++;
    BSP_LCD_DrawLine(x, y, Points->X, Points->Y);
 8001aa4:	8863      	ldrh	r3, [r4, #2]
 8001aa6:	8822      	ldrh	r2, [r4, #0]
 8001aa8:	f834 1c02 	ldrh.w	r1, [r4, #-2]
 8001aac:	f834 0c04 	ldrh.w	r0, [r4, #-4]
 8001ab0:	3404      	adds	r4, #4
 8001ab2:	f7ff fe45 	bl	8001740 <BSP_LCD_DrawLine>
    return;
  }

  BSP_LCD_DrawLine(Points->X, Points->Y, (Points+PointCount-1)->X, (Points+PointCount-1)->Y);
  
  while(--PointCount)
 8001ab6:	42ac      	cmp	r4, r5
 8001ab8:	d1f4      	bne.n	8001aa4 <BSP_LCD_DrawPolygon+0x30>
 8001aba:	bd70      	pop	{r4, r5, r6, pc}
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop

08001ac0 <BSP_LCD_DrawEllipse>:
  * @param  Ypos: the Y position
  * @param  XRadius: the X radius of ellipse
  * @param  YRadius: the Y radius of ellipse
  */
void BSP_LCD_DrawEllipse(int Xpos, int Ypos, int XRadius, int YRadius)
{
 8001ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  float k = 0, rad1 = 0, rad2 = 0;
  
  rad1 = XRadius;
  rad2 = YRadius;
  
  k = (float)(rad2/rad1);
 8001ac4:	ee07 3a90 	vmov	s15, r3
  * @param  Ypos: the Y position
  * @param  XRadius: the X radius of ellipse
  * @param  YRadius: the Y radius of ellipse
  */
void BSP_LCD_DrawEllipse(int Xpos, int Ypos, int XRadius, int YRadius)
{
 8001ac8:	ed2d 8b02 	vpush	{d8}
  float k = 0, rad1 = 0, rad2 = 0;
  
  rad1 = XRadius;
  rad2 = YRadius;
  
  k = (float)(rad2/rad1);
 8001acc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ad0:	ee07 2a90 	vmov	s15, r2
  * @param  Ypos: the Y position
  * @param  XRadius: the X radius of ellipse
  * @param  YRadius: the Y radius of ellipse
  */
void BSP_LCD_DrawEllipse(int Xpos, int Ypos, int XRadius, int YRadius)
{
 8001ad4:	b087      	sub	sp, #28
  int x = 0, y = -YRadius, err = 2-2*XRadius, e2;
 8001ad6:	f1c2 0201 	rsb	r2, r2, #1
  float k = 0, rad1 = 0, rad2 = 0;
  
  rad1 = XRadius;
  rad2 = YRadius;
  
  k = (float)(rad2/rad1);
 8001ada:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ade:	b280      	uxth	r0, r0
 8001ae0:	b289      	uxth	r1, r1
  * @param  XRadius: the X radius of ellipse
  * @param  YRadius: the Y radius of ellipse
  */
void BSP_LCD_DrawEllipse(int Xpos, int Ypos, int XRadius, int YRadius)
{
  int x = 0, y = -YRadius, err = 2-2*XRadius, e2;
 8001ae2:	ea4f 0842 	mov.w	r8, r2, lsl #1
 8001ae6:	f1c3 0b00 	rsb	fp, r3, #0
  float k = 0, rad1 = 0, rad2 = 0;
  
  rad1 = XRadius;
  rad2 = YRadius;
  
  k = (float)(rad2/rad1);
 8001aea:	ee87 8a27 	vdiv.f32	s16, s14, s15
 8001aee:	4c52      	ldr	r4, [pc, #328]	; (8001c38 <BSP_LCD_DrawEllipse+0x178>)
 8001af0:	9000      	str	r0, [sp, #0]
 8001af2:	9101      	str	r1, [sp, #4]
  * @param  XRadius: the X radius of ellipse
  * @param  YRadius: the Y radius of ellipse
  */
void BSP_LCD_DrawEllipse(int Xpos, int Ypos, int XRadius, int YRadius)
{
  int x = 0, y = -YRadius, err = 2-2*XRadius, e2;
 8001af4:	2300      	movs	r3, #0
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001af6:	f04f 0934 	mov.w	r9, #52	; 0x34
 8001afa:	4642      	mov	r2, r8
 8001afc:	e004      	b.n	8001b08 <BSP_LCD_DrawEllipse+0x48>
      err += ++x*2+1;
      if (-y == x && e2 <= y) e2 = 0;
    }
    if (e2 > y) err += ++y*2+1;
  }
  while (y <= 0);
 8001afe:	f1bb 0f00 	cmp.w	fp, #0
 8001b02:	460a      	mov	r2, r1
 8001b04:	f300 808e 	bgt.w	8001c24 <BSP_LCD_DrawEllipse+0x164>
  rad2 = YRadius;
  
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
 8001b08:	ee07 3a90 	vmov	s15, r3
 8001b0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b10:	f8d4 0134 	ldr.w	r0, [r4, #308]	; 0x134
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001b14:	f8d4 1118 	ldr.w	r1, [r4, #280]	; 0x118
 8001b18:	9205      	str	r2, [sp, #20]
  rad2 = YRadius;
  
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
 8001b1a:	ee87 7a88 	vdiv.f32	s14, s15, s16
 8001b1e:	eb00 0640 	add.w	r6, r0, r0, lsl #1
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001b22:	fb09 4500 	mla	r5, r9, r0, r4
  rad2 = YRadius;
  
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
 8001b26:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8001b2a:	9a00      	ldr	r2, [sp, #0]
 8001b2c:	9304      	str	r3, [sp, #16]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001b2e:	6a88      	ldr	r0, [r1, #40]	; 0x28
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001b30:	9b01      	ldr	r3, [sp, #4]
  rad2 = YRadius;
  
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
 8001b32:	f8d6 111c 	ldr.w	r1, [r6, #284]	; 0x11c
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001b36:	f8d5 609c 	ldr.w	r6, [r5, #156]	; 0x9c
  rad2 = YRadius;
  
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
 8001b3a:	9103      	str	r1, [sp, #12]
 8001b3c:	fa1f f78b 	uxth.w	r7, fp
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001b40:	eb07 0a03 	add.w	sl, r7, r3
 8001b44:	fa1f fa8a 	uxth.w	sl, sl
  rad2 = YRadius;
  
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
 8001b48:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8001b4c:	edcd 7a02 	vstr	s15, [sp, #8]
 8001b50:	f8bd 5008 	ldrh.w	r5, [sp, #8]
 8001b54:	ebc5 0802 	rsb	r8, r5, r2
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001b58:	4780      	blx	r0
  rad2 = YRadius;
  
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
 8001b5a:	fa1f f888 	uxth.w	r8, r8
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001b5e:	fb0a 8e00 	mla	lr, sl, r0, r8
 8001b62:	9903      	ldr	r1, [sp, #12]
  
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
 8001b64:	f8d4 0134 	ldr.w	r0, [r4, #308]	; 0x134
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001b68:	f846 102e 	str.w	r1, [r6, lr, lsl #2]
  
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
 8001b6c:	eb00 0e40 	add.w	lr, r0, r0, lsl #1
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001b70:	f8d4 1118 	ldr.w	r1, [r4, #280]	; 0x118
  
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
 8001b74:	9a00      	ldr	r2, [sp, #0]
 8001b76:	eb04 0e8e 	add.w	lr, r4, lr, lsl #2
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001b7a:	fb09 4600 	mla	r6, r9, r0, r4
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001b7e:	6a88      	ldr	r0, [r1, #40]	; 0x28
  
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
 8001b80:	f8de 111c 	ldr.w	r1, [lr, #284]	; 0x11c
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001b84:	f8d6 609c 	ldr.w	r6, [r6, #156]	; 0x9c
  
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
 8001b88:	9102      	str	r1, [sp, #8]
 8001b8a:	4415      	add	r5, r2
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001b8c:	4780      	blx	r0
  
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
 8001b8e:	b2ad      	uxth	r5, r5
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001b90:	fb0a 5a00 	mla	sl, sl, r0, r5
 8001b94:	9902      	ldr	r1, [sp, #8]
 8001b96:	f846 102a 	str.w	r1, [r6, sl, lsl #2]
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);
 8001b9a:	f8d4 0134 	ldr.w	r0, [r4, #308]	; 0x134
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001b9e:	f8d4 1118 	ldr.w	r1, [r4, #280]	; 0x118
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001ba2:	9b01      	ldr	r3, [sp, #4]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001ba4:	6a89      	ldr	r1, [r1, #40]	; 0x28
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);
 8001ba6:	eb00 0e40 	add.w	lr, r0, r0, lsl #1
 8001baa:	eb04 0e8e 	add.w	lr, r4, lr, lsl #2
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001bae:	fb09 4000 	mla	r0, r9, r0, r4
 8001bb2:	1bde      	subs	r6, r3, r7
  k = (float)(rad2/rad1);
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);
 8001bb4:	f8de a11c 	ldr.w	sl, [lr, #284]	; 0x11c
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001bb8:	f8d0 709c 	ldr.w	r7, [r0, #156]	; 0x9c
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001bbc:	4788      	blx	r1
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001bbe:	b2b6      	uxth	r6, r6
 8001bc0:	fb06 5000 	mla	r0, r6, r0, r5
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);      
 8001bc4:	f8d4 5134 	ldr.w	r5, [r4, #308]	; 0x134
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001bc8:	f847 a020 	str.w	sl, [r7, r0, lsl #2]
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);      
 8001bcc:	eb05 0045 	add.w	r0, r5, r5, lsl #1
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001bd0:	f8d4 1118 	ldr.w	r1, [r4, #280]	; 0x118
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);      
 8001bd4:	eb04 0080 	add.w	r0, r4, r0, lsl #2
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001bd8:	fb09 4505 	mla	r5, r9, r5, r4
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001bdc:	6a89      	ldr	r1, [r1, #40]	; 0x28
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001bde:	f8d5 509c 	ldr.w	r5, [r5, #156]	; 0x9c
  
  do { 
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);      
 8001be2:	f8d0 711c 	ldr.w	r7, [r0, #284]	; 0x11c
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001be6:	4788      	blx	r1
 8001be8:	9a05      	ldr	r2, [sp, #20]
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);      
    
    e2 = err;
    if (e2 <= x) {
 8001bea:	9b04      	ldr	r3, [sp, #16]
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001bec:	fb06 8000 	mla	r0, r6, r0, r8
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);      
    
    e2 = err;
    if (e2 <= x) {
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	4611      	mov	r1, r2
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001bf4:	f845 7020 	str.w	r7, [r5, r0, lsl #2]
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos+y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);      
    
    e2 = err;
    if (e2 <= x) {
 8001bf8:	db07      	blt.n	8001c0a <BSP_LCD_DrawEllipse+0x14a>
      err += ++x*2+1;
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	eb02 0143 	add.w	r1, r2, r3, lsl #1
      if (-y == x && e2 <= y) e2 = 0;
 8001c00:	eb13 0f0b 	cmn.w	r3, fp
    BSP_LCD_DrawPixel((Xpos+(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);      
    
    e2 = err;
    if (e2 <= x) {
      err += ++x*2+1;
 8001c04:	f101 0101 	add.w	r1, r1, #1
      if (-y == x && e2 <= y) e2 = 0;
 8001c08:	d011      	beq.n	8001c2e <BSP_LCD_DrawEllipse+0x16e>
    }
    if (e2 > y) err += ++y*2+1;
 8001c0a:	4593      	cmp	fp, r2
 8001c0c:	f6bf af77 	bge.w	8001afe <BSP_LCD_DrawEllipse+0x3e>
 8001c10:	f10b 0b01 	add.w	fp, fp, #1
 8001c14:	eb01 024b 	add.w	r2, r1, fp, lsl #1
  }
  while (y <= 0);
 8001c18:	f1bb 0f00 	cmp.w	fp, #0
    e2 = err;
    if (e2 <= x) {
      err += ++x*2+1;
      if (-y == x && e2 <= y) e2 = 0;
    }
    if (e2 > y) err += ++y*2+1;
 8001c1c:	f102 0201 	add.w	r2, r2, #1
  }
  while (y <= 0);
 8001c20:	f77f af72 	ble.w	8001b08 <BSP_LCD_DrawEllipse+0x48>
}
 8001c24:	b007      	add	sp, #28
 8001c26:	ecbd 8b02 	vpop	{d8}
 8001c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    BSP_LCD_DrawPixel((Xpos-(uint16_t)(x/k)), (Ypos-y), DrawProp[ActiveLayer].TextColor);      
    
    e2 = err;
    if (e2 <= x) {
      err += ++x*2+1;
      if (-y == x && e2 <= y) e2 = 0;
 8001c2e:	4593      	cmp	fp, r2
 8001c30:	dbee      	blt.n	8001c10 <BSP_LCD_DrawEllipse+0x150>
 8001c32:	2200      	movs	r2, #0
 8001c34:	e7e9      	b.n	8001c0a <BSP_LCD_DrawEllipse+0x14a>
 8001c36:	bf00      	nop
 8001c38:	20000c2c 	.word	0x20000c2c

08001c3c <BSP_LCD_DrawBitmap>:
  * @param  X: the bmp x position in the LCD
  * @param  Y: the bmp Y position in the LCD
  * @param  pBmp: Bmp picture address in the internal Flash
  */
void BSP_LCD_DrawBitmap(uint32_t X, uint32_t Y, uint8_t *pBmp)
{
 8001c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c40:	4615      	mov	r5, r2
 
  /* Read bit/pixel */
  bitpixel = *(uint16_t *) (pBmp + 28);   
 
  /* Set Address */
  address = LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Y) + X)*(4));
 8001c42:	4c3b      	ldr	r4, [pc, #236]	; (8001d30 <BSP_LCD_DrawBitmap+0xf4>)
  index = *(__IO uint16_t *) (pBmp + 10);
  index |= (*(__IO uint16_t *) (pBmp + 12)) << 16;

  /* Read bitmap width */
  width = *(uint16_t *) (pBmp + 18);
  width |= (*(uint16_t *) (pBmp + 20)) << 16;
 8001c44:	f8d5 7012 	ldr.w	r7, [r5, #18]
 
  /* Read bit/pixel */
  bitpixel = *(uint16_t *) (pBmp + 28);   
 
  /* Set Address */
  address = LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Y) + X)*(4));
 8001c48:	f8d4 3134 	ldr.w	r3, [r4, #308]	; 0x134
  uint32_t index = 0, width = 0, height = 0, bitpixel = 0;
  uint32_t address;
  uint32_t inputcolormode = 0;
  
  /* Get bitmap data address offset */
  index = *(__IO uint16_t *) (pBmp + 10);
 8001c4c:	8956      	ldrh	r6, [r2, #10]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001c4e:	f8d4 2118 	ldr.w	r2, [r4, #280]	; 0x118
  uint32_t address;
  uint32_t inputcolormode = 0;
  
  /* Get bitmap data address offset */
  index = *(__IO uint16_t *) (pBmp + 10);
  index |= (*(__IO uint16_t *) (pBmp + 12)) << 16;
 8001c52:	f8b5 e00c 	ldrh.w	lr, [r5, #12]
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001c56:	6a92      	ldr	r2, [r2, #40]	; 0x28
  /* Read bitmap height */
  height = *(uint16_t *) (pBmp + 22);
  height |= (*(uint16_t *) (pBmp + 24)) << 16; 
 
  /* Read bit/pixel */
  bitpixel = *(uint16_t *) (pBmp + 28);   
 8001c58:	f8b5 801c 	ldrh.w	r8, [r5, #28]
  width = *(uint16_t *) (pBmp + 18);
  width |= (*(uint16_t *) (pBmp + 20)) << 16;

  /* Read bitmap height */
  height = *(uint16_t *) (pBmp + 22);
  height |= (*(uint16_t *) (pBmp + 24)) << 16; 
 8001c5c:	f8d5 9016 	ldr.w	r9, [r5, #22]
  * @param  X: the bmp x position in the LCD
  * @param  Y: the bmp Y position in the LCD
  * @param  pBmp: Bmp picture address in the internal Flash
  */
void BSP_LCD_DrawBitmap(uint32_t X, uint32_t Y, uint8_t *pBmp)
{
 8001c60:	b085      	sub	sp, #20
  uint32_t index = 0, width = 0, height = 0, bitpixel = 0;
  uint32_t address;
  uint32_t inputcolormode = 0;
  
  /* Get bitmap data address offset */
  index = *(__IO uint16_t *) (pBmp + 10);
 8001c62:	b2b6      	uxth	r6, r6
  index |= (*(__IO uint16_t *) (pBmp + 12)) << 16;

  /* Read bitmap width */
  width = *(uint16_t *) (pBmp + 18);
  width |= (*(uint16_t *) (pBmp + 20)) << 16;
 8001c64:	9703      	str	r7, [sp, #12]
 
  /* Read bit/pixel */
  bitpixel = *(uint16_t *) (pBmp + 28);   
 
  /* Set Address */
  address = LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Y) + X)*(4));
 8001c66:	2734      	movs	r7, #52	; 0x34
 8001c68:	fb07 4303 	mla	r3, r7, r3, r4
  * @param  X: the bmp x position in the LCD
  * @param  Y: the bmp Y position in the LCD
  * @param  pBmp: Bmp picture address in the internal Flash
  */
void BSP_LCD_DrawBitmap(uint32_t X, uint32_t Y, uint8_t *pBmp)
{
 8001c6c:	468a      	mov	sl, r1
 8001c6e:	4607      	mov	r7, r0
 
  /* Read bit/pixel */
  bitpixel = *(uint16_t *) (pBmp + 28);   
 
  /* Set Address */
  address = LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Y) + X)*(4));
 8001c70:	f8d3 b09c 	ldr.w	fp, [r3, #156]	; 0x9c
  uint32_t address;
  uint32_t inputcolormode = 0;
  
  /* Get bitmap data address offset */
  index = *(__IO uint16_t *) (pBmp + 10);
  index |= (*(__IO uint16_t *) (pBmp + 12)) << 16;
 8001c74:	ea46 460e 	orr.w	r6, r6, lr, lsl #16
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001c78:	4790      	blx	r2
 
  /* Set Address */
  address = LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Y) + X)*(4));

  /* Get the Layer pixel format */    
  if ((bitpixel/8) == 4)
 8001c7a:	f1a8 0320 	sub.w	r3, r8, #32
 
  /* Read bit/pixel */
  bitpixel = *(uint16_t *) (pBmp + 28);   
 
  /* Set Address */
  address = LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Y) + X)*(4));
 8001c7e:	fb0a 7000 	mla	r0, sl, r0, r7

  /* Get the Layer pixel format */    
  if ((bitpixel/8) == 4)
 8001c82:	2b07      	cmp	r3, #7
 
  /* Read bit/pixel */
  bitpixel = *(uint16_t *) (pBmp + 28);   
 
  /* Set Address */
  address = LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Y) + X)*(4));
 8001c84:	eb0b 0780 	add.w	r7, fp, r0, lsl #2

  /* Get the Layer pixel format */    
  if ((bitpixel/8) == 4)
 8001c88:	d94e      	bls.n	8001d28 <BSP_LCD_DrawBitmap+0xec>
  {
    inputcolormode = CM_ARGB8888;
  }
  else if ((bitpixel/8) == 2)
 8001c8a:	f1a8 0310 	sub.w	r3, r8, #16
  {
    inputcolormode = CM_RGB565;
 8001c8e:	2b07      	cmp	r3, #7
 8001c90:	bf8c      	ite	hi
 8001c92:	f04f 0a01 	movhi.w	sl, #1
 8001c96:	f04f 0a02 	movls.w	sl, #2
 8001c9a:	9b03      	ldr	r3, [sp, #12]
 8001c9c:	ea4f 08d8 	mov.w	r8, r8, lsr #3
 8001ca0:	fb03 f808 	mul.w	r8, r3, r8
  {
    inputcolormode = CM_RGB888;
  }
 
  /* bypass the bitmap header */
  pBmp += (index + (width * (height - 1) * (bitpixel/8)));
 8001ca4:	f109 32ff 	add.w	r2, r9, #4294967295
 8001ca8:	fb08 6602 	mla	r6, r8, r2, r6
 8001cac:	442e      	add	r6, r5

  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8001cae:	f1b9 0f00 	cmp.w	r9, #0
 8001cb2:	d036      	beq.n	8001d22 <BSP_LCD_DrawBitmap+0xe6>
 8001cb4:	f1c8 0800 	rsb	r8, r8, #0
 8001cb8:	2500      	movs	r5, #0
  * @param  ColorMode: input color mode   
  */
static void ConvertLineToARGB8888(void * pSrc, void * pDst, uint32_t xSize, uint32_t ColorMode)
{    
  /* Configure the DMA2D Mode, Color Mode and output offset */
  Dma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 8001cba:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
 8001cbe:	e008      	b.n	8001cd2 <BSP_LCD_DrawBitmap+0x96>
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001cc0:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 8001cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc6:	4798      	blx	r3
 
  /* bypass the bitmap header */
  pBmp += (index + (width * (height - 1) * (bitpixel/8)));

  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8001cc8:	45a9      	cmp	r9, r5
  /* Pixel format conversion */
  ConvertLineToARGB8888((uint32_t *)pBmp, (uint32_t *)address, width, inputcolormode);

  /* Increment the source and destination buffers */
  address+=  ((BSP_LCD_GetXSize() - width + width)*4);
  pBmp -= width*(bitpixel/8);
 8001cca:	4446      	add	r6, r8
  {
  /* Pixel format conversion */
  ConvertLineToARGB8888((uint32_t *)pBmp, (uint32_t *)address, width, inputcolormode);

  /* Increment the source and destination buffers */
  address+=  ((BSP_LCD_GetXSize() - width + width)*4);
 8001ccc:	eb07 0780 	add.w	r7, r7, r0, lsl #2
 
  /* bypass the bitmap header */
  pBmp += (index + (width * (height - 1) * (bitpixel/8)));

  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8001cd0:	d027      	beq.n	8001d22 <BSP_LCD_DrawBitmap+0xe6>
  */
static void ConvertLineToARGB8888(void * pSrc, void * pDst, uint32_t xSize, uint32_t ColorMode)
{    
  /* Configure the DMA2D Mode, Color Mode and output offset */
  Dma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8001cd2:	2300      	movs	r3, #0
  Dma2dHandler.Init.OutputOffset = 0;     
  
  /* Foreground Configuration */
  Dma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
  Dma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 8001cd4:	22ff      	movs	r2, #255	; 0xff
  Dma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
  Dma2dHandler.LayerCfg[1].InputOffset = 0;
  
  Dma2dHandler.Instance = DMA2D; 
 8001cd6:	4917      	ldr	r1, [pc, #92]	; (8001d34 <BSP_LCD_DrawBitmap+0xf8>)
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8001cd8:	4815      	ldr	r0, [pc, #84]	; (8001d30 <BSP_LCD_DrawBitmap+0xf4>)
  * @param  ColorMode: input color mode   
  */
static void ConvertLineToARGB8888(void * pSrc, void * pDst, uint32_t xSize, uint32_t ColorMode)
{    
  /* Configure the DMA2D Mode, Color Mode and output offset */
  Dma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 8001cda:	f8c4 b004 	str.w	fp, [r4, #4]
  Dma2dHandler.Init.OutputOffset = 0;     
  
  /* Foreground Configuration */
  Dma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
  Dma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
  Dma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 8001cde:	f8c4 a02c 	str.w	sl, [r4, #44]	; 0x2c
  Dma2dHandler.LayerCfg[1].InputOffset = 0;
  
  Dma2dHandler.Instance = DMA2D; 
 8001ce2:	6021      	str	r1, [r4, #0]
  */
static void ConvertLineToARGB8888(void * pSrc, void * pDst, uint32_t xSize, uint32_t ColorMode)
{    
  /* Configure the DMA2D Mode, Color Mode and output offset */
  Dma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8001ce4:	60a3      	str	r3, [r4, #8]
  Dma2dHandler.Init.OutputOffset = 0;     
 8001ce6:	60e3      	str	r3, [r4, #12]
  
  /* Foreground Configuration */
  Dma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001ce8:	6323      	str	r3, [r4, #48]	; 0x30
  Dma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
  Dma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
  Dma2dHandler.LayerCfg[1].InputOffset = 0;
 8001cea:	62a3      	str	r3, [r4, #40]	; 0x28
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
  Dma2dHandler.Init.OutputOffset = 0;     
  
  /* Foreground Configuration */
  Dma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
  Dma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 8001cec:	6362      	str	r2, [r4, #52]	; 0x34
  Dma2dHandler.LayerCfg[1].InputOffset = 0;
  
  Dma2dHandler.Instance = DMA2D; 
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8001cee:	f001 fdaf 	bl	8003850 <HAL_DMA2D_Init>
 
  /* bypass the bitmap header */
  pBmp += (index + (width * (height - 1) * (bitpixel/8)));

  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8001cf2:	3501      	adds	r5, #1
  Dma2dHandler.LayerCfg[1].InputOffset = 0;
  
  Dma2dHandler.Instance = DMA2D; 
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8001cf4:	2800      	cmp	r0, #0
 8001cf6:	d1e3      	bne.n	8001cc0 <BSP_LCD_DrawBitmap+0x84>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, 1) == HAL_OK) 
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	480d      	ldr	r0, [pc, #52]	; (8001d30 <BSP_LCD_DrawBitmap+0xf4>)
 8001cfc:	f002 f990 	bl	8004020 <HAL_DMA2D_ConfigLayer>
 8001d00:	2800      	cmp	r0, #0
 8001d02:	d1dd      	bne.n	8001cc0 <BSP_LCD_DrawBitmap+0x84>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8001d04:	2301      	movs	r3, #1
 8001d06:	9300      	str	r3, [sp, #0]
 8001d08:	463a      	mov	r2, r7
 8001d0a:	9b03      	ldr	r3, [sp, #12]
 8001d0c:	4808      	ldr	r0, [pc, #32]	; (8001d30 <BSP_LCD_DrawBitmap+0xf4>)
 8001d0e:	4631      	mov	r1, r6
 8001d10:	f001 fdd0 	bl	80038b4 <HAL_DMA2D_Start>
 8001d14:	2800      	cmp	r0, #0
 8001d16:	d1d3      	bne.n	8001cc0 <BSP_LCD_DrawBitmap+0x84>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8001d18:	210a      	movs	r1, #10
 8001d1a:	4805      	ldr	r0, [pc, #20]	; (8001d30 <BSP_LCD_DrawBitmap+0xf4>)
 8001d1c:	f002 f85c 	bl	8003dd8 <HAL_DMA2D_PollForTransfer>
 8001d20:	e7ce      	b.n	8001cc0 <BSP_LCD_DrawBitmap+0x84>

  /* Increment the source and destination buffers */
  address+=  ((BSP_LCD_GetXSize() - width + width)*4);
  pBmp -= width*(bitpixel/8);
  }
}
 8001d22:	b005      	add	sp, #20
 8001d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  address = LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Y) + X)*(4));

  /* Get the Layer pixel format */    
  if ((bitpixel/8) == 4)
  {
    inputcolormode = CM_ARGB8888;
 8001d28:	f04f 0a00 	mov.w	sl, #0
 8001d2c:	e7b5      	b.n	8001c9a <BSP_LCD_DrawBitmap+0x5e>
 8001d2e:	bf00      	nop
 8001d30:	20000c2c 	.word	0x20000c2c
 8001d34:	4002b000 	.word	0x4002b000

08001d38 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001d3c:	4c16      	ldr	r4, [pc, #88]	; (8001d98 <BSP_LCD_FillRect+0x60>)
 8001d3e:	f8d4 5134 	ldr.w	r5, [r4, #308]	; 0x134
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001d42:	f8d4 6118 	ldr.w	r6, [r4, #280]	; 0x118

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001d46:	2734      	movs	r7, #52	; 0x34
 8001d48:	fb07 4505 	mla	r5, r7, r5, r4
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001d4c:	b083      	sub	sp, #12
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001d4e:	f8d6 b028 	ldr.w	fp, [r6, #40]	; 0x28

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001d52:	f8d5 809c 	ldr.w	r8, [r5, #156]	; 0x9c
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001d56:	4617      	mov	r7, r2
 8001d58:	460e      	mov	r6, r1
 8001d5a:	4699      	mov	r9, r3
 8001d5c:	4682      	mov	sl, r0
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001d5e:	47d8      	blx	fp
 8001d60:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 8001d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d66:	4683      	mov	fp, r0
 8001d68:	4798      	blx	r3

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8001d6a:	f8d4 5134 	ldr.w	r5, [r4, #308]	; 0x134
 8001d6e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001d72:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001d76:	1bc0      	subs	r0, r0, r7
 8001d78:	f8d4 411c 	ldr.w	r4, [r4, #284]	; 0x11c
 8001d7c:	9401      	str	r4, [sp, #4]
 8001d7e:	fb0b a106 	mla	r1, fp, r6, sl
 8001d82:	9000      	str	r0, [sp, #0]
 8001d84:	eb08 0181 	add.w	r1, r8, r1, lsl #2
 8001d88:	464b      	mov	r3, r9
 8001d8a:	463a      	mov	r2, r7
 8001d8c:	4628      	mov	r0, r5
 8001d8e:	f7ff f887 	bl	8000ea0 <FillBuffer>
}
 8001d92:	b003      	add	sp, #12
 8001d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d98:	20000c2c 	.word	0x20000c2c

08001d9c <BSP_LCD_ClearStringLine>:
/**
  * @brief  Clears the selected line.
  * @param  Line: the line to be cleared
  */
void BSP_LCD_ClearStringLine(uint32_t Line)
{
 8001d9c:	b570      	push	{r4, r5, r6, lr}
  uint32_t colorbackup = DrawProp[ActiveLayer].TextColor;
 8001d9e:	4c17      	ldr	r4, [pc, #92]	; (8001dfc <BSP_LCD_ClearStringLine+0x60>)
 8001da0:	f8d4 3134 	ldr.w	r3, [r4, #308]	; 0x134
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001da4:	f8d4 2118 	ldr.w	r2, [r4, #280]	; 0x118
  * @brief  Clears the selected line.
  * @param  Line: the line to be cleared
  */
void BSP_LCD_ClearStringLine(uint32_t Line)
{
  uint32_t colorbackup = DrawProp[ActiveLayer].TextColor;
 8001da8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001dac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001db0:	6a92      	ldr	r2, [r2, #40]	; 0x28
{
  uint32_t colorbackup = DrawProp[ActiveLayer].TextColor;
  DrawProp[ActiveLayer].TextColor = DrawProp[ActiveLayer].BackColor;

  /* Draw rectangle with background color */
  BSP_LCD_FillRect(0, (Line * DrawProp[ActiveLayer].pFont->Height), BSP_LCD_GetXSize(), DrawProp[ActiveLayer].pFont->Height);
 8001db2:	f8d3 5124 	ldr.w	r5, [r3, #292]	; 0x124
  * @param  Line: the line to be cleared
  */
void BSP_LCD_ClearStringLine(uint32_t Line)
{
  uint32_t colorbackup = DrawProp[ActiveLayer].TextColor;
  DrawProp[ActiveLayer].TextColor = DrawProp[ActiveLayer].BackColor;
 8001db6:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120

  /* Draw rectangle with background color */
  BSP_LCD_FillRect(0, (Line * DrawProp[ActiveLayer].pFont->Height), BSP_LCD_GetXSize(), DrawProp[ActiveLayer].pFont->Height);
 8001dba:	88ed      	ldrh	r5, [r5, #6]
  * @brief  Clears the selected line.
  * @param  Line: the line to be cleared
  */
void BSP_LCD_ClearStringLine(uint32_t Line)
{
  uint32_t colorbackup = DrawProp[ActiveLayer].TextColor;
 8001dbc:	f8d3 611c 	ldr.w	r6, [r3, #284]	; 0x11c
  DrawProp[ActiveLayer].TextColor = DrawProp[ActiveLayer].BackColor;
 8001dc0:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c

  /* Draw rectangle with background color */
  BSP_LCD_FillRect(0, (Line * DrawProp[ActiveLayer].pFont->Height), BSP_LCD_GetXSize(), DrawProp[ActiveLayer].pFont->Height);
 8001dc4:	fb15 f000 	smulbb	r0, r5, r0
 8001dc8:	b285      	uxth	r5, r0
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8001dca:	4790      	blx	r2
{
  uint32_t colorbackup = DrawProp[ActiveLayer].TextColor;
  DrawProp[ActiveLayer].TextColor = DrawProp[ActiveLayer].BackColor;

  /* Draw rectangle with background color */
  BSP_LCD_FillRect(0, (Line * DrawProp[ActiveLayer].pFont->Height), BSP_LCD_GetXSize(), DrawProp[ActiveLayer].pFont->Height);
 8001dcc:	f8d4 3134 	ldr.w	r3, [r4, #308]	; 0x134
 8001dd0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001dd4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001dd8:	4602      	mov	r2, r0
 8001dda:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8001dde:	4629      	mov	r1, r5
 8001de0:	88db      	ldrh	r3, [r3, #6]
 8001de2:	2000      	movs	r0, #0
 8001de4:	f7ff ffa8 	bl	8001d38 <BSP_LCD_FillRect>
  
  DrawProp[ActiveLayer].TextColor = colorbackup;
 8001de8:	f8d4 3134 	ldr.w	r3, [r4, #308]	; 0x134
 8001dec:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001df0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001df4:	f8c4 611c 	str.w	r6, [r4, #284]	; 0x11c
 8001df8:	bd70      	pop	{r4, r5, r6, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20000c2c 	.word	0x20000c2c

08001e00 <BSP_LCD_FillCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8001e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e04:	b083      	sub	sp, #12
  int32_t  d;    /* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8001e06:	0055      	lsls	r5, r2, #1
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8001e08:	9201      	str	r2, [sp, #4]
 8001e0a:	4681      	mov	r9, r0
 8001e0c:	4688      	mov	r8, r1
  int32_t  d;    /* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8001e0e:	f1c5 0503 	rsb	r5, r5, #3

  curx = 0;
  cury = Radius;
 8001e12:	4616      	mov	r6, r2
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);

  curx = 0;
 8001e14:	2400      	movs	r4, #0
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);

  while (curx <= cury)
  {
    if(cury > 0) 
 8001e16:	b996      	cbnz	r6, 8001e3e <BSP_LCD_FillCircle+0x3e>
    {
      BSP_LCD_DrawHLine(Xpos - cury, Ypos + curx, 2*cury);
      BSP_LCD_DrawHLine(Xpos - cury, Ypos - curx, 2*cury);
    }

    if(curx > 0) 
 8001e18:	bb54      	cbnz	r4, 8001e70 <BSP_LCD_FillCircle+0x70>
    {
      BSP_LCD_DrawHLine(Xpos - curx, Ypos - cury, 2*curx);
      BSP_LCD_DrawHLine(Xpos - curx, Ypos + cury, 2*curx);
    }
    if (d < 0)
 8001e1a:	2d00      	cmp	r5, #0
 8001e1c:	db41      	blt.n	8001ea2 <BSP_LCD_FillCircle+0xa2>
    { 
      d += (curx << 2) + 6;
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 8001e1e:	1ba3      	subs	r3, r4, r6
 8001e20:	350a      	adds	r5, #10
 8001e22:	eb05 0583 	add.w	r5, r5, r3, lsl #2
      cury--;
 8001e26:	3e01      	subs	r6, #1
    }
    curx++;
 8001e28:	3401      	adds	r4, #1
  curx = 0;
  cury = Radius;
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);

  while (curx <= cury)
 8001e2a:	42a6      	cmp	r6, r4
 8001e2c:	d2f3      	bcs.n	8001e16 <BSP_LCD_FillCircle+0x16>
    }
    curx++;
  }

  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8001e2e:	9a01      	ldr	r2, [sp, #4]
 8001e30:	4641      	mov	r1, r8
 8001e32:	4648      	mov	r0, r9
}
 8001e34:	b003      	add	sp, #12
 8001e36:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    }
    curx++;
  }

  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8001e3a:	f7ff bd19 	b.w	8001870 <BSP_LCD_DrawCircle>

  while (curx <= cury)
  {
    if(cury > 0) 
    {
      BSP_LCD_DrawHLine(Xpos - cury, Ypos + curx, 2*cury);
 8001e3e:	b2b7      	uxth	r7, r6
 8001e40:	ebc7 0309 	rsb	r3, r7, r9
 8001e44:	fa1f fb84 	uxth.w	fp, r4
 8001e48:	007f      	lsls	r7, r7, #1
 8001e4a:	fa1f fa83 	uxth.w	sl, r3
 8001e4e:	b2bf      	uxth	r7, r7
 8001e50:	eb08 010b 	add.w	r1, r8, fp
 8001e54:	463a      	mov	r2, r7
 8001e56:	4650      	mov	r0, sl
 8001e58:	b289      	uxth	r1, r1
 8001e5a:	f7ff fc15 	bl	8001688 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - cury, Ypos - curx, 2*cury);
 8001e5e:	ebcb 0108 	rsb	r1, fp, r8
 8001e62:	463a      	mov	r2, r7
 8001e64:	4650      	mov	r0, sl
 8001e66:	b289      	uxth	r1, r1
 8001e68:	f7ff fc0e 	bl	8001688 <BSP_LCD_DrawHLine>
    }

    if(curx > 0) 
 8001e6c:	2c00      	cmp	r4, #0
 8001e6e:	d0d4      	beq.n	8001e1a <BSP_LCD_FillCircle+0x1a>
 8001e70:	b2a7      	uxth	r7, r4
 8001e72:	ebc7 0309 	rsb	r3, r7, r9
    {
      BSP_LCD_DrawHLine(Xpos - curx, Ypos - cury, 2*curx);
 8001e76:	fa1f fb86 	uxth.w	fp, r6
 8001e7a:	007f      	lsls	r7, r7, #1
 8001e7c:	fa1f fa83 	uxth.w	sl, r3
 8001e80:	b2bf      	uxth	r7, r7
 8001e82:	ebcb 0108 	rsb	r1, fp, r8
 8001e86:	463a      	mov	r2, r7
 8001e88:	4650      	mov	r0, sl
 8001e8a:	b289      	uxth	r1, r1
 8001e8c:	f7ff fbfc 	bl	8001688 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - curx, Ypos + cury, 2*curx);
 8001e90:	eb08 010b 	add.w	r1, r8, fp
 8001e94:	463a      	mov	r2, r7
 8001e96:	4650      	mov	r0, sl
 8001e98:	b289      	uxth	r1, r1
 8001e9a:	f7ff fbf5 	bl	8001688 <BSP_LCD_DrawHLine>
    }
    if (d < 0)
 8001e9e:	2d00      	cmp	r5, #0
 8001ea0:	dabd      	bge.n	8001e1e <BSP_LCD_FillCircle+0x1e>
    { 
      d += (curx << 2) + 6;
 8001ea2:	eb05 0584 	add.w	r5, r5, r4, lsl #2
 8001ea6:	3506      	adds	r5, #6
 8001ea8:	e7be      	b.n	8001e28 <BSP_LCD_FillCircle+0x28>
 8001eaa:	bf00      	nop

08001eac <BSP_LCD_FillTriangle>:
  * @param  Y2: the point 2 y position
  * @param  X3: the point 3 x position
  * @param  Y3: the point 3 y position
  */
void BSP_LCD_FillTriangle(uint16_t X1, uint16_t X2, uint16_t X3, uint16_t Y1, uint16_t Y2, uint16_t Y3)
{ 
 8001eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001eb0:	b085      	sub	sp, #20
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
  curpixel = 0;
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 8001eb2:	1a0f      	subs	r7, r1, r0
  * @param  Y2: the point 2 y position
  * @param  X3: the point 3 x position
  * @param  Y3: the point 3 y position
  */
void BSP_LCD_FillTriangle(uint16_t X1, uint16_t X2, uint16_t X3, uint16_t Y1, uint16_t Y2, uint16_t Y3)
{ 
 8001eb4:	f8bd a038 	ldrh.w	sl, [sp, #56]	; 0x38
 8001eb8:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
  curpixel = 0;
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8001ebc:	ebc3 0e0a 	rsb	lr, r3, sl
{ 
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
  curpixel = 0;
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 8001ec0:	2f00      	cmp	r7, #0
 8001ec2:	bfb8      	it	lt
 8001ec4:	427f      	neglt	r7, r7
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8001ec6:	f1be 0f00 	cmp.w	lr, #0
 8001eca:	bfb8      	it	lt
 8001ecc:	f1ce 0e00 	rsblt	lr, lr, #0
{ 
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
  curpixel = 0;
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 8001ed0:	b23f      	sxth	r7, r7
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8001ed2:	fa0f fe8e 	sxth.w	lr, lr
  x = X1;                       /* Start x off at the first pixel */
  y = Y1;                       /* Start y off at the first pixel */
  
  if (X2 >= X1)                 /* The x-values are increasing */
  {
    xinc1 = 1;
 8001ed6:	4281      	cmp	r1, r0
 8001ed8:	bf34      	ite	cc
 8001eda:	f04f 39ff 	movcc.w	r9, #4294967295
 8001ede:	f04f 0901 	movcs.w	r9, #1
    xinc2 = -1;
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
  {
    yinc1 = 1;
 8001ee2:	459a      	cmp	sl, r3
 8001ee4:	bf34      	ite	cc
 8001ee6:	f04f 3aff 	movcc.w	sl, #4294967295
 8001eea:	f04f 0a01 	movcs.w	sl, #1
  {
    yinc1 = -1;
    yinc2 = -1;
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8001eee:	4577      	cmp	r7, lr
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
  curpixel = 0;
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
  x = X1;                       /* Start x off at the first pixel */
 8001ef0:	b204      	sxth	r4, r0
  y = Y1;                       /* Start y off at the first pixel */
 8001ef2:	b21d      	sxth	r5, r3
  {
    yinc1 = -1;
    yinc2 = -1;
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8001ef4:	db38      	blt.n	8001f68 <BSP_LCD_FillTriangle+0xbc>
 8001ef6:	464b      	mov	r3, r9
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
    yinc2 = 0;                  /* Don't change the y for every iteration */
    den = deltax;
    num = deltax / 2;
 8001ef8:	eb07 76d7 	add.w	r6, r7, r7, lsr #31
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8001efc:	f04f 0900 	mov.w	r9, #0
    den = deltax;
    num = deltax / 2;
 8001f00:	1076      	asrs	r6, r6, #1
    yinc2 = -1;
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8001f02:	4649      	mov	r1, r9
    num = deltay / 2;
    numadd = deltax;
    numpixels = deltay;         /* There are more y-values than x-values */
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8001f04:	2f00      	cmp	r7, #0
 8001f06:	db2c      	blt.n	8001f62 <BSP_LCD_FillTriangle+0xb6>
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	9203      	str	r2, [sp, #12]
 8001f0c:	9301      	str	r3, [sp, #4]
 8001f0e:	fa1f f28e 	uxth.w	r2, lr
 8001f12:	b28b      	uxth	r3, r1
 8001f14:	9200      	str	r2, [sp, #0]
 8001f16:	9302      	str	r3, [sp, #8]
 8001f18:	f04f 0800 	mov.w	r8, #0
  {
    BSP_LCD_DrawLine(x, y, X3, Y3);
 8001f1c:	b2a4      	uxth	r4, r4
 8001f1e:	b2ad      	uxth	r5, r5
 8001f20:	4629      	mov	r1, r5
 8001f22:	465b      	mov	r3, fp
 8001f24:	9a03      	ldr	r2, [sp, #12]
 8001f26:	4620      	mov	r0, r4
 8001f28:	f7ff fc0a 	bl	8001740 <BSP_LCD_DrawLine>
    
    num += numadd;              /* Increase the numerator by the top of the fraction */
 8001f2c:	9b00      	ldr	r3, [sp, #0]
 8001f2e:	441e      	add	r6, r3
 8001f30:	b2b3      	uxth	r3, r6
 8001f32:	b21e      	sxth	r6, r3
    if (num >= den)             /* Check if numerator >= denominator */
 8001f34:	42b7      	cmp	r7, r6
    {
      num -= den;               /* Calculate the new numerator value */
 8001f36:	eba3 0307 	sub.w	r3, r3, r7
 8001f3a:	eb04 0109 	add.w	r1, r4, r9
 8001f3e:	eb05 020a 	add.w	r2, r5, sl
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
  {
    BSP_LCD_DrawLine(x, y, X3, Y3);
    
    num += numadd;              /* Increase the numerator by the top of the fraction */
    if (num >= den)             /* Check if numerator >= denominator */
 8001f42:	dc02      	bgt.n	8001f4a <BSP_LCD_FillTriangle+0x9e>
    {
      num -= den;               /* Calculate the new numerator value */
 8001f44:	b21e      	sxth	r6, r3
 8001f46:	b28c      	uxth	r4, r1
 8001f48:	b295      	uxth	r5, r2
      x += xinc1;               /* Change the x as appropriate */
      y += yinc1;               /* Change the y as appropriate */
    }
    x += xinc2;                 /* Change the x as appropriate */
 8001f4a:	9b01      	ldr	r3, [sp, #4]
 8001f4c:	441c      	add	r4, r3
    y += yinc2;                 /* Change the y as appropriate */
 8001f4e:	9b02      	ldr	r3, [sp, #8]
 8001f50:	f108 0801 	add.w	r8, r8, #1
 8001f54:	441d      	add	r5, r3
    num = deltay / 2;
    numadd = deltax;
    numpixels = deltay;         /* There are more y-values than x-values */
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8001f56:	fa0f f388 	sxth.w	r3, r8
 8001f5a:	429f      	cmp	r7, r3
    {
      num -= den;               /* Calculate the new numerator value */
      x += xinc1;               /* Change the x as appropriate */
      y += yinc1;               /* Change the y as appropriate */
    }
    x += xinc2;                 /* Change the x as appropriate */
 8001f5c:	b224      	sxth	r4, r4
    y += yinc2;                 /* Change the y as appropriate */
 8001f5e:	b22d      	sxth	r5, r5
    num = deltay / 2;
    numadd = deltax;
    numpixels = deltay;         /* There are more y-values than x-values */
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8001f60:	dadc      	bge.n	8001f1c <BSP_LCD_FillTriangle+0x70>
      y += yinc1;               /* Change the y as appropriate */
    }
    x += xinc2;                 /* Change the x as appropriate */
    y += yinc2;                 /* Change the y as appropriate */
  } 
}
 8001f62:	b005      	add	sp, #20
 8001f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
    den = deltay;
    num = deltay / 2;
 8001f68:	463b      	mov	r3, r7
 8001f6a:	eb0e 76de 	add.w	r6, lr, lr, lsr #31
 8001f6e:	4651      	mov	r1, sl
    numpixels = deltax;         /* There are more x-values than y-values */
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8001f70:	f04f 0a00 	mov.w	sl, #0
    den = deltay;
    num = deltay / 2;
 8001f74:	4677      	mov	r7, lr
 8001f76:	f346 064f 	sbfx	r6, r6, #1, #16
 8001f7a:	469e      	mov	lr, r3
    numadd = deltay;
    numpixels = deltax;         /* There are more x-values than y-values */
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8001f7c:	4653      	mov	r3, sl
 8001f7e:	e7c1      	b.n	8001f04 <BSP_LCD_FillTriangle+0x58>

08001f80 <BSP_LCD_FillPolygon>:
  * @brief  Displays a full poly-line (between many points).
  * @param  Points: pointer to the points array
  * @param  PointCount: Number of points
  */
void BSP_LCD_FillPolygon(pPoint Points, uint16_t PointCount)
{
 8001f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  
  int16_t x = 0, y = 0, x2 = 0, y2 = 0, xcenter = 0, ycenter = 0, xfirst = 0, yfirst = 0, pixelx = 0, pixely = 0, counter = 0;
  uint16_t  imageleft = 0, imageright = 0, imagetop = 0, imagebottom = 0;  

  imageleft = imageright = Points->X;
 8001f84:	8805      	ldrh	r5, [r0, #0]
  imagetop= imagebottom = Points->Y;
 8001f86:	8846      	ldrh	r6, [r0, #2]
  * @brief  Displays a full poly-line (between many points).
  * @param  Points: pointer to the points array
  * @param  PointCount: Number of points
  */
void BSP_LCD_FillPolygon(pPoint Points, uint16_t PointCount)
{
 8001f88:	b085      	sub	sp, #20
  uint16_t  imageleft = 0, imageright = 0, imagetop = 0, imagebottom = 0;  

  imageleft = imageright = Points->X;
  imagetop= imagebottom = Points->Y;

  for(counter = 1; counter < PointCount; counter++)
 8001f8a:	2901      	cmp	r1, #1
{
  
  int16_t x = 0, y = 0, x2 = 0, y2 = 0, xcenter = 0, ycenter = 0, xfirst = 0, yfirst = 0, pixelx = 0, pixely = 0, counter = 0;
  uint16_t  imageleft = 0, imageright = 0, imagetop = 0, imagebottom = 0;  

  imageleft = imageright = Points->X;
 8001f8c:	9502      	str	r5, [sp, #8]
  imagetop= imagebottom = Points->Y;
 8001f8e:	9603      	str	r6, [sp, #12]

  for(counter = 1; counter < PointCount; counter++)
 8001f90:	46b0      	mov	r8, r6
 8001f92:	46b6      	mov	lr, r6
 8001f94:	462f      	mov	r7, r5
 8001f96:	46ac      	mov	ip, r5
 8001f98:	dd1b      	ble.n	8001fd2 <BSP_LCD_FillPolygon+0x52>
 8001f9a:	2301      	movs	r3, #1
  {
    pixelx = POLY_X(counter);
 8001f9c:	f930 2023 	ldrsh.w	r2, [r0, r3, lsl #2]
 8001fa0:	eb00 0483 	add.w	r4, r0, r3, lsl #2
    if(pixelx < imageleft)
 8001fa4:	4562      	cmp	r2, ip
    {
      imageleft = pixelx;
 8001fa6:	bfb8      	it	lt
 8001fa8:	fa1f fc82 	uxthlt.w	ip, r2
    }
    if(pixelx > imageright)
 8001fac:	42ba      	cmp	r2, r7
    {
      imageright = pixelx;
 8001fae:	bfc8      	it	gt
 8001fb0:	b297      	uxthgt	r7, r2
    }

    pixely = POLY_Y(counter);
 8001fb2:	f9b4 2002 	ldrsh.w	r2, [r4, #2]
 8001fb6:	f103 0901 	add.w	r9, r3, #1
    if(pixely < imagetop)
 8001fba:	4572      	cmp	r2, lr
 8001fbc:	fa0f f389 	sxth.w	r3, r9
    { 
      imagetop = pixely;
 8001fc0:	bfb8      	it	lt
 8001fc2:	fa1f fe82 	uxthlt.w	lr, r2
    }
    if(pixely > imagebottom)
 8001fc6:	4542      	cmp	r2, r8
    {
      imagebottom = pixely;
 8001fc8:	bfc8      	it	gt
 8001fca:	fa1f f882 	uxthgt.w	r8, r2
  uint16_t  imageleft = 0, imageright = 0, imagetop = 0, imagebottom = 0;  

  imageleft = imageright = Points->X;
  imagetop= imagebottom = Points->Y;

  for(counter = 1; counter < PointCount; counter++)
 8001fce:	428b      	cmp	r3, r1
 8001fd0:	dbe4      	blt.n	8001f9c <BSP_LCD_FillPolygon+0x1c>
    {
      imagebottom = pixely;
    }
  }  

  if(PointCount < 2)
 8001fd2:	2901      	cmp	r1, #1
 8001fd4:	d952      	bls.n	800207c <BSP_LCD_FillPolygon+0xfc>
 8001fd6:	f1a1 0b02 	sub.w	fp, r1, #2
 8001fda:	fa1f fb8b 	uxth.w	fp, fp
 8001fde:	4467      	add	r7, ip
 8001fe0:	44f0      	add	r8, lr
 8001fe2:	4604      	mov	r4, r0
 8001fe4:	f3c7 074f 	ubfx	r7, r7, #1, #16
 8001fe8:	f3c8 084f 	ubfx	r8, r8, #1, #16
 8001fec:	eb00 0b8b 	add.w	fp, r0, fp, lsl #2
 8001ff0:	e006      	b.n	8002000 <BSP_LCD_FillPolygon+0x80>
 8001ff2:	f9b4 5004 	ldrsh.w	r5, [r4, #4]
 8001ff6:	f9b4 6006 	ldrsh.w	r6, [r4, #6]
 8001ffa:	b2ad      	uxth	r5, r5
 8001ffc:	b2b6      	uxth	r6, r6
 8001ffe:	3404      	adds	r4, #4
    y = Points->Y;
    Points++;
    x2 = Points->X;
    y2 = Points->Y;    
  
    BSP_LCD_FillTriangle(x, x2, xcenter, y, y2, ycenter);
 8002000:	f8b4 9004 	ldrh.w	r9, [r4, #4]
 8002004:	f8b4 a006 	ldrh.w	sl, [r4, #6]
 8002008:	f8cd a000 	str.w	sl, [sp]
 800200c:	4649      	mov	r1, r9
 800200e:	4633      	mov	r3, r6
 8002010:	463a      	mov	r2, r7
 8002012:	4628      	mov	r0, r5
 8002014:	f8cd 8004 	str.w	r8, [sp, #4]
 8002018:	f7ff ff48 	bl	8001eac <BSP_LCD_FillTriangle>
    BSP_LCD_FillTriangle(x, xcenter, x2, y, ycenter, y2);
 800201c:	464a      	mov	r2, r9
 800201e:	4633      	mov	r3, r6
 8002020:	4639      	mov	r1, r7
 8002022:	4628      	mov	r0, r5
 8002024:	e88d 0500 	stmia.w	sp, {r8, sl}
 8002028:	f7ff ff40 	bl	8001eac <BSP_LCD_FillTriangle>
    BSP_LCD_FillTriangle(xcenter, x2, x, ycenter, y2, y);   
 800202c:	f8cd a000 	str.w	sl, [sp]
 8002030:	9601      	str	r6, [sp, #4]
 8002032:	462a      	mov	r2, r5
 8002034:	4649      	mov	r1, r9
 8002036:	4643      	mov	r3, r8
 8002038:	4638      	mov	r0, r7
 800203a:	f7ff ff37 	bl	8001eac <BSP_LCD_FillTriangle>
  ycenter = (imagebottom + imagetop)/2;
 
  xfirst = Points->X;
  yfirst = Points->Y;

  while(--PointCount)
 800203e:	45a3      	cmp	fp, r4
 8002040:	d1d7      	bne.n	8001ff2 <BSP_LCD_FillPolygon+0x72>
    BSP_LCD_FillTriangle(x, x2, xcenter, y, y2, ycenter);
    BSP_LCD_FillTriangle(x, xcenter, x2, y, ycenter, y2);
    BSP_LCD_FillTriangle(xcenter, x2, x, ycenter, y2, y);   
  }
  
  BSP_LCD_FillTriangle(xfirst, x2, xcenter, yfirst, y2, ycenter);
 8002042:	9d03      	ldr	r5, [sp, #12]
 8002044:	9c02      	ldr	r4, [sp, #8]
 8002046:	f8cd 8004 	str.w	r8, [sp, #4]
 800204a:	462b      	mov	r3, r5
 800204c:	463a      	mov	r2, r7
 800204e:	4649      	mov	r1, r9
 8002050:	4620      	mov	r0, r4
 8002052:	f8cd a000 	str.w	sl, [sp]
 8002056:	f7ff ff29 	bl	8001eac <BSP_LCD_FillTriangle>
  BSP_LCD_FillTriangle(xfirst, xcenter, x2, yfirst, ycenter, y2);
 800205a:	462b      	mov	r3, r5
 800205c:	464a      	mov	r2, r9
 800205e:	4639      	mov	r1, r7
 8002060:	4620      	mov	r0, r4
 8002062:	e88d 0500 	stmia.w	sp, {r8, sl}
 8002066:	f7ff ff21 	bl	8001eac <BSP_LCD_FillTriangle>
  BSP_LCD_FillTriangle(xcenter, x2, xfirst, ycenter, y2, yfirst);   
 800206a:	9501      	str	r5, [sp, #4]
 800206c:	f8cd a000 	str.w	sl, [sp]
 8002070:	4643      	mov	r3, r8
 8002072:	4622      	mov	r2, r4
 8002074:	4649      	mov	r1, r9
 8002076:	4638      	mov	r0, r7
 8002078:	f7ff ff18 	bl	8001eac <BSP_LCD_FillTriangle>
}
 800207c:	b005      	add	sp, #20
 800207e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002082:	bf00      	nop

08002084 <BSP_LCD_FillEllipse>:
  * @param  Ypos: the Y position
  * @param  XRadius: X radius of ellipse
  * @param  YRadius: Y radius of ellipse. 
  */
void BSP_LCD_FillEllipse(int Xpos, int Ypos, int XRadius, int YRadius)
{
 8002084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int x = 0, y = -YRadius, err = 2-2*XRadius, e2;
  float K = 0, rad1 = 0, rad2 = 0;
  
  rad1 = XRadius;
  rad2 = YRadius;
  K = (float)(rad2/rad1);
 8002088:	ee07 3a90 	vmov	s15, r3
 800208c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002090:	ee07 2a90 	vmov	s15, r2
  * @param  Ypos: the Y position
  * @param  XRadius: X radius of ellipse
  * @param  YRadius: Y radius of ellipse. 
  */
void BSP_LCD_FillEllipse(int Xpos, int Ypos, int XRadius, int YRadius)
{
 8002094:	ed2d 8b02 	vpush	{d8}
  int x = 0, y = -YRadius, err = 2-2*XRadius, e2;
  float K = 0, rad1 = 0, rad2 = 0;
  
  rad1 = XRadius;
  rad2 = YRadius;
  K = (float)(rad2/rad1);
 8002098:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  * @param  XRadius: X radius of ellipse
  * @param  YRadius: Y radius of ellipse. 
  */
void BSP_LCD_FillEllipse(int Xpos, int Ypos, int XRadius, int YRadius)
{
  int x = 0, y = -YRadius, err = 2-2*XRadius, e2;
 800209c:	f1c2 0201 	rsb	r2, r2, #1
  * @param  Ypos: the Y position
  * @param  XRadius: X radius of ellipse
  * @param  YRadius: Y radius of ellipse. 
  */
void BSP_LCD_FillEllipse(int Xpos, int Ypos, int XRadius, int YRadius)
{
 80020a0:	b083      	sub	sp, #12
  int x = 0, y = -YRadius, err = 2-2*XRadius, e2;
  float K = 0, rad1 = 0, rad2 = 0;
  
  rad1 = XRadius;
  rad2 = YRadius;
  K = (float)(rad2/rad1);
 80020a2:	ee87 8a27 	vdiv.f32	s16, s14, s15
 80020a6:	fa1f f980 	uxth.w	r9, r0
 80020aa:	fa1f f881 	uxth.w	r8, r1
  * @param  XRadius: X radius of ellipse
  * @param  YRadius: Y radius of ellipse. 
  */
void BSP_LCD_FillEllipse(int Xpos, int Ypos, int XRadius, int YRadius)
{
  int x = 0, y = -YRadius, err = 2-2*XRadius, e2;
 80020ae:	425e      	negs	r6, r3
 80020b0:	0057      	lsls	r7, r2, #1
 80020b2:	f04f 0a00 	mov.w	sl, #0
 80020b6:	e00d      	b.n	80020d4 <BSP_LCD_FillEllipse+0x50>
    BSP_LCD_DrawHLine((Xpos-(uint16_t)(x/K)), (Ypos-y), (2*(uint16_t)(x/K) + 1));
    
    e2 = err;
    if (e2 <= x) 
    {
      err += ++x*2+1;
 80020b8:	f10a 0a01 	add.w	sl, sl, #1
 80020bc:	eb07 024a 	add.w	r2, r7, sl, lsl #1
      if (-y == x && e2 <= y) e2 = 0;
 80020c0:	eb1a 0f06 	cmn.w	sl, r6
    BSP_LCD_DrawHLine((Xpos-(uint16_t)(x/K)), (Ypos-y), (2*(uint16_t)(x/K) + 1));
    
    e2 = err;
    if (e2 <= x) 
    {
      err += ++x*2+1;
 80020c4:	f102 0201 	add.w	r2, r2, #1
      if (-y == x && e2 <= y) e2 = 0;
 80020c8:	d039      	beq.n	800213e <BSP_LCD_FillEllipse+0xba>
    }
    if (e2 > y) err += ++y*2+1;
 80020ca:	42be      	cmp	r6, r7
 80020cc:	db2b      	blt.n	8002126 <BSP_LCD_FillEllipse+0xa2>
  }
  while (y <= 0);
 80020ce:	2e00      	cmp	r6, #0
 80020d0:	4617      	mov	r7, r2
 80020d2:	dc2f      	bgt.n	8002134 <BSP_LCD_FillEllipse+0xb0>
  rad2 = YRadius;
  K = (float)(rad2/rad1);
  
  do 
  { 
    BSP_LCD_DrawHLine((Xpos-(uint16_t)(x/K)), (Ypos+y), (2*(uint16_t)(x/K) + 1));
 80020d4:	ee07 aa90 	vmov	s15, sl
 80020d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020dc:	b2b5      	uxth	r5, r6
 80020de:	ee87 7a88 	vdiv.f32	s14, s15, s16
 80020e2:	eb05 0108 	add.w	r1, r5, r8
 80020e6:	b289      	uxth	r1, r1
 80020e8:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80020ec:	edcd 7a01 	vstr	s15, [sp, #4]
 80020f0:	f8bd 4004 	ldrh.w	r4, [sp, #4]
 80020f4:	ea4f 0b44 	mov.w	fp, r4, lsl #1
 80020f8:	f10b 0b01 	add.w	fp, fp, #1
 80020fc:	ebc4 0409 	rsb	r4, r4, r9
 8002100:	fa1f fb8b 	uxth.w	fp, fp
 8002104:	b2a4      	uxth	r4, r4
 8002106:	465a      	mov	r2, fp
 8002108:	4620      	mov	r0, r4
 800210a:	f7ff fabd 	bl	8001688 <BSP_LCD_DrawHLine>
    BSP_LCD_DrawHLine((Xpos-(uint16_t)(x/K)), (Ypos-y), (2*(uint16_t)(x/K) + 1));
 800210e:	ebc5 0108 	rsb	r1, r5, r8
 8002112:	465a      	mov	r2, fp
 8002114:	4620      	mov	r0, r4
 8002116:	b289      	uxth	r1, r1
 8002118:	f7ff fab6 	bl	8001688 <BSP_LCD_DrawHLine>
    
    e2 = err;
    if (e2 <= x) 
 800211c:	45ba      	cmp	sl, r7
 800211e:	dacb      	bge.n	80020b8 <BSP_LCD_FillEllipse+0x34>
    {
      err += ++x*2+1;
      if (-y == x && e2 <= y) e2 = 0;
    }
    if (e2 > y) err += ++y*2+1;
 8002120:	42be      	cmp	r6, r7
 8002122:	463a      	mov	r2, r7
 8002124:	dad3      	bge.n	80020ce <BSP_LCD_FillEllipse+0x4a>
 8002126:	3601      	adds	r6, #1
 8002128:	eb02 0746 	add.w	r7, r2, r6, lsl #1
  }
  while (y <= 0);
 800212c:	2e00      	cmp	r6, #0
    if (e2 <= x) 
    {
      err += ++x*2+1;
      if (-y == x && e2 <= y) e2 = 0;
    }
    if (e2 > y) err += ++y*2+1;
 800212e:	f107 0701 	add.w	r7, r7, #1
  }
  while (y <= 0);
 8002132:	ddcf      	ble.n	80020d4 <BSP_LCD_FillEllipse+0x50>
}
 8002134:	b003      	add	sp, #12
 8002136:	ecbd 8b02 	vpop	{d8}
 800213a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    
    e2 = err;
    if (e2 <= x) 
    {
      err += ++x*2+1;
      if (-y == x && e2 <= y) e2 = 0;
 800213e:	42be      	cmp	r6, r7
 8002140:	dbf1      	blt.n	8002126 <BSP_LCD_FillEllipse+0xa2>
 8002142:	2700      	movs	r7, #0
 8002144:	e7c1      	b.n	80020ca <BSP_LCD_FillEllipse+0x46>
 8002146:	bf00      	nop

08002148 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
  if(LcdDrv->DisplayOn != NULL)
 8002148:	4b03      	ldr	r3, [pc, #12]	; (8002158 <BSP_LCD_DisplayOn+0x10>)
 800214a:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	b103      	cbz	r3, 8002154 <BSP_LCD_DisplayOn+0xc>
  {
    LcdDrv->DisplayOn();
 8002152:	4718      	bx	r3
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	20000c2c 	.word	0x20000c2c

0800215c <BSP_LCD_DisplayOff>:
/**
  * @brief  Disables the Display.
  */
void BSP_LCD_DisplayOff(void)
{
  if(LcdDrv->DisplayOff != NULL)
 800215c:	4b03      	ldr	r3, [pc, #12]	; (800216c <BSP_LCD_DisplayOff+0x10>)
 800215e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	b103      	cbz	r3, 8002168 <BSP_LCD_DisplayOff+0xc>
  {
    LcdDrv->DisplayOff();
 8002166:	4718      	bx	r3
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	20000c2c 	.word	0x20000c2c

08002170 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002174:	4c0a      	ldr	r4, [pc, #40]	; (80021a0 <BSP_LCD_DrawPixel+0x30>)
 8002176:	f8d4 3134 	ldr.w	r3, [r4, #308]	; 0x134
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 800217a:	f8d4 5118 	ldr.w	r5, [r4, #280]	; 0x118
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800217e:	2634      	movs	r6, #52	; 0x34
 8002180:	fb06 4303 	mla	r3, r6, r3, r4
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8002184:	f8d5 8028 	ldr.w	r8, [r5, #40]	; 0x28
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002188:	f8d3 509c 	ldr.w	r5, [r3, #156]	; 0x9c
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800218c:	4607      	mov	r7, r0
 800218e:	460c      	mov	r4, r1
 8002190:	4616      	mov	r6, r2
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
  return LcdDrv->GetLcdPixelWidth();
 8002192:	47c0      	blx	r8
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002194:	fb00 7004 	mla	r0, r0, r4, r7
 8002198:	f845 6020 	str.w	r6, [r5, r0, lsl #2]
 800219c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021a0:	20000c2c 	.word	0x20000c2c

080021a4 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80021a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __IO uint32_t tmpmrd =0;
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80021a8:	4c24      	ldr	r4, [pc, #144]	; (800223c <BSP_SDRAM_Initialization_sequence+0x98>)
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80021aa:	b082      	sub	sp, #8
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80021ac:	f104 0510 	add.w	r5, r4, #16
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
  __IO uint32_t tmpmrd =0;
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80021b0:	2601      	movs	r6, #1
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80021b2:	2708      	movs	r7, #8
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
  __IO uint32_t tmpmrd =0;
 80021b4:	f04f 0800 	mov.w	r8, #0
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80021b8:	4621      	mov	r1, r4
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80021ba:	4682      	mov	sl, r0
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80021bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80021c0:	4628      	mov	r0, r5
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
  __IO uint32_t tmpmrd =0;
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80021c2:	6026      	str	r6, [r4, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
 80021c4:	60a6      	str	r6, [r4, #8]
{
  __IO uint32_t tmpmrd =0;
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80021c6:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = 0;
 80021c8:	f8c4 800c 	str.w	r8, [r4, #12]
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
  __IO uint32_t tmpmrd =0;
 80021cc:	f8cd 8004 	str.w	r8, [sp, #4]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80021d0:	f006 ff94 	bl	80090fc <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80021d4:	4630      	mov	r0, r6
 80021d6:	f000 fd87 	bl	8002ce8 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 80021da:	2302      	movs	r3, #2
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 80021dc:	4621      	mov	r1, r4
 80021de:	4628      	mov	r0, r5
 80021e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 80021e4:	6023      	str	r3, [r4, #0]
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 4;
 80021e6:	f04f 0904 	mov.w	r9, #4
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80021ea:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber       = 1;
 80021ec:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition  = 0;
 80021ee:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 80021f2:	f006 ff83 	bl	80090fc <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80021f6:	2303      	movs	r3, #3
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 4;
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80021f8:	4621      	mov	r1, r4
 80021fa:	4628      	mov	r0, r5
 80021fc:	f64f 72ff 	movw	r2, #65535	; 0xffff

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002200:	6023      	str	r3, [r4, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002202:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber       = 4;
  Command.ModeRegisterDefinition  = 0;
 8002204:	f8c4 800c 	str.w	r8, [r4, #12]
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 4;
 8002208:	f8c4 9008 	str.w	r9, [r4, #8]
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800220c:	f006 ff76 	bl	80090fc <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002210:	f44f 730c 	mov.w	r3, #560	; 0x230
 8002214:	9301      	str	r3, [sp, #4]
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = tmpmrd;
 8002216:	9b01      	ldr	r3, [sp, #4]
 8002218:	60e3      	str	r3, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800221a:	4621      	mov	r1, r4
 800221c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002220:	4628      	mov	r0, r5
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002222:	6067      	str	r7, [r4, #4]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002224:	f8c4 9000 	str.w	r9, [r4]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
 8002228:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition  = tmpmrd;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800222a:	f006 ff67 	bl	80090fc <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 800222e:	4651      	mov	r1, sl
 8002230:	4628      	mov	r0, r5
 8002232:	f006 ff7d 	bl	8009130 <HAL_SDRAM_ProgramRefreshRate>
}
 8002236:	b002      	add	sp, #8
 8002238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800223c:	20000d64 	.word	0x20000d64

08002240 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
void BSP_SDRAM_Init(void)
{
 8002240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002242:	b08f      	sub	sp, #60	; 0x3c
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;
  SDRAM_HandleTypeDef  *hsdram = &SdramHandle;

  /* Enable FMC clock */
  __FMC_CLK_ENABLE();
 8002244:	4b6d      	ldr	r3, [pc, #436]	; (80023fc <BSP_SDRAM_Init+0x1bc>)
  * @brief  Initializes the SDRAM device.
  */
void BSP_SDRAM_Init(void)
{
  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002246:	4c6e      	ldr	r4, [pc, #440]	; (8002400 <BSP_SDRAM_Init+0x1c0>)
 8002248:	496e      	ldr	r1, [pc, #440]	; (8002404 <BSP_SDRAM_Init+0x1c4>)
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 800224a:	486f      	ldr	r0, [pc, #444]	; (8002408 <BSP_SDRAM_Init+0x1c8>)
  Timing.RCDDelay             = 2;
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800224c:	2500      	movs	r5, #0
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;
  SDRAM_HandleTypeDef  *hsdram = &SdramHandle;

  /* Enable FMC clock */
  __FMC_CLK_ENABLE();
 800224e:	9501      	str	r5, [sp, #4]
 8002250:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  Timing.RCDDelay             = 2;
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002252:	61a5      	str	r5, [r4, #24]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;
  SDRAM_HandleTypeDef  *hsdram = &SdramHandle;

  /* Enable FMC clock */
  __FMC_CLK_ENABLE();
 8002254:	f042 0201 	orr.w	r2, r2, #1
 8002258:	639a      	str	r2, [r3, #56]	; 0x38
 800225a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800225c:	62e5      	str	r5, [r4, #44]	; 0x2c
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;
  SDRAM_HandleTypeDef  *hsdram = &SdramHandle;

  /* Enable FMC clock */
  __FMC_CLK_ENABLE();
 800225e:	f002 0201 	and.w	r2, r2, #1
 8002262:	9201      	str	r2, [sp, #4]
 8002264:	9a01      	ldr	r2, [sp, #4]

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8002266:	9502      	str	r5, [sp, #8]
 8002268:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 800226a:	6365      	str	r5, [r4, #52]	; 0x34

  /* Enable FMC clock */
  __FMC_CLK_ENABLE();

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800226c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002270:	631a      	str	r2, [r3, #48]	; 0x30
 8002272:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  * @brief  Initializes the SDRAM device.
  */
void BSP_SDRAM_Init(void)
{
  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002274:	6121      	str	r1, [r4, #16]

  /* Enable FMC clock */
  __FMC_CLK_ENABLE();

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8002276:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 800227a:	9202      	str	r2, [sp, #8]
 800227c:	9a02      	ldr	r2, [sp, #8]

  /* Enable GPIOs clock */
  __GPIOB_CLK_ENABLE();
 800227e:	9503      	str	r5, [sp, #12]
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002280:	2710      	movs	r7, #16

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();

  /* Enable GPIOs clock */
  __GPIOB_CLK_ENABLE();
 8002282:	6b19      	ldr	r1, [r3, #48]	; 0x30
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002284:	6227      	str	r7, [r4, #32]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002286:	2640      	movs	r6, #64	; 0x40
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002288:	f44f 6700 	mov.w	r7, #2048	; 0x800
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800228c:	6266      	str	r6, [r4, #36]	; 0x24
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800228e:	6327      	str	r7, [r4, #48]	; 0x30
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8002290:	f44f 72c0 	mov.w	r2, #384	; 0x180
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8002294:	2707      	movs	r7, #7
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002296:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 800229a:	62a2      	str	r2, [r4, #40]	; 0x28
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 800229c:	63a6      	str	r6, [r4, #56]	; 0x38

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 800229e:	2202      	movs	r2, #2
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 80022a0:	2604      	movs	r6, #4
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 80022a2:	64a7      	str	r7, [r4, #72]	; 0x48
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 80022a4:	6527      	str	r7, [r4, #80]	; 0x50

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();

  /* Enable GPIOs clock */
  __GPIOB_CLK_ENABLE();
 80022a6:	f041 0102 	orr.w	r1, r1, #2
  Timing.RPDelay              = 2;
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 80022aa:	2701      	movs	r7, #1

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 80022ac:	6462      	str	r2, [r4, #68]	; 0x44
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 80022ae:	6562      	str	r2, [r4, #84]	; 0x54
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 80022b0:	65a2      	str	r2, [r4, #88]	; 0x58
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 80022b2:	65e2      	str	r2, [r4, #92]	; 0x5c
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 80022b4:	64e6      	str	r6, [r4, #76]	; 0x4c
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80022b6:	61e6      	str	r6, [r4, #28]
  Timing.RPDelay              = 2;
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 80022b8:	6167      	str	r7, [r4, #20]

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();

  /* Enable GPIOs clock */
  __GPIOB_CLK_ENABLE();
 80022ba:	6319      	str	r1, [r3, #48]	; 0x30
 80022bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022be:	4011      	ands	r1, r2
 80022c0:	9103      	str	r1, [sp, #12]
 80022c2:	9903      	ldr	r1, [sp, #12]
  __GPIOC_CLK_ENABLE();
 80022c4:	9504      	str	r5, [sp, #16]
 80022c6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022c8:	4331      	orrs	r1, r6
 80022ca:	6319      	str	r1, [r3, #48]	; 0x30
 80022cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022ce:	4031      	ands	r1, r6
 80022d0:	9104      	str	r1, [sp, #16]
 80022d2:	9904      	ldr	r1, [sp, #16]
  __GPIOD_CLK_ENABLE();
 80022d4:	9505      	str	r5, [sp, #20]
 80022d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022d8:	f041 0108 	orr.w	r1, r1, #8
 80022dc:	6319      	str	r1, [r3, #48]	; 0x30
 80022de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022e0:	f001 0108 	and.w	r1, r1, #8
 80022e4:	9105      	str	r1, [sp, #20]
 80022e6:	9905      	ldr	r1, [sp, #20]
  __GPIOE_CLK_ENABLE();
 80022e8:	9506      	str	r5, [sp, #24]
 80022ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022ec:	f041 0110 	orr.w	r1, r1, #16
 80022f0:	6319      	str	r1, [r3, #48]	; 0x30
 80022f2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022f4:	f001 0110 	and.w	r1, r1, #16
 80022f8:	9106      	str	r1, [sp, #24]
 80022fa:	9906      	ldr	r1, [sp, #24]
  __GPIOF_CLK_ENABLE();
 80022fc:	9507      	str	r5, [sp, #28]
 80022fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002300:	f041 0120 	orr.w	r1, r1, #32
 8002304:	6319      	str	r1, [r3, #48]	; 0x30
 8002306:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002308:	f001 0120 	and.w	r1, r1, #32
 800230c:	9107      	str	r1, [sp, #28]
 800230e:	9907      	ldr	r1, [sp, #28]
  __GPIOG_CLK_ENABLE();
 8002310:	9508      	str	r5, [sp, #32]
 8002312:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002314:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8002318:	6319      	str	r1, [r3, #48]	; 0x30
 800231a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 800231c:	ae0e      	add	r6, sp, #56	; 0x38
  __GPIOB_CLK_ENABLE();
  __GPIOC_CLK_ENABLE();
  __GPIOD_CLK_ENABLE();
  __GPIOE_CLK_ENABLE();
  __GPIOF_CLK_ENABLE();
  __GPIOG_CLK_ENABLE();
 800231e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002322:	9308      	str	r3, [sp, #32]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8002324:	2360      	movs	r3, #96	; 0x60
 8002326:	f846 3d14 	str.w	r3, [r6, #-20]!
  __GPIOB_CLK_ENABLE();
  __GPIOC_CLK_ENABLE();
  __GPIOD_CLK_ENABLE();
  __GPIOE_CLK_ENABLE();
  __GPIOF_CLK_ENABLE();
  __GPIOG_CLK_ENABLE();
 800232a:	9908      	ldr	r1, [sp, #32]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 800232c:	920a      	str	r2, [sp, #40]	; 0x28
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 800232e:	230c      	movs	r3, #12

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8002330:	4631      	mov	r1, r6
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002332:	920c      	str	r2, [sp, #48]	; 0x30
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8002334:	930d      	str	r3, [sp, #52]	; 0x34
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002336:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8002338:	f001 ffb6 	bl	80042a8 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 800233c:	4631      	mov	r1, r6
 800233e:	4833      	ldr	r0, [pc, #204]	; (800240c <BSP_SDRAM_Init+0x1cc>)
  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8002340:	9709      	str	r7, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8002342:	f001 ffb1 	bl	80042a8 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002346:	4631      	mov	r1, r6
  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8002348:	f24c 7303 	movw	r3, #50947	; 0xc703
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800234c:	4830      	ldr	r0, [pc, #192]	; (8002410 <BSP_SDRAM_Init+0x1d0>)
  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 800234e:	9309      	str	r3, [sp, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002350:	f001 ffaa 	bl	80042a8 <HAL_GPIO_Init>
  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8002354:	4631      	mov	r1, r6
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8002356:	f64f 7383 	movw	r3, #65411	; 0xff83
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 800235a:	482e      	ldr	r0, [pc, #184]	; (8002414 <BSP_SDRAM_Init+0x1d4>)
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 800235c:	9309      	str	r3, [sp, #36]	; 0x24
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 800235e:	f001 ffa3 	bl	80042a8 <HAL_GPIO_Init>
  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002362:	4631      	mov	r1, r6
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8002364:	f64f 033f 	movw	r3, #63551	; 0xf83f
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002368:	482b      	ldr	r0, [pc, #172]	; (8002418 <BSP_SDRAM_Init+0x1d8>)
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 800236a:	9309      	str	r3, [sp, #36]	; 0x24
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 800236c:	4627      	mov	r7, r4
  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800236e:	f001 ff9b 	bl	80042a8 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002372:	4631      	mov	r1, r6
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8002374:	f248 1333 	movw	r3, #33075	; 0x8133
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002378:	4828      	ldr	r0, [pc, #160]	; (800241c <BSP_SDRAM_Init+0x1dc>)
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 800237a:	9309      	str	r3, [sp, #36]	; 0x24
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800237c:	f001 ff94 	bl	80042a8 <HAL_GPIO_Init>
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8002380:	4b27      	ldr	r3, [pc, #156]	; (8002420 <BSP_SDRAM_Init+0x1e0>)
 8002382:	f847 3f60 	str.w	r3, [r7, #96]!
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002386:	2280      	movs	r2, #128	; 0x80
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8002388:	f44f 7300 	mov.w	r3, #512	; 0x200
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 800238c:	f44f 6080 	mov.w	r0, #1024	; 0x400
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002390:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002394:	f44f 4180 	mov.w	r1, #16384	; 0x4000
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002398:	66a2      	str	r2, [r4, #104]	; 0x68
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800239a:	66e3      	str	r3, [r4, #108]	; 0x6c
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
  dmaHandle.Init.Mode                = DMA_NORMAL;
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 800239c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80023a0:	2303      	movs	r3, #3

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 80023a2:	6720      	str	r0, [r4, #112]	; 0x70
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80023a4:	6766      	str	r6, [r4, #116]	; 0x74
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 80023a6:	4638      	mov	r0, r7
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 80023a8:	f104 0610 	add.w	r6, r4, #16
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
  dmaHandle.Init.Mode                = DMA_NORMAL;
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80023ac:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80023b0:	67a1      	str	r1, [r4, #120]	; 0x78
  dmaHandle.Init.Mode                = DMA_NORMAL;
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 80023b2:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80023b6:	6665      	str	r5, [r4, #100]	; 0x64
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
  dmaHandle.Init.Mode                = DMA_NORMAL;
 80023b8:	67e5      	str	r5, [r4, #124]	; 0x7c
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80023ba:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80023be:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80023c2:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 80023c6:	6427      	str	r7, [r4, #64]	; 0x40
 80023c8:	f8c4 6098 	str.w	r6, [r4, #152]	; 0x98
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 80023cc:	f000 fef8 	bl	80031c0 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 80023d0:	4638      	mov	r0, r7
 80023d2:	f000 fe59 	bl	8003088 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0, 0);
 80023d6:	462a      	mov	r2, r5
 80023d8:	4629      	mov	r1, r5
 80023da:	2038      	movs	r0, #56	; 0x38
 80023dc:	f000 fd2c 	bl	8002e38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80023e0:	2038      	movs	r0, #56	; 0x38
 80023e2:	f000 fd61 	bl	8002ea8 <HAL_NVIC_EnableIRQ>
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
                    
  /* SDRAM controller initialization */
  MspInit();
  HAL_SDRAM_Init(&SdramHandle, &Timing);
 80023e6:	f104 0144 	add.w	r1, r4, #68	; 0x44
 80023ea:	4630      	mov	r0, r6
 80023ec:	f006 fcfa 	bl	8008de4 <HAL_SDRAM_Init>
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80023f0:	f240 506a 	movw	r0, #1386	; 0x56a
 80023f4:	f7ff fed6 	bl	80021a4 <BSP_SDRAM_Initialization_sequence>
}
 80023f8:	b00f      	add	sp, #60	; 0x3c
 80023fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023fc:	40023800 	.word	0x40023800
 8002400:	20000d64 	.word	0x20000d64
 8002404:	a0000140 	.word	0xa0000140
 8002408:	40020400 	.word	0x40020400
 800240c:	40020800 	.word	0x40020800
 8002410:	40020c00 	.word	0x40020c00
 8002414:	40021000 	.word	0x40021000
 8002418:	40021400 	.word	0x40021400
 800241c:	40021800 	.word	0x40021800
 8002420:	40026410 	.word	0x40026410

08002424 <BSP_SDRAM_ReadData>:
  * @param  pData : Pointer to data to be read  
  * @param  uwDataSize: Size of read data from the memory
  */
void BSP_SDRAM_ReadData(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)
{
  HAL_SDRAM_Read_32b(&SdramHandle, (uint32_t *)uwStartAddress, pData, uwDataSize); 
 8002424:	4613      	mov	r3, r2
 8002426:	460a      	mov	r2, r1
 8002428:	4601      	mov	r1, r0
 800242a:	4801      	ldr	r0, [pc, #4]	; (8002430 <BSP_SDRAM_ReadData+0xc>)
 800242c:	f006 bdaa 	b.w	8008f84 <HAL_SDRAM_Read_32b>
 8002430:	20000d74 	.word	0x20000d74

08002434 <BSP_SDRAM_ReadData_DMA>:
  * @param  pData : Pointer to data to be read  
  * @param  uwDataSize: Size of read data from the memory
  */
void BSP_SDRAM_ReadData_DMA(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)
{
  HAL_SDRAM_Read_DMA(&SdramHandle, (uint32_t *)uwStartAddress, pData, uwDataSize);     
 8002434:	4613      	mov	r3, r2
 8002436:	460a      	mov	r2, r1
 8002438:	4601      	mov	r1, r0
 800243a:	4801      	ldr	r0, [pc, #4]	; (8002440 <BSP_SDRAM_ReadData_DMA+0xc>)
 800243c:	f006 bde6 	b.w	800900c <HAL_SDRAM_Read_DMA>
 8002440:	20000d74 	.word	0x20000d74

08002444 <BSP_SDRAM_WriteData>:
  * @param  uwStartAddress : Write start address
  * @param  pData : Pointer to data to be written  
  * @param  uwDataSize: Size of written data from the memory
  */
void BSP_SDRAM_WriteData(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize) 
{
 8002444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Disable write protection */
  HAL_SDRAM_WriteProtection_Disable(&SdramHandle);
 8002448:	4c07      	ldr	r4, [pc, #28]	; (8002468 <BSP_SDRAM_WriteData+0x24>)
  * @param  uwStartAddress : Write start address
  * @param  pData : Pointer to data to be written  
  * @param  uwDataSize: Size of written data from the memory
  */
void BSP_SDRAM_WriteData(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize) 
{
 800244a:	460e      	mov	r6, r1
 800244c:	4617      	mov	r7, r2
 800244e:	4605      	mov	r5, r0
  /* Disable write protection */
  HAL_SDRAM_WriteProtection_Disable(&SdramHandle);
 8002450:	4620      	mov	r0, r4
 8002452:	f006 fe3f 	bl	80090d4 <HAL_SDRAM_WriteProtection_Disable>
  
  /*Write 32-bit data buffer to SDRAM memory*/
  HAL_SDRAM_Write_32b(&SdramHandle, (uint32_t *)uwStartAddress, pData, uwDataSize);
 8002456:	463b      	mov	r3, r7
 8002458:	4632      	mov	r2, r6
 800245a:	4629      	mov	r1, r5
 800245c:	4620      	mov	r0, r4
}
 800245e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
{
  /* Disable write protection */
  HAL_SDRAM_WriteProtection_Disable(&SdramHandle);
  
  /*Write 32-bit data buffer to SDRAM memory*/
  HAL_SDRAM_Write_32b(&SdramHandle, (uint32_t *)uwStartAddress, pData, uwDataSize);
 8002462:	f006 bdb1 	b.w	8008fc8 <HAL_SDRAM_Write_32b>
 8002466:	bf00      	nop
 8002468:	20000d74 	.word	0x20000d74

0800246c <BSP_SDRAM_WriteData_DMA>:
  * @param  pData : Pointer to data to be written  
  * @param  uwDataSize: Size of written data from the memory
  */
void BSP_SDRAM_WriteData_DMA(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize) 
{
  HAL_SDRAM_Write_DMA(&SdramHandle, (uint32_t *)uwStartAddress, pData, uwDataSize); 
 800246c:	4613      	mov	r3, r2
 800246e:	460a      	mov	r2, r1
 8002470:	4601      	mov	r1, r0
 8002472:	4801      	ldr	r0, [pc, #4]	; (8002478 <BSP_SDRAM_WriteData_DMA+0xc>)
 8002474:	f006 bdf0 	b.w	8009058 <HAL_SDRAM_Write_DMA>
 8002478:	20000d74 	.word	0x20000d74

0800247c <BSP_SDRAM_Sendcmd>:
  * @param  SdramCmd: Pointer to SDRAM command structure 
  * @retval HAL status
  */  
HAL_StatusTypeDef BSP_SDRAM_Sendcmd(FMC_SDRAM_CommandTypeDef *SdramCmd)
{
  return(HAL_SDRAM_SendCommand(&SdramHandle, SdramCmd, SDRAM_TIMEOUT));
 800247c:	4601      	mov	r1, r0
 800247e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002482:	4801      	ldr	r0, [pc, #4]	; (8002488 <BSP_SDRAM_Sendcmd+0xc>)
 8002484:	f006 be3a 	b.w	80090fc <HAL_SDRAM_SendCommand>
 8002488:	20000d74 	.word	0x20000d74

0800248c <BSP_SDRAM_DMA_IRQHandler>:
/**
  * @brief  Handles SDRAM DMA transfer interrupt request.
  */
void BSP_SDRAM_DMA_IRQHandler(void)
{
  HAL_DMA_IRQHandler(SdramHandle.hdma); 
 800248c:	4b01      	ldr	r3, [pc, #4]	; (8002494 <BSP_SDRAM_DMA_IRQHandler+0x8>)
 800248e:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8002490:	f001 b83e 	b.w	8003510 <HAL_DMA_IRQHandler>
 8002494:	20000d64 	.word	0x20000d64

08002498 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002498:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800249a:	2003      	movs	r0, #3
 800249c:	f000 fcba 	bl	8002e14 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80024a0:	2200      	movs	r2, #0
 80024a2:	4611      	mov	r1, r2
 80024a4:	f06f 000b 	mvn.w	r0, #11
 80024a8:	f000 fcc6 	bl	8002e38 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80024ac:	2200      	movs	r2, #0
 80024ae:	4611      	mov	r1, r2
 80024b0:	f06f 000a 	mvn.w	r0, #10
 80024b4:	f000 fcc0 	bl	8002e38 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80024b8:	2200      	movs	r2, #0
 80024ba:	4611      	mov	r1, r2
 80024bc:	f06f 0009 	mvn.w	r0, #9
 80024c0:	f000 fcba 	bl	8002e38 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80024c4:	2200      	movs	r2, #0
 80024c6:	4611      	mov	r1, r2
 80024c8:	f06f 0004 	mvn.w	r0, #4
 80024cc:	f000 fcb4 	bl	8002e38 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80024d0:	2200      	movs	r2, #0
 80024d2:	4611      	mov	r1, r2
 80024d4:	f06f 0003 	mvn.w	r0, #3
 80024d8:	f000 fcae 	bl	8002e38 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80024dc:	2200      	movs	r2, #0
 80024de:	4611      	mov	r1, r2
 80024e0:	f06f 0001 	mvn.w	r0, #1
 80024e4:	f000 fca8 	bl	8002e38 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80024e8:	2200      	movs	r2, #0
 80024ea:	4611      	mov	r1, r2
 80024ec:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024f0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80024f4:	f000 bca0 	b.w	8002e38 <HAL_NVIC_SetPriority>

080024f8 <HAL_DMA2D_MspInit>:
}

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{

  if(hdma2d->Instance==DMA2D)
 80024f8:	6802      	ldr	r2, [r0, #0]
 80024fa:	4b0a      	ldr	r3, [pc, #40]	; (8002524 <HAL_DMA2D_MspInit+0x2c>)
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d000      	beq.n	8002502 <HAL_DMA2D_MspInit+0xa>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8002500:	4770      	bx	lr

  /* USER CODE END MspInit 1 */
}

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8002502:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8002504:	f5a3 43f0 	sub.w	r3, r3, #30720	; 0x7800
 8002508:	2200      	movs	r2, #0
 800250a:	9201      	str	r2, [sp, #4]
 800250c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800250e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002512:	631a      	str	r2, [r3, #48]	; 0x30
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002516:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800251a:	9301      	str	r3, [sp, #4]
 800251c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800251e:	b002      	add	sp, #8
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	4002b000 	.word	0x4002b000

08002528 <HAL_DMA2D_MspDeInit>:

void HAL_DMA2D_MspDeInit(DMA2D_HandleTypeDef* hdma2d)
{

  if(hdma2d->Instance==DMA2D)
 8002528:	6802      	ldr	r2, [r0, #0]
 800252a:	4b05      	ldr	r3, [pc, #20]	; (8002540 <HAL_DMA2D_MspDeInit+0x18>)
 800252c:	429a      	cmp	r2, r3
 800252e:	d000      	beq.n	8002532 <HAL_DMA2D_MspDeInit+0xa>
 8002530:	4770      	bx	lr
  {
  /* USER CODE BEGIN DMA2D_MspDeInit 0 */

  /* USER CODE END DMA2D_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DMA2D_CLK_DISABLE();
 8002532:	4a04      	ldr	r2, [pc, #16]	; (8002544 <HAL_DMA2D_MspDeInit+0x1c>)
 8002534:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002536:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800253a:	6313      	str	r3, [r2, #48]	; 0x30
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	4002b000 	.word	0x4002b000
 8002544:	40023800 	.word	0x40023800

08002548 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C3)
 8002548:	6802      	ldr	r2, [r0, #0]
 800254a:	4b17      	ldr	r3, [pc, #92]	; (80025a8 <HAL_I2C_MspInit+0x60>)
 800254c:	429a      	cmp	r2, r3
 800254e:	d000      	beq.n	8002552 <HAL_I2C_MspInit+0xa>
 8002550:	4770      	bx	lr
  /* USER CODE END DMA2D_MspDeInit 1 */

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002552:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002554:	b087      	sub	sp, #28
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002556:	2404      	movs	r4, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002558:	a901      	add	r1, sp, #4
  
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800255a:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800255e:	2712      	movs	r7, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002560:	2601      	movs	r6, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002562:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002564:	4811      	ldr	r0, [pc, #68]	; (80025ac <HAL_I2C_MspInit+0x64>)
  
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002566:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002568:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800256a:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800256c:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800256e:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002570:	f001 fe9a 	bl	80042a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002574:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002578:	eb0d 0104 	add.w	r1, sp, r4
 800257c:	480c      	ldr	r0, [pc, #48]	; (80025b0 <HAL_I2C_MspInit+0x68>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800257e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002580:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002582:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002584:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002586:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002588:	f001 fe8e 	bl	80042a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800258c:	4b09      	ldr	r3, [pc, #36]	; (80025b4 <HAL_I2C_MspInit+0x6c>)
 800258e:	2200      	movs	r2, #0
 8002590:	9200      	str	r2, [sp, #0]
 8002592:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002594:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002598:	641a      	str	r2, [r3, #64]	; 0x40
 800259a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025a0:	9300      	str	r3, [sp, #0]
 80025a2:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80025a4:	b007      	add	sp, #28
 80025a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025a8:	40005c00 	.word	0x40005c00
 80025ac:	40020800 	.word	0x40020800
 80025b0:	40020000 	.word	0x40020000
 80025b4:	40023800 	.word	0x40023800

080025b8 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80025b8:	b508      	push	{r3, lr}

  if(hi2c->Instance==I2C3)
 80025ba:	4b0b      	ldr	r3, [pc, #44]	; (80025e8 <HAL_I2C_MspDeInit+0x30>)
 80025bc:	6802      	ldr	r2, [r0, #0]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d000      	beq.n	80025c4 <HAL_I2C_MspDeInit+0xc>
 80025c2:	bd08      	pop	{r3, pc}
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 80025c4:	4a09      	ldr	r2, [pc, #36]	; (80025ec <HAL_I2C_MspDeInit+0x34>)
  
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 80025c6:	480a      	ldr	r0, [pc, #40]	; (80025f0 <HAL_I2C_MspDeInit+0x38>)
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 80025c8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80025ca:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80025ce:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 80025d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025d4:	f001 ff70 	bl	80044b8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 80025d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025dc:	4805      	ldr	r0, [pc, #20]	; (80025f4 <HAL_I2C_MspDeInit+0x3c>)
  }
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */

}
 80025de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 80025e2:	f001 bf69 	b.w	80044b8 <HAL_GPIO_DeInit>
 80025e6:	bf00      	nop
 80025e8:	40005c00 	.word	0x40005c00
 80025ec:	40023800 	.word	0x40023800
 80025f0:	40020800 	.word	0x40020800
 80025f4:	40020000 	.word	0x40020000

080025f8 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hltdc->Instance==LTDC)
 80025f8:	6802      	ldr	r2, [r0, #0]
 80025fa:	4b37      	ldr	r3, [pc, #220]	; (80026d8 <HAL_LTDC_MspInit+0xe0>)
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d000      	beq.n	8002602 <HAL_LTDC_MspInit+0xa>
 8002600:	4770      	bx	lr
  /* USER CODE END I2C3_MspDeInit 1 */

}

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002602:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002604:	b087      	sub	sp, #28
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002606:	2400      	movs	r4, #0
 8002608:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
 800260c:	9400      	str	r4, [sp, #0]
 800260e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002610:	4832      	ldr	r0, [pc, #200]	; (80026dc <HAL_LTDC_MspInit+0xe4>)
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002612:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002616:	645a      	str	r2, [r3, #68]	; 0x44
 8002618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261a:	9403      	str	r4, [sp, #12]
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800261c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002620:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002622:	260e      	movs	r6, #14
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002624:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002626:	a901      	add	r1, sp, #4
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002628:	f44f 6380 	mov.w	r3, #1024	; 0x400
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800262c:	9a00      	ldr	r2, [sp, #0]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800262e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002630:	9404      	str	r4, [sp, #16]
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002632:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002634:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002636:	f001 fe37 	bl	80042a8 <HAL_GPIO_Init>
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800263a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11 
 800263c:	f641 0358 	movw	r3, #6232	; 0x1858
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002640:	4827      	ldr	r0, [pc, #156]	; (80026e0 <HAL_LTDC_MspInit+0xe8>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11 
 8002642:	9301      	str	r3, [sp, #4]

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002644:	2709      	movs	r7, #9
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11 
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002646:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002648:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800264a:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800264c:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800264e:	f001 fe2b 	bl	80042a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002652:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002654:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002656:	4823      	ldr	r0, [pc, #140]	; (80026e4 <HAL_LTDC_MspInit+0xec>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002658:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265a:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265c:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800265e:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002660:	9705      	str	r7, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002662:	f001 fe21 	bl	80042a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002666:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 8002668:	f44f 6370 	mov.w	r3, #3840	; 0xf00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800266c:	481d      	ldr	r0, [pc, #116]	; (80026e4 <HAL_LTDC_MspInit+0xec>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 800266e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002670:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002672:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002674:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002676:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002678:	f001 fe16 	bl	80042a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800267c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11;
 800267e:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002682:	4819      	ldr	r0, [pc, #100]	; (80026e8 <HAL_LTDC_MspInit+0xf0>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11;
 8002684:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002686:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002688:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800268a:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800268c:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800268e:	f001 fe0b 	bl	80042a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002692:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8002694:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002698:	4814      	ldr	r0, [pc, #80]	; (80026ec <HAL_LTDC_MspInit+0xf4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 800269a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800269c:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269e:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a0:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80026a2:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026a4:	f001 fe00 	bl	80042a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026a8:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 80026aa:	2348      	movs	r3, #72	; 0x48
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026ac:	4810      	ldr	r0, [pc, #64]	; (80026f0 <HAL_LTDC_MspInit+0xf8>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 80026ae:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80026b0:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b2:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b4:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b6:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026b8:	f001 fdf6 	bl	80042a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80026bc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80026c0:	a901      	add	r1, sp, #4
 80026c2:	4809      	ldr	r0, [pc, #36]	; (80026e8 <HAL_LTDC_MspInit+0xf0>)

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80026c4:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c6:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c8:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ca:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80026cc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80026ce:	f001 fdeb 	bl	80042a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 80026d2:	b007      	add	sp, #28
 80026d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026d6:	bf00      	nop
 80026d8:	40016800 	.word	0x40016800
 80026dc:	40021400 	.word	0x40021400
 80026e0:	40020000 	.word	0x40020000
 80026e4:	40020400 	.word	0x40020400
 80026e8:	40021800 	.word	0x40021800
 80026ec:	40020800 	.word	0x40020800
 80026f0:	40020c00 	.word	0x40020c00

080026f4 <HAL_LTDC_MspDeInit>:

void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef* hltdc)
{
 80026f4:	b508      	push	{r3, lr}

  if(hltdc->Instance==LTDC)
 80026f6:	4b14      	ldr	r3, [pc, #80]	; (8002748 <HAL_LTDC_MspDeInit+0x54>)
 80026f8:	6802      	ldr	r2, [r0, #0]
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d000      	beq.n	8002700 <HAL_LTDC_MspDeInit+0xc>
 80026fe:	bd08      	pop	{r3, pc}
  {
  /* USER CODE BEGIN LTDC_MspDeInit 0 */

  /* USER CODE END LTDC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LTDC_CLK_DISABLE();
 8002700:	4a12      	ldr	r2, [pc, #72]	; (800274c <HAL_LTDC_MspDeInit+0x58>)
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_10);
 8002702:	4813      	ldr	r0, [pc, #76]	; (8002750 <HAL_LTDC_MspDeInit+0x5c>)
  {
  /* USER CODE BEGIN LTDC_MspDeInit 0 */

  /* USER CODE END LTDC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LTDC_CLK_DISABLE();
 8002704:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8002706:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800270a:	6453      	str	r3, [r2, #68]	; 0x44
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_10);
 800270c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002710:	f001 fed2 	bl	80044b8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11 
 8002714:	f641 0158 	movw	r1, #6232	; 0x1858
 8002718:	480e      	ldr	r0, [pc, #56]	; (8002754 <HAL_LTDC_MspDeInit+0x60>)
 800271a:	f001 fecd 	bl	80044b8 <HAL_GPIO_DeInit>
                          |GPIO_PIN_12);

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11 
 800271e:	f640 7103 	movw	r1, #3843	; 0xf03
 8002722:	480d      	ldr	r0, [pc, #52]	; (8002758 <HAL_LTDC_MspDeInit+0x64>)
 8002724:	f001 fec8 	bl	80044b8 <HAL_GPIO_DeInit>
                          |GPIO_PIN_8|GPIO_PIN_9);

    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11 
 8002728:	f44f 51e6 	mov.w	r1, #7360	; 0x1cc0
 800272c:	480b      	ldr	r0, [pc, #44]	; (800275c <HAL_LTDC_MspDeInit+0x68>)
 800272e:	f001 fec3 	bl	80044b8 <HAL_GPIO_DeInit>
                          |GPIO_PIN_12);

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10);
 8002732:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
 8002736:	480a      	ldr	r0, [pc, #40]	; (8002760 <HAL_LTDC_MspDeInit+0x6c>)
 8002738:	f001 febe 	bl	80044b8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_3|GPIO_PIN_6);
 800273c:	2148      	movs	r1, #72	; 0x48
 800273e:	4809      	ldr	r0, [pc, #36]	; (8002764 <HAL_LTDC_MspDeInit+0x70>)
  }
  /* USER CODE BEGIN LTDC_MspDeInit 1 */

  /* USER CODE END LTDC_MspDeInit 1 */

}
 8002740:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12);

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10);

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_3|GPIO_PIN_6);
 8002744:	f001 beb8 	b.w	80044b8 <HAL_GPIO_DeInit>
 8002748:	40016800 	.word	0x40016800
 800274c:	40023800 	.word	0x40023800
 8002750:	40021400 	.word	0x40021400
 8002754:	40020000 	.word	0x40020000
 8002758:	40020400 	.word	0x40020400
 800275c:	40021800 	.word	0x40021800
 8002760:	40020800 	.word	0x40020800
 8002764:	40020c00 	.word	0x40020c00

08002768 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI5)
 8002768:	6802      	ldr	r2, [r0, #0]
 800276a:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <HAL_SPI_MspInit+0x48>)
 800276c:	429a      	cmp	r2, r3
 800276e:	d000      	beq.n	8002772 <HAL_SPI_MspInit+0xa>
 8002770:	4770      	bx	lr
  /* USER CODE END LTDC_MspDeInit 1 */

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002772:	b570      	push	{r4, r5, r6, lr}
 8002774:	b086      	sub	sp, #24
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002776:	2100      	movs	r1, #0
 8002778:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 800277c:	9100      	str	r1, [sp, #0]
 800277e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002780:	480c      	ldr	r0, [pc, #48]	; (80027b4 <HAL_SPI_MspInit+0x4c>)
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002782:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002786:	645a      	str	r2, [r3, #68]	; 0x44
 8002788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278a:	9103      	str	r1, [sp, #12]
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800278c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002790:	9300      	str	r3, [sp, #0]
    PF9     ------> SPI5_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002792:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002794:	2305      	movs	r3, #5
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002796:	f44f 7560 	mov.w	r5, #896	; 0x380
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279a:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800279c:	a901      	add	r1, sp, #4
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800279e:	9e00      	ldr	r6, [sp, #0]
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80027a0:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a2:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a4:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80027a6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80027a8:	f001 fd7e 	bl	80042a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 80027ac:	b006      	add	sp, #24
 80027ae:	bd70      	pop	{r4, r5, r6, pc}
 80027b0:	40015000 	.word	0x40015000
 80027b4:	40021400 	.word	0x40021400

080027b8 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{

  if(hspi->Instance==SPI5)
 80027b8:	6802      	ldr	r2, [r0, #0]
 80027ba:	4b07      	ldr	r3, [pc, #28]	; (80027d8 <HAL_SPI_MspDeInit+0x20>)
 80027bc:	429a      	cmp	r2, r3
 80027be:	d000      	beq.n	80027c2 <HAL_SPI_MspDeInit+0xa>
 80027c0:	4770      	bx	lr
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80027c2:	4a06      	ldr	r2, [pc, #24]	; (80027dc <HAL_SPI_MspDeInit+0x24>)
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 80027c4:	4806      	ldr	r0, [pc, #24]	; (80027e0 <HAL_SPI_MspDeInit+0x28>)
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80027c6:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80027c8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80027cc:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 80027ce:	f44f 7160 	mov.w	r1, #896	; 0x380
 80027d2:	f001 be71 	b.w	80044b8 <HAL_GPIO_DeInit>
 80027d6:	bf00      	nop
 80027d8:	40015000 	.word	0x40015000
 80027dc:	40023800 	.word	0x40023800
 80027e0:	40021400 	.word	0x40021400

080027e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 80027e4:	6802      	ldr	r2, [r0, #0]
 80027e6:	4b16      	ldr	r3, [pc, #88]	; (8002840 <HAL_UART_MspInit+0x5c>)
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d000      	beq.n	80027ee <HAL_UART_MspInit+0xa>
 80027ec:	4770      	bx	lr
  /* USER CODE END SPI5_MspDeInit 1 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027f0:	b087      	sub	sp, #28
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027f2:	2400      	movs	r4, #0
 80027f4:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 80027f8:	9400      	str	r4, [sp, #0]
 80027fa:	6c59      	ldr	r1, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fc:	4811      	ldr	r0, [pc, #68]	; (8002844 <HAL_UART_MspInit+0x60>)
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027fe:	f041 0110 	orr.w	r1, r1, #16
 8002802:	6459      	str	r1, [r3, #68]	; 0x44
 8002804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002806:	f003 0310 	and.w	r3, r3, #16
 800280a:	9300      	str	r3, [sp, #0]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800280c:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800280e:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002810:	a901      	add	r1, sp, #4
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002812:	f44f 67c0 	mov.w	r7, #1536	; 0x600
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002816:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002818:	2501      	movs	r5, #1
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800281a:	f8dd e000 	ldr.w	lr, [sp]
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800281e:	9305      	str	r3, [sp, #20]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002820:	9204      	str	r2, [sp, #16]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002822:	9701      	str	r7, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002824:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002826:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002828:	f001 fd3e 	bl	80042a8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800282c:	4622      	mov	r2, r4
 800282e:	4621      	mov	r1, r4
 8002830:	2025      	movs	r0, #37	; 0x25
 8002832:	f000 fb01 	bl	8002e38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002836:	2025      	movs	r0, #37	; 0x25
 8002838:	f000 fb36 	bl	8002ea8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800283c:	b007      	add	sp, #28
 800283e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002840:	40011000 	.word	0x40011000
 8002844:	40020000 	.word	0x40020000

08002848 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002848:	b508      	push	{r3, lr}

  if(huart->Instance==USART1)
 800284a:	4b0a      	ldr	r3, [pc, #40]	; (8002874 <HAL_UART_MspDeInit+0x2c>)
 800284c:	6802      	ldr	r2, [r0, #0]
 800284e:	429a      	cmp	r2, r3
 8002850:	d000      	beq.n	8002854 <HAL_UART_MspDeInit+0xc>
 8002852:	bd08      	pop	{r3, pc}
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002854:	4a08      	ldr	r2, [pc, #32]	; (8002878 <HAL_UART_MspDeInit+0x30>)
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8002856:	4809      	ldr	r0, [pc, #36]	; (800287c <HAL_UART_MspDeInit+0x34>)
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002858:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800285a:	f023 0310 	bic.w	r3, r3, #16
 800285e:	6453      	str	r3, [r2, #68]	; 0x44
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8002860:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002864:	f001 fe28 	bl	80044b8 <HAL_GPIO_DeInit>

    /* Peripheral interrupt DeInit*/
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002868:	2025      	movs	r0, #37	; 0x25
  }
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */

}
 800286a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    PA10     ------> USART1_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);

    /* Peripheral interrupt DeInit*/
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800286e:	f000 bb27 	b.w	8002ec0 <HAL_NVIC_DisableIRQ>
 8002872:	bf00      	nop
 8002874:	40011000 	.word	0x40011000
 8002878:	40023800 	.word	0x40023800
 800287c:	40020000 	.word	0x40020000

08002880 <HAL_SDRAM_MspInit>:
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
static void HAL_FMC_MspInit(void){
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct;
  if (FMC_Initialized) {
 8002884:	4b2d      	ldr	r3, [pc, #180]	; (800293c <HAL_SDRAM_MspInit+0xbc>)
 8002886:	681c      	ldr	r4, [r3, #0]
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002888:	b086      	sub	sp, #24
static void HAL_FMC_MspInit(void){
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct;
  if (FMC_Initialized) {
 800288a:	b114      	cbz	r4, 8002892 <HAL_SDRAM_MspInit+0x12>
  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800288c:	b006      	add	sp, #24
 800288e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct;
  if (FMC_Initialized) {
    return;
  }
  FMC_Initialized = 1;
 8002892:	f04f 0801 	mov.w	r8, #1
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002896:	4a2a      	ldr	r2, [pc, #168]	; (8002940 <HAL_SDRAM_MspInit+0xc0>)
 8002898:	9400      	str	r4, [sp, #0]
  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct;
  if (FMC_Initialized) {
    return;
  }
  FMC_Initialized = 1;
 800289a:	f8c3 8000 	str.w	r8, [r3]
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800289e:	6b93      	ldr	r3, [r2, #56]	; 0x38
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80028a0:	4828      	ldr	r0, [pc, #160]	; (8002944 <HAL_SDRAM_MspInit+0xc4>)
  if (FMC_Initialized) {
    return;
  }
  FMC_Initialized = 1;
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80028a2:	ea43 0308 	orr.w	r3, r3, r8
 80028a6:	6393      	str	r3, [r2, #56]	; 0x38
 80028a8:	6b93      	ldr	r3, [r2, #56]	; 0x38
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12 
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028aa:	9403      	str	r4, [sp, #12]
  if (FMC_Initialized) {
    return;
  }
  FMC_Initialized = 1;
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80028ac:	ea03 0308 	and.w	r3, r3, r8
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12 
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b0:	2702      	movs	r7, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028b2:	2603      	movs	r6, #3
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80028b4:	250c      	movs	r5, #12
  if (FMC_Initialized) {
    return;
  }
  FMC_Initialized = 1;
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80028b6:	9300      	str	r3, [sp, #0]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80028b8:	a901      	add	r1, sp, #4
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80028ba:	f64f 033f 	movw	r3, #63551	; 0xf83f
  if (FMC_Initialized) {
    return;
  }
  FMC_Initialized = 1;
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80028be:	9a00      	ldr	r2, [sp, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80028c0:	9301      	str	r3, [sp, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12 
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c2:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028c4:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80028c6:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80028c8:	f001 fcee 	bl	80042a8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028cc:	a901      	add	r1, sp, #4
 80028ce:	481e      	ldr	r0, [pc, #120]	; (8002948 <HAL_SDRAM_MspInit+0xc8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80028d0:	f8cd 8004 	str.w	r8, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d4:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028d6:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80028d8:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028da:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028dc:	f001 fce4 	bl	80042a8 <HAL_GPIO_Init>
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80028e0:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 80028e2:	f248 1333 	movw	r3, #33075	; 0x8133
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80028e6:	4819      	ldr	r0, [pc, #100]	; (800294c <HAL_SDRAM_MspInit+0xcc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 80028e8:	9301      	str	r3, [sp, #4]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ea:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ec:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80028ee:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f0:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80028f2:	f001 fcd9 	bl	80042a8 <HAL_GPIO_Init>
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028f6:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 80028f8:	f64f 7383 	movw	r3, #65411	; 0xff83
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028fc:	4814      	ldr	r0, [pc, #80]	; (8002950 <HAL_SDRAM_MspInit+0xd0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 80028fe:	9301      	str	r3, [sp, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002900:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002902:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002904:	9505      	str	r5, [sp, #20]

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002906:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002908:	f001 fcce 	bl	80042a8 <HAL_GPIO_Init>
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800290c:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 800290e:	f24c 7303 	movw	r3, #50947	; 0xc703
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002912:	4810      	ldr	r0, [pc, #64]	; (8002954 <HAL_SDRAM_MspInit+0xd4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 8002914:	9301      	str	r3, [sp, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002916:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002918:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800291a:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291c:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800291e:	f001 fcc3 	bl	80042a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002922:	2360      	movs	r3, #96	; 0x60
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002924:	a901      	add	r1, sp, #4
 8002926:	480c      	ldr	r0, [pc, #48]	; (8002958 <HAL_SDRAM_MspInit+0xd8>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002928:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800292a:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800292c:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292e:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002930:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002932:	f001 fcb9 	bl	80042a8 <HAL_GPIO_Init>
  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002936:	b006      	add	sp, #24
 8002938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800293c:	20000e24 	.word	0x20000e24
 8002940:	40023800 	.word	0x40023800
 8002944:	40021400 	.word	0x40021400
 8002948:	40020800 	.word	0x40020800
 800294c:	40021800 	.word	0x40021800
 8002950:	40021000 	.word	0x40021000
 8002954:	40020c00 	.word	0x40020c00
 8002958:	40020400 	.word	0x40020400

0800295c <HAL_SDRAM_MspDeInit>:

static void HAL_FMC_MspDeInit(void){
  /* USER CODE BEGIN FMC_MspDeInit 0 */

  /* USER CODE END FMC_MspDeInit 0 */
  if (FMC_DeInitialized) {
 800295c:	4b14      	ldr	r3, [pc, #80]	; (80029b0 <HAL_SDRAM_MspDeInit+0x54>)
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	b102      	cbz	r2, 8002964 <HAL_SDRAM_MspDeInit+0x8>
 8002962:	4770      	bx	lr
  /* USER CODE BEGIN FMC_MspDeInit 1 */

  /* USER CODE END FMC_MspDeInit 1 */
}

void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef* hsdram){
 8002964:	b510      	push	{r4, lr}
  if (FMC_DeInitialized) {
    return;
  }
  FMC_DeInitialized = 1;
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_DISABLE();
 8002966:	4913      	ldr	r1, [pc, #76]	; (80029b4 <HAL_SDRAM_MspDeInit+0x58>)
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002968:	4813      	ldr	r0, [pc, #76]	; (80029b8 <HAL_SDRAM_MspDeInit+0x5c>)
  if (FMC_DeInitialized) {
    return;
  }
  FMC_DeInitialized = 1;
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_DISABLE();
 800296a:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 800296c:	f022 0201 	bic.w	r2, r2, #1
 8002970:	638a      	str	r2, [r1, #56]	; 0x38

  /* USER CODE END FMC_MspDeInit 0 */
  if (FMC_DeInitialized) {
    return;
  }
  FMC_DeInitialized = 1;
 8002972:	2401      	movs	r4, #1
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002974:	f64f 013f 	movw	r1, #63551	; 0xf83f

  /* USER CODE END FMC_MspDeInit 0 */
  if (FMC_DeInitialized) {
    return;
  }
  FMC_DeInitialized = 1;
 8002978:	605c      	str	r4, [r3, #4]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800297a:	f001 fd9d 	bl	80044b8 <HAL_GPIO_DeInit>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12 
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);

  HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0);
 800297e:	4621      	mov	r1, r4
 8002980:	480e      	ldr	r0, [pc, #56]	; (80029bc <HAL_SDRAM_MspDeInit+0x60>)
 8002982:	f001 fd99 	bl	80044b8 <HAL_GPIO_DeInit>

  HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8002986:	f248 1133 	movw	r1, #33075	; 0x8133
 800298a:	480d      	ldr	r0, [pc, #52]	; (80029c0 <HAL_SDRAM_MspDeInit+0x64>)
 800298c:	f001 fd94 	bl	80044b8 <HAL_GPIO_DeInit>
                          |GPIO_PIN_8|GPIO_PIN_15);

  HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8002990:	f64f 7183 	movw	r1, #65411	; 0xff83
 8002994:	480b      	ldr	r0, [pc, #44]	; (80029c4 <HAL_SDRAM_MspDeInit+0x68>)
 8002996:	f001 fd8f 	bl	80044b8 <HAL_GPIO_DeInit>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);

  HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 800299a:	f24c 7103 	movw	r1, #50947	; 0xc703
 800299e:	480a      	ldr	r0, [pc, #40]	; (80029c8 <HAL_SDRAM_MspDeInit+0x6c>)
 80029a0:	f001 fd8a 	bl	80044b8 <HAL_GPIO_DeInit>
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);

  HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5|GPIO_PIN_6);
 80029a4:	2160      	movs	r1, #96	; 0x60
 80029a6:	4809      	ldr	r0, [pc, #36]	; (80029cc <HAL_SDRAM_MspDeInit+0x70>)
  /* USER CODE END SDRAM_MspDeInit 0 */
  HAL_FMC_MspDeInit();
  /* USER CODE BEGIN SDRAM_MspDeInit 1 */

  /* USER CODE END SDRAM_MspDeInit 1 */
}
 80029a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);

  HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);

  HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5|GPIO_PIN_6);
 80029ac:	f001 bd84 	b.w	80044b8 <HAL_GPIO_DeInit>
 80029b0:	20000e24 	.word	0x20000e24
 80029b4:	40023800 	.word	0x40023800
 80029b8:	40021400 	.word	0x40021400
 80029bc:	40020800 	.word	0x40020800
 80029c0:	40021800 	.word	0x40021800
 80029c4:	40021000 	.word	0x40021000
 80029c8:	40020c00 	.word	0x40020c00
 80029cc:	40020400 	.word	0x40020400

080029d0 <NMI_Handler>:
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop

080029d4 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80029d4:	e7fe      	b.n	80029d4 <HardFault_Handler>
 80029d6:	bf00      	nop

080029d8 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80029d8:	e7fe      	b.n	80029d8 <MemManage_Handler>
 80029da:	bf00      	nop

080029dc <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80029dc:	e7fe      	b.n	80029dc <BusFault_Handler>
 80029de:	bf00      	nop

080029e0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80029e0:	e7fe      	b.n	80029e0 <UsageFault_Handler>
 80029e2:	bf00      	nop

080029e4 <SVC_Handler>:
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop

080029e8 <DebugMon_Handler>:
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop

080029ec <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop

080029f0 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80029f0:	4801      	ldr	r0, [pc, #4]	; (80029f8 <USART1_IRQHandler+0x8>)
 80029f2:	f008 ba01 	b.w	800adf8 <HAL_UART_IRQHandler>
 80029f6:	bf00      	nop
 80029f8:	20000974 	.word	0x20000974

080029fc <print_speed>:
  /* USER CODE END USART1_IRQn 1 */
}

/* USER CODE BEGIN 1 */
void print_speed(void)
 {
 80029fc:	b530      	push	{r4, r5, lr}
	 uint8_t s1[20] = "Speed: ";
 80029fe:	4b10      	ldr	r3, [pc, #64]	; (8002a40 <print_speed+0x44>)
	 uint8_t s2[20];
	 
	 sprintf(s2, "%d", speed[current_speed]);	 
 8002a00:	4910      	ldr	r1, [pc, #64]	; (8002a44 <print_speed+0x48>)
 8002a02:	4a11      	ldr	r2, [pc, #68]	; (8002a48 <print_speed+0x4c>)
 8002a04:	780c      	ldrb	r4, [r1, #0]
}

/* USER CODE BEGIN 1 */
void print_speed(void)
 {
	 uint8_t s1[20] = "Speed: ";
 8002a06:	e893 0003 	ldmia.w	r3, {r0, r1}
  /* USER CODE END USART1_IRQn 1 */
}

/* USER CODE BEGIN 1 */
void print_speed(void)
 {
 8002a0a:	b08b      	sub	sp, #44	; 0x2c
	 uint8_t s1[20] = "Speed: ";
	 uint8_t s2[20];
	 
	 sprintf(s2, "%d", speed[current_speed]);	 
 8002a0c:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
}

/* USER CODE BEGIN 1 */
void print_speed(void)
 {
	 uint8_t s1[20] = "Speed: ";
 8002a10:	e88d 0003 	stmia.w	sp, {r0, r1}
 8002a14:	2400      	movs	r4, #0
	 uint8_t s2[20];
	 
	 sprintf(s2, "%d", speed[current_speed]);	 
 8002a16:	490d      	ldr	r1, [pc, #52]	; (8002a4c <print_speed+0x50>)
}

/* USER CODE BEGIN 1 */
void print_speed(void)
 {
	 uint8_t s1[20] = "Speed: ";
 8002a18:	9403      	str	r4, [sp, #12]
	 uint8_t s2[20];
	 
	 sprintf(s2, "%d", speed[current_speed]);	 
 8002a1a:	a805      	add	r0, sp, #20
}

/* USER CODE BEGIN 1 */
void print_speed(void)
 {
	 uint8_t s1[20] = "Speed: ";
 8002a1c:	9402      	str	r4, [sp, #8]
 8002a1e:	9404      	str	r4, [sp, #16]
	 uint8_t s2[20];
	 
	 sprintf(s2, "%d", speed[current_speed]);	 
 8002a20:	f009 ffea 	bl	800c9f8 <sprintf>
	 strcat(s1, s2);
 8002a24:	a905      	add	r1, sp, #20
 8002a26:	4668      	mov	r0, sp
 8002a28:	f00a f80c 	bl	800ca44 <strcat>
	 
	 BSP_LCD_ClearStringLine(0);
 8002a2c:	4620      	mov	r0, r4
 8002a2e:	f7ff f9b5 	bl	8001d9c <BSP_LCD_ClearStringLine>
	 BSP_LCD_DisplayStringAtLine(0, s1);
 8002a32:	4669      	mov	r1, sp
 8002a34:	4620      	mov	r0, r4
 8002a36:	f7fe fe13 	bl	8001660 <BSP_LCD_DisplayStringAtLine>
 }
 8002a3a:	b00b      	add	sp, #44	; 0x2c
 8002a3c:	bd30      	pop	{r4, r5, pc}
 8002a3e:	bf00      	nop
 8002a40:	080125f8 	.word	0x080125f8
 8002a44:	20000e2c 	.word	0x20000e2c
 8002a48:	20000064 	.word	0x20000064
 8002a4c:	08012624 	.word	0x08012624

08002a50 <choose_speed>:

 void choose_speed(void)
{
 8002a50:	b570      	push	{r4, r5, r6, lr}
	current_speed++;
 8002a52:	4d0e      	ldr	r5, [pc, #56]	; (8002a8c <choose_speed+0x3c>)
	if(current_speed == max_speed)
 8002a54:	4e0e      	ldr	r6, [pc, #56]	; (8002a90 <choose_speed+0x40>)
	 BSP_LCD_DisplayStringAtLine(0, s1);
 }

 void choose_speed(void)
{
	current_speed++;
 8002a56:	782b      	ldrb	r3, [r5, #0]
	if(current_speed == max_speed)
 8002a58:	7d32      	ldrb	r2, [r6, #20]
	{
		current_speed = 0;
	}	
	
	HAL_UART_DeInit(&huart1);
 8002a5a:	4c0e      	ldr	r4, [pc, #56]	; (8002a94 <choose_speed+0x44>)
	 BSP_LCD_DisplayStringAtLine(0, s1);
 }

 void choose_speed(void)
{
	current_speed++;
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	b2db      	uxtb	r3, r3
	if(current_speed == max_speed)
 8002a60:	429a      	cmp	r2, r3
	 BSP_LCD_DisplayStringAtLine(0, s1);
 }

 void choose_speed(void)
{
	current_speed++;
 8002a62:	702b      	strb	r3, [r5, #0]
	if(current_speed == max_speed)
	{
		current_speed = 0;
	}	
	
	HAL_UART_DeInit(&huart1);
 8002a64:	4620      	mov	r0, r4
 void choose_speed(void)
{
	current_speed++;
	if(current_speed == max_speed)
	{
		current_speed = 0;
 8002a66:	bf04      	itt	eq
 8002a68:	2300      	moveq	r3, #0
 8002a6a:	702b      	strbeq	r3, [r5, #0]
	}	
	
	HAL_UART_DeInit(&huart1);
 8002a6c:	f007 feb4 	bl	800a7d8 <HAL_UART_DeInit>
	huart1.Init.BaudRate = speed[current_speed];
 8002a70:	782b      	ldrb	r3, [r5, #0]
	HAL_UART_Init(&huart1);
 8002a72:	4620      	mov	r0, r4
	{
		current_speed = 0;
	}	
	
	HAL_UART_DeInit(&huart1);
	huart1.Init.BaudRate = speed[current_speed];
 8002a74:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8002a78:	6063      	str	r3, [r4, #4]
	HAL_UART_Init(&huart1);
 8002a7a:	f007 fdb5 	bl	800a5e8 <HAL_UART_Init>
	huart1.RxState = HAL_UART_STATE_BUSY_RX;
 8002a7e:	2322      	movs	r3, #34	; 0x22
 8002a80:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	
	print_speed();
}
 8002a84:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_UART_DeInit(&huart1);
	huart1.Init.BaudRate = speed[current_speed];
	HAL_UART_Init(&huart1);
	huart1.RxState = HAL_UART_STATE_BUSY_RX;
	
	print_speed();
 8002a88:	f7ff bfb8 	b.w	80029fc <print_speed>
 8002a8c:	20000e2c 	.word	0x20000e2c
 8002a90:	20000064 	.word	0x20000064
 8002a94:	20000974 	.word	0x20000974

08002a98 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002a98:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a9a:	f000 f917 	bl	8002ccc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002a9e:	f000 faef 	bl	8003080 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1)
 8002aa2:	2101      	movs	r1, #1
 8002aa4:	4814      	ldr	r0, [pc, #80]	; (8002af8 <SysTick_Handler+0x60>)
	{
			if(button_count < 5)
 8002aa6:	4c15      	ldr	r4, [pc, #84]	; (8002afc <SysTick_Handler+0x64>)

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1)
 8002aa8:	f001 fdc2 	bl	8004630 <HAL_GPIO_ReadPin>
 8002aac:	2801      	cmp	r0, #1
 8002aae:	d00d      	beq.n	8002acc <SysTick_Handler+0x34>
					
					choose_speed();
				}
			}				
	} else {
			if(button_count > 0)
 8002ab0:	7863      	ldrb	r3, [r4, #1]
 8002ab2:	b113      	cbz	r3, 8002aba <SysTick_Handler+0x22>
			{
				button_count--;
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	7063      	strb	r3, [r4, #1]
 8002ab8:	bd10      	pop	{r4, pc}
			} else {
				button_state = 0;
 8002aba:	70a3      	strb	r3, [r4, #2]
				HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 8002abc:	461a      	mov	r2, r3
 8002abe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ac2:	480f      	ldr	r0, [pc, #60]	; (8002b00 <SysTick_Handler+0x68>)
			}			
	} 
  /* USER CODE END SysTick_IRQn 1 */
}
 8002ac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			if(button_count > 0)
			{
				button_count--;
			} else {
				button_state = 0;
				HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 8002ac8:	f001 bdb8 	b.w	800463c <HAL_GPIO_WritePin>
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1)
	{
			if(button_count < 5)
 8002acc:	7862      	ldrb	r2, [r4, #1]
 8002ace:	2a04      	cmp	r2, #4
 8002ad0:	d902      	bls.n	8002ad8 <SysTick_Handler+0x40>
			{
				button_count++;
			} else {
				if(button_state == 0)
 8002ad2:	78a2      	ldrb	r2, [r4, #2]
 8002ad4:	b11a      	cbz	r2, 8002ade <SysTick_Handler+0x46>
 8002ad6:	bd10      	pop	{r4, pc}
  /* USER CODE BEGIN SysTick_IRQn 1 */
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1)
	{
			if(button_count < 5)
			{
				button_count++;
 8002ad8:	3201      	adds	r2, #1
 8002ada:	7062      	strb	r2, [r4, #1]
 8002adc:	bd10      	pop	{r4, pc}
 8002ade:	4603      	mov	r3, r0
			} else {
				if(button_state == 0)
				{
					button_state = 1;
					HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ae6:	4806      	ldr	r0, [pc, #24]	; (8002b00 <SysTick_Handler+0x68>)
			{
				button_count++;
			} else {
				if(button_state == 0)
				{
					button_state = 1;
 8002ae8:	70a3      	strb	r3, [r4, #2]
					HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);
 8002aea:	f001 fda7 	bl	800463c <HAL_GPIO_WritePin>
				button_state = 0;
				HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
			}			
	} 
  /* USER CODE END SysTick_IRQn 1 */
}
 8002aee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				if(button_state == 0)
				{
					button_state = 1;
					HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);
					
					choose_speed();
 8002af2:	f7ff bfad 	b.w	8002a50 <choose_speed>
 8002af6:	bf00      	nop
 8002af8:	40020000 	.word	0x40020000
 8002afc:	20000e2c 	.word	0x20000e2c
 8002b00:	40021800 	.word	0x40021800

08002b04 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end,*min_stack_ptr;

	if (heap_end == 0)
 8002b04:	490b      	ldr	r1, [pc, #44]	; (8002b34 <_sbrk+0x30>)
 8002b06:	680b      	ldr	r3, [r1, #0]
 8002b08:	b18b      	cbz	r3, 8002b2e <_sbrk+0x2a>

	prev_heap_end = heap_end;

#ifdef FreeRTOS
	/* Use the NVIC offset register to locate the main stack pointer. */
	min_stack_ptr = (char*)(*(unsigned int *)*(unsigned int *)0xE000ED08);
 8002b0a:	4a0b      	ldr	r2, [pc, #44]	; (8002b38 <_sbrk+0x34>)
 8002b0c:	6812      	ldr	r2, [r2, #0]
 8002b0e:	6812      	ldr	r2, [r2, #0]
	/* Locate the STACK bottom address */
	min_stack_ptr -= MAX_STACK_SIZE;

	if (heap_end + incr > min_stack_ptr)
 8002b10:	4418      	add	r0, r3
 8002b12:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
 8002b16:	4290      	cmp	r0, r2
 8002b18:	d802      	bhi.n	8002b20 <_sbrk+0x1c>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8002b1a:	6008      	str	r0, [r1, #0]

	return (caddr_t) prev_heap_end;
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	4770      	bx	lr
	if (heap_end + incr > stack_ptr)
#endif
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002b20:	4b06      	ldr	r3, [pc, #24]	; (8002b3c <_sbrk+0x38>)
 8002b22:	220c      	movs	r2, #12
 8002b24:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002b26:	f04f 33ff 	mov.w	r3, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	4770      	bx	lr
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end,*min_stack_ptr;

	if (heap_end == 0)
		heap_end = &end;
 8002b2e:	4b04      	ldr	r3, [pc, #16]	; (8002b40 <_sbrk+0x3c>)
 8002b30:	600b      	str	r3, [r1, #0]
 8002b32:	e7ea      	b.n	8002b0a <_sbrk+0x6>
 8002b34:	20000e30 	.word	0x20000e30
 8002b38:	e000ed08 	.word	0xe000ed08
 8002b3c:	20000e6c 	.word	0x20000e6c
 8002b40:	20000e70 	.word	0x20000e70

08002b44 <_gettimeofday>:
 * _gettimeofday primitive (Stub function)
 * */
int _gettimeofday (struct timeval * tp, struct timezone * tzp)
{
  /* Return fixed data for the timezone.  */
  if (tzp)
 8002b44:	b111      	cbz	r1, 8002b4c <_gettimeofday+0x8>
    {
      tzp->tz_minuteswest = 0;
 8002b46:	2300      	movs	r3, #0
 8002b48:	600b      	str	r3, [r1, #0]
      tzp->tz_dsttime = 0;
 8002b4a:	604b      	str	r3, [r1, #4]
    }

  return 0;
}
 8002b4c:	2000      	movs	r0, #0
 8002b4e:	4770      	bx	lr

08002b50 <initialise_monitor_handles>:
void initialise_monitor_handles()
{
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop

08002b54 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002b54:	2001      	movs	r0, #1
 8002b56:	4770      	bx	lr

08002b58 <_kill>:

int _kill(int pid, int sig)
{
	errno = EINVAL;
 8002b58:	4b02      	ldr	r3, [pc, #8]	; (8002b64 <_kill+0xc>)
 8002b5a:	2216      	movs	r2, #22
 8002b5c:	601a      	str	r2, [r3, #0]
	return -1;
}
 8002b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8002b62:	4770      	bx	lr
 8002b64:	20000e6c 	.word	0x20000e6c

08002b68 <_exit>:
	return 1;
}

int _kill(int pid, int sig)
{
	errno = EINVAL;
 8002b68:	4b01      	ldr	r3, [pc, #4]	; (8002b70 <_exit+0x8>)
 8002b6a:	2216      	movs	r2, #22
 8002b6c:	601a      	str	r2, [r3, #0]
 8002b6e:	e7fe      	b.n	8002b6e <_exit+0x6>
 8002b70:	20000e6c 	.word	0x20000e6c

08002b74 <_write>:
	_kill(status, -1);
	while (1) {}
}

int _write(int file, char *ptr, int len)
{
 8002b74:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b76:	1e16      	subs	r6, r2, #0
 8002b78:	dd07      	ble.n	8002b8a <_write+0x16>
 8002b7a:	460c      	mov	r4, r1
 8002b7c:	198d      	adds	r5, r1, r6
		{
		   __io_putchar( *ptr++ );
 8002b7e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8002b82:	f3af 8000 	nop.w

int _write(int file, char *ptr, int len)
{
	int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b86:	42a5      	cmp	r5, r4
 8002b88:	d1f9      	bne.n	8002b7e <_write+0xa>
		{
		   __io_putchar( *ptr++ );
		}
	return len;
}
 8002b8a:	4630      	mov	r0, r6
 8002b8c:	bd70      	pop	{r4, r5, r6, pc}
 8002b8e:	bf00      	nop

08002b90 <_close>:

int _close(int file)
{
	return -1;
}
 8002b90:	f04f 30ff 	mov.w	r0, #4294967295
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop

08002b98 <_fstat>:

int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002b98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b9c:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002b9e:	2000      	movs	r0, #0
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop

08002ba4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002ba4:	2001      	movs	r0, #1
 8002ba6:	4770      	bx	lr

08002ba8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002ba8:	2000      	movs	r0, #0
 8002baa:	4770      	bx	lr

08002bac <_read>:

int _read(int file, char *ptr, int len)
{
 8002bac:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bae:	1e16      	subs	r6, r2, #0
 8002bb0:	dd07      	ble.n	8002bc2 <_read+0x16>
 8002bb2:	460c      	mov	r4, r1
 8002bb4:	198d      	adds	r5, r1, r6
	{
	  *ptr++ = __io_getchar();
 8002bb6:	f3af 8000 	nop.w
 8002bba:	f804 0b01 	strb.w	r0, [r4], #1

int _read(int file, char *ptr, int len)
{
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bbe:	42a5      	cmp	r5, r4
 8002bc0:	d1f9      	bne.n	8002bb6 <_read+0xa>
	{
	  *ptr++ = __io_getchar();
	}

   return len;
}
 8002bc2:	4630      	mov	r0, r6
 8002bc4:	bd70      	pop	{r4, r5, r6, pc}
 8002bc6:	bf00      	nop

08002bc8 <_open>:

int _open(char *path, int flags, ...)
{
 8002bc8:	b40e      	push	{r1, r2, r3}
	/* Pretend like we always fail */
	return -1;
}
 8002bca:	f04f 30ff 	mov.w	r0, #4294967295
 8002bce:	b003      	add	sp, #12
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop

08002bd4 <_wait>:

int _wait(int *status)
{
	errno = ECHILD;
 8002bd4:	4b02      	ldr	r3, [pc, #8]	; (8002be0 <_wait+0xc>)
 8002bd6:	220a      	movs	r2, #10
 8002bd8:	601a      	str	r2, [r3, #0]
	return -1;
}
 8002bda:	f04f 30ff 	mov.w	r0, #4294967295
 8002bde:	4770      	bx	lr
 8002be0:	20000e6c 	.word	0x20000e6c

08002be4 <_unlink>:

int _unlink(char *name)
{
	errno = ENOENT;
 8002be4:	4b02      	ldr	r3, [pc, #8]	; (8002bf0 <_unlink+0xc>)
 8002be6:	2202      	movs	r2, #2
 8002be8:	601a      	str	r2, [r3, #0]
	return -1;
}
 8002bea:	f04f 30ff 	mov.w	r0, #4294967295
 8002bee:	4770      	bx	lr
 8002bf0:	20000e6c 	.word	0x20000e6c

08002bf4 <_times>:

int _times(struct tms *buf)
{
	return -1;
}
 8002bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop

08002bfc <_stat>:

int _stat(char *file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002bfc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c00:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002c02:	2000      	movs	r0, #0
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop

08002c08 <_link>:

int _link(char *old, char *new)
{
	errno = EMLINK;
 8002c08:	4b02      	ldr	r3, [pc, #8]	; (8002c14 <_link+0xc>)
 8002c0a:	221f      	movs	r2, #31
 8002c0c:	601a      	str	r2, [r3, #0]
	return -1;
}
 8002c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8002c12:	4770      	bx	lr
 8002c14:	20000e6c 	.word	0x20000e6c

08002c18 <_fork>:

int _fork(void)
{
	errno = EAGAIN;
 8002c18:	4b02      	ldr	r3, [pc, #8]	; (8002c24 <_fork+0xc>)
 8002c1a:	220b      	movs	r2, #11
 8002c1c:	601a      	str	r2, [r3, #0]
	return -1;
}
 8002c1e:	f04f 30ff 	mov.w	r0, #4294967295
 8002c22:	4770      	bx	lr
 8002c24:	20000e6c 	.word	0x20000e6c

08002c28 <_execve>:

int _execve(char *name, char **argv, char **env)
{
	errno = ENOMEM;
 8002c28:	4b02      	ldr	r3, [pc, #8]	; (8002c34 <_execve+0xc>)
 8002c2a:	220c      	movs	r2, #12
 8002c2c:	601a      	str	r2, [r3, #0]
	return -1;
}
 8002c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8002c32:	4770      	bx	lr
 8002c34:	20000e6c 	.word	0x20000e6c
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop

08002c3c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop

08002c40 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8002c40:	b510      	push	{r4, lr}
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8002c42:	4b09      	ldr	r3, [pc, #36]	; (8002c68 <HAL_DeInit+0x28>)
 8002c44:	f04f 32ff 	mov.w	r2, #4294967295
  __HAL_RCC_APB1_RELEASE_RESET();
 8002c48:	2400      	movs	r4, #0
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8002c4a:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8002c4c:	621c      	str	r4, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8002c4e:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8002c50:	625c      	str	r4, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8002c52:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8002c54:	611c      	str	r4, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8002c56:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8002c58:	615c      	str	r4, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8002c5a:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8002c5c:	619c      	str	r4, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8002c5e:	f7ff ffed 	bl	8002c3c <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
}
 8002c62:	4620      	mov	r0, r4
 8002c64:	bd10      	pop	{r4, pc}
 8002c66:	bf00      	nop
 8002c68:	40023800 	.word	0x40023800

08002c6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c6c:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8002c6e:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <HAL_InitTick+0x24>)
 8002c70:	4a08      	ldr	r2, [pc, #32]	; (8002c94 <HAL_InitTick+0x28>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	fba2 2303 	umull	r2, r3, r2, r3
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c78:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8002c7a:	0998      	lsrs	r0, r3, #6
 8002c7c:	f000 f940 	bl	8002f00 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8002c80:	4621      	mov	r1, r4
 8002c82:	2200      	movs	r2, #0
 8002c84:	f04f 30ff 	mov.w	r0, #4294967295
 8002c88:	f000 f8d6 	bl	8002e38 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8002c8c:	2000      	movs	r0, #0
 8002c8e:	bd10      	pop	{r4, pc}
 8002c90:	20000000 	.word	0x20000000
 8002c94:	10624dd3 	.word	0x10624dd3

08002c98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c98:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c9a:	4b0b      	ldr	r3, [pc, #44]	; (8002cc8 <HAL_Init+0x30>)
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ca2:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002caa:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cb2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cb4:	2003      	movs	r0, #3
 8002cb6:	f000 f8ad 	bl	8002e14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cba:	2000      	movs	r0, #0
 8002cbc:	f7ff ffd6 	bl	8002c6c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002cc0:	f7ff fbea 	bl	8002498 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8002cc4:	2000      	movs	r0, #0
 8002cc6:	bd08      	pop	{r3, pc}
 8002cc8:	40023c00 	.word	0x40023c00

08002ccc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8002ccc:	4a02      	ldr	r2, [pc, #8]	; (8002cd8 <HAL_IncTick+0xc>)
 8002cce:	6813      	ldr	r3, [r2, #0]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	6013      	str	r3, [r2, #0]
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	20000e34 	.word	0x20000e34

08002cdc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002cdc:	4b01      	ldr	r3, [pc, #4]	; (8002ce4 <HAL_GetTick+0x8>)
 8002cde:	6818      	ldr	r0, [r3, #0]
}
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	20000e34 	.word	0x20000e34

08002ce8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002ce8:	b510      	push	{r4, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0U;
  tickstart = HAL_GetTick();
 8002cee:	f7ff fff5 	bl	8002cdc <HAL_GetTick>
 8002cf2:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8002cf4:	f7ff fff2 	bl	8002cdc <HAL_GetTick>
 8002cf8:	9b01      	ldr	r3, [sp, #4]
 8002cfa:	1b00      	subs	r0, r0, r4
 8002cfc:	4298      	cmp	r0, r3
 8002cfe:	d3f9      	bcc.n	8002cf4 <HAL_Delay+0xc>
  {
  }
}
 8002d00:	b002      	add	sp, #8
 8002d02:	bd10      	pop	{r4, pc}

08002d04 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8002d04:	4a02      	ldr	r2, [pc, #8]	; (8002d10 <HAL_SuspendTick+0xc>)
 8002d06:	6813      	ldr	r3, [r2, #0]
 8002d08:	f023 0302 	bic.w	r3, r3, #2
 8002d0c:	6013      	str	r3, [r2, #0]
 8002d0e:	4770      	bx	lr
 8002d10:	e000e010 	.word	0xe000e010

08002d14 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8002d14:	4a02      	ldr	r2, [pc, #8]	; (8002d20 <HAL_ResumeTick+0xc>)
 8002d16:	6813      	ldr	r3, [r2, #0]
 8002d18:	f043 0302 	orr.w	r3, r3, #2
 8002d1c:	6013      	str	r3, [r2, #0]
 8002d1e:	4770      	bx	lr
 8002d20:	e000e010 	.word	0xe000e010

08002d24 <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 return __STM32F4xx_HAL_VERSION;
}
 8002d24:	4800      	ldr	r0, [pc, #0]	; (8002d28 <HAL_GetHalVersion+0x4>)
 8002d26:	4770      	bx	lr
 8002d28:	01050000 	.word	0x01050000

08002d2c <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16U);
 8002d2c:	4b01      	ldr	r3, [pc, #4]	; (8002d34 <HAL_GetREVID+0x8>)
 8002d2e:	6818      	ldr	r0, [r3, #0]
}
 8002d30:	0c00      	lsrs	r0, r0, #16
 8002d32:	4770      	bx	lr
 8002d34:	e0042000 	.word	0xe0042000

08002d38 <HAL_GetDEVID>:
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8002d38:	4b02      	ldr	r3, [pc, #8]	; (8002d44 <HAL_GetDEVID+0xc>)
 8002d3a:	6818      	ldr	r0, [r3, #0]
}
 8002d3c:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	e0042000 	.word	0xe0042000

08002d48 <HAL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002d48:	4a02      	ldr	r2, [pc, #8]	; (8002d54 <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 8002d4a:	6853      	ldr	r3, [r2, #4]
 8002d4c:	f043 0301 	orr.w	r3, r3, #1
 8002d50:	6053      	str	r3, [r2, #4]
 8002d52:	4770      	bx	lr
 8002d54:	e0042000 	.word	0xe0042000

08002d58 <HAL_DBGMCU_DisableDBGSleepMode>:
  * @brief  Disable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002d58:	4a02      	ldr	r2, [pc, #8]	; (8002d64 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 8002d5a:	6853      	ldr	r3, [r2, #4]
 8002d5c:	f023 0301 	bic.w	r3, r3, #1
 8002d60:	6053      	str	r3, [r2, #4]
 8002d62:	4770      	bx	lr
 8002d64:	e0042000 	.word	0xe0042000

08002d68 <HAL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002d68:	4a02      	ldr	r2, [pc, #8]	; (8002d74 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 8002d6a:	6853      	ldr	r3, [r2, #4]
 8002d6c:	f043 0302 	orr.w	r3, r3, #2
 8002d70:	6053      	str	r3, [r2, #4]
 8002d72:	4770      	bx	lr
 8002d74:	e0042000 	.word	0xe0042000

08002d78 <HAL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002d78:	4a02      	ldr	r2, [pc, #8]	; (8002d84 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 8002d7a:	6853      	ldr	r3, [r2, #4]
 8002d7c:	f023 0302 	bic.w	r3, r3, #2
 8002d80:	6053      	str	r3, [r2, #4]
 8002d82:	4770      	bx	lr
 8002d84:	e0042000 	.word	0xe0042000

08002d88 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @brief  Enable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002d88:	4a02      	ldr	r2, [pc, #8]	; (8002d94 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 8002d8a:	6853      	ldr	r3, [r2, #4]
 8002d8c:	f043 0304 	orr.w	r3, r3, #4
 8002d90:	6053      	str	r3, [r2, #4]
 8002d92:	4770      	bx	lr
 8002d94:	e0042000 	.word	0xe0042000

08002d98 <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002d98:	4a02      	ldr	r2, [pc, #8]	; (8002da4 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 8002d9a:	6853      	ldr	r3, [r2, #4]
 8002d9c:	f023 0304 	bic.w	r3, r3, #4
 8002da0:	6053      	str	r3, [r2, #4]
 8002da2:	4770      	bx	lr
 8002da4:	e0042000 	.word	0xe0042000

08002da8 <HAL_EnableCompensationCell>:
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da8:	2101      	movs	r1, #1
 8002daa:	fa91 f2a1 	rbit	r2, r1
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)ENABLE;
 8002dae:	4b03      	ldr	r3, [pc, #12]	; (8002dbc <HAL_EnableCompensationCell+0x14>)
 8002db0:	fab2 f282 	clz	r2, r2
 8002db4:	4413      	add	r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	6019      	str	r1, [r3, #0]
 8002dba:	4770      	bx	lr
 8002dbc:	1089c100 	.word	0x1089c100

08002dc0 <HAL_DisableCompensationCell>:
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	fa92 f2a2 	rbit	r2, r2
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_DisableCompensationCell(void)
{
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)DISABLE;
 8002dc6:	4b04      	ldr	r3, [pc, #16]	; (8002dd8 <HAL_DisableCompensationCell+0x18>)
 8002dc8:	fab2 f282 	clz	r2, r2
 8002dcc:	4413      	add	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	601a      	str	r2, [r3, #0]
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	1089c100 	.word	0x1089c100

08002ddc <HAL_EnableMemorySwappingBank>:
 8002ddc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002de0:	fa93 f3a3 	rbit	r3, r3
  *
  * @retval None
  */
void HAL_EnableMemorySwappingBank(void)
{
  *(__IO uint32_t *)UFB_MODE_BB = (uint32_t)ENABLE;
 8002de4:	fab3 f383 	clz	r3, r3
 8002de8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002dec:	f503 231c 	add.w	r3, r3, #638976	; 0x9c000
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	2201      	movs	r2, #1
 8002df4:	601a      	str	r2, [r3, #0]
 8002df6:	4770      	bx	lr

08002df8 <HAL_DisableMemorySwappingBank>:
 8002df8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002dfc:	fa93 f3a3 	rbit	r3, r3
  * @retval None
  */
void HAL_DisableMemorySwappingBank(void)
{

  *(__IO uint32_t *)UFB_MODE_BB = (uint32_t)DISABLE;
 8002e00:	fab3 f383 	clz	r3, r3
 8002e04:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002e08:	f503 231c 	add.w	r3, r3, #638976	; 0x9c000
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	2200      	movs	r2, #0
 8002e10:	601a      	str	r2, [r3, #0]
 8002e12:	4770      	bx	lr

08002e14 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e14:	4a07      	ldr	r2, [pc, #28]	; (8002e34 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002e16:	68d1      	ldr	r1, [r2, #12]
 8002e18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e1c:	400b      	ands	r3, r1
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8002e1e:	0200      	lsls	r0, r0, #8
 8002e20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e24:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8002e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e2c:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8002e2e:	60d3      	str	r3, [r2, #12]
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	e000ed00 	.word	0xe000ed00

08002e38 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e38:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e3a:	4b19      	ldr	r3, [pc, #100]	; (8002ea0 <HAL_NVIC_SetPriority+0x68>)
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e42:	f1c3 0507 	rsb	r5, r3, #7
 8002e46:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e48:	f103 0404 	add.w	r4, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e4c:	bf28      	it	cs
 8002e4e:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e50:	2c06      	cmp	r4, #6
 8002e52:	d918      	bls.n	8002e86 <HAL_NVIC_SetPriority+0x4e>
 8002e54:	3b03      	subs	r3, #3
 8002e56:	2401      	movs	r4, #1
 8002e58:	409c      	lsls	r4, r3
 8002e5a:	3c01      	subs	r4, #1
 8002e5c:	4022      	ands	r2, r4

  return (
 8002e5e:	2401      	movs	r4, #1
 8002e60:	40ac      	lsls	r4, r5
 8002e62:	3c01      	subs	r4, #1
 8002e64:	4021      	ands	r1, r4
 8002e66:	fa01 f303 	lsl.w	r3, r1, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8002e6a:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8002e6c:	ea42 0203 	orr.w	r2, r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8002e70:	db0c      	blt.n	8002e8c <HAL_NVIC_SetPriority+0x54>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e72:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002e76:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002e7a:	0112      	lsls	r2, r2, #4
 8002e7c:	b2d2      	uxtb	r2, r2
 8002e7e:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002e82:	bc30      	pop	{r4, r5}
 8002e84:	4770      	bx	lr
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e86:	2200      	movs	r2, #0
 8002e88:	4613      	mov	r3, r2
 8002e8a:	e7e8      	b.n	8002e5e <HAL_NVIC_SetPriority+0x26>
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e8c:	4b05      	ldr	r3, [pc, #20]	; (8002ea4 <HAL_NVIC_SetPriority+0x6c>)
 8002e8e:	f000 000f 	and.w	r0, r0, #15
 8002e92:	0112      	lsls	r2, r2, #4
 8002e94:	4403      	add	r3, r0
 8002e96:	b2d2      	uxtb	r2, r2
 8002e98:	761a      	strb	r2, [r3, #24]
 8002e9a:	bc30      	pop	{r4, r5}
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	e000ed00 	.word	0xe000ed00
 8002ea4:	e000ecfc 	.word	0xe000ecfc

08002ea8 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002ea8:	f000 011f 	and.w	r1, r0, #31
 8002eac:	2301      	movs	r3, #1
 8002eae:	0940      	lsrs	r0, r0, #5
 8002eb0:	4a02      	ldr	r2, [pc, #8]	; (8002ebc <HAL_NVIC_EnableIRQ+0x14>)
 8002eb2:	408b      	lsls	r3, r1
 8002eb4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	e000e100 	.word	0xe000e100

08002ec0 <HAL_NVIC_DisableIRQ>:
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002ec0:	0943      	lsrs	r3, r0, #5
 8002ec2:	3320      	adds	r3, #32
 8002ec4:	f000 001f 	and.w	r0, r0, #31
 8002ec8:	2201      	movs	r2, #1
 8002eca:	4903      	ldr	r1, [pc, #12]	; (8002ed8 <HAL_NVIC_DisableIRQ+0x18>)
 8002ecc:	fa02 f000 	lsl.w	r0, r2, r0
 8002ed0:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	e000e100 	.word	0xe000e100

08002edc <HAL_NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002edc:	f3bf 8f4f 	dsb	sy
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002ee0:	4905      	ldr	r1, [pc, #20]	; (8002ef8 <HAL_NVIC_SystemReset+0x1c>)
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002ee2:	4b06      	ldr	r3, [pc, #24]	; (8002efc <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002ee4:	68ca      	ldr	r2, [r1, #12]
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002ee6:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002eea:	4313      	orrs	r3, r2
 8002eec:	60cb      	str	r3, [r1, #12]
 8002eee:	f3bf 8f4f 	dsb	sy
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8002ef2:	bf00      	nop
 8002ef4:	e7fd      	b.n	8002ef2 <HAL_NVIC_SystemReset+0x16>
 8002ef6:	bf00      	nop
 8002ef8:	e000ed00 	.word	0xe000ed00
 8002efc:	05fa0004 	.word	0x05fa0004

08002f00 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f00:	3801      	subs	r0, #1
 8002f02:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002f06:	d20d      	bcs.n	8002f24 <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f08:	4b07      	ldr	r3, [pc, #28]	; (8002f28 <HAL_SYSTICK_Config+0x28>)
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f0a:	b410      	push	{r4}
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f0c:	4c07      	ldr	r4, [pc, #28]	; (8002f2c <HAL_SYSTICK_Config+0x2c>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f0e:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f10:	2200      	movs	r2, #0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f12:	20f0      	movs	r0, #240	; 0xf0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f14:	2107      	movs	r1, #7
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f16:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f1a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f1c:	6019      	str	r1, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f1e:	4610      	mov	r0, r2
   return SysTick_Config(TicksNumb);
}
 8002f20:	bc10      	pop	{r4}
 8002f22:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f24:	2001      	movs	r0, #1
 8002f26:	4770      	bx	lr
 8002f28:	e000e010 	.word	0xe000e010
 8002f2c:	e000ed00 	.word	0xe000ed00

08002f30 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init: Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002f30:	b4f0      	push	{r4, r5, r6, r7}
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002f32:	4e13      	ldr	r6, [pc, #76]	; (8002f80 <HAL_MPU_ConfigRegion+0x50>)
 8002f34:	7843      	ldrb	r3, [r0, #1]
 8002f36:	60b3      	str	r3, [r6, #8]

  if ((MPU_Init->Enable) != RESET)
 8002f38:	7803      	ldrb	r3, [r0, #0]
 8002f3a:	b91b      	cbnz	r3, 8002f44 <HAL_MPU_ConfigRegion+0x14>
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00U;
 8002f3c:	60f3      	str	r3, [r6, #12]
    MPU->RASR = 0x00U;
 8002f3e:	6133      	str	r3, [r6, #16]
  }
}
 8002f40:	bcf0      	pop	{r4, r5, r6, r7}
 8002f42:	4770      	bx	lr
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8002f44:	6843      	ldr	r3, [r0, #4]
 8002f46:	60f3      	str	r3, [r6, #12]
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002f48:	7ac4      	ldrb	r4, [r0, #11]
 8002f4a:	7b03      	ldrb	r3, [r0, #12]
 8002f4c:	7805      	ldrb	r5, [r0, #0]
 8002f4e:	7a81      	ldrb	r1, [r0, #10]
 8002f50:	7b42      	ldrb	r2, [r0, #13]
 8002f52:	7b87      	ldrb	r7, [r0, #14]
 8002f54:	0624      	lsls	r4, r4, #24
 8002f56:	ea44 7403 	orr.w	r4, r4, r3, lsl #28
 8002f5a:	432c      	orrs	r4, r5
 8002f5c:	ea44 41c1 	orr.w	r1, r4, r1, lsl #19
 8002f60:	7bc3      	ldrb	r3, [r0, #15]
 8002f62:	7a44      	ldrb	r4, [r0, #9]
 8002f64:	7a00      	ldrb	r0, [r0, #8]
 8002f66:	ea41 4182 	orr.w	r1, r1, r2, lsl #18
 8002f6a:	ea41 4247 	orr.w	r2, r1, r7, lsl #17
 8002f6e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8002f72:	ea42 2304 	orr.w	r3, r2, r4, lsl #8
 8002f76:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f7a:	6133      	str	r3, [r6, #16]
  else
  {
    MPU->RBAR = 0x00U;
    MPU->RASR = 0x00U;
  }
}
 8002f7c:	bcf0      	pop	{r4, r5, r6, r7}
 8002f7e:	4770      	bx	lr
 8002f80:	e000ed90 	.word	0xe000ed90

08002f84 <HAL_NVIC_GetPriorityGrouping>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f84:	4b02      	ldr	r3, [pc, #8]	; (8002f90 <HAL_NVIC_GetPriorityGrouping+0xc>)
 8002f86:	68d8      	ldr	r0, [r3, #12]
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
}
 8002f88:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	e000ed00 	.word	0xe000ed00

08002f94 <HAL_NVIC_GetPriority>:
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) < 0)
 8002f94:	2800      	cmp	r0, #0
  * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 8002f96:	b470      	push	{r4, r5, r6}
 8002f98:	db22      	blt.n	8002fe0 <HAL_NVIC_GetPriority+0x4c>
  {
    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
  }
  else
  {
    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8002f9a:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002f9e:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002fa2:	f890 0300 	ldrb.w	r0, [r0, #768]	; 0x300
 8002fa6:	0900      	lsrs	r0, r0, #4
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fa8:	f001 0107 	and.w	r1, r1, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fac:	f1c1 0607 	rsb	r6, r1, #7
 8002fb0:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fb2:	f101 0404 	add.w	r4, r1, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fb6:	bf28      	it	cs
 8002fb8:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fba:	2c06      	cmp	r4, #6
 8002fbc:	d90d      	bls.n	8002fda <HAL_NVIC_GetPriority+0x46>
 8002fbe:	3903      	subs	r1, #3
 8002fc0:	2401      	movs	r4, #1
 8002fc2:	408c      	lsls	r4, r1
 8002fc4:	3c01      	subs	r4, #1
 8002fc6:	4004      	ands	r4, r0

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 8002fc8:	2501      	movs	r5, #1
 8002fca:	40b5      	lsls	r5, r6
 8002fcc:	40c8      	lsrs	r0, r1
 8002fce:	1e69      	subs	r1, r5, #1
 8002fd0:	4008      	ands	r0, r1
 8002fd2:	6010      	str	r0, [r2, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 8002fd4:	601c      	str	r4, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
}
 8002fd6:	bc70      	pop	{r4, r5, r6}
 8002fd8:	4770      	bx	lr
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fda:	2400      	movs	r4, #0
 8002fdc:	4621      	mov	r1, r4
 8002fde:	e7f3      	b.n	8002fc8 <HAL_NVIC_GetPriority+0x34>
__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) < 0)
  {
    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 8002fe0:	4c03      	ldr	r4, [pc, #12]	; (8002ff0 <HAL_NVIC_GetPriority+0x5c>)
 8002fe2:	f000 000f 	and.w	r0, r0, #15
 8002fe6:	4404      	add	r4, r0
 8002fe8:	7e20      	ldrb	r0, [r4, #24]
 8002fea:	0900      	lsrs	r0, r0, #4
 8002fec:	e7dc      	b.n	8002fa8 <HAL_NVIC_GetPriority+0x14>
 8002fee:	bf00      	nop
 8002ff0:	e000ecfc 	.word	0xe000ecfc

08002ff4 <HAL_NVIC_SetPendingIRQ>:
  \details Sets the pending bit of an external interrupt.
  \param [in]      IRQn  Interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002ff4:	0943      	lsrs	r3, r0, #5
 8002ff6:	3340      	adds	r3, #64	; 0x40
 8002ff8:	f000 001f 	and.w	r0, r0, #31
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	4903      	ldr	r1, [pc, #12]	; (800300c <HAL_NVIC_SetPendingIRQ+0x18>)
 8003000:	fa02 f000 	lsl.w	r0, r2, r0
 8003004:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	e000e100 	.word	0xe000e100

08003010 <HAL_NVIC_GetPendingIRQ>:
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
 */
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8003010:	0943      	lsrs	r3, r0, #5
 8003012:	4a05      	ldr	r2, [pc, #20]	; (8003028 <HAL_NVIC_GetPendingIRQ+0x18>)
 8003014:	3340      	adds	r3, #64	; 0x40
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
 8003016:	f000 001f 	and.w	r0, r0, #31
 800301a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800301e:	fa23 f000 	lsr.w	r0, r3, r0
}
 8003022:	f000 0001 	and.w	r0, r0, #1
 8003026:	4770      	bx	lr
 8003028:	e000e100 	.word	0xe000e100

0800302c <HAL_NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800302c:	0943      	lsrs	r3, r0, #5
 800302e:	3360      	adds	r3, #96	; 0x60
 8003030:	f000 001f 	and.w	r0, r0, #31
 8003034:	2201      	movs	r2, #1
 8003036:	4903      	ldr	r1, [pc, #12]	; (8003044 <HAL_NVIC_ClearPendingIRQ+0x18>)
 8003038:	fa02 f000 	lsl.w	r0, r2, r0
 800303c:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	e000e100 	.word	0xe000e100

08003048 <HAL_NVIC_GetActive>:
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
 */
__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
{
  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8003048:	0943      	lsrs	r3, r0, #5
 800304a:	4a05      	ldr	r2, [pc, #20]	; (8003060 <HAL_NVIC_GetActive+0x18>)
 800304c:	3380      	adds	r3, #128	; 0x80
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
 800304e:	f000 001f 	and.w	r0, r0, #31
 8003052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003056:	fa23 f000 	lsr.w	r0, r3, r0
}
 800305a:	f000 0001 	and.w	r0, r0, #1
 800305e:	4770      	bx	lr
 8003060:	e000e100 	.word	0xe000e100

08003064 <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003064:	4a04      	ldr	r2, [pc, #16]	; (8003078 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003066:	6813      	ldr	r3, [r2, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003068:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800306a:	bf0c      	ite	eq
 800306c:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003070:	f023 0304 	bicne.w	r3, r3, #4
 8003074:	6013      	str	r3, [r2, #0]
 8003076:	4770      	bx	lr
 8003078:	e000e010 	.word	0xe000e010

0800307c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop

08003080 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003080:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8003082:	f7ff fffb 	bl	800307c <HAL_SYSTICK_Callback>
 8003086:	bd08      	pop	{r3, pc}

08003088 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800308a:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 800308c:	f7ff fe26 	bl	8002cdc <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003090:	2c00      	cmp	r4, #0
 8003092:	d071      	beq.n	8003178 <HAL_DMA_Init+0xf0>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003094:	2302      	movs	r3, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003096:	6822      	ldr	r2, [r4, #0]
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003098:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800309c:	2100      	movs	r1, #0
 800309e:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80030a2:	6813      	ldr	r3, [r2, #0]
 80030a4:	f023 0301 	bic.w	r3, r3, #1
 80030a8:	4605      	mov	r5, r0
 80030aa:	6013      	str	r3, [r2, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030ac:	e004      	b.n	80030b8 <HAL_DMA_Init+0x30>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030ae:	f7ff fe15 	bl	8002cdc <HAL_GetTick>
 80030b2:	1b40      	subs	r0, r0, r5
 80030b4:	2805      	cmp	r0, #5
 80030b6:	d840      	bhi.n	800313a <HAL_DMA_Init+0xb2>
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030b8:	6823      	ldr	r3, [r4, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	07d1      	lsls	r1, r2, #31
 80030be:	d4f6      	bmi.n	80030ae <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030c0:	f104 000c 	add.w	r0, r4, #12
 80030c4:	c827      	ldmia	r0, {r0, r1, r2, r5}
 80030c6:	6867      	ldr	r7, [r4, #4]
 80030c8:	68a6      	ldr	r6, [r4, #8]
 80030ca:	433e      	orrs	r6, r7
 80030cc:	4306      	orrs	r6, r0
 80030ce:	430e      	orrs	r6, r1
 80030d0:	4316      	orrs	r6, r2
 80030d2:	69e0      	ldr	r0, [r4, #28]
 80030d4:	6a21      	ldr	r1, [r4, #32]
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80030d6:	681f      	ldr	r7, [r3, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80030d8:	4a36      	ldr	r2, [pc, #216]	; (80031b4 <HAL_DMA_Init+0x12c>)
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030da:	4335      	orrs	r5, r6
 80030dc:	4328      	orrs	r0, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030de:	6a65      	ldr	r5, [r4, #36]	; 0x24
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030e0:	4301      	orrs	r1, r0
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80030e2:	403a      	ands	r2, r7
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030e4:	2d04      	cmp	r5, #4
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030e6:	ea42 0201 	orr.w	r2, r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030ea:	d02d      	beq.n	8003148 <HAL_DMA_Init+0xc0>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80030ec:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80030ee:	6821      	ldr	r1, [r4, #0]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80030f0:	6a62      	ldr	r2, [r4, #36]	; 0x24
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80030f2:	694b      	ldr	r3, [r1, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030f4:	2a04      	cmp	r2, #4

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030f6:	f023 0307 	bic.w	r3, r3, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80030fa:	ea43 0302 	orr.w	r3, r3, r2

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030fe:	d028      	beq.n	8003152 <HAL_DMA_Init+0xca>
      return HAL_ERROR; 
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003100:	614b      	str	r3, [r1, #20]
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003102:	6823      	ldr	r3, [r4, #0]
 8003104:	482c      	ldr	r0, [pc, #176]	; (80031b8 <HAL_DMA_Init+0x130>)
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003106:	492d      	ldr	r1, [pc, #180]	; (80031bc <HAL_DMA_Init+0x134>)
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003108:	b2da      	uxtb	r2, r3
 800310a:	3a10      	subs	r2, #16
 800310c:	fba0 0202 	umull	r0, r2, r0, r2
 8003110:	0912      	lsrs	r2, r2, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003112:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003116:	5c89      	ldrb	r1, [r1, r2]
 8003118:	65e1      	str	r1, [r4, #92]	; 0x5c
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800311a:	f023 0303 	bic.w	r3, r3, #3
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
  
  if (stream_number > 3U)
 800311e:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003120:	bf88      	it	hi
 8003122:	3304      	addhi	r3, #4
  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003124:	223f      	movs	r2, #63	; 0x3f
 8003126:	408a      	lsls	r2, r1

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003128:	2501      	movs	r5, #1
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800312a:	2100      	movs	r1, #0
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800312c:	65a3      	str	r3, [r4, #88]	; 0x58
  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800312e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003130:	6561      	str	r1, [r4, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003132:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35

  return HAL_OK;
 8003136:	4608      	mov	r0, r1
 8003138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800313a:	2303      	movs	r3, #3
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800313c:	2220      	movs	r2, #32
 800313e:	6562      	str	r2, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003140:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003144:	4618      	mov	r0, r3
 8003146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003148:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800314a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800314c:	4301      	orrs	r1, r0
 800314e:	430a      	orrs	r2, r1
 8003150:	e7cc      	b.n	80030ec <HAL_DMA_Init+0x64>

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003152:	6aa2      	ldr	r2, [r4, #40]	; 0x28
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003154:	69a0      	ldr	r0, [r4, #24]

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003156:	4313      	orrs	r3, r2
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003158:	b980      	cbnz	r0, 800317c <HAL_DMA_Init+0xf4>
  {
    switch (tmp)
 800315a:	2a01      	cmp	r2, #1
 800315c:	d024      	beq.n	80031a8 <HAL_DMA_Init+0x120>
 800315e:	d301      	bcc.n	8003164 <HAL_DMA_Init+0xdc>
 8003160:	2a02      	cmp	r2, #2
 8003162:	d1cd      	bne.n	8003100 <HAL_DMA_Init+0x78>
      case DMA_FIFO_THRESHOLD_HALFFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003164:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003166:	01d2      	lsls	r2, r2, #7
 8003168:	d5ca      	bpl.n	8003100 <HAL_DMA_Init+0x78>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800316a:	2301      	movs	r3, #1
    tmp |= hdma->Init.FIFOThreshold;
    
    if(DMA_CheckFifoParam(hdma) != HAL_OK)
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800316c:	2240      	movs	r2, #64	; 0x40
 800316e:	6562      	str	r2, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003170:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      
      return HAL_ERROR; 
 8003174:	4618      	mov	r0, r3
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;

  return HAL_OK;
}
 8003176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8003178:	2001      	movs	r0, #1
 800317a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800317c:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8003180:	d004      	beq.n	800318c <HAL_DMA_Init+0x104>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003182:	2a02      	cmp	r2, #2
 8003184:	d9f1      	bls.n	800316a <HAL_DMA_Init+0xe2>
 8003186:	2a03      	cmp	r2, #3
 8003188:	d1ba      	bne.n	8003100 <HAL_DMA_Init+0x78>
 800318a:	e7eb      	b.n	8003164 <HAL_DMA_Init+0xdc>
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
  {
    switch (tmp)
 800318c:	2a03      	cmp	r2, #3
 800318e:	d8b7      	bhi.n	8003100 <HAL_DMA_Init+0x78>
 8003190:	a001      	add	r0, pc, #4	; (adr r0, 8003198 <HAL_DMA_Init+0x110>)
 8003192:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8003196:	bf00      	nop
 8003198:	0800316b 	.word	0x0800316b
 800319c:	08003165 	.word	0x08003165
 80031a0:	0800316b 	.word	0x0800316b
 80031a4:	080031a9 	.word	0x080031a9
        break;
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031a8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80031aa:	f1b2 7fc0 	cmp.w	r2, #25165824	; 0x1800000
 80031ae:	d1a7      	bne.n	8003100 <HAL_DMA_Init+0x78>
 80031b0:	e7db      	b.n	800316a <HAL_DMA_Init+0xe2>
 80031b2:	bf00      	nop
 80031b4:	f010803f 	.word	0xf010803f
 80031b8:	aaaaaaab 	.word	0xaaaaaaab
 80031bc:	0801260c 	.word	0x0801260c

080031c0 <HAL_DMA_DeInit>:
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80031c0:	2800      	cmp	r0, #0
 80031c2:	d038      	beq.n	8003236 <HAL_DMA_DeInit+0x76>
 80031c4:	4603      	mov	r3, r0
  {
    return HAL_ERROR;
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80031c6:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
 80031ca:	b2c0      	uxtb	r0, r0
 80031cc:	2802      	cmp	r0, #2
 80031ce:	d031      	beq.n	8003234 <HAL_DMA_DeInit+0x74>
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80031d0:	b430      	push	{r4, r5}
    /* Return error status */
    return HAL_BUSY;
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80031d2:	6818      	ldr	r0, [r3, #0]
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80031d4:	4d19      	ldr	r5, [pc, #100]	; (800323c <HAL_DMA_DeInit+0x7c>)
    /* Return error status */
    return HAL_BUSY;
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80031d6:	6802      	ldr	r2, [r0, #0]
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80031d8:	4c19      	ldr	r4, [pc, #100]	; (8003240 <HAL_DMA_DeInit+0x80>)
    /* Return error status */
    return HAL_BUSY;
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80031da:	f022 0201 	bic.w	r2, r2, #1
 80031de:	6002      	str	r2, [r0, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80031e0:	6819      	ldr	r1, [r3, #0]
 80031e2:	2200      	movs	r2, #0
 80031e4:	600a      	str	r2, [r1, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80031e6:	6819      	ldr	r1, [r3, #0]
 80031e8:	604a      	str	r2, [r1, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80031ea:	6819      	ldr	r1, [r3, #0]
 80031ec:	608a      	str	r2, [r1, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80031ee:	6819      	ldr	r1, [r3, #0]
 80031f0:	60ca      	str	r2, [r1, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80031f2:	6819      	ldr	r1, [r3, #0]
 80031f4:	610a      	str	r2, [r1, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	2121      	movs	r1, #33	; 0x21
 80031fa:	6151      	str	r1, [r2, #20]
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	b2d1      	uxtb	r1, r2
 8003200:	3910      	subs	r1, #16
 8003202:	fba5 0101 	umull	r0, r1, r5, r1
 8003206:	0909      	lsrs	r1, r1, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003208:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800320c:	5c60      	ldrb	r0, [r4, r1]
 800320e:	65d8      	str	r0, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003210:	f022 0203 	bic.w	r2, r2, #3
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
  
  if (stream_number > 3U)
 8003214:	2903      	cmp	r1, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003216:	bf88      	it	hi
 8003218:	3204      	addhi	r2, #4
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800321a:	213f      	movs	r1, #63	; 0x3f
 800321c:	fa01 f000 	lsl.w	r0, r1, r0

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003220:	2100      	movs	r1, #0
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003222:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003224:	6090      	str	r0, [r2, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003226:	6559      	str	r1, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003228:	f883 1034 	strb.w	r1, [r3, #52]	; 0x34

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800322c:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);

  return HAL_OK;
}
 8003230:	bc30      	pop	{r4, r5}
  hdma->State = HAL_DMA_STATE_RESET;

  /* Release Lock */
  __HAL_UNLOCK(hdma);

  return HAL_OK;
 8003232:	4608      	mov	r0, r1
}
 8003234:	4770      	bx	lr
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8003236:	2001      	movs	r0, #1
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	aaaaaaab 	.word	0xaaaaaaab
 8003240:	0801260c 	.word	0x0801260c

08003244 <HAL_DMA_Start>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003244:	b470      	push	{r4, r5, r6}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003246:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800324a:	2c01      	cmp	r4, #1
 800324c:	d00c      	beq.n	8003268 <HAL_DMA_Start+0x24>

  if(HAL_DMA_STATE_READY == hdma->State)
 800324e:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003252:	2501      	movs	r5, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 8003254:	42ac      	cmp	r4, r5
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003256:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800325a:	d008      	beq.n	800326e <HAL_DMA_Start+0x2a>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800325c:	2300      	movs	r3, #0
 800325e:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003262:	2002      	movs	r0, #2
  } 
  return status; 
}
 8003264:	bc70      	pop	{r4, r5, r6}
 8003266:	4770      	bx	lr
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003268:	2002      	movs	r0, #2
    
    /* Return error status */
    status = HAL_BUSY;
  } 
  return status; 
}
 800326a:	bc70      	pop	{r4, r5, r6}
 800326c:	4770      	bx	lr
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800326e:	6805      	ldr	r5, [r0, #0]
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003270:	2400      	movs	r4, #0
  __HAL_LOCK(hdma);

  if(HAL_DMA_STATE_READY == hdma->State)
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003272:	2602      	movs	r6, #2
 8003274:	f880 6035 	strb.w	r6, [r0, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003278:	6544      	str	r4, [r0, #84]	; 0x54
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800327a:	682c      	ldr	r4, [r5, #0]
 800327c:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8003280:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003282:	6804      	ldr	r4, [r0, #0]
 8003284:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003286:	6883      	ldr	r3, [r0, #8]
 8003288:	2b40      	cmp	r3, #64	; 0x40
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800328a:	6803      	ldr	r3, [r0, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800328c:	d009      	beq.n	80032a2 <HAL_DMA_Start+0x5e>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 800328e:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8003290:	6803      	ldr	r3, [r0, #0]
 8003292:	60da      	str	r2, [r3, #12]
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003294:	6802      	ldr	r2, [r0, #0]
 8003296:	6813      	ldr	r3, [r2, #0]
 8003298:	f043 0301 	orr.w	r3, r3, #1
 800329c:	6013      	str	r3, [r2, #0]
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;
 800329e:	2000      	movs	r0, #0
 80032a0:	e7e0      	b.n	8003264 <HAL_DMA_Start+0x20>

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80032a2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80032a4:	6803      	ldr	r3, [r0, #0]
 80032a6:	60d9      	str	r1, [r3, #12]
 80032a8:	e7f4      	b.n	8003294 <HAL_DMA_Start+0x50>
 80032aa:	bf00      	nop

080032ac <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032ac:	b4f0      	push	{r4, r5, r6, r7}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032ae:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80032b2:	2c01      	cmp	r4, #1
 80032b4:	d00d      	beq.n	80032d2 <HAL_DMA_Start_IT+0x26>
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032b6:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032ba:	6d86      	ldr	r6, [r0, #88]	; 0x58
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032bc:	2501      	movs	r5, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032be:	42ac      	cmp	r4, r5
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032c0:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032c4:	d008      	beq.n	80032d8 <HAL_DMA_Start_IT+0x2c>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80032c6:	2300      	movs	r3, #0
 80032c8:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80032cc:	2002      	movs	r0, #2
  }
  
  return status;
}
 80032ce:	bcf0      	pop	{r4, r5, r6, r7}
 80032d0:	4770      	bx	lr
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032d2:	2002      	movs	r0, #2
    /* Return error status */
    status = HAL_BUSY;
  }
  
  return status;
}
 80032d4:	bcf0      	pop	{r4, r5, r6, r7}
 80032d6:	4770      	bx	lr
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80032d8:	6805      	ldr	r5, [r0, #0]
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032da:	2400      	movs	r4, #0
  __HAL_LOCK(hdma);
  
  if(HAL_DMA_STATE_READY == hdma->State)
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032dc:	2702      	movs	r7, #2
 80032de:	f880 7035 	strb.w	r7, [r0, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032e2:	6544      	str	r4, [r0, #84]	; 0x54
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80032e4:	682c      	ldr	r4, [r5, #0]
 80032e6:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 80032ea:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80032ec:	6804      	ldr	r4, [r0, #0]
 80032ee:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032f0:	6883      	ldr	r3, [r0, #8]
 80032f2:	2b40      	cmp	r3, #64	; 0x40
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80032f4:	6803      	ldr	r3, [r0, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032f6:	d01e      	beq.n	8003336 <HAL_DMA_Start_IT+0x8a>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 80032f8:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 80032fa:	6803      	ldr	r3, [r0, #0]
 80032fc:	60da      	str	r2, [r3, #12]
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032fe:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8003300:	233f      	movs	r3, #63	; 0x3f
 8003302:	4093      	lsls	r3, r2
 8003304:	60b3      	str	r3, [r6, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003306:	6802      	ldr	r2, [r0, #0]
 8003308:	6813      	ldr	r3, [r2, #0]
 800330a:	f043 0316 	orr.w	r3, r3, #22
 800330e:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003310:	6802      	ldr	r2, [r0, #0]
 8003312:	6953      	ldr	r3, [r2, #20]
 8003314:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003318:	6153      	str	r3, [r2, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800331a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800331c:	b123      	cbz	r3, 8003328 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800331e:	6802      	ldr	r2, [r0, #0]
 8003320:	6813      	ldr	r3, [r2, #0]
 8003322:	f043 0308 	orr.w	r3, r3, #8
 8003326:	6013      	str	r3, [r2, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003328:	6802      	ldr	r2, [r0, #0]
 800332a:	6813      	ldr	r3, [r2, #0]
 800332c:	f043 0301 	orr.w	r3, r3, #1
 8003330:	6013      	str	r3, [r2, #0]
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;
 8003332:	2000      	movs	r0, #0
 8003334:	e7cb      	b.n	80032ce <HAL_DMA_Start_IT+0x22>

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003336:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003338:	6803      	ldr	r3, [r0, #0]
 800333a:	60d9      	str	r1, [r3, #12]
 800333c:	e7df      	b.n	80032fe <HAL_DMA_Start_IT+0x52>
 800333e:	bf00      	nop

08003340 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003340:	b570      	push	{r4, r5, r6, lr}
 8003342:	4604      	mov	r4, r0
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003344:	6d86      	ldr	r6, [r0, #88]	; 0x58
  
  uint32_t tickstart = HAL_GetTick();
 8003346:	f7ff fcc9 	bl	8002cdc <HAL_GetTick>
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800334a:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800334e:	2b02      	cmp	r3, #2
 8003350:	d006      	beq.n	8003360 <HAL_DMA_Abort+0x20>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003352:	2280      	movs	r2, #128	; 0x80
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003354:	2300      	movs	r3, #0
  
  uint32_t tickstart = HAL_GetTick();
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003356:	6562      	str	r2, [r4, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003358:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    
    return HAL_ERROR;
 800335c:	2001      	movs	r0, #1
 800335e:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003360:	6822      	ldr	r2, [r4, #0]
 8003362:	6813      	ldr	r3, [r2, #0]
 8003364:	f023 0316 	bic.w	r3, r3, #22
 8003368:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800336a:	6822      	ldr	r2, [r4, #0]
 800336c:	6953      	ldr	r3, [r2, #20]
 800336e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003372:	6153      	str	r3, [r2, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003374:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003376:	4605      	mov	r5, r0
 8003378:	b343      	cbz	r3, 80033cc <HAL_DMA_Abort+0x8c>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800337a:	6822      	ldr	r2, [r4, #0]
 800337c:	6813      	ldr	r3, [r2, #0]
 800337e:	f023 0308 	bic.w	r3, r3, #8
 8003382:	6013      	str	r3, [r2, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003384:	6822      	ldr	r2, [r4, #0]
 8003386:	6813      	ldr	r3, [r2, #0]
 8003388:	f023 0301 	bic.w	r3, r3, #1
 800338c:	6013      	str	r3, [r2, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800338e:	e004      	b.n	800339a <HAL_DMA_Abort+0x5a>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003390:	f7ff fca4 	bl	8002cdc <HAL_GetTick>
 8003394:	1b40      	subs	r0, r0, r5
 8003396:	2805      	cmp	r0, #5
 8003398:	d80f      	bhi.n	80033ba <HAL_DMA_Abort+0x7a>
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800339a:	6823      	ldr	r3, [r4, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f013 0301 	ands.w	r3, r3, #1
 80033a2:	d1f5      	bne.n	8003390 <HAL_DMA_Abort+0x50>
        return HAL_TIMEOUT;
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033a4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80033a6:	223f      	movs	r2, #63	; 0x3f
 80033a8:	408a      	lsls	r2, r1
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033aa:	2101      	movs	r1, #1
        return HAL_TIMEOUT;
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033ac:	60b2      	str	r2, [r6, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ae:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033b2:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  }
  return HAL_OK;
 80033b6:	4618      	mov	r0, r3
}
 80033b8:	bd70      	pop	{r4, r5, r6, pc}
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033ba:	2220      	movs	r2, #32
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033bc:	2300      	movs	r3, #0
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033be:	2003      	movs	r0, #3
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033c0:	6562      	str	r2, [r4, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033c2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033c6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80033ca:	bd70      	pop	{r4, r5, r6, pc}
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
    hdma->Instance->FCR &= ~(DMA_IT_FE);
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033cc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1d3      	bne.n	800337a <HAL_DMA_Abort+0x3a>
 80033d2:	e7d7      	b.n	8003384 <HAL_DMA_Abort+0x44>

080033d4 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033d4:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d003      	beq.n	80033e4 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033dc:	2380      	movs	r3, #128	; 0x80
 80033de:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80033e0:	2001      	movs	r0, #1
 80033e2:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033e4:	6802      	ldr	r2, [r0, #0]
    return HAL_ERROR;
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033e6:	2305      	movs	r3, #5
 80033e8:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033ec:	6813      	ldr	r3, [r2, #0]
 80033ee:	f023 0301 	bic.w	r3, r3, #1
 80033f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80033f4:	2000      	movs	r0, #0
}
 80033f6:	4770      	bx	lr

080033f8 <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout:       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 80033f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033fc:	4604      	mov	r4, r0
 80033fe:	4693      	mov	fp, r2
 8003400:	4688      	mov	r8, r1
  HAL_StatusTypeDef status = HAL_OK; 
  uint32_t temp;
  uint32_t tickstart = HAL_GetTick(); 
 8003402:	f7ff fc6b 	bl	8002cdc <HAL_GetTick>
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;
  
  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8003406:	6823      	ldr	r3, [r4, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	05da      	lsls	r2, r3, #23
 800340c:	d441      	bmi.n	8003492 <HAL_DMA_PollForTransfer+0x9a>
 800340e:	4681      	mov	r9, r0
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
  {
    /* Transfer Complete flag */
    temp = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003410:	6de2      	ldr	r2, [r4, #92]	; 0x5c
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
    return HAL_ERROR;
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8003412:	f1b8 0f00 	cmp.w	r8, #0
 8003416:	d039      	beq.n	800348c <HAL_DMA_PollForTransfer+0x94>
    temp = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
  }
  else
  {
    /* Half Transfer Complete flag */
    temp = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003418:	2310      	movs	r3, #16
 800341a:	4093      	lsls	r3, r2
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800341c:	6da5      	ldr	r5, [r4, #88]	; 0x58
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800341e:	4f3a      	ldr	r7, [pc, #232]	; (8003508 <HAL_DMA_PollForTransfer+0x110>)
    /* Half Transfer Complete flag */
    temp = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
  tmpisr = regs->ISR;
 8003420:	f8d5 a000 	ldr.w	sl, [r5]
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003424:	4e39      	ldr	r6, [pc, #228]	; (800350c <HAL_DMA_PollForTransfer+0x114>)
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
  tmpisr = regs->ISR;
  
  while((tmpisr & temp) == RESET )
 8003426:	ea13 0f0a 	tst.w	r3, sl
 800342a:	d143      	bne.n	80034b4 <HAL_DMA_PollForTransfer+0xbc>
        
        return HAL_TIMEOUT;
      }
    }
    
    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800342c:	f04f 0808 	mov.w	r8, #8
  tmpisr = regs->ISR;
  
  while((tmpisr & temp) == RESET )
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8003430:	f1bb 3fff 	cmp.w	fp, #4294967295
 8003434:	d008      	beq.n	8003448 <HAL_DMA_PollForTransfer+0x50>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8003436:	f1bb 0f00 	cmp.w	fp, #0
 800343a:	d030      	beq.n	800349e <HAL_DMA_PollForTransfer+0xa6>
 800343c:	f7ff fc4e 	bl	8002cdc <HAL_GetTick>
 8003440:	ebc9 0000 	rsb	r0, r9, r0
 8003444:	4583      	cmp	fp, r0
 8003446:	d32a      	bcc.n	800349e <HAL_DMA_PollForTransfer+0xa6>
        
        return HAL_TIMEOUT;
      }
    }
    
    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003448:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800344a:	fa08 f203 	lsl.w	r2, r8, r3
 800344e:	ea1a 0f02 	tst.w	sl, r2
 8003452:	d005      	beq.n	8003460 <HAL_DMA_PollForTransfer+0x68>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003454:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003456:	f043 0301 	orr.w	r3, r3, #1
 800345a:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800345c:	60aa      	str	r2, [r5, #8]
 800345e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003460:	fa07 f203 	lsl.w	r2, r7, r3
 8003464:	ea1a 0f02 	tst.w	sl, r2
 8003468:	d005      	beq.n	8003476 <HAL_DMA_PollForTransfer+0x7e>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800346a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800346c:	f043 0302 	orr.w	r3, r3, #2
 8003470:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003472:	60aa      	str	r2, [r5, #8]
 8003474:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003476:	fa06 f303 	lsl.w	r3, r6, r3
 800347a:	ea1a 0f03 	tst.w	sl, r3
 800347e:	d0d7      	beq.n	8003430 <HAL_DMA_PollForTransfer+0x38>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003480:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003482:	f042 0204 	orr.w	r2, r2, #4
 8003486:	6562      	str	r2, [r4, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003488:	60ab      	str	r3, [r5, #8]
 800348a:	e7cf      	b.n	800342c <HAL_DMA_PollForTransfer+0x34>
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
  {
    /* Transfer Complete flag */
    temp = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800348c:	2320      	movs	r3, #32
 800348e:	4093      	lsls	r3, r2
 8003490:	e7c4      	b.n	800341c <HAL_DMA_PollForTransfer+0x24>
  DMA_Base_Registers *regs;
  
  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003492:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003496:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8003498:	2001      	movs	r0, #1
 800349a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800349e:	2120      	movs	r1, #32

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034a0:	2200      	movs	r2, #0
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034a2:	2301      	movs	r3, #1
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034a4:	6561      	str	r1, [r4, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034a6:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034aa:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80034ae:	2003      	movs	r0, #3
 80034b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80034b4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80034b6:	b118      	cbz	r0, 80034c0 <HAL_DMA_PollForTransfer+0xc8>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80034b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80034ba:	07db      	lsls	r3, r3, #31
 80034bc:	d413      	bmi.n	80034e6 <HAL_DMA_PollForTransfer+0xee>
      hdma->State= HAL_DMA_STATE_READY;

      return HAL_ERROR;
   }

   status = HAL_ERROR;
 80034be:	2001      	movs	r0, #1
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80034c0:	6de2      	ldr	r2, [r4, #92]	; 0x5c

   status = HAL_ERROR;
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 80034c2:	f1b8 0f00 	cmp.w	r8, #0
 80034c6:	d004      	beq.n	80034d2 <HAL_DMA_PollForTransfer+0xda>
    hdma->State = HAL_DMA_STATE_READY;
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 80034c8:	2310      	movs	r3, #16
 80034ca:	4093      	lsls	r3, r2
 80034cc:	60ab      	str	r3, [r5, #8]
  }
  
  return status;
}
 80034ce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80034d2:	2330      	movs	r3, #48	; 0x30
 80034d4:	4093      	lsls	r3, r2
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    hdma->State = HAL_DMA_STATE_READY;
 80034d6:	2201      	movs	r2, #1
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80034d8:	60ab      	str	r3, [r5, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034da:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 80034de:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
 80034e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
    {
      HAL_DMA_Abort(hdma);
 80034e6:	4620      	mov	r0, r4
 80034e8:	f7ff ff2a 	bl	8003340 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80034ec:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80034ee:	2330      	movs	r3, #48	; 0x30
 80034f0:	4093      	lsls	r3, r2
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80034f2:	2100      	movs	r1, #0

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 80034f4:	2201      	movs	r2, #1
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
    {
      HAL_DMA_Abort(hdma);
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80034f6:	60ab      	str	r3, [r5, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80034f8:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 80034fc:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35

      return HAL_ERROR;
 8003500:	4610      	mov	r0, r2
 8003502:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003506:	bf00      	nop
 8003508:	00800001 	.word	0x00800001
 800350c:	00800004 	.word	0x00800004

08003510 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003512:	b083      	sub	sp, #12
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003514:	2300      	movs	r3, #0
  uint32_t timeout = SystemCoreClock / 9600;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003516:	6d87      	ldr	r7, [r0, #88]	; 0x58
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003518:	9301      	str	r3, [sp, #4]
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800351a:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  uint32_t timeout = SystemCoreClock / 9600;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;
 800351c:	683d      	ldr	r5, [r7, #0]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800351e:	2208      	movs	r2, #8
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003520:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003522:	fa02 f103 	lsl.w	r1, r2, r3
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8003526:	4865      	ldr	r0, [pc, #404]	; (80036bc <HAL_DMA_IRQHandler+0x1ac>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003528:	4229      	tst	r1, r5
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 800352a:	6806      	ldr	r6, [r0, #0]
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800352c:	d003      	beq.n	8003536 <HAL_DMA_IRQHandler+0x26>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800352e:	6821      	ldr	r1, [r4, #0]
 8003530:	6808      	ldr	r0, [r1, #0]
 8003532:	0740      	lsls	r0, r0, #29
 8003534:	d479      	bmi.n	800362a <HAL_DMA_IRQHandler+0x11a>
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003536:	4a62      	ldr	r2, [pc, #392]	; (80036c0 <HAL_DMA_IRQHandler+0x1b0>)
 8003538:	409a      	lsls	r2, r3
 800353a:	4215      	tst	r5, r2
 800353c:	d003      	beq.n	8003546 <HAL_DMA_IRQHandler+0x36>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800353e:	6821      	ldr	r1, [r4, #0]
 8003540:	6949      	ldr	r1, [r1, #20]
 8003542:	0609      	lsls	r1, r1, #24
 8003544:	d46a      	bmi.n	800361c <HAL_DMA_IRQHandler+0x10c>
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003546:	4a5f      	ldr	r2, [pc, #380]	; (80036c4 <HAL_DMA_IRQHandler+0x1b4>)
 8003548:	409a      	lsls	r2, r3
 800354a:	4215      	tst	r5, r2
 800354c:	d003      	beq.n	8003556 <HAL_DMA_IRQHandler+0x46>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800354e:	6821      	ldr	r1, [r4, #0]
 8003550:	6809      	ldr	r1, [r1, #0]
 8003552:	0788      	lsls	r0, r1, #30
 8003554:	d45b      	bmi.n	800360e <HAL_DMA_IRQHandler+0xfe>
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003556:	2210      	movs	r2, #16
 8003558:	409a      	lsls	r2, r3
 800355a:	4215      	tst	r5, r2
 800355c:	d003      	beq.n	8003566 <HAL_DMA_IRQHandler+0x56>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800355e:	6821      	ldr	r1, [r4, #0]
 8003560:	6809      	ldr	r1, [r1, #0]
 8003562:	0709      	lsls	r1, r1, #28
 8003564:	d441      	bmi.n	80035ea <HAL_DMA_IRQHandler+0xda>
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003566:	2220      	movs	r2, #32
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	421d      	tst	r5, r3
 800356e:	d003      	beq.n	8003578 <HAL_DMA_IRQHandler+0x68>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003570:	6822      	ldr	r2, [r4, #0]
 8003572:	6812      	ldr	r2, [r2, #0]
 8003574:	06d5      	lsls	r5, r2, #27
 8003576:	d426      	bmi.n	80035c6 <HAL_DMA_IRQHandler+0xb6>
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003578:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800357a:	b313      	cbz	r3, 80035c2 <HAL_DMA_IRQHandler+0xb2>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800357c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800357e:	07da      	lsls	r2, r3, #31
 8003580:	d51b      	bpl.n	80035ba <HAL_DMA_IRQHandler+0xaa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003582:	2305      	movs	r3, #5

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003584:	6821      	ldr	r1, [r4, #0]
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003586:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800358a:	680b      	ldr	r3, [r1, #0]
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 800358c:	4a4e      	ldr	r2, [pc, #312]	; (80036c8 <HAL_DMA_IRQHandler+0x1b8>)
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
    {
      hdma->State = HAL_DMA_STATE_ABORT;

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800358e:	f023 0301 	bic.w	r3, r3, #1
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8003592:	fba2 0206 	umull	r0, r2, r2, r6
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
    {
      hdma->State = HAL_DMA_STATE_ABORT;

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003596:	600b      	str	r3, [r1, #0]
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8003598:	0a92      	lsrs	r2, r2, #10
 800359a:	e003      	b.n	80035a4 <HAL_DMA_IRQHandler+0x94>
        if (++count > timeout)
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800359c:	6823      	ldr	r3, [r4, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	07db      	lsls	r3, r3, #31
 80035a2:	d504      	bpl.n	80035ae <HAL_DMA_IRQHandler+0x9e>
      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);

      do
      {
        if (++count > timeout)
 80035a4:	9b01      	ldr	r3, [sp, #4]
 80035a6:	3301      	adds	r3, #1
 80035a8:	429a      	cmp	r2, r3
 80035aa:	9301      	str	r3, [sp, #4]
 80035ac:	d2f6      	bcs.n	800359c <HAL_DMA_IRQHandler+0x8c>
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80035ae:	2200      	movs	r2, #0

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035b0:	2301      	movs	r3, #1
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80035b2:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035b6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80035ba:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80035bc:	b10b      	cbz	r3, 80035c2 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035be:	4620      	mov	r0, r4
 80035c0:	4798      	blx	r3
    }
  }
}
 80035c2:	b003      	add	sp, #12
 80035c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80035c6:	60bb      	str	r3, [r7, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80035c8:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80035cc:	2b05      	cmp	r3, #5
 80035ce:	d040      	beq.n	8003652 <HAL_DMA_IRQHandler+0x142>
          hdma->XferAbortCallback(hdma);
        }
        return;
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035d0:	6823      	ldr	r3, [r4, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	0350      	lsls	r0, r2, #13
 80035d6:	d55b      	bpl.n	8003690 <HAL_DMA_IRQHandler+0x180>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	0319      	lsls	r1, r3, #12
 80035dc:	d566      	bpl.n	80036ac <HAL_DMA_IRQHandler+0x19c>

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
        }

        if(hdma->XferCpltCallback != NULL)
 80035de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d0c9      	beq.n	8003578 <HAL_DMA_IRQHandler+0x68>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80035e4:	4620      	mov	r0, r4
 80035e6:	4798      	blx	r3
 80035e8:	e7c6      	b.n	8003578 <HAL_DMA_IRQHandler+0x68>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80035ea:	60ba      	str	r2, [r7, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035ec:	6823      	ldr	r3, [r4, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	0350      	lsls	r0, r2, #13
 80035f2:	d427      	bmi.n	8003644 <HAL_DMA_IRQHandler+0x134>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	05d2      	lsls	r2, r2, #23
 80035f8:	d403      	bmi.n	8003602 <HAL_DMA_IRQHandler+0xf2>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	f022 0208 	bic.w	r2, r2, #8
 8003600:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003602:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003604:	b10b      	cbz	r3, 800360a <HAL_DMA_IRQHandler+0xfa>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003606:	4620      	mov	r0, r4
 8003608:	4798      	blx	r3
 800360a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800360c:	e7ab      	b.n	8003566 <HAL_DMA_IRQHandler+0x56>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800360e:	60ba      	str	r2, [r7, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003610:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003612:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003614:	f042 0204 	orr.w	r2, r2, #4
 8003618:	6562      	str	r2, [r4, #84]	; 0x54
 800361a:	e79c      	b.n	8003556 <HAL_DMA_IRQHandler+0x46>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800361c:	60ba      	str	r2, [r7, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800361e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003620:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003622:	f042 0202 	orr.w	r2, r2, #2
 8003626:	6562      	str	r2, [r4, #84]	; 0x54
 8003628:	e78d      	b.n	8003546 <HAL_DMA_IRQHandler+0x36>
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800362a:	680b      	ldr	r3, [r1, #0]
 800362c:	f023 0304 	bic.w	r3, r3, #4
 8003630:	600b      	str	r3, [r1, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003632:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003634:	409a      	lsls	r2, r3
 8003636:	60ba      	str	r2, [r7, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003638:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800363a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800363c:	f042 0201 	orr.w	r2, r2, #1
 8003640:	6562      	str	r2, [r4, #84]	; 0x54
 8003642:	e778      	b.n	8003536 <HAL_DMA_IRQHandler+0x26>
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	0319      	lsls	r1, r3, #12
 8003648:	d5db      	bpl.n	8003602 <HAL_DMA_IRQHandler+0xf2>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800364a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1da      	bne.n	8003606 <HAL_DMA_IRQHandler+0xf6>
 8003650:	e7db      	b.n	800360a <HAL_DMA_IRQHandler+0xfa>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003652:	6822      	ldr	r2, [r4, #0]
 8003654:	6813      	ldr	r3, [r2, #0]
 8003656:	f023 0316 	bic.w	r3, r3, #22
 800365a:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800365c:	6822      	ldr	r2, [r4, #0]
 800365e:	6953      	ldr	r3, [r2, #20]
 8003660:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003664:	6153      	str	r3, [r2, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003666:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003668:	b323      	cbz	r3, 80036b4 <HAL_DMA_IRQHandler+0x1a4>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800366a:	6822      	ldr	r2, [r4, #0]
 800366c:	6813      	ldr	r3, [r2, #0]
 800366e:	f023 0308 	bic.w	r3, r3, #8
 8003672:	6013      	str	r3, [r2, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003674:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003676:	233f      	movs	r3, #63	; 0x3f
 8003678:	4093      	lsls	r3, r2
 800367a:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;

        if(hdma->XferAbortCallback != NULL)
 800367c:	6d23      	ldr	r3, [r4, #80]	; 0x50

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800367e:	2100      	movs	r1, #0

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003680:	2201      	movs	r2, #1

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003682:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003686:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800368a:	2b00      	cmp	r3, #0
 800368c:	d197      	bne.n	80035be <HAL_DMA_IRQHandler+0xae>
 800368e:	e798      	b.n	80035c2 <HAL_DMA_IRQHandler+0xb2>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8003696:	d1a2      	bne.n	80035de <HAL_DMA_IRQHandler+0xce>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003698:	6819      	ldr	r1, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800369a:	2001      	movs	r0, #1
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800369c:	f021 0110 	bic.w	r1, r1, #16
 80036a0:	6019      	str	r1, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80036a2:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80036a6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 80036aa:	e798      	b.n	80035de <HAL_DMA_IRQHandler+0xce>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
        {
          if(hdma->XferM1CpltCallback != NULL)
 80036ac:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d198      	bne.n	80035e4 <HAL_DMA_IRQHandler+0xd4>
 80036b2:	e761      	b.n	8003578 <HAL_DMA_IRQHandler+0x68>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
        hdma->Instance->FCR &= ~(DMA_IT_FE);
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036b4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1d7      	bne.n	800366a <HAL_DMA_IRQHandler+0x15a>
 80036ba:	e7db      	b.n	8003674 <HAL_DMA_IRQHandler+0x164>
 80036bc:	20000000 	.word	0x20000000
 80036c0:	00800001 	.word	0x00800001
 80036c4:	00800004 	.word	0x00800004
 80036c8:	1b4e81b5 	.word	0x1b4e81b5

080036cc <HAL_DMA_RegisterCallback>:
{

  HAL_StatusTypeDef status = HAL_OK;

  /* Process locked */
  __HAL_LOCK(hdma);
 80036cc:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d00e      	beq.n	80036f2 <HAL_DMA_RegisterCallback+0x26>
  * @param  pCallback:            pointer to private callbacsk function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 80036d4:	b410      	push	{r4}
 80036d6:	4604      	mov	r4, r0
  HAL_StatusTypeDef status = HAL_OK;

  /* Process locked */
  __HAL_LOCK(hdma);

  if(HAL_DMA_STATE_READY == hdma->State)
 80036d8:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
{

  HAL_StatusTypeDef status = HAL_OK;

  /* Process locked */
  __HAL_LOCK(hdma);
 80036dc:	2301      	movs	r3, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 80036de:	4298      	cmp	r0, r3
{

  HAL_StatusTypeDef status = HAL_OK;

  /* Process locked */
  __HAL_LOCK(hdma);
 80036e0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80036e4:	d007      	beq.n	80036f6 <HAL_DMA_RegisterCallback+0x2a>
    /* Return error status */
    status =  HAL_ERROR;
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80036e6:	2200      	movs	r2, #0
 80036e8:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  
  return status;
 80036ec:	4618      	mov	r0, r3
}
 80036ee:	bc10      	pop	{r4}
 80036f0:	4770      	bx	lr
{

  HAL_StatusTypeDef status = HAL_OK;

  /* Process locked */
  __HAL_LOCK(hdma);
 80036f2:	2002      	movs	r0, #2
 80036f4:	4770      	bx	lr

  if(HAL_DMA_STATE_READY == hdma->State)
  {
    switch (CallbackID)
 80036f6:	2905      	cmp	r1, #5
 80036f8:	d816      	bhi.n	8003728 <HAL_DMA_RegisterCallback+0x5c>
 80036fa:	e8df f001 	tbb	[pc, r1]
 80036fe:	0f12      	.short	0x0f12
 8003700:	0306090c 	.word	0x0306090c
    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
      break;

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8003704:	6522      	str	r2, [r4, #80]	; 0x50
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{

  HAL_StatusTypeDef status = HAL_OK;
 8003706:	2300      	movs	r3, #0
      hdma->XferErrorCallback = pCallback;
      break;

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
      break;
 8003708:	e7ed      	b.n	80036e6 <HAL_DMA_RegisterCallback+0x1a>
    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
      break;

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 800370a:	64e2      	str	r2, [r4, #76]	; 0x4c
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{

  HAL_StatusTypeDef status = HAL_OK;
 800370c:	2300      	movs	r3, #0
      hdma->XferM1HalfCpltCallback = pCallback;
      break;

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
      break;
 800370e:	e7ea      	b.n	80036e6 <HAL_DMA_RegisterCallback+0x1a>
    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
      break;

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 8003710:	64a2      	str	r2, [r4, #72]	; 0x48
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{

  HAL_StatusTypeDef status = HAL_OK;
 8003712:	2300      	movs	r3, #0
      hdma->XferM1CpltCallback = pCallback;
      break;

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
      break;
 8003714:	e7e7      	b.n	80036e6 <HAL_DMA_RegisterCallback+0x1a>
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
      break;

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 8003716:	6462      	str	r2, [r4, #68]	; 0x44
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{

  HAL_StatusTypeDef status = HAL_OK;
 8003718:	2300      	movs	r3, #0
      hdma->XferHalfCpltCallback = pCallback;
      break;

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
      break;
 800371a:	e7e4      	b.n	80036e6 <HAL_DMA_RegisterCallback+0x1a>
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
      break;

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 800371c:	6422      	str	r2, [r4, #64]	; 0x40
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{

  HAL_StatusTypeDef status = HAL_OK;
 800371e:	2300      	movs	r3, #0
      hdma->XferCpltCallback = pCallback;
      break;

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
      break;
 8003720:	e7e1      	b.n	80036e6 <HAL_DMA_RegisterCallback+0x1a>
  if(HAL_DMA_STATE_READY == hdma->State)
  {
    switch (CallbackID)
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8003722:	63e2      	str	r2, [r4, #60]	; 0x3c
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{

  HAL_StatusTypeDef status = HAL_OK;
 8003724:	2300      	movs	r3, #0
  {
    switch (CallbackID)
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
      break;
 8003726:	e7de      	b.n	80036e6 <HAL_DMA_RegisterCallback+0x1a>
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{

  HAL_StatusTypeDef status = HAL_OK;
 8003728:	2300      	movs	r3, #0
 800372a:	e7dc      	b.n	80036e6 <HAL_DMA_RegisterCallback+0x1a>

0800372c <HAL_DMA_UnRegisterCallback>:
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800372c:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8003730:	2b01      	cmp	r3, #1
  * @param  CallbackID:           User Callback identifer
  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
  * @retval HAL status
  */              
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 8003732:	4602      	mov	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003734:	d00b      	beq.n	800374e <HAL_DMA_UnRegisterCallback+0x22>
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003736:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800373a:	2301      	movs	r3, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800373c:	4298      	cmp	r0, r3
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800373e:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003742:	d006      	beq.n	8003752 <HAL_DMA_UnRegisterCallback+0x26>
  {
    status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003744:	2100      	movs	r1, #0
  
  return status;
 8003746:	4618      	mov	r0, r3
  {
    status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003748:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
  
  return status;
 800374c:	4770      	bx	lr
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800374e:	2002      	movs	r0, #2
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
  
  return status;
}
 8003750:	4770      	bx	lr
  /* Process locked */
  __HAL_LOCK(hdma);
  
  if(HAL_DMA_STATE_READY == hdma->State)
  {
    switch (CallbackID)
 8003752:	2906      	cmp	r1, #6
 8003754:	d81f      	bhi.n	8003796 <HAL_DMA_UnRegisterCallback+0x6a>
 8003756:	e8df f001 	tbb	[pc, r1]
 800375a:	181b      	.short	0x181b
 800375c:	0c0f1215 	.word	0x0c0f1215
 8003760:	04          	.byte	0x04
 8003761:	00          	.byte	0x00
    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = NULL;
      break; 
      
    case   HAL_DMA_XFER_ALL_CB_ID:
      hdma->XferCpltCallback = NULL;
 8003762:	2300      	movs	r3, #0
 8003764:	63d3      	str	r3, [r2, #60]	; 0x3c
      hdma->XferHalfCpltCallback = NULL;
 8003766:	6413      	str	r3, [r2, #64]	; 0x40
      hdma->XferM1CpltCallback = NULL;
 8003768:	6453      	str	r3, [r2, #68]	; 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 800376a:	6493      	str	r3, [r2, #72]	; 0x48
      hdma->XferErrorCallback = NULL;
 800376c:	64d3      	str	r3, [r2, #76]	; 0x4c
      hdma->XferAbortCallback = NULL;
 800376e:	6513      	str	r3, [r2, #80]	; 0x50
      break; 
 8003770:	e7e8      	b.n	8003744 <HAL_DMA_UnRegisterCallback+0x18>
    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = NULL;
      break;
      
    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = NULL;
 8003772:	2300      	movs	r3, #0
 8003774:	6513      	str	r3, [r2, #80]	; 0x50
      break; 
 8003776:	e7e5      	b.n	8003744 <HAL_DMA_UnRegisterCallback+0x18>
    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = NULL;
      break;
      
    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = NULL;
 8003778:	2300      	movs	r3, #0
 800377a:	64d3      	str	r3, [r2, #76]	; 0x4c
      break;
 800377c:	e7e2      	b.n	8003744 <HAL_DMA_UnRegisterCallback+0x18>
    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = NULL;
      break;
      
    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = NULL;
 800377e:	2300      	movs	r3, #0
 8003780:	6493      	str	r3, [r2, #72]	; 0x48
      break;
 8003782:	e7df      	b.n	8003744 <HAL_DMA_UnRegisterCallback+0x18>
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = NULL;
      break;
      
    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = NULL;
 8003784:	2300      	movs	r3, #0
 8003786:	6453      	str	r3, [r2, #68]	; 0x44
      break;
 8003788:	e7dc      	b.n	8003744 <HAL_DMA_UnRegisterCallback+0x18>
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = NULL;
      break;
      
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = NULL;
 800378a:	2300      	movs	r3, #0
 800378c:	6413      	str	r3, [r2, #64]	; 0x40
      break;
 800378e:	e7d9      	b.n	8003744 <HAL_DMA_UnRegisterCallback+0x18>
  if(HAL_DMA_STATE_READY == hdma->State)
  {
    switch (CallbackID)
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = NULL;
 8003790:	2300      	movs	r3, #0
 8003792:	63d3      	str	r3, [r2, #60]	; 0x3c
      break;
 8003794:	e7d6      	b.n	8003744 <HAL_DMA_UnRegisterCallback+0x18>
      hdma->XferErrorCallback = NULL;
      hdma->XferAbortCallback = NULL;
      break; 
      
    default:
      status = HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e7d4      	b.n	8003744 <HAL_DMA_UnRegisterCallback+0x18>
 800379a:	bf00      	nop

0800379c <HAL_DMA_GetState>:
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  return hdma->State;
 800379c:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop

080037a4 <HAL_DMA_GetError>:
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
  return hdma->ErrorCode;
 80037a4:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 80037a6:	4770      	bx	lr

080037a8 <DMA2D_SetConfig>:
  * @param  Width:      The width of data to be transferred from source to destination.
  * @param  Height:     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80037a8:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmp2 = 0U;
  uint32_t tmp3 = 0U;
  uint32_t tmp4 = 0U;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_POSITION_NLR_PL)));
 80037aa:	6807      	ldr	r7, [r0, #0]
  * @param  Width:      The width of data to be transferred from source to destination.
  * @param  Height:     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80037ac:	9d04      	ldr	r5, [sp, #16]
  uint32_t tmp2 = 0U;
  uint32_t tmp3 = 0U;
  uint32_t tmp4 = 0U;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_POSITION_NLR_PL)));
 80037ae:	6c7e      	ldr	r6, [r7, #68]	; 0x44
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b0:	4c25      	ldr	r4, [pc, #148]	; (8003848 <DMA2D_SetConfig+0xa0>)
 80037b2:	fa94 f4a4 	rbit	r4, r4
 80037b6:	fab4 f484 	clz	r4, r4
 80037ba:	f006 4640 	and.w	r6, r6, #3221225472	; 0xc0000000
 80037be:	40a3      	lsls	r3, r4
 80037c0:	4335      	orrs	r5, r6
 80037c2:	432b      	orrs	r3, r5
 80037c4:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80037c6:	6803      	ldr	r3, [r0, #0]
 80037c8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80037ca:	6843      	ldr	r3, [r0, #4]
 80037cc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80037d0:	d003      	beq.n	80037da <DMA2D_SetConfig+0x32>
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
  }
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80037d2:	6803      	ldr	r3, [r0, #0]
 80037d4:	60d9      	str	r1, [r3, #12]
  }
}
 80037d6:	bcf0      	pop	{r4, r5, r6, r7}
 80037d8:	4770      	bx	lr
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80037da:	6882      	ldr	r2, [r0, #8]
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80037dc:	f001 477f 	and.w	r7, r1, #4278190080	; 0xff000000
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80037e0:	f401 037f 	and.w	r3, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80037e4:	f401 467f 	and.w	r6, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80037e8:	b2c9      	uxtb	r1, r1

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80037ea:	b19a      	cbz	r2, 8003814 <DMA2D_SetConfig+0x6c>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80037ec:	2a01      	cmp	r2, #1
 80037ee:	d015      	beq.n	800381c <DMA2D_SetConfig+0x74>
    {
      tmp = (tmp3 | tmp2 | tmp4);
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80037f0:	2a02      	cmp	r2, #2
 80037f2:	d016      	beq.n	8003822 <DMA2D_SetConfig+0x7a>
      tmp2 = (tmp2 >> 19U);
      tmp3 = (tmp3 >> 10U);
      tmp4 = (tmp4 >> 3U);
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80037f4:	2a03      	cmp	r2, #3
 80037f6:	d01c      	beq.n	8003832 <DMA2D_SetConfig+0x8a>
    {
      tmp1 = (tmp1 >> 28U);
      tmp2 = (tmp2 >> 20U);
      tmp3 = (tmp3 >> 12U);
      tmp4 = (tmp4 >> 4U);
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80037f8:	0d1a      	lsrs	r2, r3, #20
 80037fa:	0214      	lsls	r4, r2, #8
 80037fc:	0b32      	lsrs	r2, r6, #12
 80037fe:	ea44 1202 	orr.w	r2, r4, r2, lsl #4
 8003802:	ea42 1111 	orr.w	r1, r2, r1, lsr #4
 8003806:	0f3a      	lsrs	r2, r7, #28
 8003808:	ea41 3102 	orr.w	r1, r1, r2, lsl #12
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800380c:	6803      	ldr	r3, [r0, #0]
 800380e:	6399      	str	r1, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003810:	bcf0      	pop	{r4, r5, r6, r7}
 8003812:	4770      	bx	lr
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8003814:	433b      	orrs	r3, r7
 8003816:	4333      	orrs	r3, r6
 8003818:	4319      	orrs	r1, r3
 800381a:	e7f7      	b.n	800380c <DMA2D_SetConfig+0x64>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800381c:	4333      	orrs	r3, r6
 800381e:	4319      	orrs	r1, r3
 8003820:	e7f4      	b.n	800380c <DMA2D_SetConfig+0x64>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
    {
      tmp2 = (tmp2 >> 19U);
      tmp3 = (tmp3 >> 10U);
      tmp4 = (tmp4 >> 3U);
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003822:	0cdc      	lsrs	r4, r3, #19
 8003824:	02e4      	lsls	r4, r4, #11
 8003826:	0ab2      	lsrs	r2, r6, #10
 8003828:	ea44 1242 	orr.w	r2, r4, r2, lsl #5
 800382c:	ea42 01d1 	orr.w	r1, r2, r1, lsr #3
 8003830:	e7ec      	b.n	800380c <DMA2D_SetConfig+0x64>
    {
      tmp1 = (tmp1 >> 31U);
      tmp2 = (tmp2 >> 19U);
      tmp3 = (tmp3 >> 11U);
      tmp4 = (tmp4 >> 3U);
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003832:	0cdc      	lsrs	r4, r3, #19
 8003834:	02a5      	lsls	r5, r4, #10
 8003836:	0af4      	lsrs	r4, r6, #11
 8003838:	ea45 1444 	orr.w	r4, r5, r4, lsl #5
 800383c:	ea44 01d1 	orr.w	r1, r4, r1, lsr #3
 8003840:	0ffa      	lsrs	r2, r7, #31
 8003842:	ea41 31c2 	orr.w	r1, r1, r2, lsl #15
 8003846:	e7e1      	b.n	800380c <DMA2D_SetConfig+0x64>
 8003848:	3fff0000 	.word	0x3fff0000
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop

08003850 <HAL_DMA2D_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8003850:	b360      	cbz	r0, 80038ac <HAL_DMA2D_Init+0x5c>
  * @param  hdma2d: pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003852:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_DMA2D_ALL_INSTANCE(hdma2d->Instance));
  assert_param(IS_DMA2D_MODE(hdma2d->Init.Mode));
  assert_param(IS_DMA2D_CMODE(hdma2d->Init.ColorMode));
  assert_param(IS_DMA2D_OFFSET(hdma2d->Init.OutputOffset));

  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003854:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003858:	4604      	mov	r4, r0
 800385a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800385e:	b303      	cbz	r3, 80038a2 <HAL_DMA2D_Init+0x52>

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003860:	6821      	ldr	r1, [r4, #0]
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
  }

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003862:	2302      	movs	r3, #2
 8003864:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003868:	680a      	ldr	r2, [r1, #0]
 800386a:	6863      	ldr	r3, [r4, #4]
 800386c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8003870:	4313      	orrs	r3, r2
 8003872:	600b      	str	r3, [r1, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003874:	6821      	ldr	r1, [r4, #0]
 8003876:	68a3      	ldr	r3, [r4, #8]
 8003878:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 800387a:	f022 0207 	bic.w	r2, r2, #7
 800387e:	4313      	orrs	r3, r2
 8003880:	634b      	str	r3, [r1, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);  
 8003882:	6821      	ldr	r1, [r4, #0]
 8003884:	68e2      	ldr	r2, [r4, #12]
 8003886:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003888:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800388c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003890:	4313      	orrs	r3, r2

  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003892:	2501      	movs	r5, #1

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);  

  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003894:	2200      	movs	r2, #0

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);  
 8003896:	640b      	str	r3, [r1, #64]	; 0x40

  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003898:	63e2      	str	r2, [r4, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800389a:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39

  return HAL_OK;
 800389e:	4610      	mov	r0, r2
 80038a0:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_DMA2D_OFFSET(hdma2d->Init.OutputOffset));

  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80038a2:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80038a6:	f7fe fe27 	bl	80024f8 <HAL_DMA2D_MspInit>
 80038aa:	e7d9      	b.n	8003860 <HAL_DMA2D_Init+0x10>
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
  {
     return HAL_ERROR;
 80038ac:	2001      	movs	r0, #1
 80038ae:	4770      	bx	lr
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop

080038b4 <HAL_DMA2D_Start>:
  * @param  Width:      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height:     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80038b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80038b6:	f890 5038 	ldrb.w	r5, [r0, #56]	; 0x38
 80038ba:	2d01      	cmp	r5, #1
  * @param  Width:      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height:     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80038bc:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80038be:	d102      	bne.n	80038c6 <HAL_DMA2D_Start+0x12>
 80038c0:	2002      	movs	r0, #2

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);

  return HAL_OK;
}
 80038c2:	b003      	add	sp, #12
 80038c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80038c6:	2601      	movs	r6, #1

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80038c8:	9f08      	ldr	r7, [sp, #32]
 80038ca:	9700      	str	r7, [sp, #0]

  /* Process locked */
  __HAL_LOCK(hdma2d);

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80038cc:	2502      	movs	r5, #2
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80038ce:	f880 6038 	strb.w	r6, [r0, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80038d2:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80038d6:	f7ff ff67 	bl	80037a8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80038da:	6802      	ldr	r2, [r0, #0]
 80038dc:	6813      	ldr	r3, [r2, #0]

  return HAL_OK;
 80038de:	2000      	movs	r0, #0

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80038e0:	4333      	orrs	r3, r6
 80038e2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
}
 80038e4:	b003      	add	sp, #12
 80038e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080038e8 <HAL_DMA2D_Start_IT>:
  * @param  Width:      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height:     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80038e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80038ea:	f890 5038 	ldrb.w	r5, [r0, #56]	; 0x38
 80038ee:	2d01      	cmp	r5, #1
  * @param  Width:      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height:     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80038f0:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80038f2:	d102      	bne.n	80038fa <HAL_DMA2D_Start_IT+0x12>
 80038f4:	2002      	movs	r0, #2

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);

  return HAL_OK;
}
 80038f6:	b003      	add	sp, #12
 80038f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80038fa:	2601      	movs	r6, #1

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80038fc:	9f08      	ldr	r7, [sp, #32]
 80038fe:	9700      	str	r7, [sp, #0]

  /* Process locked */
  __HAL_LOCK(hdma2d);

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003900:	2502      	movs	r5, #2
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003902:	f880 6038 	strb.w	r6, [r0, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003906:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800390a:	f7ff ff4d 	bl	80037a8 <DMA2D_SetConfig>

  /* Enable the transfer complete, transfer error and configuration error interrupts */
  __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_TC|DMA2D_IT_TE|DMA2D_IT_CE);
 800390e:	6802      	ldr	r2, [r0, #0]
 8003910:	6813      	ldr	r3, [r2, #0]
 8003912:	f443 530c 	orr.w	r3, r3, #8960	; 0x2300
 8003916:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003918:	6802      	ldr	r2, [r0, #0]
 800391a:	6813      	ldr	r3, [r2, #0]

  return HAL_OK;
 800391c:	2000      	movs	r0, #0

  /* Enable the transfer complete, transfer error and configuration error interrupts */
  __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_TC|DMA2D_IT_TE|DMA2D_IT_CE);

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800391e:	4333      	orrs	r3, r6
 8003920:	6013      	str	r3, [r2, #0]

  return HAL_OK;
}
 8003922:	b003      	add	sp, #12
 8003924:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003926:	bf00      	nop

08003928 <HAL_DMA2D_BlendingStart>:
  * @param  Width:       The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height:      The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_BlendingStart(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t  SrcAddress2, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8003928:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800392a:	f890 5038 	ldrb.w	r5, [r0, #56]	; 0x38
 800392e:	2d01      	cmp	r5, #1
  * @param  Width:       The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height:      The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_BlendingStart(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t  SrcAddress2, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8003930:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003932:	d102      	bne.n	800393a <HAL_DMA2D_BlendingStart+0x12>
 8003934:	2002      	movs	r0, #2

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);

  return HAL_OK;
}
 8003936:	b003      	add	sp, #12
 8003938:	bdf0      	pop	{r4, r5, r6, r7, pc}

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Configure DMA2D Stream source2 address */
  WRITE_REG(hdma2d->Instance->BGMAR, SrcAddress2);
 800393a:	6806      	ldr	r6, [r0, #0]
 800393c:	4615      	mov	r5, r2
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800393e:	f04f 0e01 	mov.w	lr, #1

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003942:	2702      	movs	r7, #2
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003944:	f880 e038 	strb.w	lr, [r0, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003948:	f880 7039 	strb.w	r7, [r0, #57]	; 0x39

  /* Configure DMA2D Stream source2 address */
  WRITE_REG(hdma2d->Instance->BGMAR, SrcAddress2);
 800394c:	6175      	str	r5, [r6, #20]

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, SrcAddress1, DstAddress, Width, Height);
 800394e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003950:	9500      	str	r5, [sp, #0]
 8003952:	461a      	mov	r2, r3
 8003954:	9b08      	ldr	r3, [sp, #32]
 8003956:	f7ff ff27 	bl	80037a8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800395a:	6802      	ldr	r2, [r0, #0]
 800395c:	6813      	ldr	r3, [r2, #0]

  return HAL_OK;
 800395e:	2000      	movs	r0, #0

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, SrcAddress1, DstAddress, Width, Height);

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003960:	f043 0301 	orr.w	r3, r3, #1
 8003964:	6013      	str	r3, [r2, #0]

  return HAL_OK;
}
 8003966:	b003      	add	sp, #12
 8003968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800396a:	bf00      	nop

0800396c <HAL_DMA2D_BlendingStart_IT>:
  * @param  Width:       The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height:      The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_BlendingStart_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t  SrcAddress2, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 800396c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800396e:	f890 5038 	ldrb.w	r5, [r0, #56]	; 0x38
 8003972:	2d01      	cmp	r5, #1
  * @param  Width:       The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height:      The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_BlendingStart_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t  SrcAddress2, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8003974:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003976:	d102      	bne.n	800397e <HAL_DMA2D_BlendingStart_IT+0x12>
 8003978:	2002      	movs	r0, #2

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);

  return HAL_OK;
}
 800397a:	b003      	add	sp, #12
 800397c:	bdf0      	pop	{r4, r5, r6, r7, pc}

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Configure DMA2D Stream source2 address */
  WRITE_REG(hdma2d->Instance->BGMAR, SrcAddress2);
 800397e:	6806      	ldr	r6, [r0, #0]
 8003980:	4615      	mov	r5, r2
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003982:	f04f 0e01 	mov.w	lr, #1

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003986:	2702      	movs	r7, #2
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003988:	f880 e038 	strb.w	lr, [r0, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800398c:	f880 7039 	strb.w	r7, [r0, #57]	; 0x39

  /* Configure DMA2D Stream source2 address */
  WRITE_REG(hdma2d->Instance->BGMAR, SrcAddress2);
 8003990:	6175      	str	r5, [r6, #20]

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, SrcAddress1, DstAddress, Width, Height);
 8003992:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003994:	9500      	str	r5, [sp, #0]
 8003996:	461a      	mov	r2, r3
 8003998:	9b08      	ldr	r3, [sp, #32]
 800399a:	f7ff ff05 	bl	80037a8 <DMA2D_SetConfig>

  /* Enable the transfer complete, transfer error and configuration error interrupts */
  __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_TC|DMA2D_IT_TE|DMA2D_IT_CE);
 800399e:	6802      	ldr	r2, [r0, #0]
 80039a0:	6813      	ldr	r3, [r2, #0]
 80039a2:	f443 530c 	orr.w	r3, r3, #8960	; 0x2300
 80039a6:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80039a8:	6802      	ldr	r2, [r0, #0]
 80039aa:	6813      	ldr	r3, [r2, #0]

  return HAL_OK;
 80039ac:	2000      	movs	r0, #0

  /* Enable the transfer complete, transfer error and configuration error interrupts */
  __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_TC|DMA2D_IT_TE|DMA2D_IT_CE);

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80039ae:	f043 0301 	orr.w	r3, r3, #1
 80039b2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
}
 80039b4:	b003      	add	sp, #12
 80039b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080039b8 <HAL_DMA2D_Abort>:
  * @param  hdma2d : pointer to a DMA2D_HandleTypeDef structure that contains
  *                  the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Abort(DMA2D_HandleTypeDef *hdma2d)
{
 80039b8:	b538      	push	{r3, r4, r5, lr}

  /* Abort the DMA2D transfer */
  /* START bit is reset to make sure not to set it again, in the event the HW clears it
     between the register read and the register write by the CPU (writing 0 has no
     effect on START bitvalue). */
   MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_ABORT|DMA2D_CR_START, DMA2D_CR_ABORT);
 80039ba:	6802      	ldr	r2, [r0, #0]
 80039bc:	6813      	ldr	r3, [r2, #0]
 80039be:	f023 0305 	bic.w	r3, r3, #5
 80039c2:	f043 0304 	orr.w	r3, r3, #4
 80039c6:	6013      	str	r3, [r2, #0]
  * @param  hdma2d : pointer to a DMA2D_HandleTypeDef structure that contains
  *                  the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Abort(DMA2D_HandleTypeDef *hdma2d)
{
 80039c8:	4604      	mov	r4, r0
     between the register read and the register write by the CPU (writing 0 has no
     effect on START bitvalue). */
   MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_ABORT|DMA2D_CR_START, DMA2D_CR_ABORT);

  /* Get tick */
  tickstart = HAL_GetTick();
 80039ca:	f7ff f987 	bl	8002cdc <HAL_GetTick>
 80039ce:	4605      	mov	r5, r0

  /* Check if the DMA2D is effectively disabled */
  while((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 80039d0:	e005      	b.n	80039de <HAL_DMA2D_Abort+0x26>
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_ABORT)
 80039d2:	f7ff f983 	bl	8002cdc <HAL_GetTick>
 80039d6:	1b40      	subs	r0, r0, r5
 80039d8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80039dc:	d80f      	bhi.n	80039fe <HAL_DMA2D_Abort+0x46>

  /* Get tick */
  tickstart = HAL_GetTick();

  /* Check if the DMA2D is effectively disabled */
  while((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 80039de:	6822      	ldr	r2, [r4, #0]
 80039e0:	6813      	ldr	r3, [r2, #0]
 80039e2:	f013 0301 	ands.w	r3, r3, #1
 80039e6:	d1f4      	bne.n	80039d2 <HAL_DMA2D_Abort+0x1a>
      return HAL_TIMEOUT;
    }
  }

  /* Disable the Transfer Complete, Transfer Error and Configuration Error interrupts */
  __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC|DMA2D_IT_TE|DMA2D_IT_CE);
 80039e8:	6811      	ldr	r1, [r2, #0]

  /* Change the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80039ea:	2501      	movs	r5, #1
      return HAL_TIMEOUT;
    }
  }

  /* Disable the Transfer Complete, Transfer Error and Configuration Error interrupts */
  __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC|DMA2D_IT_TE|DMA2D_IT_CE);
 80039ec:	f421 510c 	bic.w	r1, r1, #8960	; 0x2300
 80039f0:	6011      	str	r1, [r2, #0]

  /* Change the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hdma2d);
 80039f2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38

  /* Disable the Transfer Complete, Transfer Error and Configuration Error interrupts */
  __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC|DMA2D_IT_TE|DMA2D_IT_CE);

  /* Change the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80039f6:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39

  /* Process Unlocked */
  __HAL_UNLOCK(hdma2d);

  return HAL_OK;
 80039fa:	4618      	mov	r0, r3
}
 80039fc:	bd38      	pop	{r3, r4, r5, pc}
  while((*reg & DMA2D_BGPFCCR_START) != RESET)
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_ABORT)
    {
      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80039fe:	6be3      	ldr	r3, [r4, #60]	; 0x3c

      /* Change the DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003a00:	2203      	movs	r2, #3
  while((*reg & DMA2D_BGPFCCR_START) != RESET)
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_ABORT)
    {
      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003a02:	f043 0320 	orr.w	r3, r3, #32

      /* Change the DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003a06:	2100      	movs	r1, #0
  while((*reg & DMA2D_BGPFCCR_START) != RESET)
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_ABORT)
    {
      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003a08:	63e3      	str	r3, [r4, #60]	; 0x3c

      /* Change the DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003a0a:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
    {
      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;

      /* Change the DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003a0e:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003a12:	4610      	mov	r0, r2
 8003a14:	bd38      	pop	{r3, r4, r5, pc}
 8003a16:	bf00      	nop

08003a18 <HAL_DMA2D_Suspend>:
  * @param  hdma2d: pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Suspend(DMA2D_HandleTypeDef *hdma2d)
{
 8003a18:	b538      	push	{r3, r4, r5, lr}

  /* Suspend the DMA2D transfer */
  /* START bit is reset to make sure not to set it again, in the event the HW clears it
     between the register read and the register write by the CPU (writing 0 has no
     effect on START bitvalue). */
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_SUSP|DMA2D_CR_START, DMA2D_CR_SUSP);
 8003a1a:	6802      	ldr	r2, [r0, #0]
 8003a1c:	6813      	ldr	r3, [r2, #0]
 8003a1e:	f023 0303 	bic.w	r3, r3, #3
 8003a22:	f043 0302 	orr.w	r3, r3, #2
 8003a26:	6013      	str	r3, [r2, #0]
  * @param  hdma2d: pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Suspend(DMA2D_HandleTypeDef *hdma2d)
{
 8003a28:	4604      	mov	r4, r0
     between the register read and the register write by the CPU (writing 0 has no
     effect on START bitvalue). */
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_SUSP|DMA2D_CR_START, DMA2D_CR_SUSP);

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a2a:	f7ff f957 	bl	8002cdc <HAL_GetTick>
 8003a2e:	4605      	mov	r5, r0

  /* Check if the DMA2D is effectively suspended */
  while (((hdma2d->Instance->CR & DMA2D_CR_SUSP) != DMA2D_CR_SUSP) \
 8003a30:	e008      	b.n	8003a44 <HAL_DMA2D_Suspend+0x2c>
    && ((hdma2d->Instance->CR & DMA2D_CR_START) == DMA2D_CR_START))
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	07d2      	lsls	r2, r2, #31
 8003a36:	d509      	bpl.n	8003a4c <HAL_DMA2D_Suspend+0x34>
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_SUSPEND)
 8003a38:	f7ff f950 	bl	8002cdc <HAL_GetTick>
 8003a3c:	1b40      	subs	r0, r0, r5
 8003a3e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003a42:	d811      	bhi.n	8003a68 <HAL_DMA2D_Suspend+0x50>

  /* Get tick */
  tickstart = HAL_GetTick();

  /* Check if the DMA2D is effectively suspended */
  while (((hdma2d->Instance->CR & DMA2D_CR_SUSP) != DMA2D_CR_SUSP) \
 8003a44:	6823      	ldr	r3, [r4, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	0791      	lsls	r1, r2, #30
 8003a4a:	d5f2      	bpl.n	8003a32 <HAL_DMA2D_Suspend+0x1a>
      return HAL_TIMEOUT;
    }
  }

   /* Check whether or not a transfer is actually suspended and change the DMA2D state accordingly */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	f012 0001 	ands.w	r0, r2, #1
 8003a52:	d104      	bne.n	8003a5e <HAL_DMA2D_Suspend+0x46>
  }
  else
  {
    /* Make sure SUSP bit is cleared since it is meaningless
       when no tranfer is on-going */
    CLEAR_BIT(hdma2d->Instance->CR, DMA2D_CR_SUSP);
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	f022 0202 	bic.w	r2, r2, #2
 8003a5a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
}
 8003a5c:	bd38      	pop	{r3, r4, r5, pc}
  }

   /* Check whether or not a transfer is actually suspended and change the DMA2D state accordingly */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
  {
    hdma2d->State = HAL_DMA2D_STATE_SUSPEND;
 8003a5e:	2305      	movs	r3, #5
 8003a60:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    /* Make sure SUSP bit is cleared since it is meaningless
       when no tranfer is on-going */
    CLEAR_BIT(hdma2d->Instance->CR, DMA2D_CR_SUSP);
  }

  return HAL_OK;
 8003a64:	2000      	movs	r0, #0
 8003a66:	bd38      	pop	{r3, r4, r5, pc}
    && ((hdma2d->Instance->CR & DMA2D_CR_START) == DMA2D_CR_START))
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_SUSPEND)
    {
      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003a68:	6be3      	ldr	r3, [r4, #60]	; 0x3c

      /* Change the DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003a6a:	2203      	movs	r2, #3
    && ((hdma2d->Instance->CR & DMA2D_CR_START) == DMA2D_CR_START))
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_SUSPEND)
    {
      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003a6c:	f043 0320 	orr.w	r3, r3, #32
 8003a70:	63e3      	str	r3, [r4, #60]	; 0x3c

      /* Change the DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003a72:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39

      return HAL_TIMEOUT;
 8003a76:	4610      	mov	r0, r2
 8003a78:	bd38      	pop	{r3, r4, r5, pc}
 8003a7a:	bf00      	nop

08003a7c <HAL_DMA2D_Resume>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Resume(DMA2D_HandleTypeDef *hdma2d)
{
  /* Check the SUSP and START bits */
  if((hdma2d->Instance->CR & (DMA2D_CR_SUSP | DMA2D_CR_START)) == (DMA2D_CR_SUSP | DMA2D_CR_START))
 8003a7c:	6803      	ldr	r3, [r0, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	f002 0203 	and.w	r2, r2, #3
 8003a84:	2a03      	cmp	r2, #3
  {
    /* Ongoing transfer is suspended: change the DMA2D state before resuming */
    hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003a86:	bf04      	itt	eq
 8003a88:	2202      	moveq	r2, #2
 8003a8a:	f880 2039 	strbeq.w	r2, [r0, #57]	; 0x39

  /* Resume the DMA2D transfer */
  /* START bit is reset to make sure not to set it again, in the event the HW clears it
     between the register read and the register write by the CPU (writing 0 has no
     effect on START bitvalue). */
  CLEAR_BIT(hdma2d->Instance->CR, (DMA2D_CR_SUSP|DMA2D_CR_START));
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	f022 0203 	bic.w	r2, r2, #3
 8003a94:	601a      	str	r2, [r3, #0]

  return HAL_OK;
}
 8003a96:	2000      	movs	r0, #0
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop

08003a9c <HAL_DMA2D_EnableCLUT>:
{
  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003a9c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d013      	beq.n	8003acc <HAL_DMA2D_EnableCLUT+0x30>
 8003aa4:	2201      	movs	r2, #1

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003aa6:	2302      	movs	r3, #2
{
  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003aa8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003aac:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  if(LayerIdx == 0U)
  {
    /* Enable the background CLUT loading */
    SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START);
 8003ab0:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(hdma2d);

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  if(LayerIdx == 0U)
 8003ab2:	b129      	cbz	r1, 8003ac0 <HAL_DMA2D_EnableCLUT+0x24>
    SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START);
  }
  else
  {
    /* Enable the foreground CLUT loading */
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
 8003ab4:	69d3      	ldr	r3, [r2, #28]
 8003ab6:	f043 0320 	orr.w	r3, r3, #32
 8003aba:	61d3      	str	r3, [r2, #28]
  }

  return HAL_OK;
 8003abc:	2000      	movs	r0, #0
 8003abe:	4770      	bx	lr
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  if(LayerIdx == 0U)
  {
    /* Enable the background CLUT loading */
    SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START);
 8003ac0:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003ac2:	f043 0320 	orr.w	r3, r3, #32
  {
    /* Enable the foreground CLUT loading */
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
  }

  return HAL_OK;
 8003ac6:	4608      	mov	r0, r1
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  if(LayerIdx == 0U)
  {
    /* Enable the background CLUT loading */
    SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START);
 8003ac8:	6253      	str	r3, [r2, #36]	; 0x24
 8003aca:	4770      	bx	lr
{
  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003acc:	2002      	movs	r0, #2
    /* Enable the foreground CLUT loading */
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
  }

  return HAL_OK;
}
 8003ace:	4770      	bx	lr

08003ad0 <HAL_DMA2D_CLUTLoad>:
  *                   0(background) / 1(foreground)
  * @note Invoking this API is similar to calling HAL_DMA2D_ConfigCLUT() then HAL_DMA2D_EnableCLUT().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_CLUTLoad(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef CLUTCfg, uint32_t LayerIdx)
{
 8003ad0:	b470      	push	{r4, r5, r6}
 8003ad2:	b085      	sub	sp, #20
 8003ad4:	ac04      	add	r4, sp, #16
 8003ad6:	e904 000e 	stmdb	r4, {r1, r2, r3}
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_CLUT_CM(CLUTCfg.CLUTColorMode));
  assert_param(IS_DMA2D_CLUT_SIZE(CLUTCfg.Size));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003ada:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d04f      	beq.n	8003b82 <HAL_DMA2D_CLUTLoad+0xb2>
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Configure the CLUT of the background DMA2D layer */
  if(LayerIdx == 0U)
 8003ae8:	9a08      	ldr	r2, [sp, #32]
 8003aea:	9902      	ldr	r1, [sp, #8]
 8003aec:	9d03      	ldr	r5, [sp, #12]

  /* Process locked */
  __HAL_LOCK(hdma2d);

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003aee:	2302      	movs	r3, #2
 8003af0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 8003af4:	9b01      	ldr	r3, [sp, #4]

  /* Configure the CLUT of the background DMA2D layer */
  if(LayerIdx == 0U)
 8003af6:	b30a      	cbz	r2, 8003b3c <HAL_DMA2D_CLUTLoad+0x6c>
  }
  /* Configure the CLUT of the foreground DMA2D layer */
  else
  {
    /* Write foreground CLUT memory address */
    WRITE_REG(hdma2d->Instance->FGCMAR, (uint32_t)CLUTCfg.pCLUT);
 8003af8:	6802      	ldr	r2, [r0, #0]
 8003afa:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Write foreground CLUT size and CLUT color mode */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM),
 8003afc:	6806      	ldr	r6, [r0, #0]
 8003afe:	f44f 447f 	mov.w	r4, #65280	; 0xff00
 8003b02:	69f2      	ldr	r2, [r6, #28]
 8003b04:	fa94 f4a4 	rbit	r4, r4
 8003b08:	2310      	movs	r3, #16
 8003b0a:	fab4 f484 	clz	r4, r4
 8003b0e:	fa93 f3a3 	rbit	r3, r3
 8003b12:	fab3 f383 	clz	r3, r3
 8003b16:	4099      	lsls	r1, r3
 8003b18:	fa05 f404 	lsl.w	r4, r5, r4
 8003b1c:	f422 437f 	bic.w	r3, r2, #65280	; 0xff00
 8003b20:	4321      	orrs	r1, r4
 8003b22:	f023 0310 	bic.w	r3, r3, #16
 8003b26:	430b      	orrs	r3, r1
 8003b28:	61f3      	str	r3, [r6, #28]
              ((CLUTCfg.Size << DMA2D_POSITION_BGPFCCR_CS) | (CLUTCfg.CLUTColorMode << DMA2D_POSITION_FGPFCCR_CCM)));

 /* Enable the CLUT loading for the foreground */
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
 8003b2a:	6802      	ldr	r2, [r0, #0]
 8003b2c:	69d3      	ldr	r3, [r2, #28]
  }

  return HAL_OK;
 8003b2e:	2000      	movs	r0, #0
    /* Write foreground CLUT size and CLUT color mode */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM),
              ((CLUTCfg.Size << DMA2D_POSITION_BGPFCCR_CS) | (CLUTCfg.CLUTColorMode << DMA2D_POSITION_FGPFCCR_CCM)));

 /* Enable the CLUT loading for the foreground */
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
 8003b30:	f043 0320 	orr.w	r3, r3, #32
 8003b34:	61d3      	str	r3, [r2, #28]
  }

  return HAL_OK;
}
 8003b36:	b005      	add	sp, #20
 8003b38:	bc70      	pop	{r4, r5, r6}
 8003b3a:	4770      	bx	lr

  /* Configure the CLUT of the background DMA2D layer */
  if(LayerIdx == 0U)
  {
    /* Write background CLUT memory address */
    WRITE_REG(hdma2d->Instance->BGCMAR, (uint32_t)CLUTCfg.pCLUT);
 8003b3c:	6802      	ldr	r2, [r0, #0]
 8003b3e:	6313      	str	r3, [r2, #48]	; 0x30

    /* Write background CLUT size and CLUT color mode */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CS | DMA2D_BGPFCCR_CCM),
 8003b40:	6803      	ldr	r3, [r0, #0]
 8003b42:	f44f 447f 	mov.w	r4, #65280	; 0xff00
 8003b46:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 8003b48:	fa94 f4a4 	rbit	r4, r4
 8003b4c:	2210      	movs	r2, #16
 8003b4e:	fab4 f484 	clz	r4, r4
 8003b52:	fa92 f2a2 	rbit	r2, r2
 8003b56:	fab2 f282 	clz	r2, r2
 8003b5a:	fa01 f202 	lsl.w	r2, r1, r2
 8003b5e:	f426 467f 	bic.w	r6, r6, #65280	; 0xff00
 8003b62:	fa05 f104 	lsl.w	r1, r5, r4
 8003b66:	4311      	orrs	r1, r2
 8003b68:	f026 0610 	bic.w	r6, r6, #16
 8003b6c:	4331      	orrs	r1, r6
 8003b6e:	6259      	str	r1, [r3, #36]	; 0x24
            ((CLUTCfg.Size << DMA2D_POSITION_BGPFCCR_CS) | (CLUTCfg.CLUTColorMode << DMA2D_POSITION_BGPFCCR_CCM)));

    /* Enable the CLUT loading for the background */
    SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START);
 8003b70:	6802      	ldr	r2, [r0, #0]

 /* Enable the CLUT loading for the foreground */
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
  }

  return HAL_OK;
 8003b72:	9808      	ldr	r0, [sp, #32]
    /* Write background CLUT size and CLUT color mode */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CS | DMA2D_BGPFCCR_CCM),
            ((CLUTCfg.Size << DMA2D_POSITION_BGPFCCR_CS) | (CLUTCfg.CLUTColorMode << DMA2D_POSITION_BGPFCCR_CCM)));

    /* Enable the CLUT loading for the background */
    SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START);
 8003b74:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003b76:	f043 0320 	orr.w	r3, r3, #32
 8003b7a:	6253      	str	r3, [r2, #36]	; 0x24
 /* Enable the CLUT loading for the foreground */
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
  }

  return HAL_OK;
}
 8003b7c:	b005      	add	sp, #20
 8003b7e:	bc70      	pop	{r4, r5, r6}
 8003b80:	4770      	bx	lr
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_CLUT_CM(CLUTCfg.CLUTColorMode));
  assert_param(IS_DMA2D_CLUT_SIZE(CLUTCfg.Size));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003b82:	2002      	movs	r0, #2
 /* Enable the CLUT loading for the foreground */
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
  }

  return HAL_OK;
}
 8003b84:	b005      	add	sp, #20
 8003b86:	bc70      	pop	{r4, r5, r6}
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop

08003b8c <HAL_DMA2D_CLUTLoad_IT>:
  *                   This parameter can be one of the following values:
  *                   0(background) / 1(foreground)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_CLUTLoad_IT(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef CLUTCfg, uint32_t LayerIdx)
{
 8003b8c:	b470      	push	{r4, r5, r6}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	ac04      	add	r4, sp, #16
 8003b92:	e904 000e 	stmdb	r4, {r1, r2, r3}
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_CLUT_CM(CLUTCfg.CLUTColorMode));
  assert_param(IS_DMA2D_CLUT_SIZE(CLUTCfg.Size));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003b96:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d059      	beq.n	8003c52 <HAL_DMA2D_CLUTLoad_IT+0xc6>
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Configure the CLUT of the background DMA2D layer */
  if(LayerIdx == 0U)
 8003ba4:	9a08      	ldr	r2, [sp, #32]
 8003ba6:	9902      	ldr	r1, [sp, #8]
 8003ba8:	9d03      	ldr	r5, [sp, #12]

  /* Process locked */
  __HAL_LOCK(hdma2d);

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003baa:	2302      	movs	r3, #2
 8003bac:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 8003bb0:	9b01      	ldr	r3, [sp, #4]

  /* Configure the CLUT of the background DMA2D layer */
  if(LayerIdx == 0U)
 8003bb2:	b332      	cbz	r2, 8003c02 <HAL_DMA2D_CLUTLoad_IT+0x76>
  }
  /* Configure the CLUT of the foreground DMA2D layer */
  else
  {
    /* Write foreground CLUT memory address */
    WRITE_REG(hdma2d->Instance->FGCMAR, (uint32_t)CLUTCfg.pCLUT);
 8003bb4:	6802      	ldr	r2, [r0, #0]
 8003bb6:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Write foreground CLUT size and CLUT color mode */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM),
 8003bb8:	6806      	ldr	r6, [r0, #0]
 8003bba:	f44f 447f 	mov.w	r4, #65280	; 0xff00
 8003bbe:	69f2      	ldr	r2, [r6, #28]
 8003bc0:	fa94 f4a4 	rbit	r4, r4
 8003bc4:	2310      	movs	r3, #16
 8003bc6:	fab4 f484 	clz	r4, r4
 8003bca:	fa93 f3a3 	rbit	r3, r3
 8003bce:	fab3 f383 	clz	r3, r3
 8003bd2:	4099      	lsls	r1, r3
 8003bd4:	fa05 f404 	lsl.w	r4, r5, r4
 8003bd8:	f422 437f 	bic.w	r3, r2, #65280	; 0xff00
 8003bdc:	4321      	orrs	r1, r4
 8003bde:	f023 0310 	bic.w	r3, r3, #16
 8003be2:	430b      	orrs	r3, r1
 8003be4:	61f3      	str	r3, [r6, #28]
              ((CLUTCfg.Size << DMA2D_POSITION_BGPFCCR_CS) | (CLUTCfg.CLUTColorMode << DMA2D_POSITION_FGPFCCR_CCM)));

    /* Enable the CLUT Transfer Complete, transfer Error, configuration Error and CLUT Access Error interrupts */
    __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_CTC | DMA2D_IT_TE | DMA2D_IT_CE |DMA2D_IT_CAE);
 8003be6:	6802      	ldr	r2, [r0, #0]
 8003be8:	6813      	ldr	r3, [r2, #0]
 8003bea:	f443 5364 	orr.w	r3, r3, #14592	; 0x3900
 8003bee:	6013      	str	r3, [r2, #0]

    /* Enable the CLUT loading for the foreground */
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
 8003bf0:	6802      	ldr	r2, [r0, #0]
 8003bf2:	69d3      	ldr	r3, [r2, #28]
  }

  return HAL_OK;
 8003bf4:	2000      	movs	r0, #0

    /* Enable the CLUT Transfer Complete, transfer Error, configuration Error and CLUT Access Error interrupts */
    __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_CTC | DMA2D_IT_TE | DMA2D_IT_CE |DMA2D_IT_CAE);

    /* Enable the CLUT loading for the foreground */
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
 8003bf6:	f043 0320 	orr.w	r3, r3, #32
 8003bfa:	61d3      	str	r3, [r2, #28]
  }

  return HAL_OK;
}
 8003bfc:	b005      	add	sp, #20
 8003bfe:	bc70      	pop	{r4, r5, r6}
 8003c00:	4770      	bx	lr

  /* Configure the CLUT of the background DMA2D layer */
  if(LayerIdx == 0U)
  {
    /* Write background CLUT memory address */
    WRITE_REG(hdma2d->Instance->BGCMAR, (uint32_t)CLUTCfg.pCLUT);
 8003c02:	6802      	ldr	r2, [r0, #0]
 8003c04:	6313      	str	r3, [r2, #48]	; 0x30

    /* Write background CLUT size and CLUT color mode */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CS | DMA2D_BGPFCCR_CCM),
 8003c06:	6803      	ldr	r3, [r0, #0]
 8003c08:	f44f 447f 	mov.w	r4, #65280	; 0xff00
 8003c0c:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 8003c0e:	fa94 f4a4 	rbit	r4, r4
 8003c12:	2210      	movs	r2, #16
 8003c14:	fab4 f484 	clz	r4, r4
 8003c18:	fa92 f2a2 	rbit	r2, r2
 8003c1c:	fab2 f282 	clz	r2, r2
 8003c20:	fa01 f202 	lsl.w	r2, r1, r2
 8003c24:	f426 467f 	bic.w	r6, r6, #65280	; 0xff00
 8003c28:	fa05 f104 	lsl.w	r1, r5, r4
 8003c2c:	4311      	orrs	r1, r2
 8003c2e:	f026 0610 	bic.w	r6, r6, #16
 8003c32:	4331      	orrs	r1, r6
 8003c34:	6259      	str	r1, [r3, #36]	; 0x24
            ((CLUTCfg.Size << DMA2D_POSITION_BGPFCCR_CS) | (CLUTCfg.CLUTColorMode << DMA2D_POSITION_BGPFCCR_CCM)));

    /* Enable the CLUT Transfer Complete, transfer Error, configuration Error and CLUT Access Error interrupts */
    __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_CTC | DMA2D_IT_TE | DMA2D_IT_CE |DMA2D_IT_CAE);
 8003c36:	6802      	ldr	r2, [r0, #0]
 8003c38:	6813      	ldr	r3, [r2, #0]
 8003c3a:	f443 5364 	orr.w	r3, r3, #14592	; 0x3900
 8003c3e:	6013      	str	r3, [r2, #0]

    /* Enable the CLUT loading for the background */
    SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START);
 8003c40:	6802      	ldr	r2, [r0, #0]

    /* Enable the CLUT loading for the foreground */
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
  }

  return HAL_OK;
 8003c42:	9808      	ldr	r0, [sp, #32]

    /* Enable the CLUT Transfer Complete, transfer Error, configuration Error and CLUT Access Error interrupts */
    __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_CTC | DMA2D_IT_TE | DMA2D_IT_CE |DMA2D_IT_CAE);

    /* Enable the CLUT loading for the background */
    SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START);
 8003c44:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003c46:	f043 0320 	orr.w	r3, r3, #32
 8003c4a:	6253      	str	r3, [r2, #36]	; 0x24
    /* Enable the CLUT loading for the foreground */
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
  }

  return HAL_OK;
}
 8003c4c:	b005      	add	sp, #20
 8003c4e:	bc70      	pop	{r4, r5, r6}
 8003c50:	4770      	bx	lr
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_CLUT_CM(CLUTCfg.CLUTColorMode));
  assert_param(IS_DMA2D_CLUT_SIZE(CLUTCfg.Size));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003c52:	2002      	movs	r0, #2
    /* Enable the CLUT loading for the foreground */
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
  }

  return HAL_OK;
}
 8003c54:	b005      	add	sp, #20
 8003c56:	bc70      	pop	{r4, r5, r6}
 8003c58:	4770      	bx	lr
 8003c5a:	bf00      	nop

08003c5c <HAL_DMA2D_CLUTLoading_Abort>:
  *                   This parameter can be one of the following values:
  *                   0(background) / 1(foreground) 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_CLUTLoading_Abort(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003c5c:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart  = 0U;
  __IO uint32_t * reg =  &(hdma2d->Instance->BGPFCCR); /* by default, point at background register */
 8003c5e:	6804      	ldr	r4, [r0, #0]

  /* Abort the CLUT loading */
  SET_BIT(hdma2d->Instance->CR, DMA2D_CR_ABORT);
 8003c60:	6823      	ldr	r3, [r4, #0]
 8003c62:	f043 0304 	orr.w	r3, r3, #4
 8003c66:	6023      	str	r3, [r4, #0]

  /* If foreground CLUT loading is considered, update local variables */
  if(LayerIdx == 1)
 8003c68:	2901      	cmp	r1, #1
  {
    reg  = &(hdma2d->Instance->FGPFCCR);
 8003c6a:	bf08      	it	eq
 8003c6c:	6804      	ldreq	r4, [r0, #0]
  *                   This parameter can be one of the following values:
  *                   0(background) / 1(foreground) 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_CLUTLoading_Abort(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003c6e:	4606      	mov	r6, r0
  uint32_t tickstart  = 0U;
  __IO uint32_t * reg =  &(hdma2d->Instance->BGPFCCR); /* by default, point at background register */
 8003c70:	bf14      	ite	ne
 8003c72:	3424      	addne	r4, #36	; 0x24
  SET_BIT(hdma2d->Instance->CR, DMA2D_CR_ABORT);

  /* If foreground CLUT loading is considered, update local variables */
  if(LayerIdx == 1)
  {
    reg  = &(hdma2d->Instance->FGPFCCR);
 8003c74:	341c      	addeq	r4, #28
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c76:	f7ff f831 	bl	8002cdc <HAL_GetTick>
 8003c7a:	4605      	mov	r5, r0

  /* Check if the CLUT loading is aborted */
  while((*reg & DMA2D_BGPFCCR_START) != RESET)
 8003c7c:	e005      	b.n	8003c8a <HAL_DMA2D_CLUTLoading_Abort+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_ABORT)
 8003c7e:	f7ff f82d 	bl	8002cdc <HAL_GetTick>
 8003c82:	1b40      	subs	r0, r0, r5
 8003c84:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003c88:	d80f      	bhi.n	8003caa <HAL_DMA2D_CLUTLoading_Abort+0x4e>

  /* Get tick */
  tickstart = HAL_GetTick();

  /* Check if the CLUT loading is aborted */
  while((*reg & DMA2D_BGPFCCR_START) != RESET)
 8003c8a:	6823      	ldr	r3, [r4, #0]
 8003c8c:	f013 0320 	ands.w	r3, r3, #32
 8003c90:	d1f5      	bne.n	8003c7e <HAL_DMA2D_CLUTLoading_Abort+0x22>
      return HAL_TIMEOUT;
    }
  }

  /* Disable the CLUT Transfer Complete, Transfer Error, Configuration Error and CLUT Access Error interrupts */
  __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC | DMA2D_IT_TE | DMA2D_IT_CE |DMA2D_IT_CAE);
 8003c92:	6831      	ldr	r1, [r6, #0]
 8003c94:	680a      	ldr	r2, [r1, #0]

  /* Change the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003c96:	2401      	movs	r4, #1
      return HAL_TIMEOUT;
    }
  }

  /* Disable the CLUT Transfer Complete, Transfer Error, Configuration Error and CLUT Access Error interrupts */
  __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC | DMA2D_IT_TE | DMA2D_IT_CE |DMA2D_IT_CAE);
 8003c98:	f422 5264 	bic.w	r2, r2, #14592	; 0x3900
 8003c9c:	600a      	str	r2, [r1, #0]

  /* Change the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hdma2d);
 8003c9e:	f886 3038 	strb.w	r3, [r6, #56]	; 0x38

  /* Disable the CLUT Transfer Complete, Transfer Error, Configuration Error and CLUT Access Error interrupts */
  __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC | DMA2D_IT_TE | DMA2D_IT_CE |DMA2D_IT_CAE);

  /* Change the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003ca2:	f886 4039 	strb.w	r4, [r6, #57]	; 0x39

  /* Process Unlocked */
  __HAL_UNLOCK(hdma2d);

  return HAL_OK;
 8003ca6:	4618      	mov	r0, r3
}
 8003ca8:	bd70      	pop	{r4, r5, r6, pc}
  while((*reg & DMA2D_BGPFCCR_START) != RESET)
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_ABORT)
    {
      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003caa:	6bf3      	ldr	r3, [r6, #60]	; 0x3c

      /* Change the DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003cac:	2203      	movs	r2, #3
  while((*reg & DMA2D_BGPFCCR_START) != RESET)
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_ABORT)
    {
      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003cae:	f043 0320 	orr.w	r3, r3, #32

      /* Change the DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003cb2:	2100      	movs	r1, #0
  while((*reg & DMA2D_BGPFCCR_START) != RESET)
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_ABORT)
    {
      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003cb4:	63f3      	str	r3, [r6, #60]	; 0x3c

      /* Change the DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003cb6:	f886 1038 	strb.w	r1, [r6, #56]	; 0x38
    {
      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;

      /* Change the DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003cba:	f886 2039 	strb.w	r2, [r6, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003cbe:	4610      	mov	r0, r2
 8003cc0:	bd70      	pop	{r4, r5, r6, pc}
 8003cc2:	bf00      	nop

08003cc4 <HAL_DMA2D_DeInit>:
  */

HAL_StatusTypeDef HAL_DMA2D_DeInit(DMA2D_HandleTypeDef *hdma2d)
{
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8003cc4:	2800      	cmp	r0, #0
 8003cc6:	d033      	beq.n	8003d30 <HAL_DMA2D_DeInit+0x6c>
  *                 the configuration information for the DMA2D.
  * @retval None
  */

HAL_StatusTypeDef HAL_DMA2D_DeInit(DMA2D_HandleTypeDef *hdma2d)
{
 8003cc8:	b510      	push	{r4, lr}
     return HAL_ERROR;
  }

  /* Before aborting any DMA2D transfer or CLUT loading, check
     first whether or not DMA2D clock is enabled */
  if (__HAL_RCC_DMA2D_IS_CLK_ENABLED())
 8003cca:	4b1a      	ldr	r3, [pc, #104]	; (8003d34 <HAL_DMA2D_DeInit+0x70>)
 8003ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cce:	0219      	lsls	r1, r3, #8
 8003cd0:	4604      	mov	r4, r0
 8003cd2:	d50a      	bpl.n	8003cea <HAL_DMA2D_DeInit+0x26>
  {
    /* Abort DMA2D transfer if any */
    if ((hdma2d->Instance->CR & DMA2D_CR_START) == DMA2D_CR_START)
 8003cd4:	6803      	ldr	r3, [r0, #0]
 8003cd6:	6819      	ldr	r1, [r3, #0]
 8003cd8:	f011 0101 	ands.w	r1, r1, #1
 8003cdc:	d122      	bne.n	8003d24 <HAL_DMA2D_DeInit+0x60>
      }
    }
    else
    {
      /* Abort background CLUT loading if any */
      if ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) == DMA2D_BGPFCCR_START)
 8003cde:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ce0:	0692      	lsls	r2, r2, #26
 8003ce2:	d41a      	bmi.n	8003d1a <HAL_DMA2D_DeInit+0x56>
        }
      }
      else
      {
        /* Abort foreground CLUT loading if any */
        if ((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) == DMA2D_FGPFCCR_START)
 8003ce4:	69db      	ldr	r3, [r3, #28]
 8003ce6:	069b      	lsls	r3, r3, #26
 8003ce8:	d416      	bmi.n	8003d18 <HAL_DMA2D_DeInit+0x54>
      }
    }
  }

  /* Carry on with de-initialization of low level hardware */
  HAL_DMA2D_MspDeInit(hdma2d);
 8003cea:	4620      	mov	r0, r4
 8003cec:	f7fe fc1c 	bl	8002528 <HAL_DMA2D_MspDeInit>

  /* Reset DMA2D control registers*/
  hdma2d->Instance->CR = 0U;
 8003cf0:	6822      	ldr	r2, [r4, #0]
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	6013      	str	r3, [r2, #0]
  hdma2d->Instance->FGOR = 0U;
 8003cf6:	6822      	ldr	r2, [r4, #0]
 8003cf8:	6113      	str	r3, [r2, #16]
  hdma2d->Instance->BGOR = 0U;
 8003cfa:	6822      	ldr	r2, [r4, #0]
 8003cfc:	6193      	str	r3, [r2, #24]
  hdma2d->Instance->FGPFCCR = 0U;
 8003cfe:	6822      	ldr	r2, [r4, #0]
 8003d00:	61d3      	str	r3, [r2, #28]
  hdma2d->Instance->BGPFCCR = 0U;
 8003d02:	6822      	ldr	r2, [r4, #0]
 8003d04:	6253      	str	r3, [r2, #36]	; 0x24
  hdma2d->Instance->OPFCCR = 0U;
 8003d06:	6822      	ldr	r2, [r4, #0]
 8003d08:	6353      	str	r3, [r2, #52]	; 0x34

  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003d0a:	63e3      	str	r3, [r4, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_RESET;

  /* Release Lock */
  __HAL_UNLOCK(hdma2d);
 8003d0c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38

  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_RESET;
 8003d10:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hdma2d);

  return HAL_OK;
 8003d14:	4618      	mov	r0, r3
 8003d16:	bd10      	pop	{r4, pc}
      else
      {
        /* Abort foreground CLUT loading if any */
        if ((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) == DMA2D_FGPFCCR_START)
        {
          if (HAL_DMA2D_CLUTLoading_Abort(hdma2d, 1U) != HAL_OK)
 8003d18:	2101      	movs	r1, #1
 8003d1a:	f7ff ff9f 	bl	8003c5c <HAL_DMA2D_CLUTLoading_Abort>
 8003d1e:	2800      	cmp	r0, #0
 8003d20:	d0e3      	beq.n	8003cea <HAL_DMA2D_DeInit+0x26>
 8003d22:	e003      	b.n	8003d2c <HAL_DMA2D_DeInit+0x68>
  if (__HAL_RCC_DMA2D_IS_CLK_ENABLED())
  {
    /* Abort DMA2D transfer if any */
    if ((hdma2d->Instance->CR & DMA2D_CR_START) == DMA2D_CR_START)
    {
      if (HAL_DMA2D_Abort(hdma2d) != HAL_OK)
 8003d24:	f7ff fe48 	bl	80039b8 <HAL_DMA2D_Abort>
 8003d28:	2800      	cmp	r0, #0
 8003d2a:	d0de      	beq.n	8003cea <HAL_DMA2D_DeInit+0x26>
HAL_StatusTypeDef HAL_DMA2D_DeInit(DMA2D_HandleTypeDef *hdma2d)
{
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
  {
     return HAL_ERROR;
 8003d2c:	2001      	movs	r0, #1
 8003d2e:	bd10      	pop	{r4, pc}
 8003d30:	2001      	movs	r0, #1

  /* Release Lock */
  __HAL_UNLOCK(hdma2d);

  return HAL_OK;
}
 8003d32:	4770      	bx	lr
 8003d34:	40023800 	.word	0x40023800

08003d38 <HAL_DMA2D_CLUTLoading_Suspend>:
  *                   This parameter can be one of the following values:
  *                   0(background) / 1(foreground)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_CLUTLoading_Suspend(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003d38:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart = 0U;
  __IO uint32_t * reg =  &(hdma2d->Instance->BGPFCCR); /* by default, point at background register */
 8003d3a:	6804      	ldr	r4, [r0, #0]

  /* Suspend the CLUT loading */
  SET_BIT(hdma2d->Instance->CR, DMA2D_CR_SUSP);
 8003d3c:	6823      	ldr	r3, [r4, #0]
 8003d3e:	f043 0302 	orr.w	r3, r3, #2
 8003d42:	6023      	str	r3, [r4, #0]

  /* If foreground CLUT loading is considered, update local variables */
  if(LayerIdx == 1U)
 8003d44:	2901      	cmp	r1, #1
  {
    reg  = &(hdma2d->Instance->FGPFCCR);
 8003d46:	bf08      	it	eq
 8003d48:	6804      	ldreq	r4, [r0, #0]
  *                   This parameter can be one of the following values:
  *                   0(background) / 1(foreground)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_CLUTLoading_Suspend(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003d4a:	4605      	mov	r5, r0
  uint32_t tickstart = 0U;
  __IO uint32_t * reg =  &(hdma2d->Instance->BGPFCCR); /* by default, point at background register */
 8003d4c:	bf14      	ite	ne
 8003d4e:	3424      	addne	r4, #36	; 0x24
  SET_BIT(hdma2d->Instance->CR, DMA2D_CR_SUSP);

  /* If foreground CLUT loading is considered, update local variables */
  if(LayerIdx == 1U)
  {
    reg  = &(hdma2d->Instance->FGPFCCR);
 8003d50:	341c      	addeq	r4, #28
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d52:	f7fe ffc3 	bl	8002cdc <HAL_GetTick>
 8003d56:	4606      	mov	r6, r0

  /* Check if the CLUT loading is suspended */
  while (((hdma2d->Instance->CR & DMA2D_CR_SUSP) != DMA2D_CR_SUSP) \
 8003d58:	e008      	b.n	8003d6c <HAL_DMA2D_CLUTLoading_Suspend+0x34>
    && ((*reg & DMA2D_BGPFCCR_START) == DMA2D_BGPFCCR_START))
 8003d5a:	6822      	ldr	r2, [r4, #0]
 8003d5c:	0692      	lsls	r2, r2, #26
 8003d5e:	d509      	bpl.n	8003d74 <HAL_DMA2D_CLUTLoading_Suspend+0x3c>
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_SUSPEND)
 8003d60:	f7fe ffbc 	bl	8002cdc <HAL_GetTick>
 8003d64:	1b80      	subs	r0, r0, r6
 8003d66:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003d6a:	d811      	bhi.n	8003d90 <HAL_DMA2D_CLUTLoading_Suspend+0x58>

  /* Get tick */
  tickstart = HAL_GetTick();

  /* Check if the CLUT loading is suspended */
  while (((hdma2d->Instance->CR & DMA2D_CR_SUSP) != DMA2D_CR_SUSP) \
 8003d6c:	682b      	ldr	r3, [r5, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	0791      	lsls	r1, r2, #30
 8003d72:	d5f2      	bpl.n	8003d5a <HAL_DMA2D_CLUTLoading_Suspend+0x22>
      return HAL_TIMEOUT;
    }
  }

   /* Check whether or not a transfer is actually suspended and change the DMA2D state accordingly */
  if ((*reg & DMA2D_BGPFCCR_START) != RESET)
 8003d74:	6822      	ldr	r2, [r4, #0]
 8003d76:	f012 0020 	ands.w	r0, r2, #32
 8003d7a:	d104      	bne.n	8003d86 <HAL_DMA2D_CLUTLoading_Suspend+0x4e>
  }
  else
  {
    /* Make sure SUSP bit is cleared since it is meaningless
       when no tranfer is on-going */
    CLEAR_BIT(hdma2d->Instance->CR, DMA2D_CR_SUSP);
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	f022 0202 	bic.w	r2, r2, #2
 8003d82:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
}
 8003d84:	bd70      	pop	{r4, r5, r6, pc}
  }

   /* Check whether or not a transfer is actually suspended and change the DMA2D state accordingly */
  if ((*reg & DMA2D_BGPFCCR_START) != RESET)
  {
    hdma2d->State = HAL_DMA2D_STATE_SUSPEND;
 8003d86:	2305      	movs	r3, #5
 8003d88:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
    /* Make sure SUSP bit is cleared since it is meaningless
       when no tranfer is on-going */
    CLEAR_BIT(hdma2d->Instance->CR, DMA2D_CR_SUSP);
  }

  return HAL_OK;
 8003d8c:	2000      	movs	r0, #0
 8003d8e:	bd70      	pop	{r4, r5, r6, pc}
    && ((*reg & DMA2D_BGPFCCR_START) == DMA2D_BGPFCCR_START))
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_SUSPEND)
    {
      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003d90:	6beb      	ldr	r3, [r5, #60]	; 0x3c

      /* Change the DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003d92:	2203      	movs	r2, #3
    && ((*reg & DMA2D_BGPFCCR_START) == DMA2D_BGPFCCR_START))
  {
    if((HAL_GetTick() - tickstart ) > DMA2D_TIMEOUT_SUSPEND)
    {
      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003d94:	f043 0320 	orr.w	r3, r3, #32
 8003d98:	63eb      	str	r3, [r5, #60]	; 0x3c

      /* Change the DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003d9a:	f885 2039 	strb.w	r2, [r5, #57]	; 0x39

      return HAL_TIMEOUT;
 8003d9e:	4610      	mov	r0, r2
 8003da0:	bd70      	pop	{r4, r5, r6, pc}
 8003da2:	bf00      	nop

08003da4 <HAL_DMA2D_CLUTLoading_Resume>:
{
  /* Check the SUSP and START bits for background or foreground CLUT loading */
  if(LayerIdx == 0U)
  {
    /* Background CLUT loading suspension check */
    if (((hdma2d->Instance->CR & DMA2D_CR_SUSP) == DMA2D_CR_SUSP)
 8003da4:	6803      	ldr	r3, [r0, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_CLUTLoading_Resume(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
  /* Check the SUSP and START bits for background or foreground CLUT loading */
  if(LayerIdx == 0U)
 8003da8:	b969      	cbnz	r1, 8003dc6 <HAL_DMA2D_CLUTLoading_Resume+0x22>
  {
    /* Background CLUT loading suspension check */
    if (((hdma2d->Instance->CR & DMA2D_CR_SUSP) == DMA2D_CR_SUSP)
 8003daa:	0791      	lsls	r1, r2, #30
 8003dac:	d505      	bpl.n	8003dba <HAL_DMA2D_CLUTLoading_Resume+0x16>
      && ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) == DMA2D_BGPFCCR_START))
 8003dae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003db0:	0692      	lsls	r2, r2, #26
 8003db2:	d502      	bpl.n	8003dba <HAL_DMA2D_CLUTLoading_Resume+0x16>
    /* Foreground CLUT loading suspension check */
    if (((hdma2d->Instance->CR & DMA2D_CR_SUSP) == DMA2D_CR_SUSP)
      && ((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) == DMA2D_FGPFCCR_START))
    {
      /* Ongoing CLUT loading is suspended: change the DMA2D state before resuming */
      hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003db4:	2202      	movs	r2, #2
 8003db6:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    }
  }

  /* Resume the CLUT loading */
  CLEAR_BIT(hdma2d->Instance->CR, DMA2D_CR_SUSP);
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	f022 0202 	bic.w	r2, r2, #2
 8003dc0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
}
 8003dc2:	2000      	movs	r0, #0
 8003dc4:	4770      	bx	lr
    }
  }
  else
  {
    /* Foreground CLUT loading suspension check */
    if (((hdma2d->Instance->CR & DMA2D_CR_SUSP) == DMA2D_CR_SUSP)
 8003dc6:	0791      	lsls	r1, r2, #30
 8003dc8:	d5f7      	bpl.n	8003dba <HAL_DMA2D_CLUTLoading_Resume+0x16>
      && ((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) == DMA2D_FGPFCCR_START))
 8003dca:	69da      	ldr	r2, [r3, #28]
 8003dcc:	0692      	lsls	r2, r2, #26
 8003dce:	d5f4      	bpl.n	8003dba <HAL_DMA2D_CLUTLoading_Resume+0x16>
    {
      /* Ongoing CLUT loading is suspended: change the DMA2D state before resuming */
      hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003dd0:	2202      	movs	r2, #2
 8003dd2:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
 8003dd6:	e7f0      	b.n	8003dba <HAL_DMA2D_CLUTLoading_Resume+0x16>

08003dd8 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003dd8:	b570      	push	{r4, r5, r6, lr}
 8003dda:	b082      	sub	sp, #8
  uint32_t tickstart = 0U;
  __IO uint32_t isrflags = 0x0U;
 8003ddc:	2200      	movs	r2, #0

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 8003dde:	6803      	ldr	r3, [r0, #0]
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
  uint32_t tickstart = 0U;
  __IO uint32_t isrflags = 0x0U;
 8003de0:	9201      	str	r2, [sp, #4]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	07d6      	lsls	r6, r2, #31
  *                 the configuration information for the DMA2D.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003de6:	4605      	mov	r5, r0
 8003de8:	460c      	mov	r4, r1
  uint32_t tickstart = 0U;
  __IO uint32_t isrflags = 0x0U;

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 8003dea:	d420      	bmi.n	8003e2e <HAL_DMA2D_PollForTransfer+0x56>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  ||
 8003dec:	69da      	ldr	r2, [r3, #28]
 8003dee:	0691      	lsls	r1, r2, #26
 8003df0:	d402      	bmi.n	8003df8 <HAL_DMA2D_PollForTransfer+0x20>
      ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) != RESET))
 8003df2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  ||
 8003df4:	0692      	lsls	r2, r2, #26
 8003df6:	d50f      	bpl.n	8003e18 <HAL_DMA2D_PollForTransfer+0x40>
      ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) != RESET))
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003df8:	f7fe ff70 	bl	8002cdc <HAL_GetTick>
 8003dfc:	4606      	mov	r6, r0
 8003dfe:	682b      	ldr	r3, [r5, #0]
 8003e00:	e007      	b.n	8003e12 <HAL_DMA2D_PollForTransfer+0x3a>

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003e02:	685a      	ldr	r2, [r3, #4]
 8003e04:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)
 8003e06:	9a01      	ldr	r2, [sp, #4]
 8003e08:	f012 0f29 	tst.w	r2, #41	; 0x29
 8003e0c:	d12f      	bne.n	8003e6e <HAL_DMA2D_PollForTransfer+0x96>
        __HAL_UNLOCK(hdma2d);

        return HAL_ERROR;
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003e0e:	1c61      	adds	r1, r4, #1
 8003e10:	d14d      	bne.n	8003eae <HAL_DMA2D_PollForTransfer+0xd6>
      ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) != RESET))
  {
    /* Get tick */
    tickstart = HAL_GetTick();

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	06d2      	lsls	r2, r2, #27
 8003e16:	d5f4      	bpl.n	8003e02 <HAL_DMA2D_PollForTransfer+0x2a>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8003e18:	2012      	movs	r0, #18

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003e1a:	2200      	movs	r2, #0

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003e1c:	2101      	movs	r1, #1
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8003e1e:	6098      	str	r0, [r3, #8]
  hdma2d->State = HAL_DMA2D_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);

  return HAL_OK;
 8003e20:	4610      	mov	r0, r2

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003e22:	f885 1039 	strb.w	r1, [r5, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003e26:	f885 2038 	strb.w	r2, [r5, #56]	; 0x38

  return HAL_OK;
}
 8003e2a:	b002      	add	sp, #8
 8003e2c:	bd70      	pop	{r4, r5, r6, pc}

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8003e2e:	f7fe ff55 	bl	8002cdc <HAL_GetTick>
 8003e32:	4606      	mov	r6, r0
 8003e34:	682b      	ldr	r3, [r5, #0]
 8003e36:	e001      	b.n	8003e3c <HAL_DMA2D_PollForTransfer+0x64>
        __HAL_UNLOCK(hdma2d);

        return HAL_ERROR;
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003e38:	1c62      	adds	r2, r4, #1
 8003e3a:	d14a      	bne.n	8003ed2 <HAL_DMA2D_PollForTransfer+0xfa>
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
  {
   /* Get tick */
   tickstart = HAL_GetTick();

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 8003e3c:	685a      	ldr	r2, [r3, #4]
 8003e3e:	0790      	lsls	r0, r2, #30
 8003e40:	d4d4      	bmi.n	8003dec <HAL_DMA2D_PollForTransfer+0x14>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003e42:	685a      	ldr	r2, [r3, #4]
 8003e44:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)
 8003e46:	9a01      	ldr	r2, [sp, #4]
 8003e48:	f012 0f21 	tst.w	r2, #33	; 0x21
 8003e4c:	d0f4      	beq.n	8003e38 <HAL_DMA2D_PollForTransfer+0x60>
      {
        if ((isrflags & DMA2D_FLAG_CE) != RESET)
 8003e4e:	9a01      	ldr	r2, [sp, #4]
 8003e50:	0690      	lsls	r0, r2, #26
 8003e52:	d503      	bpl.n	8003e5c <HAL_DMA2D_PollForTransfer+0x84>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003e54:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8003e56:	f042 0202 	orr.w	r2, r2, #2
 8003e5a:	63ea      	str	r2, [r5, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)
 8003e5c:	9a01      	ldr	r2, [sp, #4]
 8003e5e:	07d1      	lsls	r1, r2, #31
 8003e60:	d503      	bpl.n	8003e6a <HAL_DMA2D_PollForTransfer+0x92>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003e62:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8003e64:	f042 0201 	orr.w	r2, r2, #1
 8003e68:	63ea      	str	r2, [r5, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003e6a:	2021      	movs	r0, #33	; 0x21
 8003e6c:	e015      	b.n	8003e9a <HAL_DMA2D_PollForTransfer+0xc2>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)
      {
        if ((isrflags & DMA2D_FLAG_CAE) != RESET)
 8003e6e:	9a01      	ldr	r2, [sp, #4]
 8003e70:	0716      	lsls	r6, r2, #28
 8003e72:	d503      	bpl.n	8003e7c <HAL_DMA2D_PollForTransfer+0xa4>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003e74:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8003e76:	f042 0204 	orr.w	r2, r2, #4
 8003e7a:	63ea      	str	r2, [r5, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != RESET)
 8003e7c:	9a01      	ldr	r2, [sp, #4]
 8003e7e:	0694      	lsls	r4, r2, #26
 8003e80:	d503      	bpl.n	8003e8a <HAL_DMA2D_PollForTransfer+0xb2>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003e82:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8003e84:	f042 0202 	orr.w	r2, r2, #2
 8003e88:	63ea      	str	r2, [r5, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)
 8003e8a:	9a01      	ldr	r2, [sp, #4]
 8003e8c:	07d0      	lsls	r0, r2, #31
 8003e8e:	d503      	bpl.n	8003e98 <HAL_DMA2D_PollForTransfer+0xc0>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003e90:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8003e92:	f042 0201 	orr.w	r2, r2, #1
 8003e96:	63ea      	str	r2, [r5, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003e98:	2029      	movs	r0, #41	; 0x29
 8003e9a:	6098      	str	r0, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8003e9c:	2104      	movs	r1, #4

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003e9e:	2200      	movs	r2, #0

        return HAL_ERROR;
 8003ea0:	2001      	movs	r0, #1
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8003ea2:	f885 1039 	strb.w	r1, [r5, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003ea6:	f885 2038 	strb.w	r2, [r5, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);

  return HAL_OK;
}
 8003eaa:	b002      	add	sp, #8
 8003eac:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003eae:	b124      	cbz	r4, 8003eba <HAL_DMA2D_PollForTransfer+0xe2>
 8003eb0:	f7fe ff14 	bl	8002cdc <HAL_GetTick>
 8003eb4:	1b80      	subs	r0, r0, r6
 8003eb6:	4284      	cmp	r4, r0
 8003eb8:	d2a1      	bcs.n	8003dfe <HAL_DMA2D_PollForTransfer+0x26>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003eba:	6beb      	ldr	r3, [r5, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8003ebc:	2203      	movs	r2, #3
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003ebe:	f043 0320 	orr.w	r3, r3, #32

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003ec2:	2100      	movs	r1, #0
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003ec4:	63eb      	str	r3, [r5, #60]	; 0x3c
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);

          return HAL_TIMEOUT;
 8003ec6:	4610      	mov	r0, r2
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8003ec8:	f885 2039 	strb.w	r2, [r5, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003ecc:	f885 1038 	strb.w	r1, [r5, #56]	; 0x38

          return HAL_TIMEOUT;
 8003ed0:	e7ab      	b.n	8003e2a <HAL_DMA2D_PollForTransfer+0x52>
        return HAL_ERROR;
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003ed2:	2c00      	cmp	r4, #0
 8003ed4:	d0f1      	beq.n	8003eba <HAL_DMA2D_PollForTransfer+0xe2>
 8003ed6:	f7fe ff01 	bl	8002cdc <HAL_GetTick>
 8003eda:	1b80      	subs	r0, r0, r6
 8003edc:	4284      	cmp	r4, r0
 8003ede:	d2a9      	bcs.n	8003e34 <HAL_DMA2D_PollForTransfer+0x5c>
 8003ee0:	e7eb      	b.n	8003eba <HAL_DMA2D_PollForTransfer+0xe2>
 8003ee2:	bf00      	nop

08003ee4 <HAL_DMA2D_LineEventCallback>:
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop

08003ee8 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d: pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop

08003eec <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d: Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8003eec:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8003eee:	6803      	ldr	r3, [r0, #0]
 8003ef0:	685d      	ldr	r5, [r3, #4]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8003ef2:	681e      	ldr	r6, [r3, #0]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != RESET)
 8003ef4:	07ea      	lsls	r2, r5, #31
  * @param  hdma2d: Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8003ef6:	4604      	mov	r4, r0
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != RESET)
 8003ef8:	d501      	bpl.n	8003efe <HAL_DMA2D_IRQHandler+0x12>
  {
    if ((crflags & DMA2D_IT_TE) != RESET)
 8003efa:	05f1      	lsls	r1, r6, #23
 8003efc:	d45a      	bmi.n	8003fb4 <HAL_DMA2D_IRQHandler+0xc8>
        hdma2d->XferErrorCallback(hdma2d);
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != RESET)
 8003efe:	06aa      	lsls	r2, r5, #26
 8003f00:	d501      	bpl.n	8003f06 <HAL_DMA2D_IRQHandler+0x1a>
  {
    if ((crflags & DMA2D_IT_CE) != RESET)
 8003f02:	04b3      	lsls	r3, r6, #18
 8003f04:	d43e      	bmi.n	8003f84 <HAL_DMA2D_IRQHandler+0x98>
        hdma2d->XferErrorCallback(hdma2d);
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != RESET)
 8003f06:	0728      	lsls	r0, r5, #28
 8003f08:	d501      	bpl.n	8003f0e <HAL_DMA2D_IRQHandler+0x22>
  {
    if ((crflags & DMA2D_IT_CAE) != RESET)
 8003f0a:	0531      	lsls	r1, r6, #20
 8003f0c:	d422      	bmi.n	8003f54 <HAL_DMA2D_IRQHandler+0x68>
        hdma2d->XferErrorCallback(hdma2d);
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != RESET)
 8003f0e:	076a      	lsls	r2, r5, #29
 8003f10:	d501      	bpl.n	8003f16 <HAL_DMA2D_IRQHandler+0x2a>
  {
    if ((crflags & DMA2D_IT_TW) != RESET)
 8003f12:	0573      	lsls	r3, r6, #21
 8003f14:	d478      	bmi.n	8004008 <HAL_DMA2D_IRQHandler+0x11c>
      /* Transfer watermark Callback */
      HAL_DMA2D_LineEventCallback(hdma2d);
    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != RESET)
 8003f16:	07a8      	lsls	r0, r5, #30
 8003f18:	d501      	bpl.n	8003f1e <HAL_DMA2D_IRQHandler+0x32>
  {
    if ((crflags & DMA2D_IT_TC) != RESET)
 8003f1a:	05b1      	lsls	r1, r6, #22
 8003f1c:	d404      	bmi.n	8003f28 <HAL_DMA2D_IRQHandler+0x3c>
        hdma2d->XferCpltCallback(hdma2d);
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != RESET)
 8003f1e:	06ea      	lsls	r2, r5, #27
 8003f20:	d501      	bpl.n	8003f26 <HAL_DMA2D_IRQHandler+0x3a>
  {
    if ((crflags & DMA2D_IT_CTC) != RESET)
 8003f22:	04f3      	lsls	r3, r6, #19
 8003f24:	d45c      	bmi.n	8003fe0 <HAL_DMA2D_IRQHandler+0xf4>
 8003f26:	bd70      	pop	{r4, r5, r6, pc}
  if ((isrflags & DMA2D_FLAG_TC) != RESET)
  {
    if ((crflags & DMA2D_IT_TC) != RESET)
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8003f28:	6822      	ldr	r2, [r4, #0]
 8003f2a:	6813      	ldr	r3, [r2, #0]
 8003f2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f30:	6013      	str	r3, [r2, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8003f32:	6823      	ldr	r3, [r4, #0]
 8003f34:	2202      	movs	r2, #2
 8003f36:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8003f38:	6be2      	ldr	r2, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);

      if(hdma2d->XferCpltCallback != NULL)
 8003f3a:	6923      	ldr	r3, [r4, #16]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8003f3c:	63e2      	str	r2, [r4, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003f3e:	2101      	movs	r1, #1

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003f40:	2200      	movs	r2, #0

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003f42:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003f46:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38

      if(hdma2d->XferCpltCallback != NULL)
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d0e7      	beq.n	8003f1e <HAL_DMA2D_IRQHandler+0x32>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8003f4e:	4620      	mov	r0, r4
 8003f50:	4798      	blx	r3
 8003f52:	e7e4      	b.n	8003f1e <HAL_DMA2D_IRQHandler+0x32>
  if ((isrflags & DMA2D_FLAG_CAE) != RESET)
  {
    if ((crflags & DMA2D_IT_CAE) != RESET)
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8003f54:	6822      	ldr	r2, [r4, #0]
 8003f56:	6813      	ldr	r3, [r2, #0]
 8003f58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f5c:	6013      	str	r3, [r2, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8003f5e:	6823      	ldr	r3, [r4, #0]
 8003f60:	2208      	movs	r2, #8
 8003f62:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003f64:	6be3      	ldr	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_ERROR;

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);

      if(hdma2d->XferErrorCallback != NULL)
 8003f66:	6962      	ldr	r2, [r4, #20]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003f68:	f043 0304 	orr.w	r3, r3, #4

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003f6c:	2104      	movs	r1, #4

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003f6e:	2000      	movs	r0, #0

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003f70:	63e3      	str	r3, [r4, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003f72:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003f76:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);

      if(hdma2d->XferErrorCallback != NULL)
 8003f7a:	2a00      	cmp	r2, #0
 8003f7c:	d0c7      	beq.n	8003f0e <HAL_DMA2D_IRQHandler+0x22>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003f7e:	4620      	mov	r0, r4
 8003f80:	4790      	blx	r2
 8003f82:	e7c4      	b.n	8003f0e <HAL_DMA2D_IRQHandler+0x22>
  if ((isrflags & DMA2D_FLAG_CE) != RESET)
  {
    if ((crflags & DMA2D_IT_CE) != RESET)
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8003f84:	6822      	ldr	r2, [r4, #0]
 8003f86:	6813      	ldr	r3, [r2, #0]
 8003f88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003f8c:	6013      	str	r3, [r2, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8003f8e:	6823      	ldr	r3, [r4, #0]
 8003f90:	2220      	movs	r2, #32
 8003f92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003f94:	6be3      	ldr	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_ERROR;

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);

      if(hdma2d->XferErrorCallback != NULL)
 8003f96:	6962      	ldr	r2, [r4, #20]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003f98:	f043 0302 	orr.w	r3, r3, #2

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003f9c:	2104      	movs	r1, #4

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003f9e:	2000      	movs	r0, #0

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003fa0:	63e3      	str	r3, [r4, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003fa2:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003fa6:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);

      if(hdma2d->XferErrorCallback != NULL)
 8003faa:	2a00      	cmp	r2, #0
 8003fac:	d0ab      	beq.n	8003f06 <HAL_DMA2D_IRQHandler+0x1a>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003fae:	4620      	mov	r0, r4
 8003fb0:	4790      	blx	r2
 8003fb2:	e7a8      	b.n	8003f06 <HAL_DMA2D_IRQHandler+0x1a>
  if ((isrflags & DMA2D_FLAG_TE) != RESET)
  {
    if ((crflags & DMA2D_IT_TE) != RESET)
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003fba:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003fbc:	6bc3      	ldr	r3, [r0, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8003fbe:	6802      	ldr	r2, [r0, #0]
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003fc0:	f043 0301 	orr.w	r3, r3, #1

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8003fc4:	2101      	movs	r1, #1
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003fc6:	63c3      	str	r3, [r0, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8003fc8:	6091      	str	r1, [r2, #8]
      hdma2d->State = HAL_DMA2D_STATE_ERROR;

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);

      if(hdma2d->XferErrorCallback != NULL)
 8003fca:	6943      	ldr	r3, [r0, #20]

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003fcc:	2104      	movs	r1, #4

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003fce:	2200      	movs	r2, #0

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003fd0:	f880 1039 	strb.w	r1, [r0, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003fd4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d090      	beq.n	8003efe <HAL_DMA2D_IRQHandler+0x12>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003fdc:	4798      	blx	r3
 8003fde:	e78e      	b.n	8003efe <HAL_DMA2D_IRQHandler+0x12>
  if ((isrflags & DMA2D_FLAG_CTC) != RESET)
  {
    if ((crflags & DMA2D_IT_CTC) != RESET)
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8003fe0:	6822      	ldr	r2, [r4, #0]
 8003fe2:	6813      	ldr	r3, [r2, #0]
 8003fe4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003fe8:	6013      	str	r3, [r2, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	2210      	movs	r2, #16
 8003fee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8003ff0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003ff2:	63e3      	str	r3, [r4, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003ff4:	2201      	movs	r2, #1

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003ff6:	2300      	movs	r3, #0

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003ff8:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003ffc:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38

      /* CLUT Transfer complete Callback */
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8004000:	4620      	mov	r0, r4
 8004002:	f7ff ff71 	bl	8003ee8 <HAL_DMA2D_CLUTLoadingCpltCallback>
 8004006:	bd70      	pop	{r4, r5, r6, pc}
  if ((isrflags & DMA2D_FLAG_TW) != RESET)
  {
    if ((crflags & DMA2D_IT_TW) != RESET)
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8004008:	6822      	ldr	r2, [r4, #0]
 800400a:	6813      	ldr	r3, [r2, #0]
 800400c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004010:	6013      	str	r3, [r2, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8004012:	6823      	ldr	r3, [r4, #0]
 8004014:	2204      	movs	r2, #4
 8004016:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
      HAL_DMA2D_LineEventCallback(hdma2d);
 8004018:	4620      	mov	r0, r4
 800401a:	f7ff ff63 	bl	8003ee4 <HAL_DMA2D_LineEventCallback>
 800401e:	e77a      	b.n	8003f16 <HAL_DMA2D_IRQHandler+0x2a>

08004020 <HAL_DMA2D_ConfigLayer>:
      assert_param(IS_DMA2D_ALPHA_MODE(pLayerCfg->AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004020:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8004024:	2b01      	cmp	r3, #1
 8004026:	d037      	beq.n	8004098 <HAL_DMA2D_ConfigLayer+0x78>
  *                   This parameter can be one of the following values:
  *                   0(background) / 1(foreground)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004028:	b4f0      	push	{r4, r5, r6, r7}
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* DMA2D BGPFCR register configuration -----------------------------------*/
  /* Prepare the value to be written to the BGPFCCR register */

  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800402a:	010f      	lsls	r7, r1, #4
      assert_param(IS_DMA2D_ALPHA_MODE(pLayerCfg->AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800402c:	2401      	movs	r4, #1

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800402e:	2302      	movs	r3, #2

  /* DMA2D BGPFCR register configuration -----------------------------------*/
  /* Prepare the value to be written to the BGPFCCR register */

  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004030:	19c2      	adds	r2, r0, r7
      assert_param(IS_DMA2D_ALPHA_MODE(pLayerCfg->AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004032:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004036:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* DMA2D BGPFCR register configuration -----------------------------------*/
  /* Prepare the value to be written to the BGPFCCR register */

  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800403a:	69d3      	ldr	r3, [r2, #28]
 800403c:	f1a3 0409 	sub.w	r4, r3, #9
 8004040:	2c01      	cmp	r4, #1
 8004042:	d941      	bls.n	80040c8 <HAL_DMA2D_ConfigLayer+0xa8>
 8004044:	f44f 3640 	mov.w	r6, #196608	; 0x30000
 8004048:	fa96 f6a6 	rbit	r6, r6
 800404c:	f04f 447f 	mov.w	r4, #4278190080	; 0xff000000
  {
    regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_POSITION_BGPFCCR_AM) | (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
  }
  else
  {
    regValue =  pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_POSITION_BGPFCCR_AM) | (pLayerCfg->InputAlpha << DMA2D_POSITION_BGPFCCR_ALPHA);
 8004050:	fab6 f686 	clz	r6, r6
 8004054:	fa94 f4a4 	rbit	r4, r4
 8004058:	6a55      	ldr	r5, [r2, #36]	; 0x24
 800405a:	6a12      	ldr	r2, [r2, #32]
 800405c:	fab4 f484 	clz	r4, r4
 8004060:	fa05 f404 	lsl.w	r4, r5, r4
 8004064:	40b2      	lsls	r2, r6
 8004066:	4322      	orrs	r2, r4
 8004068:	4313      	orrs	r3, r2
  }
  
  /* Configure the background DMA2D layer */
  if(LayerIdx == 0)
 800406a:	b9b9      	cbnz	r1, 800409c <HAL_DMA2D_ConfigLayer+0x7c>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA), regValue);
 800406c:	6801      	ldr	r1, [r0, #0]
 800406e:	4a21      	ldr	r2, [pc, #132]	; (80040f4 <HAL_DMA2D_ConfigLayer+0xd4>)
 8004070:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8004072:	4022      	ands	r2, r4
 8004074:	4313      	orrs	r3, r2
 8004076:	624b      	str	r3, [r1, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004078:	6803      	ldr	r3, [r0, #0]
 800407a:	6982      	ldr	r2, [r0, #24]
 800407c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800407e:	69c3      	ldr	r3, [r0, #28]
 8004080:	3b09      	subs	r3, #9
 8004082:	2b01      	cmp	r3, #1
 8004084:	d92f      	bls.n	80040e6 <HAL_DMA2D_ConfigLayer+0xc6>
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004086:	2300      	movs	r3, #0
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004088:	2201      	movs	r2, #1
 800408a:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800408e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
}
 8004092:	bcf0      	pop	{r4, r5, r6, r7}
  hdma2d->State = HAL_DMA2D_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);

  return HAL_OK;
 8004094:	4618      	mov	r0, r3
}
 8004096:	4770      	bx	lr
      assert_param(IS_DMA2D_ALPHA_MODE(pLayerCfg->AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004098:	2002      	movs	r0, #2
 800409a:	4770      	bx	lr
  }
  /* Configure the foreground DMA2D layer */
  else
  {
     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA), regValue);
 800409c:	6804      	ldr	r4, [r0, #0]
 800409e:	4a15      	ldr	r2, [pc, #84]	; (80040f4 <HAL_DMA2D_ConfigLayer+0xd4>)
 80040a0:	69e5      	ldr	r5, [r4, #28]
 80040a2:	402a      	ands	r2, r5
 80040a4:	4313      	orrs	r3, r2
 80040a6:	61e3      	str	r3, [r4, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80040a8:	4407      	add	r7, r0
 80040aa:	6803      	ldr	r3, [r0, #0]
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	3b09      	subs	r3, #9
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d8e6      	bhi.n	8004086 <HAL_DMA2D_ConfigLayer+0x66>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80040b8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80040bc:	6802      	ldr	r2, [r0, #0]
 80040be:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80040c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80040c4:	6213      	str	r3, [r2, #32]
 80040c6:	e7de      	b.n	8004086 <HAL_DMA2D_ConfigLayer+0x66>
 80040c8:	f44f 3540 	mov.w	r5, #196608	; 0x30000
 80040cc:	fa95 f5a5 	rbit	r5, r5
  /* DMA2D BGPFCR register configuration -----------------------------------*/
  /* Prepare the value to be written to the BGPFCCR register */

  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
  {
    regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_POSITION_BGPFCCR_AM) | (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80040d0:	6a54      	ldr	r4, [r2, #36]	; 0x24
 80040d2:	6a16      	ldr	r6, [r2, #32]
 80040d4:	fab5 f585 	clz	r5, r5
 80040d8:	f004 427f 	and.w	r2, r4, #4278190080	; 0xff000000
 80040dc:	fa06 f505 	lsl.w	r5, r6, r5
 80040e0:	4313      	orrs	r3, r2
 80040e2:	432b      	orrs	r3, r5
 80040e4:	e7c1      	b.n	800406a <HAL_DMA2D_ConfigLayer+0x4a>
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80040e6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80040e8:	6802      	ldr	r2, [r0, #0]
 80040ea:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80040ee:	6293      	str	r3, [r2, #40]	; 0x28
 80040f0:	e7c9      	b.n	8004086 <HAL_DMA2D_ConfigLayer+0x66>
 80040f2:	bf00      	nop
 80040f4:	00fcfff0 	.word	0x00fcfff0

080040f8 <HAL_DMA2D_ConfigCLUT>:
  *                   This parameter can be one of the following values:
  *                   0(background) / 1(foreground)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigCLUT(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef CLUTCfg, uint32_t LayerIdx)
{
 80040f8:	b4f0      	push	{r4, r5, r6, r7}
 80040fa:	b084      	sub	sp, #16
 80040fc:	ac04      	add	r4, sp, #16
 80040fe:	e904 000e 	stmdb	r4, {r1, r2, r3}
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_CLUT_CM(CLUTCfg.CLUTColorMode));
  assert_param(IS_DMA2D_CLUT_SIZE(CLUTCfg.Size));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004102:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8004106:	2b01      	cmp	r3, #1
 8004108:	d048      	beq.n	800419c <HAL_DMA2D_ConfigCLUT+0xa4>
 800410a:	2201      	movs	r2, #1

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Configure the CLUT of the background DMA2D layer */
  if(LayerIdx == 0U)
 800410c:	9908      	ldr	r1, [sp, #32]
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_CLUT_CM(CLUTCfg.CLUTColorMode));
  assert_param(IS_DMA2D_CLUT_SIZE(CLUTCfg.Size));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800410e:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004112:	2302      	movs	r3, #2
 8004114:	aa01      	add	r2, sp, #4
 8004116:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 800411a:	ca8c      	ldmia	r2, {r2, r3, r7}

  /* Configure the CLUT of the background DMA2D layer */
  if(LayerIdx == 0U)
 800411c:	b319      	cbz	r1, 8004166 <HAL_DMA2D_ConfigCLUT+0x6e>
 }
 /* Configure the CLUT of the foreground DMA2D layer */
 else
 {
   /* Write foreground CLUT memory address */
    WRITE_REG(hdma2d->Instance->FGCMAR, (uint32_t)CLUTCfg.pCLUT);
 800411e:	6801      	ldr	r1, [r0, #0]
 8004120:	62ca      	str	r2, [r1, #44]	; 0x2c

    /* Write foreground CLUT size and CLUT color mode */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM),
 8004122:	6806      	ldr	r6, [r0, #0]
 8004124:	f44f 457f 	mov.w	r5, #65280	; 0xff00
 8004128:	69f4      	ldr	r4, [r6, #28]
 800412a:	fa95 f5a5 	rbit	r5, r5
 800412e:	2210      	movs	r2, #16
 8004130:	fab5 f585 	clz	r5, r5
 8004134:	fa92 f2a2 	rbit	r2, r2
 8004138:	fab2 f282 	clz	r2, r2
 800413c:	fa03 f202 	lsl.w	r2, r3, r2
 8004140:	f424 417f 	bic.w	r1, r4, #65280	; 0xff00
 8004144:	fa07 f305 	lsl.w	r3, r7, r5
 8004148:	4313      	orrs	r3, r2
 800414a:	f021 0110 	bic.w	r1, r1, #16
 800414e:	4319      	orrs	r1, r3
 8004150:	61f1      	str	r1, [r6, #28]

  /* Set the DMA2D state to Ready */
  hdma2d->State = HAL_DMA2D_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004152:	2300      	movs	r3, #0
    MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM),
              ((CLUTCfg.Size << DMA2D_POSITION_BGPFCCR_CS) | (CLUTCfg.CLUTColorMode << DMA2D_POSITION_FGPFCCR_CCM)));
  }

  /* Set the DMA2D state to Ready */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004154:	2201      	movs	r2, #1
 8004156:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800415a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 800415e:	4618      	mov	r0, r3
}
 8004160:	b004      	add	sp, #16
 8004162:	bcf0      	pop	{r4, r5, r6, r7}
 8004164:	4770      	bx	lr

  /* Configure the CLUT of the background DMA2D layer */
  if(LayerIdx == 0U)
  {
    /* Write background CLUT memory address */
    WRITE_REG(hdma2d->Instance->BGCMAR, (uint32_t)CLUTCfg.pCLUT);
 8004166:	6801      	ldr	r1, [r0, #0]
 8004168:	630a      	str	r2, [r1, #48]	; 0x30

    /* Write background CLUT size and CLUT color mode */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CS | DMA2D_BGPFCCR_CCM),
 800416a:	6806      	ldr	r6, [r0, #0]
 800416c:	f44f 457f 	mov.w	r5, #65280	; 0xff00
 8004170:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004172:	fa95 f5a5 	rbit	r5, r5
 8004176:	2210      	movs	r2, #16
 8004178:	fab5 f585 	clz	r5, r5
 800417c:	fa92 f2a2 	rbit	r2, r2
 8004180:	fab2 f282 	clz	r2, r2
 8004184:	fa03 f202 	lsl.w	r2, r3, r2
 8004188:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 800418c:	fa07 f305 	lsl.w	r3, r7, r5
 8004190:	4313      	orrs	r3, r2
 8004192:	f024 0410 	bic.w	r4, r4, #16
 8004196:	4323      	orrs	r3, r4
 8004198:	6273      	str	r3, [r6, #36]	; 0x24
 800419a:	e7da      	b.n	8004152 <HAL_DMA2D_ConfigCLUT+0x5a>
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_CLUT_CM(CLUTCfg.CLUTColorMode));
  assert_param(IS_DMA2D_CLUT_SIZE(CLUTCfg.Size));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800419c:	2002      	movs	r0, #2

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);

  return HAL_OK;
}
 800419e:	b004      	add	sp, #16
 80041a0:	bcf0      	pop	{r4, r5, r6, r7}
 80041a2:	4770      	bx	lr

080041a4 <HAL_DMA2D_ProgramLineEvent>:
HAL_StatusTypeDef HAL_DMA2D_ProgramLineEvent(DMA2D_HandleTypeDef *hdma2d, uint32_t Line)
{
  /* Check the parameters */
  assert_param(IS_DMA2D_LINEWATERMARK(Line));

  if (Line > DMA2D_LWR_LW)
 80041a4:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 80041a8:	d21c      	bcs.n	80041e4 <HAL_DMA2D_ProgramLineEvent+0x40>
    return HAL_ERROR;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hdma2d);
 80041aa:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 80041ae:	2a01      	cmp	r2, #1
 80041b0:	4603      	mov	r3, r0
 80041b2:	d015      	beq.n	80041e0 <HAL_DMA2D_ProgramLineEvent+0x3c>
  * @note   The transfer watermark interrupt is disabled once it has occurred.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DMA2D_ProgramLineEvent(DMA2D_HandleTypeDef *hdma2d, uint32_t Line)
{
 80041b4:	b410      	push	{r4}

    /* Change DMA2D peripheral state */
    hdma2d->State = HAL_DMA2D_STATE_BUSY;

    /* Sets the Line watermark configuration */
    WRITE_REG(hdma2d->Instance->LWR, Line);
 80041b6:	6802      	ldr	r2, [r0, #0]
    return HAL_ERROR;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hdma2d);
 80041b8:	2401      	movs	r4, #1

    /* Change DMA2D peripheral state */
    hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80041ba:	2002      	movs	r0, #2
 80041bc:	f883 0039 	strb.w	r0, [r3, #57]	; 0x39
    return HAL_ERROR;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hdma2d);
 80041c0:	f883 4038 	strb.w	r4, [r3, #56]	; 0x38

    /* Change DMA2D peripheral state */
    hdma2d->State = HAL_DMA2D_STATE_BUSY;

    /* Sets the Line watermark configuration */
    WRITE_REG(hdma2d->Instance->LWR, Line);
 80041c4:	6491      	str	r1, [r2, #72]	; 0x48

    /* Enable the Line interrupt */
    __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_TW);
 80041c6:	6818      	ldr	r0, [r3, #0]
 80041c8:	6802      	ldr	r2, [r0, #0]

    /* Initialize the DMA2D state */
    hdma2d->State = HAL_DMA2D_STATE_READY;

    /* Process unlocked */
    __HAL_UNLOCK(hdma2d);
 80041ca:	2100      	movs	r1, #0

    /* Sets the Line watermark configuration */
    WRITE_REG(hdma2d->Instance->LWR, Line);

    /* Enable the Line interrupt */
    __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_TW);
 80041cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80041d0:	6002      	str	r2, [r0, #0]

    /* Initialize the DMA2D state */
    hdma2d->State = HAL_DMA2D_STATE_READY;
 80041d2:	f883 4039 	strb.w	r4, [r3, #57]	; 0x39

    /* Process unlocked */
    __HAL_UNLOCK(hdma2d);
 80041d6:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38

    return HAL_OK;
 80041da:	4608      	mov	r0, r1
  }
}
 80041dc:	bc10      	pop	{r4}
 80041de:	4770      	bx	lr
    return HAL_ERROR;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hdma2d);
 80041e0:	2002      	movs	r0, #2
 80041e2:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_DMA2D_LINEWATERMARK(Line));

  if (Line > DMA2D_LWR_LW)
  {
    return HAL_ERROR;
 80041e4:	2001      	movs	r0, #1
 80041e6:	4770      	bx	lr

080041e8 <HAL_DMA2D_EnableDeadTime>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_EnableDeadTime(DMA2D_HandleTypeDef *hdma2d)
{
  /* Process Locked */
  __HAL_LOCK(hdma2d);
 80041e8:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 80041ec:	2a01      	cmp	r2, #1
 80041ee:	d013      	beq.n	8004218 <HAL_DMA2D_EnableDeadTime+0x30>
  * @brief Enable DMA2D dead time feature.
  * @param hdma2d: DMA2D handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_EnableDeadTime(DMA2D_HandleTypeDef *hdma2d)
{
 80041f0:	b410      	push	{r4}
 80041f2:	4603      	mov	r3, r0
  /* Process Locked */
  __HAL_LOCK(hdma2d);
 80041f4:	2401      	movs	r4, #1

  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Set DMA2D_AMTCR EN bit */
  SET_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN);
 80041f6:	6800      	ldr	r0, [r0, #0]
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_EnableDeadTime(DMA2D_HandleTypeDef *hdma2d)
{
  /* Process Locked */
  __HAL_LOCK(hdma2d);
 80041f8:	f883 4038 	strb.w	r4, [r3, #56]	; 0x38

  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80041fc:	2202      	movs	r2, #2
 80041fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set DMA2D_AMTCR EN bit */
  SET_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN);
 8004202:	6cc2      	ldr	r2, [r0, #76]	; 0x4c

  hdma2d->State = HAL_DMA2D_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hdma2d);
 8004204:	2100      	movs	r1, #0
  __HAL_LOCK(hdma2d);

  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Set DMA2D_AMTCR EN bit */
  SET_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN);
 8004206:	4322      	orrs	r2, r4
 8004208:	64c2      	str	r2, [r0, #76]	; 0x4c

  hdma2d->State = HAL_DMA2D_STATE_READY;
 800420a:	f883 4039 	strb.w	r4, [r3, #57]	; 0x39

  /* Process Unlocked */
  __HAL_UNLOCK(hdma2d);
 800420e:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38

  return HAL_OK;
 8004212:	4608      	mov	r0, r1
}
 8004214:	bc10      	pop	{r4}
 8004216:	4770      	bx	lr
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_EnableDeadTime(DMA2D_HandleTypeDef *hdma2d)
{
  /* Process Locked */
  __HAL_LOCK(hdma2d);
 8004218:	2002      	movs	r0, #2
 800421a:	4770      	bx	lr

0800421c <HAL_DMA2D_DisableDeadTime>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_DisableDeadTime(DMA2D_HandleTypeDef *hdma2d)
{
  /* Process Locked */
  __HAL_LOCK(hdma2d);
 800421c:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8004220:	2a01      	cmp	r2, #1
 8004222:	d014      	beq.n	800424e <HAL_DMA2D_DisableDeadTime+0x32>
  * @brief Disable DMA2D dead time feature.
  * @param hdma2d: DMA2D handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_DisableDeadTime(DMA2D_HandleTypeDef *hdma2d)
{
 8004224:	b410      	push	{r4}
 8004226:	4603      	mov	r3, r0
  /* Process Locked */
  __HAL_LOCK(hdma2d);
 8004228:	2401      	movs	r4, #1

  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Clear DMA2D_AMTCR EN bit */
  CLEAR_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN);
 800422a:	6800      	ldr	r0, [r0, #0]
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_DisableDeadTime(DMA2D_HandleTypeDef *hdma2d)
{
  /* Process Locked */
  __HAL_LOCK(hdma2d);
 800422c:	f883 4038 	strb.w	r4, [r3, #56]	; 0x38

  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004230:	2202      	movs	r2, #2
 8004232:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Clear DMA2D_AMTCR EN bit */
  CLEAR_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN);
 8004236:	6cc2      	ldr	r2, [r0, #76]	; 0x4c

  hdma2d->State = HAL_DMA2D_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hdma2d);
 8004238:	2100      	movs	r1, #0
  __HAL_LOCK(hdma2d);

  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Clear DMA2D_AMTCR EN bit */
  CLEAR_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN);
 800423a:	f022 0201 	bic.w	r2, r2, #1
 800423e:	64c2      	str	r2, [r0, #76]	; 0x4c

  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004240:	f883 4039 	strb.w	r4, [r3, #57]	; 0x39

  /* Process Unlocked */
  __HAL_UNLOCK(hdma2d);
 8004244:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38

  return HAL_OK;
 8004248:	4608      	mov	r0, r1
}
 800424a:	bc10      	pop	{r4}
 800424c:	4770      	bx	lr
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_DisableDeadTime(DMA2D_HandleTypeDef *hdma2d)
{
  /* Process Locked */
  __HAL_LOCK(hdma2d);
 800424e:	2002      	movs	r0, #2
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop

08004254 <HAL_DMA2D_ConfigDeadTime>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigDeadTime(DMA2D_HandleTypeDef *hdma2d, uint8_t DeadTime)
{
  /* Process Locked */
  __HAL_LOCK(hdma2d);
 8004254:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8004258:	2a01      	cmp	r2, #1
 800425a:	d01c      	beq.n	8004296 <HAL_DMA2D_ConfigDeadTime+0x42>
  * @param hdma2d: DMA2D handle.
  * @param DeadTime: dead time value.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigDeadTime(DMA2D_HandleTypeDef *hdma2d, uint8_t DeadTime)
{
 800425c:	b430      	push	{r4, r5}
  /* Process Locked */
  __HAL_LOCK(hdma2d);

  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800425e:	2202      	movs	r2, #2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigDeadTime(DMA2D_HandleTypeDef *hdma2d, uint8_t DeadTime)
{
  /* Process Locked */
  __HAL_LOCK(hdma2d);
 8004260:	2401      	movs	r4, #1

  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Set DMA2D_AMTCR DT field */
  MODIFY_REG(hdma2d->Instance->AMTCR, DMA2D_AMTCR_DT, (((uint32_t) DeadTime) << DMA2D_POSITION_AMTCR_DT));
 8004262:	6805      	ldr	r5, [r0, #0]
HAL_StatusTypeDef HAL_DMA2D_ConfigDeadTime(DMA2D_HandleTypeDef *hdma2d, uint8_t DeadTime)
{
  /* Process Locked */
  __HAL_LOCK(hdma2d);

  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004264:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigDeadTime(DMA2D_HandleTypeDef *hdma2d, uint8_t DeadTime)
{
  /* Process Locked */
  __HAL_LOCK(hdma2d);
 8004268:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
 800426c:	4603      	mov	r3, r0
 800426e:	f44f 427f 	mov.w	r2, #65280	; 0xff00

  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Set DMA2D_AMTCR DT field */
  MODIFY_REG(hdma2d->Instance->AMTCR, DMA2D_AMTCR_DT, (((uint32_t) DeadTime) << DMA2D_POSITION_AMTCR_DT));
 8004272:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 8004274:	fa92 f2a2 	rbit	r2, r2
 8004278:	fab2 f282 	clz	r2, r2
 800427c:	4091      	lsls	r1, r2
 800427e:	f420 427f 	bic.w	r2, r0, #65280	; 0xff00
 8004282:	4311      	orrs	r1, r2

  hdma2d->State = HAL_DMA2D_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hdma2d);
 8004284:	2200      	movs	r2, #0
  __HAL_LOCK(hdma2d);

  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* Set DMA2D_AMTCR DT field */
  MODIFY_REG(hdma2d->Instance->AMTCR, DMA2D_AMTCR_DT, (((uint32_t) DeadTime) << DMA2D_POSITION_AMTCR_DT));
 8004286:	64e9      	str	r1, [r5, #76]	; 0x4c

  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004288:	f883 4039 	strb.w	r4, [r3, #57]	; 0x39

  /* Process Unlocked */
  __HAL_UNLOCK(hdma2d);
 800428c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004290:	4610      	mov	r0, r2
}
 8004292:	bc30      	pop	{r4, r5}
 8004294:	4770      	bx	lr
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigDeadTime(DMA2D_HandleTypeDef *hdma2d, uint8_t DeadTime)
{
  /* Process Locked */
  __HAL_LOCK(hdma2d);
 8004296:	2002      	movs	r0, #2
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop

0800429c <HAL_DMA2D_GetState>:
  *                 the configuration information for the DMA2D.
  * @retval HAL state
  */
HAL_DMA2D_StateTypeDef HAL_DMA2D_GetState(DMA2D_HandleTypeDef *hdma2d)
{
  return hdma2d->State;
 800429c:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
}
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop

080042a4 <HAL_DMA2D_GetError>:
  *               the configuration information for DMA2D.
  * @retval DMA2D Error Code
  */
uint32_t HAL_DMA2D_GetError(DMA2D_HandleTypeDef *hdma2d)
{
  return hdma2d->ErrorCode;
 80042a4:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 80042a6:	4770      	bx	lr

080042a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042ac:	f8df c1fc 	ldr.w	ip, [pc, #508]	; 80044ac <HAL_GPIO_Init+0x204>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042b0:	4f75      	ldr	r7, [pc, #468]	; (8004488 <HAL_GPIO_Init+0x1e0>)

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042b2:	f8df e1fc 	ldr.w	lr, [pc, #508]	; 80044b0 <HAL_GPIO_Init+0x208>
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042b6:	4e75      	ldr	r6, [pc, #468]	; (800448c <HAL_GPIO_Init+0x1e4>)
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042b8:	f8df a1f8 	ldr.w	sl, [pc, #504]	; 80044b4 <HAL_GPIO_Init+0x20c>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042bc:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042be:	2400      	movs	r4, #0
 80042c0:	e003      	b.n	80042ca <HAL_GPIO_Init+0x22>
 80042c2:	3401      	adds	r4, #1
 80042c4:	2c10      	cmp	r4, #16
 80042c6:	f000 80bb 	beq.w	8004440 <HAL_GPIO_Init+0x198>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 80042ca:	f04f 0801 	mov.w	r8, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 80042ce:	680b      	ldr	r3, [r1, #0]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 80042d0:	fa08 f804 	lsl.w	r8, r8, r4
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 80042d4:	ea38 0303 	bics.w	r3, r8, r3
 80042d8:	d1f3      	bne.n	80042c2 <HAL_GPIO_Init+0x1a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80042da:	684a      	ldr	r2, [r1, #4]
 80042dc:	f022 0310 	bic.w	r3, r2, #16
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d115      	bne.n	8004310 <HAL_GPIO_Init+0x68>
 80042e4:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 80042e8:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80042ec:	f004 0307 	and.w	r3, r4, #7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80042f0:	690a      	ldr	r2, [r1, #16]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042f2:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	f04f 0b0f 	mov.w	fp, #15
 80042fc:	fa0b fb03 	lsl.w	fp, fp, r3
 8004300:	ea25 050b 	bic.w	r5, r5, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8004304:	fa02 f303 	lsl.w	r3, r2, r3
 8004308:	432b      	orrs	r3, r5
        GPIOx->AFR[position >> 3U] = temp;
 800430a:	f8c9 3020 	str.w	r3, [r9, #32]
 800430e:	684a      	ldr	r2, [r1, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004310:	f8d0 9000 	ldr.w	r9, [r0]
 8004314:	0065      	lsls	r5, r4, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004316:	2303      	movs	r3, #3
 8004318:	40ab      	lsls	r3, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800431a:	f002 0203 	and.w	r2, r2, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800431e:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004320:	40aa      	lsls	r2, r5
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004322:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004326:	ea42 0209 	orr.w	r2, r2, r9
      GPIOx->MODER = temp;
 800432a:	6002      	str	r2, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800432c:	684a      	ldr	r2, [r1, #4]
 800432e:	f022 0210 	bic.w	r2, r2, #16
 8004332:	3a01      	subs	r2, #1
 8004334:	2a01      	cmp	r2, #1
 8004336:	d812      	bhi.n	800435e <HAL_GPIO_Init+0xb6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004338:	6882      	ldr	r2, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800433a:	ea03 0902 	and.w	r9, r3, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 800433e:	68ca      	ldr	r2, [r1, #12]
 8004340:	40aa      	lsls	r2, r5
 8004342:	ea42 0209 	orr.w	r2, r2, r9
        GPIOx->OSPEEDR = temp;
 8004346:	6082      	str	r2, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004348:	684a      	ldr	r2, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800434a:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800434e:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8004352:	40a2      	lsls	r2, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004354:	ea29 0908 	bic.w	r9, r9, r8
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004358:	ea42 0209 	orr.w	r2, r2, r9
        GPIOx->OTYPER = temp;
 800435c:	6042      	str	r2, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800435e:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004360:	4013      	ands	r3, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004362:	688a      	ldr	r2, [r1, #8]
 8004364:	fa02 f505 	lsl.w	r5, r2, r5
 8004368:	431d      	orrs	r5, r3
      GPIOx->PUPDR = temp;
 800436a:	60c5      	str	r5, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800436c:	684b      	ldr	r3, [r1, #4]
 800436e:	00dd      	lsls	r5, r3, #3
 8004370:	d5a7      	bpl.n	80042c2 <HAL_GPIO_Init+0x1a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004372:	2300      	movs	r3, #0
 8004374:	9301      	str	r3, [sp, #4]
 8004376:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004378:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800437c:	647a      	str	r2, [r7, #68]	; 0x44
 800437e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004380:	f024 0503 	bic.w	r5, r4, #3
 8004384:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8004388:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800438c:	f505 359c 	add.w	r5, r5, #79872	; 0x13800
 8004390:	9201      	str	r2, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8004392:	f004 0b03 	and.w	fp, r4, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004396:	9a01      	ldr	r2, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004398:	f8d5 9008 	ldr.w	r9, [r5, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800439c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80043a0:	220f      	movs	r2, #15
 80043a2:	fa02 f20b 	lsl.w	r2, r2, fp
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043a6:	4570      	cmp	r0, lr
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80043a8:	ea29 0902 	bic.w	r9, r9, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043ac:	d01e      	beq.n	80043ec <HAL_GPIO_Init+0x144>
 80043ae:	4560      	cmp	r0, ip
 80043b0:	d049      	beq.n	8004446 <HAL_GPIO_Init+0x19e>
 80043b2:	4550      	cmp	r0, sl
 80043b4:	d04b      	beq.n	800444e <HAL_GPIO_Init+0x1a6>
 80043b6:	4b36      	ldr	r3, [pc, #216]	; (8004490 <HAL_GPIO_Init+0x1e8>)
 80043b8:	4298      	cmp	r0, r3
 80043ba:	d04c      	beq.n	8004456 <HAL_GPIO_Init+0x1ae>
 80043bc:	4b35      	ldr	r3, [pc, #212]	; (8004494 <HAL_GPIO_Init+0x1ec>)
 80043be:	4298      	cmp	r0, r3
 80043c0:	d04d      	beq.n	800445e <HAL_GPIO_Init+0x1b6>
 80043c2:	4b35      	ldr	r3, [pc, #212]	; (8004498 <HAL_GPIO_Init+0x1f0>)
 80043c4:	4298      	cmp	r0, r3
 80043c6:	d04e      	beq.n	8004466 <HAL_GPIO_Init+0x1be>
 80043c8:	4b34      	ldr	r3, [pc, #208]	; (800449c <HAL_GPIO_Init+0x1f4>)
 80043ca:	4298      	cmp	r0, r3
 80043cc:	d04f      	beq.n	800446e <HAL_GPIO_Init+0x1c6>
 80043ce:	4b34      	ldr	r3, [pc, #208]	; (80044a0 <HAL_GPIO_Init+0x1f8>)
 80043d0:	4298      	cmp	r0, r3
 80043d2:	d050      	beq.n	8004476 <HAL_GPIO_Init+0x1ce>
 80043d4:	4b33      	ldr	r3, [pc, #204]	; (80044a4 <HAL_GPIO_Init+0x1fc>)
 80043d6:	4298      	cmp	r0, r3
 80043d8:	d051      	beq.n	800447e <HAL_GPIO_Init+0x1d6>
 80043da:	4b33      	ldr	r3, [pc, #204]	; (80044a8 <HAL_GPIO_Init+0x200>)
 80043dc:	4298      	cmp	r0, r3
 80043de:	bf0b      	itete	eq
 80043e0:	2309      	moveq	r3, #9
 80043e2:	220a      	movne	r2, #10
 80043e4:	fa03 f30b 	lsleq.w	r3, r3, fp
 80043e8:	fa02 f30b 	lslne.w	r3, r2, fp
 80043ec:	ea49 0303 	orr.w	r3, r9, r3
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043f0:	60ab      	str	r3, [r5, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043f2:	684a      	ldr	r2, [r1, #4]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043f4:	6833      	ldr	r3, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
 80043f6:	ea6f 0508 	mvn.w	r5, r8
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043fa:	03d2      	lsls	r2, r2, #15
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 80043fc:	bf54      	ite	pl
 80043fe:	402b      	andpl	r3, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8004400:	ea48 0303 	orrmi.w	r3, r8, r3
        }
        EXTI->IMR = temp;
 8004404:	6033      	str	r3, [r6, #0]

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004406:	684a      	ldr	r2, [r1, #4]
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
 8004408:	6873      	ldr	r3, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800440a:	0392      	lsls	r2, r2, #14
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 800440c:	bf54      	ite	pl
 800440e:	402b      	andpl	r3, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 8004410:	ea48 0303 	orrmi.w	r3, r8, r3
        }
        EXTI->EMR = temp;
 8004414:	6073      	str	r3, [r6, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004416:	684b      	ldr	r3, [r1, #4]
          temp |= iocurrent;
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004418:	68b2      	ldr	r2, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800441a:	02db      	lsls	r3, r3, #11
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 800441c:	bf54      	ite	pl
 800441e:	402a      	andpl	r2, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8004420:	ea48 0202 	orrmi.w	r2, r8, r2
        }
        EXTI->RTSR = temp;
 8004424:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004426:	684a      	ldr	r2, [r1, #4]
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
 8004428:	68f3      	ldr	r3, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800442a:	0292      	lsls	r2, r2, #10
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800442c:	f104 0401 	add.w	r4, r4, #1
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8004430:	bf54      	ite	pl
 8004432:	402b      	andpl	r3, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8004434:	ea48 0303 	orrmi.w	r3, r8, r3
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004438:	2c10      	cmp	r4, #16
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 800443a:	60f3      	str	r3, [r6, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800443c:	f47f af45 	bne.w	80042ca <HAL_GPIO_Init+0x22>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8004440:	b003      	add	sp, #12
 8004442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004446:	2301      	movs	r3, #1
 8004448:	fa03 f30b 	lsl.w	r3, r3, fp
 800444c:	e7ce      	b.n	80043ec <HAL_GPIO_Init+0x144>
 800444e:	2302      	movs	r3, #2
 8004450:	fa03 f30b 	lsl.w	r3, r3, fp
 8004454:	e7ca      	b.n	80043ec <HAL_GPIO_Init+0x144>
 8004456:	2303      	movs	r3, #3
 8004458:	fa03 f30b 	lsl.w	r3, r3, fp
 800445c:	e7c6      	b.n	80043ec <HAL_GPIO_Init+0x144>
 800445e:	2304      	movs	r3, #4
 8004460:	fa03 f30b 	lsl.w	r3, r3, fp
 8004464:	e7c2      	b.n	80043ec <HAL_GPIO_Init+0x144>
 8004466:	2305      	movs	r3, #5
 8004468:	fa03 f30b 	lsl.w	r3, r3, fp
 800446c:	e7be      	b.n	80043ec <HAL_GPIO_Init+0x144>
 800446e:	2306      	movs	r3, #6
 8004470:	fa03 f30b 	lsl.w	r3, r3, fp
 8004474:	e7ba      	b.n	80043ec <HAL_GPIO_Init+0x144>
 8004476:	2307      	movs	r3, #7
 8004478:	fa03 f30b 	lsl.w	r3, r3, fp
 800447c:	e7b6      	b.n	80043ec <HAL_GPIO_Init+0x144>
 800447e:	2308      	movs	r3, #8
 8004480:	fa03 f30b 	lsl.w	r3, r3, fp
 8004484:	e7b2      	b.n	80043ec <HAL_GPIO_Init+0x144>
 8004486:	bf00      	nop
 8004488:	40023800 	.word	0x40023800
 800448c:	40013c00 	.word	0x40013c00
 8004490:	40020c00 	.word	0x40020c00
 8004494:	40021000 	.word	0x40021000
 8004498:	40021400 	.word	0x40021400
 800449c:	40021800 	.word	0x40021800
 80044a0:	40021c00 	.word	0x40021c00
 80044a4:	40022000 	.word	0x40022000
 80044a8:	40022400 	.word	0x40022400
 80044ac:	40020400 	.word	0x40020400
 80044b0:	40020000 	.word	0x40020000
 80044b4:	40020800 	.word	0x40020800

080044b8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80044b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044bc:	2300      	movs	r3, #0
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80044be:	f8df 9164 	ldr.w	r9, [pc, #356]	; 8004624 <HAL_GPIO_DeInit+0x16c>
        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0FU) << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80044c2:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8004628 <HAL_GPIO_DeInit+0x170>
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80044c6:	f8df a164 	ldr.w	sl, [pc, #356]	; 800462c <HAL_GPIO_DeInit+0x174>
 80044ca:	e002      	b.n	80044d2 <HAL_GPIO_DeInit+0x1a>

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044cc:	3301      	adds	r3, #1
 80044ce:	2b10      	cmp	r3, #16
 80044d0:	d074      	beq.n	80045bc <HAL_GPIO_DeInit+0x104>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 80044d2:	2701      	movs	r7, #1
 80044d4:	fa07 f203 	lsl.w	r2, r7, r3
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;

    if(iocurrent == ioposition)
 80044d8:	ea32 0401 	bics.w	r4, r2, r1
 80044dc:	d1f6      	bne.n	80044cc <HAL_GPIO_DeInit+0x14>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80044de:	f04f 0b03 	mov.w	fp, #3
 80044e2:	fa03 f507 	lsl.w	r5, r3, r7
 80044e6:	6804      	ldr	r4, [r0, #0]
 80044e8:	fa0b f505 	lsl.w	r5, fp, r5
 80044ec:	43ed      	mvns	r5, r5
 80044ee:	fa23 fe0b 	lsr.w	lr, r3, fp
 80044f2:	402c      	ands	r4, r5
 80044f4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80044f8:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80044fa:	f003 0607 	and.w	r6, r3, #7
 80044fe:	f8de 4020 	ldr.w	r4, [lr, #32]
 8004502:	f04f 0c0f 	mov.w	ip, #15
 8004506:	00b6      	lsls	r6, r6, #2
 8004508:	fa0c f606 	lsl.w	r6, ip, r6
 800450c:	ea24 0606 	bic.w	r6, r4, r6
 8004510:	f8ce 6020 	str.w	r6, [lr, #32]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004514:	6884      	ldr	r4, [r0, #8]
 8004516:	402c      	ands	r4, r5
 8004518:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800451a:	6844      	ldr	r4, [r0, #4]
 800451c:	43d2      	mvns	r2, r2
 800451e:	4014      	ands	r4, r2
 8004520:	6044      	str	r4, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004522:	68c4      	ldr	r4, [r0, #12]
 8004524:	f023 0603 	bic.w	r6, r3, #3
 8004528:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800452c:	4025      	ands	r5, r4
 800452e:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
 8004532:	60c5      	str	r5, [r0, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8004534:	ea03 040b 	and.w	r4, r3, fp

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004538:	68b5      	ldr	r5, [r6, #8]
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800453a:	00a4      	lsls	r4, r4, #2
 800453c:	fa0c fc04 	lsl.w	ip, ip, r4
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004540:	4548      	cmp	r0, r9
      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8004542:	ea05 050c 	and.w	r5, r5, ip
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004546:	d03f      	beq.n	80045c8 <HAL_GPIO_DeInit+0x110>
 8004548:	4550      	cmp	r0, sl
 800454a:	d03a      	beq.n	80045c2 <HAL_GPIO_DeInit+0x10a>
 800454c:	4f2d      	ldr	r7, [pc, #180]	; (8004604 <HAL_GPIO_DeInit+0x14c>)
 800454e:	42b8      	cmp	r0, r7
 8004550:	d03c      	beq.n	80045cc <HAL_GPIO_DeInit+0x114>
 8004552:	4f2d      	ldr	r7, [pc, #180]	; (8004608 <HAL_GPIO_DeInit+0x150>)
 8004554:	42b8      	cmp	r0, r7
 8004556:	d03d      	beq.n	80045d4 <HAL_GPIO_DeInit+0x11c>
 8004558:	4f2c      	ldr	r7, [pc, #176]	; (800460c <HAL_GPIO_DeInit+0x154>)
 800455a:	42b8      	cmp	r0, r7
 800455c:	d03d      	beq.n	80045da <HAL_GPIO_DeInit+0x122>
 800455e:	4f2c      	ldr	r7, [pc, #176]	; (8004610 <HAL_GPIO_DeInit+0x158>)
 8004560:	42b8      	cmp	r0, r7
 8004562:	d03e      	beq.n	80045e2 <HAL_GPIO_DeInit+0x12a>
 8004564:	4f2b      	ldr	r7, [pc, #172]	; (8004614 <HAL_GPIO_DeInit+0x15c>)
 8004566:	42b8      	cmp	r0, r7
 8004568:	d03f      	beq.n	80045ea <HAL_GPIO_DeInit+0x132>
 800456a:	4f2b      	ldr	r7, [pc, #172]	; (8004618 <HAL_GPIO_DeInit+0x160>)
 800456c:	42b8      	cmp	r0, r7
 800456e:	d040      	beq.n	80045f2 <HAL_GPIO_DeInit+0x13a>
 8004570:	4f2a      	ldr	r7, [pc, #168]	; (800461c <HAL_GPIO_DeInit+0x164>)
 8004572:	42b8      	cmp	r0, r7
 8004574:	d041      	beq.n	80045fa <HAL_GPIO_DeInit+0x142>
 8004576:	4f2a      	ldr	r7, [pc, #168]	; (8004620 <HAL_GPIO_DeInit+0x168>)
 8004578:	42b8      	cmp	r0, r7
 800457a:	d021      	beq.n	80045c0 <HAL_GPIO_DeInit+0x108>
 800457c:	270a      	movs	r7, #10
 800457e:	fa07 f404 	lsl.w	r4, r7, r4
 8004582:	42a5      	cmp	r5, r4
 8004584:	d1a2      	bne.n	80044cc <HAL_GPIO_DeInit+0x14>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0FU) << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004586:	68b4      	ldr	r4, [r6, #8]
 8004588:	ea24 040c 	bic.w	r4, r4, ip
 800458c:	60b4      	str	r4, [r6, #8]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800458e:	f8d8 4000 	ldr.w	r4, [r8]
 8004592:	4014      	ands	r4, r2
 8004594:	f8c8 4000 	str.w	r4, [r8]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004598:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800459c:	4014      	ands	r4, r2
 800459e:	f8c8 4004 	str.w	r4, [r8, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80045a2:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80045a6:	4014      	ands	r4, r2
 80045a8:	f8c8 4008 	str.w	r4, [r8, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80045ac:	f8d8 400c 	ldr.w	r4, [r8, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045b0:	3301      	adds	r3, #1
        EXTI->IMR &= ~((uint32_t)iocurrent);
        EXTI->EMR &= ~((uint32_t)iocurrent);
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80045b2:	4022      	ands	r2, r4

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045b4:	2b10      	cmp	r3, #16
        EXTI->IMR &= ~((uint32_t)iocurrent);
        EXTI->EMR &= ~((uint32_t)iocurrent);
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80045b6:	f8c8 200c 	str.w	r2, [r8, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045ba:	d18a      	bne.n	80044d2 <HAL_GPIO_DeInit+0x1a>
        EXTI->RTSR &= ~((uint32_t)iocurrent);
        EXTI->FTSR &= ~((uint32_t)iocurrent);
      }
    }
  }
}
 80045bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045c0:	2709      	movs	r7, #9
 80045c2:	fa07 f404 	lsl.w	r4, r7, r4
 80045c6:	e7dc      	b.n	8004582 <HAL_GPIO_DeInit+0xca>
 80045c8:	2400      	movs	r4, #0
 80045ca:	e7da      	b.n	8004582 <HAL_GPIO_DeInit+0xca>
 80045cc:	2702      	movs	r7, #2
 80045ce:	fa07 f404 	lsl.w	r4, r7, r4
 80045d2:	e7d6      	b.n	8004582 <HAL_GPIO_DeInit+0xca>
 80045d4:	fa0b f404 	lsl.w	r4, fp, r4
 80045d8:	e7d3      	b.n	8004582 <HAL_GPIO_DeInit+0xca>
 80045da:	2704      	movs	r7, #4
 80045dc:	fa07 f404 	lsl.w	r4, r7, r4
 80045e0:	e7cf      	b.n	8004582 <HAL_GPIO_DeInit+0xca>
 80045e2:	2705      	movs	r7, #5
 80045e4:	fa07 f404 	lsl.w	r4, r7, r4
 80045e8:	e7cb      	b.n	8004582 <HAL_GPIO_DeInit+0xca>
 80045ea:	2706      	movs	r7, #6
 80045ec:	fa07 f404 	lsl.w	r4, r7, r4
 80045f0:	e7c7      	b.n	8004582 <HAL_GPIO_DeInit+0xca>
 80045f2:	2707      	movs	r7, #7
 80045f4:	fa07 f404 	lsl.w	r4, r7, r4
 80045f8:	e7c3      	b.n	8004582 <HAL_GPIO_DeInit+0xca>
 80045fa:	2708      	movs	r7, #8
 80045fc:	fa07 f404 	lsl.w	r4, r7, r4
 8004600:	e7bf      	b.n	8004582 <HAL_GPIO_DeInit+0xca>
 8004602:	bf00      	nop
 8004604:	40020800 	.word	0x40020800
 8004608:	40020c00 	.word	0x40020c00
 800460c:	40021000 	.word	0x40021000
 8004610:	40021400 	.word	0x40021400
 8004614:	40021800 	.word	0x40021800
 8004618:	40021c00 	.word	0x40021c00
 800461c:	40022000 	.word	0x40022000
 8004620:	40022400 	.word	0x40022400
 8004624:	40020000 	.word	0x40020000
 8004628:	40013c00 	.word	0x40013c00
 800462c:	40020400 	.word	0x40020400

08004630 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004630:	6903      	ldr	r3, [r0, #16]
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8004632:	4219      	tst	r1, r3
}
 8004634:	bf14      	ite	ne
 8004636:	2001      	movne	r0, #1
 8004638:	2000      	moveq	r0, #0
 800463a:	4770      	bx	lr

0800463c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800463c:	b902      	cbnz	r2, 8004640 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800463e:	0409      	lsls	r1, r1, #16
 8004640:	6181      	str	r1, [r0, #24]
 8004642:	4770      	bx	lr

08004644 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8004644:	6943      	ldr	r3, [r0, #20]
 8004646:	4059      	eors	r1, r3
 8004648:	6141      	str	r1, [r0, #20]
 800464a:	4770      	bx	lr

0800464c <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800464c:	b082      	sub	sp, #8
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 800464e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004652:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 8004654:	9b01      	ldr	r3, [sp, #4]
 8004656:	430b      	orrs	r3, r1
 8004658:	9301      	str	r3, [sp, #4]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800465a:	9b01      	ldr	r3, [sp, #4]
 800465c:	61c3      	str	r3, [r0, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 800465e:	61c1      	str	r1, [r0, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8004660:	9b01      	ldr	r3, [sp, #4]
 8004662:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8004664:	69c3      	ldr	r3, [r0, #28]
 8004666:	9301      	str	r3, [sp, #4]

 if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
 8004668:	69c0      	ldr	r0, [r0, #28]
 800466a:	f480 3080 	eor.w	r0, r0, #65536	; 0x10000
  }
  else
  {
    return HAL_ERROR;
  }
}
 800466e:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8004672:	b002      	add	sp, #8
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop

08004678 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop

0800467c <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800467c:	4a04      	ldr	r2, [pc, #16]	; (8004690 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800467e:	6951      	ldr	r1, [r2, #20]
 8004680:	4201      	tst	r1, r0
 8004682:	d100      	bne.n	8004686 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8004684:	4770      	bx	lr
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004686:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004688:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800468a:	f7ff fff5 	bl	8004678 <HAL_GPIO_EXTI_Callback>
 800468e:	bd08      	pop	{r3, pc}
 8004690:	40013c00 	.word	0x40013c00

08004694 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004698:	460c      	mov	r4, r1
 800469a:	4606      	mov	r6, r0
 800469c:	4617      	mov	r7, r2
 800469e:	461d      	mov	r5, r3
 80046a0:	f3c1 4807 	ubfx	r8, r1, #16, #8
 80046a4:	6833      	ldr	r3, [r6, #0]
 80046a6:	e001      	b.n	80046ac <I2C_WaitOnFlagUntilTimeout+0x18>
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80046a8:	1c6a      	adds	r2, r5, #1
 80046aa:	d10f      	bne.n	80046cc <I2C_WaitOnFlagUntilTimeout+0x38>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80046ac:	f1b8 0f01 	cmp.w	r8, #1
 80046b0:	bf0c      	ite	eq
 80046b2:	6958      	ldreq	r0, [r3, #20]
 80046b4:	6998      	ldrne	r0, [r3, #24]
 80046b6:	43c0      	mvns	r0, r0
 80046b8:	b280      	uxth	r0, r0
 80046ba:	4220      	tst	r0, r4
 80046bc:	bf0c      	ite	eq
 80046be:	2001      	moveq	r0, #1
 80046c0:	2000      	movne	r0, #0
 80046c2:	42b8      	cmp	r0, r7
 80046c4:	d0f0      	beq.n	80046a8 <I2C_WaitOnFlagUntilTimeout+0x14>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 80046c6:	2000      	movs	r0, #0
}
 80046c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80046cc:	b12d      	cbz	r5, 80046da <I2C_WaitOnFlagUntilTimeout+0x46>
 80046ce:	f7fe fb05 	bl	8002cdc <HAL_GetTick>
 80046d2:	9b06      	ldr	r3, [sp, #24]
 80046d4:	1ac0      	subs	r0, r0, r3
 80046d6:	4285      	cmp	r5, r0
 80046d8:	d2e4      	bcs.n	80046a4 <I2C_WaitOnFlagUntilTimeout+0x10>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80046da:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 80046dc:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80046de:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
        
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046e0:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80046e4:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
        
        return HAL_TIMEOUT;
 80046e8:	2003      	movs	r0, #3
 80046ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046ee:	bf00      	nop

080046f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80046f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046f4:	460d      	mov	r5, r1
 80046f6:	4606      	mov	r6, r0
 80046f8:	4690      	mov	r8, r2
 80046fa:	4699      	mov	r9, r3
 80046fc:	f3c1 4707 	ubfx	r7, r1, #16, #8
 8004700:	6834      	ldr	r4, [r6, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004702:	2f01      	cmp	r7, #1
 8004704:	d020      	beq.n	8004748 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
 8004706:	69a0      	ldr	r0, [r4, #24]
 8004708:	43c0      	mvns	r0, r0
 800470a:	b280      	uxth	r0, r0
 800470c:	4228      	tst	r0, r5
 800470e:	bf14      	ite	ne
 8004710:	2001      	movne	r0, #1
 8004712:	2000      	moveq	r0, #0
 8004714:	b308      	cbz	r0, 800475a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x6a>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004716:	6960      	ldr	r0, [r4, #20]
 8004718:	0543      	lsls	r3, r0, #21
 800471a:	d420      	bmi.n	800475e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x6e>

      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800471c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004720:	d0ef      	beq.n	8004702 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x12>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004722:	f1b8 0f00 	cmp.w	r8, #0
 8004726:	d005      	beq.n	8004734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x44>
 8004728:	f7fe fad8 	bl	8002cdc <HAL_GetTick>
 800472c:	ebc9 0000 	rsb	r0, r9, r0
 8004730:	4580      	cmp	r8, r0
 8004732:	d2e5      	bcs.n	8004700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8004734:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8004736:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8004738:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800473a:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800473e:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT;
 8004742:	2003      	movs	r0, #3
 8004744:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004748:	6963      	ldr	r3, [r4, #20]
 800474a:	43db      	mvns	r3, r3
 800474c:	b29b      	uxth	r3, r3
 800474e:	422b      	tst	r3, r5
 8004750:	bf14      	ite	ne
 8004752:	2001      	movne	r0, #1
 8004754:	2000      	moveq	r0, #0
 8004756:	2800      	cmp	r0, #0
 8004758:	d1dd      	bne.n	8004716 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 800475a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800475e:	6823      	ldr	r3, [r4, #0]
 8004760:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004764:	6023      	str	r3, [r4, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004766:	6830      	ldr	r0, [r6, #0]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
 8004768:	2300      	movs	r3, #0
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800476a:	f46f 6480 	mvn.w	r4, #1024	; 0x400

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800476e:	2104      	movs	r1, #4
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8004770:	2220      	movs	r2, #32
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004772:	6144      	str	r4, [r0, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004774:	6431      	str	r1, [r6, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004776:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
 800477a:	6333      	str	r3, [r6, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 800477c:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 8004780:	2001      	movs	r0, #1
 8004782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004786:	bf00      	nop

08004788 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800478c:	460f      	mov	r7, r1
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800478e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004790:	2904      	cmp	r1, #4
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004792:	b084      	sub	sp, #16
 8004794:	4604      	mov	r4, r0
 8004796:	4615      	mov	r5, r2
 8004798:	461e      	mov	r6, r3
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800479a:	d007      	beq.n	80047ac <I2C_MasterRequestRead+0x24>
 800479c:	2901      	cmp	r1, #1
 800479e:	d005      	beq.n	80047ac <I2C_MasterRequestRead+0x24>
 80047a0:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 80047a4:	d002      	beq.n	80047ac <I2C_MasterRequestRead+0x24>
    hi2c->Instance->CR1 |= I2C_CR1_ACK;

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80047a6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80047a8:	2b11      	cmp	r3, #17
 80047aa:	d109      	bne.n	80047c0 <I2C_MasterRequestRead+0x38>
  {
    /* Enable Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80047ac:	6822      	ldr	r2, [r4, #0]
 80047ae:	6813      	ldr	r3, [r2, #0]
 80047b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80047b4:	6013      	str	r3, [r2, #0]

    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80047b6:	6822      	ldr	r2, [r4, #0]
 80047b8:	6813      	ldr	r3, [r2, #0]
 80047ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047be:	6013      	str	r3, [r2, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047c0:	9600      	str	r6, [sp, #0]
 80047c2:	462b      	mov	r3, r5
 80047c4:	2200      	movs	r2, #0
 80047c6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80047ca:	4620      	mov	r0, r4
 80047cc:	f7ff ff62 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 80047d0:	b118      	cbz	r0, 80047da <I2C_MasterRequestRead+0x52>
      {
        return HAL_ERROR;
      }
      else
      {
        return HAL_TIMEOUT;
 80047d2:	2003      	movs	r0, #3
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
}
 80047d4:	b004      	add	sp, #16
 80047d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
  {
    return HAL_TIMEOUT;
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047da:	6923      	ldr	r3, [r4, #16]
 80047dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80047e0:	d013      	beq.n	800480a <I2C_MasterRequestRead+0x82>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80047e2:	ea4f 18e7 	mov.w	r8, r7, asr #7
 80047e6:	6823      	ldr	r3, [r4, #0]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80047e8:	4921      	ldr	r1, [pc, #132]	; (8004870 <I2C_MasterRequestRead+0xe8>)
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80047ea:	f008 0806 	and.w	r8, r8, #6
 80047ee:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 80047f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80047f4:	4620      	mov	r0, r4
 80047f6:	4633      	mov	r3, r6
 80047f8:	462a      	mov	r2, r5
 80047fa:	f7ff ff79 	bl	80046f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047fe:	b190      	cbz	r0, 8004826 <I2C_MasterRequestRead+0x9e>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004800:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004802:	2b04      	cmp	r3, #4
 8004804:	d1e5      	bne.n	80047d2 <I2C_MasterRequestRead+0x4a>
      {
        return HAL_ERROR;
 8004806:	2001      	movs	r0, #1
 8004808:	e7e4      	b.n	80047d4 <I2C_MasterRequestRead+0x4c>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800480a:	f047 0701 	orr.w	r7, r7, #1
 800480e:	6823      	ldr	r3, [r4, #0]
 8004810:	b2ff      	uxtb	r7, r7
 8004812:	611f      	str	r7, [r3, #16]
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004814:	4633      	mov	r3, r6
 8004816:	462a      	mov	r2, r5
 8004818:	4916      	ldr	r1, [pc, #88]	; (8004874 <I2C_MasterRequestRead+0xec>)
 800481a:	4620      	mov	r0, r4
 800481c:	f7ff ff68 	bl	80046f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004820:	2800      	cmp	r0, #0
 8004822:	d1ed      	bne.n	8004800 <I2C_MasterRequestRead+0x78>
 8004824:	e7d6      	b.n	80047d4 <I2C_MasterRequestRead+0x4c>
        return HAL_TIMEOUT;
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004826:	6823      	ldr	r3, [r4, #0]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004828:	4912      	ldr	r1, [pc, #72]	; (8004874 <I2C_MasterRequestRead+0xec>)
        return HAL_TIMEOUT;
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800482a:	b2ff      	uxtb	r7, r7
 800482c:	611f      	str	r7, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800482e:	462a      	mov	r2, r5
 8004830:	4633      	mov	r3, r6
 8004832:	4620      	mov	r0, r4
 8004834:	f7ff ff5c 	bl	80046f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004838:	2800      	cmp	r0, #0
 800483a:	d1e1      	bne.n	8004800 <I2C_MasterRequestRead+0x78>
        return HAL_TIMEOUT;
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800483c:	6823      	ldr	r3, [r4, #0]
 800483e:	9003      	str	r0, [sp, #12]
 8004840:	695a      	ldr	r2, [r3, #20]
 8004842:	9203      	str	r2, [sp, #12]
 8004844:	699a      	ldr	r2, [r3, #24]
 8004846:	9203      	str	r2, [sp, #12]
 8004848:	9a03      	ldr	r2, [sp, #12]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800484a:	6819      	ldr	r1, [r3, #0]
 800484c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8004850:	6019      	str	r1, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004852:	4602      	mov	r2, r0
 8004854:	462b      	mov	r3, r5
 8004856:	9600      	str	r6, [sp, #0]
 8004858:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800485c:	4620      	mov	r0, r4
 800485e:	f7ff ff19 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8004862:	2800      	cmp	r0, #0
 8004864:	d1b5      	bne.n	80047d2 <I2C_MasterRequestRead+0x4a>
    {
      return HAL_TIMEOUT;
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004866:	6822      	ldr	r2, [r4, #0]
 8004868:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 800486c:	6113      	str	r3, [r2, #16]
 800486e:	e7d1      	b.n	8004814 <I2C_MasterRequestRead+0x8c>
 8004870:	00010008 	.word	0x00010008
 8004874:	00010002 	.word	0x00010002

08004878 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800487a:	460f      	mov	r7, r1
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800487c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800487e:	2904      	cmp	r1, #4
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004880:	b083      	sub	sp, #12
 8004882:	4604      	mov	r4, r0
 8004884:	4615      	mov	r5, r2
 8004886:	461e      	mov	r6, r3
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004888:	d007      	beq.n	800489a <I2C_MasterRequestWrite+0x22>
 800488a:	2901      	cmp	r1, #1
 800488c:	d005      	beq.n	800489a <I2C_MasterRequestWrite+0x22>
 800488e:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8004892:	d002      	beq.n	800489a <I2C_MasterRequestWrite+0x22>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004894:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004896:	2b12      	cmp	r3, #18
 8004898:	d104      	bne.n	80048a4 <I2C_MasterRequestWrite+0x2c>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800489a:	6822      	ldr	r2, [r4, #0]
 800489c:	6813      	ldr	r3, [r2, #0]
 800489e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048a2:	6013      	str	r3, [r2, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048a4:	9600      	str	r6, [sp, #0]
 80048a6:	462b      	mov	r3, r5
 80048a8:	2200      	movs	r2, #0
 80048aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80048ae:	4620      	mov	r0, r4
 80048b0:	f7ff fef0 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 80048b4:	b110      	cbz	r0, 80048bc <I2C_MasterRequestWrite+0x44>
      {
        return HAL_ERROR;
      }
      else
      {
        return HAL_TIMEOUT;
 80048b6:	2003      	movs	r0, #3
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
}
 80048b8:	b003      	add	sp, #12
 80048ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
  {
    return HAL_TIMEOUT;
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80048bc:	6923      	ldr	r3, [r4, #16]
 80048be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80048c2:	d01d      	beq.n	8004900 <I2C_MasterRequestWrite+0x88>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80048c4:	11fb      	asrs	r3, r7, #7
 80048c6:	6822      	ldr	r2, [r4, #0]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80048c8:	4910      	ldr	r1, [pc, #64]	; (800490c <I2C_MasterRequestWrite+0x94>)
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80048ca:	f003 0306 	and.w	r3, r3, #6
 80048ce:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80048d2:	6113      	str	r3, [r2, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80048d4:	4620      	mov	r0, r4
 80048d6:	4633      	mov	r3, r6
 80048d8:	462a      	mov	r2, r5
 80048da:	f7ff ff09 	bl	80046f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048de:	b950      	cbnz	r0, 80048f6 <I2C_MasterRequestWrite+0x7e>
        return HAL_TIMEOUT;
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80048e0:	6823      	ldr	r3, [r4, #0]
 80048e2:	b2ff      	uxtb	r7, r7
 80048e4:	611f      	str	r7, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048e6:	4633      	mov	r3, r6
 80048e8:	462a      	mov	r2, r5
 80048ea:	4909      	ldr	r1, [pc, #36]	; (8004910 <I2C_MasterRequestWrite+0x98>)
 80048ec:	4620      	mov	r0, r4
 80048ee:	f7ff feff 	bl	80046f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048f2:	2800      	cmp	r0, #0
 80048f4:	d0e0      	beq.n	80048b8 <I2C_MasterRequestWrite+0x40>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80048f8:	2b04      	cmp	r3, #4
 80048fa:	d1dc      	bne.n	80048b6 <I2C_MasterRequestWrite+0x3e>
      {
        return HAL_ERROR;
 80048fc:	2001      	movs	r0, #1
 80048fe:	e7db      	b.n	80048b8 <I2C_MasterRequestWrite+0x40>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004900:	6823      	ldr	r3, [r4, #0]
 8004902:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8004906:	611f      	str	r7, [r3, #16]
 8004908:	e7ed      	b.n	80048e6 <I2C_MasterRequestWrite+0x6e>
 800490a:	bf00      	nop
 800490c:	00010008 	.word	0x00010008
 8004910:	00010002 	.word	0x00010002

08004914 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8004914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004916:	4604      	mov	r4, r0
 8004918:	460e      	mov	r6, r1
 800491a:	4617      	mov	r7, r2
 800491c:	6820      	ldr	r0, [r4, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800491e:	6943      	ldr	r3, [r0, #20]
 8004920:	f013 0380 	ands.w	r3, r3, #128	; 0x80
 8004924:	d124      	bne.n	8004970 <I2C_WaitOnTXEFlagUntilTimeout+0x5c>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004926:	6945      	ldr	r5, [r0, #20]
 8004928:	056a      	lsls	r2, r5, #21
 800492a:	d50c      	bpl.n	8004946 <I2C_WaitOnTXEFlagUntilTimeout+0x32>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800492c:	f46f 6580 	mvn.w	r5, #1024	; 0x400

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004930:	2104      	movs	r1, #4
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8004932:	2220      	movs	r2, #32
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004934:	6145      	str	r5, [r0, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004936:	6421      	str	r1, [r4, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004938:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
 800493c:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 800493e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
    {
      return HAL_ERROR;
 8004942:	2001      	movs	r0, #1
 8004944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004946:	1c73      	adds	r3, r6, #1
 8004948:	d0e9      	beq.n	800491e <I2C_WaitOnTXEFlagUntilTimeout+0xa>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800494a:	b126      	cbz	r6, 8004956 <I2C_WaitOnTXEFlagUntilTimeout+0x42>
 800494c:	f7fe f9c6 	bl	8002cdc <HAL_GetTick>
 8004950:	1bc0      	subs	r0, r0, r7
 8004952:	4286      	cmp	r6, r0
 8004954:	d2e2      	bcs.n	800491c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004956:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8004958:	2200      	movs	r2, #0
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800495a:	f043 0320 	orr.w	r3, r3, #32
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800495e:	2120      	movs	r1, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004960:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004962:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
 8004966:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004968:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800496c:	2003      	movs	r0, #3
 800496e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 8004970:	2000      	movs	r0, #0
 8004972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004974 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8004978:	6805      	ldr	r5, [r0, #0]
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800497a:	b084      	sub	sp, #16
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 800497c:	682c      	ldr	r4, [r5, #0]
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800497e:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8004980:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004984:	4688      	mov	r8, r1
 8004986:	4691      	mov	r9, r2
 8004988:	469a      	mov	sl, r3
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 800498a:	602c      	str	r4, [r5, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800498c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800498e:	9600      	str	r6, [sp, #0]
 8004990:	2200      	movs	r2, #0
 8004992:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004996:	4607      	mov	r7, r0
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004998:	f7ff fe7c 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 800499c:	b118      	cbz	r0, 80049a6 <I2C_RequestMemoryWrite+0x32>
    {
      return HAL_ERROR;
    }
    else
    {
      return HAL_TIMEOUT;
 800499e:	2003      	movs	r0, #3
    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
  }

  return HAL_OK;
}
 80049a0:	b004      	add	sp, #16
 80049a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80049a6:	683a      	ldr	r2, [r7, #0]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049a8:	491e      	ldr	r1, [pc, #120]	; (8004a24 <I2C_RequestMemoryWrite+0xb0>)
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80049aa:	f008 03fe 	and.w	r3, r8, #254	; 0xfe
 80049ae:	6113      	str	r3, [r2, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049b0:	4638      	mov	r0, r7
 80049b2:	4633      	mov	r3, r6
 80049b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80049b6:	f7ff fe9b 	bl	80046f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049ba:	b120      	cbz	r0, 80049c6 <I2C_RequestMemoryWrite+0x52>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80049be:	2b04      	cmp	r3, #4
 80049c0:	d1ed      	bne.n	800499e <I2C_RequestMemoryWrite+0x2a>
    {
      return HAL_ERROR;
 80049c2:	2001      	movs	r0, #1
 80049c4:	e7ec      	b.n	80049a0 <I2C_RequestMemoryWrite+0x2c>
      return HAL_TIMEOUT;
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	9003      	str	r0, [sp, #12]
 80049ca:	695a      	ldr	r2, [r3, #20]
 80049cc:	9203      	str	r2, [sp, #12]
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	9303      	str	r3, [sp, #12]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049d2:	4632      	mov	r2, r6
 80049d4:	990c      	ldr	r1, [sp, #48]	; 0x30
      return HAL_TIMEOUT;
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049d6:	9b03      	ldr	r3, [sp, #12]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049d8:	4638      	mov	r0, r7
 80049da:	f7ff ff9b 	bl	8004914 <I2C_WaitOnTXEFlagUntilTimeout>
 80049de:	b988      	cbnz	r0, 8004a04 <I2C_RequestMemoryWrite+0x90>
      return HAL_TIMEOUT;
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049e0:	f1ba 0f01 	cmp.w	sl, #1
 80049e4:	d018      	beq.n	8004a18 <I2C_RequestMemoryWrite+0xa4>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80049e6:	6839      	ldr	r1, [r7, #0]
 80049e8:	ea4f 2319 	mov.w	r3, r9, lsr #8
 80049ec:	610b      	str	r3, [r1, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049ee:	4632      	mov	r2, r6
 80049f0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80049f2:	4638      	mov	r0, r7
 80049f4:	f7ff ff8e 	bl	8004914 <I2C_WaitOnTXEFlagUntilTimeout>
 80049f8:	b920      	cbnz	r0, 8004a04 <I2C_RequestMemoryWrite+0x90>
        return HAL_TIMEOUT;
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049fa:	683a      	ldr	r2, [r7, #0]
 80049fc:	fa5f f389 	uxtb.w	r3, r9
 8004a00:	6113      	str	r3, [r2, #16]
 8004a02:	e7cd      	b.n	80049a0 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a06:	2b04      	cmp	r3, #4
 8004a08:	d1c9      	bne.n	800499e <I2C_RequestMemoryWrite+0x2a>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004a0a:	683a      	ldr	r2, [r7, #0]
 8004a0c:	6813      	ldr	r3, [r2, #0]
 8004a0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a12:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8004a14:	2001      	movs	r0, #1
 8004a16:	e7c3      	b.n	80049a0 <I2C_RequestMemoryWrite+0x2c>

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	fa5f f289 	uxtb.w	r2, r9
 8004a1e:	611a      	str	r2, [r3, #16]
 8004a20:	e7be      	b.n	80049a0 <I2C_RequestMemoryWrite+0x2c>
 8004a22:	bf00      	nop
 8004a24:	00010002 	.word	0x00010002

08004a28 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8004a2c:	6807      	ldr	r7, [r0, #0]
 8004a2e:	683c      	ldr	r4, [r7, #0]
 8004a30:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8004a34:	603c      	str	r4, [r7, #0]

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8004a36:	6807      	ldr	r7, [r0, #0]
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a38:	b084      	sub	sp, #16
  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8004a3a:	683c      	ldr	r4, [r7, #0]
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a3c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8004a3e:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a42:	4688      	mov	r8, r1
 8004a44:	4691      	mov	r9, r2
 8004a46:	469a      	mov	sl, r3
  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8004a48:	603c      	str	r4, [r7, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a4c:	9500      	str	r5, [sp, #0]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a54:	4606      	mov	r6, r0

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a56:	f7ff fe1d 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8004a5a:	b118      	cbz	r0, 8004a64 <I2C_RequestMemoryRead+0x3c>
    {
      return HAL_ERROR;
    }
    else
    {
      return HAL_TIMEOUT;
 8004a5c:	2003      	movs	r0, #3
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
}
 8004a5e:	b004      	add	sp, #16
 8004a60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a64:	6833      	ldr	r3, [r6, #0]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a66:	492f      	ldr	r1, [pc, #188]	; (8004b24 <I2C_RequestMemoryRead+0xfc>)
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a68:	fa5f f888 	uxtb.w	r8, r8
 8004a6c:	f008 02fe 	and.w	r2, r8, #254	; 0xfe
 8004a70:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a72:	4630      	mov	r0, r6
 8004a74:	462b      	mov	r3, r5
 8004a76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004a78:	f7ff fe3a 	bl	80046f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a7c:	b120      	cbz	r0, 8004a88 <I2C_RequestMemoryRead+0x60>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a7e:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8004a80:	2b04      	cmp	r3, #4
 8004a82:	d1eb      	bne.n	8004a5c <I2C_RequestMemoryRead+0x34>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
      return HAL_ERROR;
 8004a84:	2001      	movs	r0, #1
 8004a86:	e7ea      	b.n	8004a5e <I2C_RequestMemoryRead+0x36>
      return HAL_TIMEOUT;
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a88:	6833      	ldr	r3, [r6, #0]
 8004a8a:	9003      	str	r0, [sp, #12]
 8004a8c:	695a      	ldr	r2, [r3, #20]
 8004a8e:	9203      	str	r2, [sp, #12]
 8004a90:	699b      	ldr	r3, [r3, #24]
 8004a92:	9303      	str	r3, [sp, #12]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a94:	462a      	mov	r2, r5
 8004a96:	990c      	ldr	r1, [sp, #48]	; 0x30
      return HAL_TIMEOUT;
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a98:	9b03      	ldr	r3, [sp, #12]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a9a:	4630      	mov	r0, r6
 8004a9c:	f7ff ff3a 	bl	8004914 <I2C_WaitOnTXEFlagUntilTimeout>
 8004aa0:	b960      	cbnz	r0, 8004abc <I2C_RequestMemoryRead+0x94>
      return HAL_TIMEOUT;
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004aa2:	f1ba 0f01 	cmp.w	sl, #1
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004aa6:	6833      	ldr	r3, [r6, #0]
      return HAL_TIMEOUT;
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004aa8:	d111      	bne.n	8004ace <I2C_RequestMemoryRead+0xa6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004aaa:	fa5f f289 	uxtb.w	r2, r9
 8004aae:	611a      	str	r2, [r3, #16]
    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
  }

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ab0:	462a      	mov	r2, r5
 8004ab2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004ab4:	4630      	mov	r0, r6
 8004ab6:	f7ff ff2d 	bl	8004914 <I2C_WaitOnTXEFlagUntilTimeout>
 8004aba:	b1b8      	cbz	r0, 8004aec <I2C_RequestMemoryRead+0xc4>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004abc:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8004abe:	2b04      	cmp	r3, #4
 8004ac0:	d1cc      	bne.n	8004a5c <I2C_RequestMemoryRead+0x34>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004ac2:	6832      	ldr	r2, [r6, #0]
 8004ac4:	6813      	ldr	r3, [r2, #0]
 8004ac6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004aca:	6013      	str	r3, [r2, #0]
 8004acc:	e7da      	b.n	8004a84 <I2C_RequestMemoryRead+0x5c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ace:	ea4f 2219 	mov.w	r2, r9, lsr #8
 8004ad2:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ad4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004ad6:	462a      	mov	r2, r5
 8004ad8:	4630      	mov	r0, r6
 8004ada:	f7ff ff1b 	bl	8004914 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ade:	2800      	cmp	r0, #0
 8004ae0:	d1ec      	bne.n	8004abc <I2C_RequestMemoryRead+0x94>
        return HAL_TIMEOUT;
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ae2:	6832      	ldr	r2, [r6, #0]
 8004ae4:	fa5f f389 	uxtb.w	r3, r9
 8004ae8:	6113      	str	r3, [r2, #16]
 8004aea:	e7e1      	b.n	8004ab0 <I2C_RequestMemoryRead+0x88>
      return HAL_TIMEOUT;
    }
  }

  /* Generate Restart */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8004aec:	6831      	ldr	r1, [r6, #0]
 8004aee:	680b      	ldr	r3, [r1, #0]
 8004af0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004af4:	600b      	str	r3, [r1, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004af6:	4602      	mov	r2, r0
 8004af8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004afa:	9500      	str	r5, [sp, #0]
 8004afc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004b00:	4630      	mov	r0, r6
 8004b02:	f7ff fdc7 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8004b06:	2800      	cmp	r0, #0
 8004b08:	d1a8      	bne.n	8004a5c <I2C_RequestMemoryRead+0x34>
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004b0a:	6830      	ldr	r0, [r6, #0]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b0c:	4905      	ldr	r1, [pc, #20]	; (8004b24 <I2C_RequestMemoryRead+0xfc>)
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004b0e:	f048 0201 	orr.w	r2, r8, #1
 8004b12:	6102      	str	r2, [r0, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b14:	462b      	mov	r3, r5
 8004b16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004b18:	4630      	mov	r0, r6
 8004b1a:	f7ff fde9 	bl	80046f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b1e:	2800      	cmp	r0, #0
 8004b20:	d1ad      	bne.n	8004a7e <I2C_RequestMemoryRead+0x56>
 8004b22:	e79c      	b.n	8004a5e <I2C_RequestMemoryRead+0x36>
 8004b24:	00010002 	.word	0x00010002

08004b28 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8004b28:	b570      	push	{r4, r5, r6, lr}
 8004b2a:	4605      	mov	r5, r0
 8004b2c:	460c      	mov	r4, r1
 8004b2e:	4616      	mov	r6, r2

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b30:	e008      	b.n	8004b44 <I2C_WaitOnRXNEFlagUntilTimeout+0x1c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b32:	6951      	ldr	r1, [r2, #20]
 8004b34:	06c9      	lsls	r1, r1, #27
 8004b36:	d417      	bmi.n	8004b68 <I2C_WaitOnRXNEFlagUntilTimeout+0x40>

      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004b38:	b15c      	cbz	r4, 8004b52 <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
 8004b3a:	f7fe f8cf 	bl	8002cdc <HAL_GetTick>
 8004b3e:	1b80      	subs	r0, r0, r6
 8004b40:	4284      	cmp	r4, r0
 8004b42:	d306      	bcc.n	8004b52 <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b44:	682a      	ldr	r2, [r5, #0]
 8004b46:	6953      	ldr	r3, [r2, #20]
 8004b48:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8004b4c:	d0f1      	beq.n	8004b32 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8004b4e:	2000      	movs	r0, #0
}
 8004b50:	bd70      	pop	{r4, r5, r6, pc}
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b52:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8004b54:	2220      	movs	r2, #32
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b56:	4313      	orrs	r3, r2
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b58:	2100      	movs	r1, #0
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b5a:	642b      	str	r3, [r5, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b5c:	f885 103c 	strb.w	r1, [r5, #60]	; 0x3c

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
      hi2c->State= HAL_I2C_STATE_READY;
 8004b60:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b64:	2003      	movs	r0, #3
 8004b66:	bd70      	pop	{r4, r5, r6, pc}
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b68:	f06f 0010 	mvn.w	r0, #16

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8004b6c:	2120      	movs	r1, #32
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b6e:	6150      	str	r0, [r2, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b70:	642b      	str	r3, [r5, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b72:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b76:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8004b78:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 8004b7c:	2001      	movs	r0, #1
 8004b7e:	bd70      	pop	{r4, r5, r6, pc}

08004b80 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8004b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b82:	4604      	mov	r4, r0
 8004b84:	460e      	mov	r6, r1
 8004b86:	4617      	mov	r7, r2
 8004b88:	6820      	ldr	r0, [r4, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b8a:	6943      	ldr	r3, [r0, #20]
 8004b8c:	f013 0304 	ands.w	r3, r3, #4
 8004b90:	d124      	bne.n	8004bdc <I2C_WaitOnBTFFlagUntilTimeout+0x5c>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b92:	6945      	ldr	r5, [r0, #20]
 8004b94:	056a      	lsls	r2, r5, #21
 8004b96:	d50c      	bpl.n	8004bb2 <I2C_WaitOnBTFFlagUntilTimeout+0x32>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b98:	f46f 6580 	mvn.w	r5, #1024	; 0x400

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004b9c:	2104      	movs	r1, #4
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8004b9e:	2220      	movs	r2, #32
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ba0:	6145      	str	r5, [r0, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004ba2:	6421      	str	r1, [r4, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ba4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ba8:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8004baa:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
    {
      return HAL_ERROR;
 8004bae:	2001      	movs	r0, #1
 8004bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004bb2:	1c73      	adds	r3, r6, #1
 8004bb4:	d0e9      	beq.n	8004b8a <I2C_WaitOnBTFFlagUntilTimeout+0xa>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004bb6:	b126      	cbz	r6, 8004bc2 <I2C_WaitOnBTFFlagUntilTimeout+0x42>
 8004bb8:	f7fe f890 	bl	8002cdc <HAL_GetTick>
 8004bbc:	1bc0      	subs	r0, r0, r7
 8004bbe:	4286      	cmp	r6, r0
 8004bc0:	d2e2      	bcs.n	8004b88 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8004bc4:	2200      	movs	r2, #0
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bc6:	f043 0320 	orr.w	r3, r3, #32
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8004bca:	2120      	movs	r1, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bcc:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bce:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
 8004bd2:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004bd4:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bd8:	2003      	movs	r0, #3
 8004bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8004bdc:	2000      	movs	r0, #0
 8004bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop

08004be4 <HAL_I2C_Init>:
{
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8004be4:	2800      	cmp	r0, #0
 8004be6:	d073      	beq.n	8004cd0 <HAL_I2C_Init+0xec>
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004be8:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8004bea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004bee:	4604      	mov	r4, r0
 8004bf0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d056      	beq.n	8004ca6 <HAL_I2C_Init+0xc2>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004bf8:	6822      	ldr	r2, [r4, #0]
    hi2c->Lock = HAL_UNLOCKED;
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004bfa:	2324      	movs	r3, #36	; 0x24
 8004bfc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c00:	6813      	ldr	r3, [r2, #0]
 8004c02:	f023 0301 	bic.w	r3, r3, #1
 8004c06:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c08:	f003 fe02 	bl	8008810 <HAL_RCC_GetPCLK1Freq>

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004c0c:	4b31      	ldr	r3, [pc, #196]	; (8004cd4 <HAL_I2C_Init+0xf0>)

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8004c0e:	6821      	ldr	r1, [r4, #0]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8004c10:	4a31      	ldr	r2, [pc, #196]	; (8004cd8 <HAL_I2C_Init+0xf4>)

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004c12:	fba3 5300 	umull	r5, r3, r3, r0
 8004c16:	0c9b      	lsrs	r3, r3, #18

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8004c18:	604b      	str	r3, [r1, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8004c1a:	e894 0022 	ldmia.w	r4, {r1, r5}
 8004c1e:	4295      	cmp	r5, r2
 8004c20:	d838      	bhi.n	8004c94 <HAL_I2C_Init+0xb0>
 8004c22:	3301      	adds	r3, #1
 8004c24:	620b      	str	r3, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8004c26:	6863      	ldr	r3, [r4, #4]
 8004c28:	492b      	ldr	r1, [pc, #172]	; (8004cd8 <HAL_I2C_Init+0xf4>)
 8004c2a:	6822      	ldr	r2, [r4, #0]
 8004c2c:	428b      	cmp	r3, r1
 8004c2e:	d826      	bhi.n	8004c7e <HAL_I2C_Init+0x9a>
 8004c30:	005b      	lsls	r3, r3, #1
 8004c32:	fbb0 f0f3 	udiv	r0, r0, r3
 8004c36:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8004c3a:	2b03      	cmp	r3, #3
 8004c3c:	bf98      	it	ls
 8004c3e:	2004      	movls	r0, #4
 8004c40:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004c42:	69e1      	ldr	r1, [r4, #28]
 8004c44:	6a23      	ldr	r3, [r4, #32]
 8004c46:	6822      	ldr	r2, [r4, #0]
 8004c48:	430b      	orrs	r3, r1
 8004c4a:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8004c4c:	6921      	ldr	r1, [r4, #16]
 8004c4e:	68e3      	ldr	r3, [r4, #12]
 8004c50:	6822      	ldr	r2, [r4, #0]
 8004c52:	430b      	orrs	r3, r1
 8004c54:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8004c56:	6961      	ldr	r1, [r4, #20]
 8004c58:	69a3      	ldr	r3, [r4, #24]
 8004c5a:	6822      	ldr	r2, [r4, #0]
 8004c5c:	430b      	orrs	r3, r1
 8004c5e:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c60:	6821      	ldr	r1, [r4, #0]
 8004c62:	680a      	ldr	r2, [r1, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c64:	2300      	movs	r3, #0
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c66:	f042 0201 	orr.w	r2, r2, #1

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
 8004c6a:	2520      	movs	r5, #32
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c6c:	600a      	str	r2, [r1, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c6e:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004c70:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c74:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c76:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e

  return HAL_OK;
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	bd38      	pop	{r3, r4, r5, pc}
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8004c7e:	68a1      	ldr	r1, [r4, #8]
 8004c80:	b9b1      	cbnz	r1, 8004cb0 <HAL_I2C_Init+0xcc>
 8004c82:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004c86:	fbb0 f0f3 	udiv	r0, r0, r3
 8004c8a:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8004c8e:	b9e3      	cbnz	r3, 8004cca <HAL_I2C_Init+0xe6>
 8004c90:	2001      	movs	r0, #1
 8004c92:	e7d5      	b.n	8004c40 <HAL_I2C_Init+0x5c>
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8004c94:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004c98:	4d10      	ldr	r5, [pc, #64]	; (8004cdc <HAL_I2C_Init+0xf8>)
 8004c9a:	fb02 f303 	mul.w	r3, r2, r3
 8004c9e:	fba5 2303 	umull	r2, r3, r5, r3
 8004ca2:	099b      	lsrs	r3, r3, #6
 8004ca4:	e7bd      	b.n	8004c22 <HAL_I2C_Init+0x3e>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ca6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004caa:	f7fd fc4d 	bl	8002548 <HAL_I2C_MspInit>
 8004cae:	e7a3      	b.n	8004bf8 <HAL_I2C_Init+0x14>
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8004cb0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004cb4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004cb8:	fbb0 f0f3 	udiv	r0, r0, r3
 8004cbc:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d0e5      	beq.n	8004c90 <HAL_I2C_Init+0xac>
 8004cc4:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8004cc8:	e7ba      	b.n	8004c40 <HAL_I2C_Init+0x5c>
 8004cca:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8004cce:	e7b7      	b.n	8004c40 <HAL_I2C_Init+0x5c>
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8004cd0:	2001      	movs	r0, #1
 8004cd2:	4770      	bx	lr
 8004cd4:	431bde83 	.word	0x431bde83
 8004cd8:	000186a0 	.word	0x000186a0
 8004cdc:	10624dd3 	.word	0x10624dd3
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop

08004ce4 <HAL_I2C_DeInit>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8004ce4:	b1b0      	cbz	r0, 8004d14 <HAL_I2C_DeInit+0x30>
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004ce6:	b510      	push	{r4, lr}
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ce8:	2324      	movs	r3, #36	; 0x24

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004cea:	6802      	ldr	r2, [r0, #0]
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004cec:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004cf0:	6813      	ldr	r3, [r2, #0]
 8004cf2:	f023 0301 	bic.w	r3, r3, #1
 8004cf6:	4604      	mov	r4, r0
 8004cf8:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004cfa:	f7fd fc5d 	bl	80025b8 <HAL_I2C_MspDeInit>

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_RESET;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;
    
  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004d02:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_RESET;
 8004d06:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d0a:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d0c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    
  /* Release Lock */
  __HAL_UNLOCK(hi2c);

  return HAL_OK;
 8004d10:	4618      	mov	r0, r3
 8004d12:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8004d14:	2001      	movs	r0, #1
 8004d16:	4770      	bx	lr

08004d18 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d1c:	4604      	mov	r4, r0
 8004d1e:	b084      	sub	sp, #16
 8004d20:	461f      	mov	r7, r3
 8004d22:	460d      	mov	r5, r1
 8004d24:	4690      	mov	r8, r2
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d26:	f7fd ffd9 	bl	8002cdc <HAL_GetTick>
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8004d2a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004d2e:	2b20      	cmp	r3, #32
 8004d30:	d004      	beq.n	8004d3c <HAL_I2C_Master_Transmit+0x24>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8004d32:	2502      	movs	r5, #2
  }
}
 8004d34:	4628      	mov	r0, r5
 8004d36:	b004      	add	sp, #16
 8004d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  tickstart = HAL_GetTick();
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d3c:	9000      	str	r0, [sp, #0]
 8004d3e:	4606      	mov	r6, r0
 8004d40:	2319      	movs	r3, #25
 8004d42:	2201      	movs	r2, #1
 8004d44:	493d      	ldr	r1, [pc, #244]	; (8004e3c <HAL_I2C_Master_Transmit+0x124>)
 8004d46:	4620      	mov	r0, r4
 8004d48:	f7ff fca4 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8004d4c:	4681      	mov	r9, r0
 8004d4e:	2800      	cmp	r0, #0
 8004d50:	d1ef      	bne.n	8004d32 <HAL_I2C_Master_Transmit+0x1a>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d52:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d0eb      	beq.n	8004d32 <HAL_I2C_Master_Transmit+0x1a>
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004d5a:	6822      	ldr	r2, [r4, #0]
	
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d5c:	4838      	ldr	r0, [pc, #224]	; (8004e40 <HAL_I2C_Master_Transmit+0x128>)
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d5e:	f04f 0a01 	mov.w	sl, #1
 8004d62:	f884 a03c 	strb.w	sl, [r4, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004d66:	6813      	ldr	r3, [r2, #0]
 8004d68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d6c:	6013      	str	r3, [r2, #0]
	
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8004d6e:	f04f 0e21 	mov.w	lr, #33	; 0x21
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8004d72:	2210      	movs	r2, #16
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
	
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8004d74:	f884 e03d 	strb.w	lr, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d78:	4629      	mov	r1, r5
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
	
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8004d7a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d7e:	4633      	mov	r3, r6
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
	
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d80:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
	
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d86:	62e0      	str	r0, [r4, #44]	; 0x2c
    
    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d88:	4620      	mov	r0, r4
 8004d8a:	f7ff fd75 	bl	8004878 <I2C_MasterRequestWrite>
 8004d8e:	4605      	mov	r5, r0
 8004d90:	b130      	cbz	r0, 8004da0 <HAL_I2C_Master_Transmit+0x88>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d92:	6c23      	ldr	r3, [r4, #64]	; 0x40
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d94:	f884 903c 	strb.w	r9, [r4, #60]	; 0x3c
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d98:	2b04      	cmp	r3, #4
 8004d9a:	d04c      	beq.n	8004e36 <HAL_I2C_Master_Transmit+0x11e>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
          return HAL_ERROR;
        }
        else
        {
          return HAL_TIMEOUT;
 8004d9c:	2503      	movs	r5, #3
 8004d9e:	e7c9      	b.n	8004d34 <HAL_I2C_Master_Transmit+0x1c>
        return HAL_TIMEOUT;
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004da0:	6823      	ldr	r3, [r4, #0]
 8004da2:	9003      	str	r0, [sp, #12]
 8004da4:	695a      	ldr	r2, [r3, #20]
 8004da6:	9203      	str	r2, [sp, #12]
 8004da8:	699a      	ldr	r2, [r3, #24]
 8004daa:	9203      	str	r2, [sp, #12]
 8004dac:	9a03      	ldr	r2, [sp, #12]

    while(Size > 0U)
 8004dae:	b957      	cbnz	r7, 8004dc6 <HAL_I2C_Master_Transmit+0xae>
 8004db0:	e034      	b.n	8004e1c <HAL_I2C_Master_Transmit+0x104>
          return HAL_TIMEOUT;
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
 8004db2:	f108 0801 	add.w	r8, r8, #1
      Size--;
 8004db6:	461f      	mov	r7, r3
        hi2c->Instance->DR = (*pData++);
        Size--;
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004db8:	4632      	mov	r2, r6
 8004dba:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004dbc:	4620      	mov	r0, r4
 8004dbe:	f7ff fedf 	bl	8004b80 <I2C_WaitOnBTFFlagUntilTimeout>
 8004dc2:	b9c8      	cbnz	r0, 8004df8 <HAL_I2C_Master_Transmit+0xe0>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    while(Size > 0U)
 8004dc4:	b34f      	cbz	r7, 8004e1a <HAL_I2C_Master_Transmit+0x102>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dc6:	4632      	mov	r2, r6
 8004dc8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004dca:	4620      	mov	r0, r4
 8004dcc:	f7ff fda2 	bl	8004914 <I2C_WaitOnTXEFlagUntilTimeout>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
      Size--;
 8004dd0:	1e7b      	subs	r3, r7, #1
 8004dd2:	b29b      	uxth	r3, r3
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    while(Size > 0U)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dd4:	b980      	cbnz	r0, 8004df8 <HAL_I2C_Master_Transmit+0xe0>
          return HAL_TIMEOUT;
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
 8004dd6:	6822      	ldr	r2, [r4, #0]
 8004dd8:	f898 1000 	ldrb.w	r1, [r8]
 8004ddc:	6111      	str	r1, [r2, #16]
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 8004dde:	6822      	ldr	r2, [r4, #0]
 8004de0:	6951      	ldr	r1, [r2, #20]
 8004de2:	0749      	lsls	r1, r1, #29
 8004de4:	d5e5      	bpl.n	8004db2 <HAL_I2C_Master_Transmit+0x9a>
 8004de6:	b18b      	cbz	r3, 8004e0c <HAL_I2C_Master_Transmit+0xf4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 8004de8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004dec:	6113      	str	r3, [r2, #16]
        Size--;
 8004dee:	3f02      	subs	r7, #2
 8004df0:	b2bf      	uxth	r7, r7
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 8004df2:	f108 0802 	add.w	r8, r8, #2
 8004df6:	e7df      	b.n	8004db8 <HAL_I2C_Master_Transmit+0xa0>
    while(Size > 0U)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004df8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004dfa:	2b04      	cmp	r3, #4
 8004dfc:	d1ce      	bne.n	8004d9c <HAL_I2C_Master_Transmit+0x84>
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004dfe:	6822      	ldr	r2, [r4, #0]
 8004e00:	6813      	ldr	r3, [r2, #0]
 8004e02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004e06:	6013      	str	r3, [r2, #0]
          return HAL_ERROR;
 8004e08:	2501      	movs	r5, #1
 8004e0a:	e793      	b.n	8004d34 <HAL_I2C_Master_Transmit+0x1c>
        hi2c->Instance->DR = (*pData++);
        Size--;
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e0c:	4632      	mov	r2, r6
 8004e0e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004e10:	4620      	mov	r0, r4
 8004e12:	f7ff feb5 	bl	8004b80 <I2C_WaitOnBTFFlagUntilTimeout>
 8004e16:	2800      	cmp	r0, #0
 8004e18:	d1ee      	bne.n	8004df8 <HAL_I2C_Master_Transmit+0xe0>
 8004e1a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004e1c:	681a      	ldr	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e1e:	2100      	movs	r1, #0
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;

    hi2c->State = HAL_I2C_STATE_READY;
 8004e20:	2020      	movs	r0, #32
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004e22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e28:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e2c:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e30:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_OK;
 8004e34:	e77e      	b.n	8004d34 <HAL_I2C_Master_Transmit+0x1c>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
        return HAL_ERROR;
 8004e36:	4655      	mov	r5, sl
 8004e38:	e77c      	b.n	8004d34 <HAL_I2C_Master_Transmit+0x1c>
 8004e3a:	bf00      	nop
 8004e3c:	00100002 	.word	0x00100002
 8004e40:	ffff0000 	.word	0xffff0000

08004e44 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e48:	4604      	mov	r4, r0
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	461e      	mov	r6, r3
 8004e4e:	460d      	mov	r5, r1
 8004e50:	4617      	mov	r7, r2
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e52:	f7fd ff43 	bl	8002cdc <HAL_GetTick>
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8004e56:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004e5a:	2b20      	cmp	r3, #32
 8004e5c:	d004      	beq.n	8004e68 <HAL_I2C_Master_Receive+0x24>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8004e5e:	2502      	movs	r5, #2
  }
}
 8004e60:	4628      	mov	r0, r5
 8004e62:	b006      	add	sp, #24
 8004e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  tickstart = HAL_GetTick();
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e68:	9000      	str	r0, [sp, #0]
 8004e6a:	4680      	mov	r8, r0
 8004e6c:	2319      	movs	r3, #25
 8004e6e:	2201      	movs	r2, #1
 8004e70:	496e      	ldr	r1, [pc, #440]	; (800502c <HAL_I2C_Master_Receive+0x1e8>)
 8004e72:	4620      	mov	r0, r4
 8004e74:	f7ff fc0e 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8004e78:	4681      	mov	r9, r0
 8004e7a:	2800      	cmp	r0, #0
 8004e7c:	d1ef      	bne.n	8004e5e <HAL_I2C_Master_Receive+0x1a>
    {
      return HAL_BUSY;
    }
    
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e7e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d0eb      	beq.n	8004e5e <HAL_I2C_Master_Receive+0x1a>
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004e86:	6822      	ldr	r2, [r4, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e88:	4869      	ldr	r0, [pc, #420]	; (8005030 <HAL_I2C_Master_Receive+0x1ec>)
    {
      return HAL_BUSY;
    }
    
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e8a:	f04f 0a01 	mov.w	sl, #1
 8004e8e:	f884 a03c 	strb.w	sl, [r4, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004e92:	6813      	ldr	r3, [r2, #0]
 8004e94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e98:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8004e9a:	f04f 0e22 	mov.w	lr, #34	; 0x22
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8004e9e:	2210      	movs	r2, #16
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8004ea0:	f884 e03d 	strb.w	lr, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004ea4:	4629      	mov	r1, r5
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8004ea6:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004eaa:	4643      	mov	r3, r8
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004eac:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004eb0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004eb2:	62e0      	str	r0, [r4, #44]	; 0x2c
    
    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004eb4:	4620      	mov	r0, r4
 8004eb6:	f7ff fc67 	bl	8004788 <I2C_MasterRequestRead>
 8004eba:	4605      	mov	r5, r0
 8004ebc:	b138      	cbz	r0, 8004ece <HAL_I2C_Master_Receive+0x8a>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ebe:	6c23      	ldr	r3, [r4, #64]	; 0x40
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ec0:	f884 903c 	strb.w	r9, [r4, #60]	; 0x3c
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ec4:	2b04      	cmp	r3, #4
 8004ec6:	f000 8090 	beq.w	8004fea <HAL_I2C_Master_Receive+0x1a6>
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
            {
              return HAL_TIMEOUT;
 8004eca:	2503      	movs	r5, #3
 8004ecc:	e7c8      	b.n	8004e60 <HAL_I2C_Master_Receive+0x1c>
        __HAL_UNLOCK(hi2c);
        return HAL_TIMEOUT;
      }
    }

    if(Size == 0U)
 8004ece:	b99e      	cbnz	r6, 8004ef8 <HAL_I2C_Master_Receive+0xb4>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ed0:	6823      	ldr	r3, [r4, #0]
 8004ed2:	9002      	str	r0, [sp, #8]
 8004ed4:	695a      	ldr	r2, [r3, #20]
 8004ed6:	9202      	str	r2, [sp, #8]
 8004ed8:	699a      	ldr	r2, [r3, #24]
 8004eda:	9202      	str	r2, [sp, #8]
 8004edc:	9a02      	ldr	r2, [sp, #8]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ee4:	601a      	str	r2, [r3, #0]
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ee6:	2300      	movs	r3, #0
          Size--;
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004ee8:	2220      	movs	r2, #32
 8004eea:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eee:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ef2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_OK;
 8004ef6:	e7b3      	b.n	8004e60 <HAL_I2C_Master_Receive+0x1c>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }
    else if(Size == 1U)
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004ef8:	6822      	ldr	r2, [r4, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }
    else if(Size == 1U)
 8004efa:	2e01      	cmp	r6, #1
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004efc:	6813      	ldr	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }
    else if(Size == 1U)
 8004efe:	d07c      	beq.n	8004ffa <HAL_I2C_Master_Receive+0x1b6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }
    else if(Size == 2U)
 8004f00:	2e02      	cmp	r6, #2
 8004f02:	d048      	beq.n	8004f96 <HAL_I2C_Master_Receive+0x152>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8004f04:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f08:	6013      	str	r3, [r2, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f0a:	6823      	ldr	r3, [r4, #0]
 8004f0c:	9005      	str	r0, [sp, #20]
 8004f0e:	695a      	ldr	r2, [r3, #20]
 8004f10:	9205      	str	r2, [sp, #20]
 8004f12:	699b      	ldr	r3, [r3, #24]
 8004f14:	9305      	str	r3, [sp, #20]
 8004f16:	9b05      	ldr	r3, [sp, #20]
    }

    while(Size > 0U)
    {
      if(Size <= 3U)
 8004f18:	2e03      	cmp	r6, #3
 8004f1a:	d829      	bhi.n	8004f70 <HAL_I2C_Master_Receive+0x12c>
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
          Size--;
        }
        /* Two bytes */
        else if(Size == 2U)
 8004f1c:	2e02      	cmp	r6, #2
 8004f1e:	d049      	beq.n	8004fb4 <HAL_I2C_Master_Receive+0x170>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f20:	2200      	movs	r2, #0
 8004f22:	f8cd 8000 	str.w	r8, [sp]
 8004f26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f28:	4942      	ldr	r1, [pc, #264]	; (8005034 <HAL_I2C_Master_Receive+0x1f0>)
 8004f2a:	4620      	mov	r0, r4
 8004f2c:	f7ff fbb2 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8004f30:	4602      	mov	r2, r0
 8004f32:	2800      	cmp	r0, #0
 8004f34:	d1c9      	bne.n	8004eca <HAL_I2C_Master_Receive+0x86>
          {
            return HAL_TIMEOUT;
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004f36:	6820      	ldr	r0, [r4, #0]
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
          Size--;

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f38:	493e      	ldr	r1, [pc, #248]	; (8005034 <HAL_I2C_Master_Receive+0x1f0>)
          {
            return HAL_TIMEOUT;
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004f3a:	6803      	ldr	r3, [r0, #0]
 8004f3c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f40:	6003      	str	r3, [r0, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8004f42:	6823      	ldr	r3, [r4, #0]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	703b      	strb	r3, [r7, #0]
          Size--;

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f48:	4620      	mov	r0, r4
 8004f4a:	f8cd 8000 	str.w	r8, [sp]
 8004f4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f50:	f7ff fba0 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8004f54:	2800      	cmp	r0, #0
 8004f56:	d1b8      	bne.n	8004eca <HAL_I2C_Master_Receive+0x86>
          {
            return HAL_TIMEOUT;
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004f58:	6822      	ldr	r2, [r4, #0]
 8004f5a:	6813      	ldr	r3, [r2, #0]
 8004f5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f60:	6013      	str	r3, [r2, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8004f62:	6823      	ldr	r3, [r4, #0]
 8004f64:	691b      	ldr	r3, [r3, #16]
 8004f66:	707b      	strb	r3, [r7, #1]
          Size--;

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8004f68:	6823      	ldr	r3, [r4, #0]
 8004f6a:	691b      	ldr	r3, [r3, #16]
 8004f6c:	70bb      	strb	r3, [r7, #2]
 8004f6e:	e7ba      	b.n	8004ee6 <HAL_I2C_Master_Receive+0xa2>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8004f70:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004f72:	4642      	mov	r2, r8
 8004f74:	4620      	mov	r0, r4
 8004f76:	f7ff fdd7 	bl	8004b28 <I2C_WaitOnRXNEFlagUntilTimeout>
          }
        }

        /* Read data from DR */
        (*pData++) = hi2c->Instance->DR;
        Size--;
 8004f7a:	1e71      	subs	r1, r6, #1

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
        {
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
          Size--;
 8004f7c:	3e02      	subs	r6, #2
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8004f7e:	2800      	cmp	r0, #0
 8004f80:	d135      	bne.n	8004fee <HAL_I2C_Master_Receive+0x1aa>
            return HAL_ERROR;
          }
        }

        /* Read data from DR */
        (*pData++) = hi2c->Instance->DR;
 8004f82:	6823      	ldr	r3, [r4, #0]
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	703b      	strb	r3, [r7, #0]
        Size--;

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f88:	6823      	ldr	r3, [r4, #0]
 8004f8a:	695a      	ldr	r2, [r3, #20]
 8004f8c:	0752      	lsls	r2, r2, #29
 8004f8e:	d427      	bmi.n	8004fe0 <HAL_I2C_Master_Receive+0x19c>
            return HAL_ERROR;
          }
        }

        /* Read data from DR */
        (*pData++) = hi2c->Instance->DR;
 8004f90:	3701      	adds	r7, #1
        Size--;
 8004f92:	b28e      	uxth	r6, r1
 8004f94:	e7c0      	b.n	8004f18 <HAL_I2C_Master_Receive+0xd4>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }
    else if(Size == 2U)
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004f96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f9a:	6013      	str	r3, [r2, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8004f9c:	6822      	ldr	r2, [r4, #0]
 8004f9e:	6813      	ldr	r3, [r2, #0]
 8004fa0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004fa4:	6013      	str	r3, [r2, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fa6:	6823      	ldr	r3, [r4, #0]
 8004fa8:	9004      	str	r0, [sp, #16]
 8004faa:	695a      	ldr	r2, [r3, #20]
 8004fac:	9204      	str	r2, [sp, #16]
 8004fae:	699b      	ldr	r3, [r3, #24]
 8004fb0:	9304      	str	r3, [sp, #16]
 8004fb2:	9b04      	ldr	r3, [sp, #16]
        }
        /* Two bytes */
        else if(Size == 2U)
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fb4:	f8cd 8000 	str.w	r8, [sp]
 8004fb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004fba:	491e      	ldr	r1, [pc, #120]	; (8005034 <HAL_I2C_Master_Receive+0x1f0>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	4620      	mov	r0, r4
 8004fc0:	f7ff fb68 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8004fc4:	2800      	cmp	r0, #0
 8004fc6:	d180      	bne.n	8004eca <HAL_I2C_Master_Receive+0x86>
          {
            return HAL_TIMEOUT;
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004fc8:	6822      	ldr	r2, [r4, #0]
 8004fca:	6813      	ldr	r3, [r2, #0]
 8004fcc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004fd0:	6013      	str	r3, [r2, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8004fd2:	6823      	ldr	r3, [r4, #0]
 8004fd4:	691b      	ldr	r3, [r3, #16]
 8004fd6:	703b      	strb	r3, [r7, #0]
          Size--;

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8004fd8:	6823      	ldr	r3, [r4, #0]
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	707b      	strb	r3, [r7, #1]
 8004fde:	e782      	b.n	8004ee6 <HAL_I2C_Master_Receive+0xa2>
        Size--;

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
        {
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8004fe0:	691b      	ldr	r3, [r3, #16]
 8004fe2:	707b      	strb	r3, [r7, #1]
          Size--;
 8004fe4:	b2b6      	uxth	r6, r6
        Size--;

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
        {
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8004fe6:	3702      	adds	r7, #2
 8004fe8:	e796      	b.n	8004f18 <HAL_I2C_Master_Receive+0xd4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
        return HAL_ERROR;
 8004fea:	4655      	mov	r5, sl
 8004fec:	e738      	b.n	8004e60 <HAL_I2C_Master_Receive+0x1c>
        if(Size == 1U)
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8004fee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004ff0:	2b20      	cmp	r3, #32
 8004ff2:	f43f af6a 	beq.w	8004eca <HAL_I2C_Master_Receive+0x86>
            {
              return HAL_TIMEOUT;
            }
            else
            {
              return HAL_ERROR;
 8004ff6:	2501      	movs	r5, #1
 8004ff8:	e732      	b.n	8004e60 <HAL_I2C_Master_Receive+0x1c>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }
    else if(Size == 1U)
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004ffa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ffe:	6013      	str	r3, [r2, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005000:	6823      	ldr	r3, [r4, #0]
 8005002:	9003      	str	r0, [sp, #12]
 8005004:	695a      	ldr	r2, [r3, #20]
 8005006:	9203      	str	r2, [sp, #12]
 8005008:	699a      	ldr	r2, [r3, #24]
 800500a:	9203      	str	r2, [sp, #12]
 800500c:	9a03      	ldr	r2, [sp, #12]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800500e:	6819      	ldr	r1, [r3, #0]
 8005010:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005014:	6019      	str	r1, [r3, #0]
      {
        /* One byte */
        if(Size == 1U)
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8005016:	4642      	mov	r2, r8
 8005018:	990e      	ldr	r1, [sp, #56]	; 0x38
 800501a:	4620      	mov	r0, r4
 800501c:	f7ff fd84 	bl	8004b28 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005020:	2800      	cmp	r0, #0
 8005022:	d1e4      	bne.n	8004fee <HAL_I2C_Master_Receive+0x1aa>
              return HAL_ERROR;
            }
          }

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8005024:	6823      	ldr	r3, [r4, #0]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	703b      	strb	r3, [r7, #0]
 800502a:	e75c      	b.n	8004ee6 <HAL_I2C_Master_Receive+0xa2>
 800502c:	00100002 	.word	0x00100002
 8005030:	ffff0000 	.word	0xffff0000
 8005034:	00010004 	.word	0x00010004

08005038 <HAL_I2C_Slave_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005038:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800503c:	4605      	mov	r5, r0
 800503e:	b085      	sub	sp, #20
 8005040:	460e      	mov	r6, r1
 8005042:	4617      	mov	r7, r2
 8005044:	4699      	mov	r9, r3
  uint32_t tickstart = 0x00U;
  
  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005046:	f7fd fe49 	bl	8002cdc <HAL_GetTick>
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 800504a:	f895 403d 	ldrb.w	r4, [r5, #61]	; 0x3d
 800504e:	b2e4      	uxtb	r4, r4
 8005050:	2c20      	cmp	r4, #32
 8005052:	d003      	beq.n	800505c <HAL_I2C_Slave_Transmit+0x24>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005054:	2002      	movs	r0, #2
  }
}
 8005056:	b005      	add	sp, #20
 8005058:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    if((pData == NULL) || (Size == 0U))
 800505c:	b106      	cbz	r6, 8005060 <HAL_I2C_Slave_Transmit+0x28>
 800505e:	b91f      	cbnz	r7, 8005068 <HAL_I2C_Slave_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005060:	2001      	movs	r0, #1
  }
  else
  {
    return HAL_BUSY;
  }
}
 8005062:	b005      	add	sp, #20
 8005064:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005068:	4680      	mov	r8, r0
    {
      return  HAL_ERROR;
    }

    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800506a:	9000      	str	r0, [sp, #0]
 800506c:	2319      	movs	r3, #25
 800506e:	2201      	movs	r2, #1
 8005070:	4945      	ldr	r1, [pc, #276]	; (8005188 <HAL_I2C_Slave_Transmit+0x150>)
 8005072:	4628      	mov	r0, r5
 8005074:	f7ff fb0e 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8005078:	2800      	cmp	r0, #0
 800507a:	d1eb      	bne.n	8005054 <HAL_I2C_Slave_Transmit+0x1c>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800507c:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8005080:	2b01      	cmp	r3, #1
 8005082:	d0e7      	beq.n	8005054 <HAL_I2C_Slave_Transmit+0x1c>
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005084:	682a      	ldr	r2, [r5, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005086:	4941      	ldr	r1, [pc, #260]	; (800518c <HAL_I2C_Slave_Transmit+0x154>)
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005088:	2301      	movs	r3, #1
 800508a:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800508e:	6813      	ldr	r3, [r2, #0]
 8005090:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005094:	6013      	str	r3, [r2, #0]
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8005096:	f8d5 e000 	ldr.w	lr, [r5]
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 800509a:	2321      	movs	r3, #33	; 0x21
 800509c:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
 80050a0:	f885 403e 	strb.w	r4, [r5, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050a4:	6428      	str	r0, [r5, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050a6:	62e9      	str	r1, [r5, #44]	; 0x2c
    
    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80050a8:	f8de 3000 	ldr.w	r3, [lr]
 80050ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80050b0:	f8ce 3000 	str.w	r3, [lr]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 80050b4:	4602      	mov	r2, r0
 80050b6:	f101 1102 	add.w	r1, r1, #131074	; 0x20002
 80050ba:	464b      	mov	r3, r9
 80050bc:	f8cd 8000 	str.w	r8, [sp]
 80050c0:	4628      	mov	r0, r5
 80050c2:	f7ff fae7 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 80050c6:	b108      	cbz	r0, 80050cc <HAL_I2C_Slave_Transmit+0x94>
        {
          return HAL_ERROR;
        }
        else
        {
          return HAL_TIMEOUT;
 80050c8:	2003      	movs	r0, #3
 80050ca:	e7c4      	b.n	8005056 <HAL_I2C_Slave_Transmit+0x1e>
    {
      return HAL_TIMEOUT;
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050cc:	682b      	ldr	r3, [r5, #0]
 80050ce:	9002      	str	r0, [sp, #8]
 80050d0:	695a      	ldr	r2, [r3, #20]
 80050d2:	9202      	str	r2, [sp, #8]
 80050d4:	699a      	ldr	r2, [r3, #24]

    /* If 10bit addressing mode is selected */
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80050d6:	692b      	ldr	r3, [r5, #16]
    {
      return HAL_TIMEOUT;
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050d8:	9202      	str	r2, [sp, #8]

    /* If 10bit addressing mode is selected */
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80050da:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
    {
      return HAL_TIMEOUT;
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050de:	9a02      	ldr	r2, [sp, #8]

    /* If 10bit addressing mode is selected */
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80050e0:	d03f      	beq.n	8005162 <HAL_I2C_Slave_Transmit+0x12a>
    }

    while(Size > 0U)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050e2:	4642      	mov	r2, r8
 80050e4:	4649      	mov	r1, r9
 80050e6:	4628      	mov	r0, r5
 80050e8:	f7ff fc14 	bl	8004914 <I2C_WaitOnTXEFlagUntilTimeout>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
      Size--;
 80050ec:	1e7b      	subs	r3, r7, #1
 80050ee:	b29b      	uxth	r3, r3
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80050f0:	682a      	ldr	r2, [r5, #0]
    }

    while(Size > 0U)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050f2:	2800      	cmp	r0, #0
 80050f4:	d12d      	bne.n	8005152 <HAL_I2C_Slave_Transmit+0x11a>
          return HAL_TIMEOUT;
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
 80050f6:	7831      	ldrb	r1, [r6, #0]
 80050f8:	6111      	str	r1, [r2, #16]
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 80050fa:	682a      	ldr	r2, [r5, #0]
 80050fc:	6951      	ldr	r1, [r2, #20]
 80050fe:	0749      	lsls	r1, r1, #29
 8005100:	d41f      	bmi.n	8005142 <HAL_I2C_Slave_Transmit+0x10a>
          return HAL_TIMEOUT;
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
 8005102:	3601      	adds	r6, #1
      Size--;
 8005104:	461f      	mov	r7, r3

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
    }

    while(Size > 0U)
 8005106:	2f00      	cmp	r7, #0
 8005108:	d1eb      	bne.n	80050e2 <HAL_I2C_Slave_Transmit+0xaa>
        Size--;
      }
    }

    /* Wait until AF flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_AF, RESET, Timeout, tickstart) != HAL_OK)
 800510a:	f8cd 8000 	str.w	r8, [sp]
 800510e:	464b      	mov	r3, r9
 8005110:	2200      	movs	r2, #0
 8005112:	f44f 3182 	mov.w	r1, #66560	; 0x10400
 8005116:	4628      	mov	r0, r5
 8005118:	f7ff fabc 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 800511c:	2800      	cmp	r0, #0
 800511e:	d1d3      	bne.n	80050c8 <HAL_I2C_Slave_Transmit+0x90>
    {
      return HAL_TIMEOUT;
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005120:	682b      	ldr	r3, [r5, #0]
 8005122:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005126:	615a      	str	r2, [r3, #20]

    /* Disable Address Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005128:	682a      	ldr	r2, [r5, #0]
 800512a:	6813      	ldr	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800512c:	2120      	movs	r1, #32

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    /* Disable Address Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800512e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005132:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005134:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005138:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c

    /* Disable Address Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800513c:	f885 003e 	strb.w	r0, [r5, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_OK;
 8005140:	e789      	b.n	8005056 <HAL_I2C_Slave_Transmit+0x1e>

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 8005142:	2b00      	cmp	r3, #0
 8005144:	d0e1      	beq.n	800510a <HAL_I2C_Slave_Transmit+0xd2>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 8005146:	7873      	ldrb	r3, [r6, #1]
 8005148:	6113      	str	r3, [r2, #16]
        Size--;
 800514a:	3f02      	subs	r7, #2
 800514c:	b2bf      	uxth	r7, r7
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 800514e:	3602      	adds	r6, #2
 8005150:	e7d9      	b.n	8005106 <HAL_I2C_Slave_Transmit+0xce>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005152:	6813      	ldr	r3, [r2, #0]
 8005154:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005158:	6013      	str	r3, [r2, #0]
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800515a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800515c:	2b04      	cmp	r3, #4
 800515e:	d1b3      	bne.n	80050c8 <HAL_I2C_Slave_Transmit+0x90>
 8005160:	e77e      	b.n	8005060 <HAL_I2C_Slave_Transmit+0x28>

    /* If 10bit addressing mode is selected */
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
    {
      /* Wait until ADDR flag is set */
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8005162:	4602      	mov	r2, r0
 8005164:	f8cd 8000 	str.w	r8, [sp]
 8005168:	464b      	mov	r3, r9
 800516a:	4909      	ldr	r1, [pc, #36]	; (8005190 <HAL_I2C_Slave_Transmit+0x158>)
 800516c:	4628      	mov	r0, r5
 800516e:	f7ff fa91 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8005172:	2800      	cmp	r0, #0
 8005174:	d1a8      	bne.n	80050c8 <HAL_I2C_Slave_Transmit+0x90>
      {
        return HAL_TIMEOUT;
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005176:	682b      	ldr	r3, [r5, #0]
 8005178:	9003      	str	r0, [sp, #12]
 800517a:	695a      	ldr	r2, [r3, #20]
 800517c:	9203      	str	r2, [sp, #12]
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	9303      	str	r3, [sp, #12]
 8005182:	9b03      	ldr	r3, [sp, #12]
 8005184:	e7ad      	b.n	80050e2 <HAL_I2C_Slave_Transmit+0xaa>
 8005186:	bf00      	nop
 8005188:	00100002 	.word	0x00100002
 800518c:	ffff0000 	.word	0xffff0000
 8005190:	00010002 	.word	0x00010002

08005194 <HAL_I2C_Slave_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005194:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005198:	4605      	mov	r5, r0
 800519a:	b085      	sub	sp, #20
 800519c:	460e      	mov	r6, r1
 800519e:	4617      	mov	r7, r2
 80051a0:	4699      	mov	r9, r3
  uint32_t tickstart = 0x00U;
  
  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051a2:	f7fd fd9b 	bl	8002cdc <HAL_GetTick>

  if(hi2c->State == HAL_I2C_STATE_READY)
 80051a6:	f895 403d 	ldrb.w	r4, [r5, #61]	; 0x3d
 80051aa:	b2e4      	uxtb	r4, r4
 80051ac:	2c20      	cmp	r4, #32
 80051ae:	d004      	beq.n	80051ba <HAL_I2C_Slave_Receive+0x26>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80051b0:	2402      	movs	r4, #2
  }
}
 80051b2:	4620      	mov	r0, r4
 80051b4:	b005      	add	sp, #20
 80051b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    if((pData == NULL) || (Size == 0U))
 80051ba:	b106      	cbz	r6, 80051be <HAL_I2C_Slave_Receive+0x2a>
 80051bc:	b927      	cbnz	r7, 80051c8 <HAL_I2C_Slave_Receive+0x34>
        {
          return HAL_TIMEOUT;
        }
        else
        {
          return HAL_ERROR;
 80051be:	2401      	movs	r4, #1
  }
  else
  {
    return HAL_BUSY;
  }
}
 80051c0:	4620      	mov	r0, r4
 80051c2:	b005      	add	sp, #20
 80051c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80051c8:	4680      	mov	r8, r0
    {
      return  HAL_ERROR;
    }

    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051ca:	9000      	str	r0, [sp, #0]
 80051cc:	2319      	movs	r3, #25
 80051ce:	2201      	movs	r2, #1
 80051d0:	4951      	ldr	r1, [pc, #324]	; (8005318 <HAL_I2C_Slave_Receive+0x184>)
 80051d2:	4628      	mov	r0, r5
 80051d4:	f7ff fa5e 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 80051d8:	2800      	cmp	r0, #0
 80051da:	d1e9      	bne.n	80051b0 <HAL_I2C_Slave_Receive+0x1c>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051dc:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d0e5      	beq.n	80051b0 <HAL_I2C_Slave_Receive+0x1c>
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80051e4:	682a      	ldr	r2, [r5, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051e6:	494d      	ldr	r1, [pc, #308]	; (800531c <HAL_I2C_Slave_Receive+0x188>)
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051e8:	2301      	movs	r3, #1
 80051ea:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80051ee:	6813      	ldr	r3, [r2, #0]
 80051f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051f4:	6013      	str	r3, [r2, #0]
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80051f6:	f8d5 e000 	ldr.w	lr, [r5]
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 80051fa:	2322      	movs	r3, #34	; 0x22
 80051fc:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
 8005200:	f885 403e 	strb.w	r4, [r5, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005204:	6428      	str	r0, [r5, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005206:	62e9      	str	r1, [r5, #44]	; 0x2c
    
    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8005208:	f8de 3000 	ldr.w	r3, [lr]
 800520c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005210:	f8ce 3000 	str.w	r3, [lr]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8005214:	4602      	mov	r2, r0
 8005216:	f101 1102 	add.w	r1, r1, #131074	; 0x20002
 800521a:	464b      	mov	r3, r9
 800521c:	f8cd 8000 	str.w	r8, [sp]
 8005220:	4628      	mov	r0, r5
 8005222:	f7ff fa37 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8005226:	b108      	cbz	r0, 800522c <HAL_I2C_Slave_Receive+0x98>
      {
        return HAL_ERROR;
      }
      else
      {
        return HAL_TIMEOUT;
 8005228:	2403      	movs	r4, #3
 800522a:	e7c2      	b.n	80051b2 <HAL_I2C_Slave_Receive+0x1e>
    {
      return HAL_TIMEOUT;
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800522c:	682b      	ldr	r3, [r5, #0]
 800522e:	9002      	str	r0, [sp, #8]
 8005230:	695a      	ldr	r2, [r3, #20]
 8005232:	9202      	str	r2, [sp, #8]
 8005234:	699b      	ldr	r3, [r3, #24]
 8005236:	9302      	str	r3, [sp, #8]
 8005238:	9b02      	ldr	r3, [sp, #8]

    while(Size > 0U)
    {
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800523a:	4642      	mov	r2, r8
 800523c:	4649      	mov	r1, r9
 800523e:	4628      	mov	r0, r5
 8005240:	f7ff fc72 	bl	8004b28 <I2C_WaitOnRXNEFlagUntilTimeout>
        }
      }

      /* Read data from DR */
      (*pData++) = hi2c->Instance->DR;
      Size--;
 8005244:	1e7b      	subs	r3, r7, #1
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    while(Size > 0U)
    {
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8005246:	4604      	mov	r4, r0
        }
      }

      /* Read data from DR */
      (*pData++) = hi2c->Instance->DR;
      Size--;
 8005248:	b29b      	uxth	r3, r3
    {
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800524a:	682a      	ldr	r2, [r5, #0]
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    while(Size > 0U)
    {
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800524c:	2800      	cmp	r0, #0
 800524e:	d143      	bne.n	80052d8 <HAL_I2C_Slave_Receive+0x144>
          return HAL_ERROR;
        }
      }

      /* Read data from DR */
      (*pData++) = hi2c->Instance->DR;
 8005250:	6912      	ldr	r2, [r2, #16]
 8005252:	7032      	strb	r2, [r6, #0]
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 8005254:	682a      	ldr	r2, [r5, #0]
 8005256:	6951      	ldr	r1, [r2, #20]
 8005258:	0748      	lsls	r0, r1, #29
 800525a:	d41f      	bmi.n	800529c <HAL_I2C_Slave_Receive+0x108>
          return HAL_ERROR;
        }
      }

      /* Read data from DR */
      (*pData++) = hi2c->Instance->DR;
 800525c:	3601      	adds	r6, #1
      Size--;
 800525e:	461f      	mov	r7, r3
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    while(Size > 0U)
 8005260:	2f00      	cmp	r7, #0
 8005262:	d1ea      	bne.n	800523a <HAL_I2C_Slave_Receive+0xa6>
 8005264:	682a      	ldr	r2, [r5, #0]
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005266:	6953      	ldr	r3, [r2, #20]
 8005268:	f013 0310 	ands.w	r3, r3, #16
 800526c:	d13d      	bne.n	80052ea <HAL_I2C_Slave_Receive+0x156>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800526e:	6951      	ldr	r1, [r2, #20]
 8005270:	0549      	lsls	r1, r1, #21
 8005272:	d51b      	bpl.n	80052ac <HAL_I2C_Slave_Receive+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005274:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 8005278:	6151      	str	r1, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800527a:	2204      	movs	r2, #4
 800527c:	642a      	str	r2, [r5, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 800527e:	2120      	movs	r1, #32
 8005280:	682a      	ldr	r2, [r5, #0]
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
 8005282:	632b      	str	r3, [r5, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005284:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8005288:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d

    /* Wait until STOP flag is set */
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800528c:	6813      	ldr	r3, [r2, #0]
 800528e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005292:	6013      	str	r3, [r2, #0]

      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005294:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8005296:	2b04      	cmp	r3, #4
 8005298:	d1c6      	bne.n	8005228 <HAL_I2C_Slave_Receive+0x94>
 800529a:	e790      	b.n	80051be <HAL_I2C_Slave_Receive+0x2a>

      /* Read data from DR */
      (*pData++) = hi2c->Instance->DR;
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 800529c:	2b00      	cmp	r3, #0
 800529e:	d0e2      	beq.n	8005266 <HAL_I2C_Slave_Receive+0xd2>
      {
        /* Read data from DR */
        (*pData++) = hi2c->Instance->DR;
 80052a0:	6913      	ldr	r3, [r2, #16]
 80052a2:	7073      	strb	r3, [r6, #1]
        Size--;
 80052a4:	3f02      	subs	r7, #2
 80052a6:	b2bf      	uxth	r7, r7
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
      {
        /* Read data from DR */
        (*pData++) = hi2c->Instance->DR;
 80052a8:	3602      	adds	r6, #2
 80052aa:	e7d9      	b.n	8005260 <HAL_I2C_Slave_Receive+0xcc>
    {
      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80052ac:	f1b9 0f00 	cmp.w	r9, #0
 80052b0:	d006      	beq.n	80052c0 <HAL_I2C_Slave_Receive+0x12c>
 80052b2:	f7fd fd13 	bl	8002cdc <HAL_GetTick>
 80052b6:	ebc8 0000 	rsb	r0, r8, r0
 80052ba:	4581      	cmp	r9, r0
 80052bc:	682a      	ldr	r2, [r5, #0]
 80052be:	d2d2      	bcs.n	8005266 <HAL_I2C_Slave_Receive+0xd2>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052c0:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80052c2:	2100      	movs	r1, #0
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052c4:	f043 0320 	orr.w	r3, r3, #32
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 80052c8:	2020      	movs	r0, #32
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052ca:	642b      	str	r3, [r5, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052cc:	f885 103c 	strb.w	r1, [r5, #60]	; 0x3c

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
      hi2c->PreviousState = I2C_STATE_NONE;
 80052d0:	6329      	str	r1, [r5, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80052d2:	f885 003d 	strb.w	r0, [r5, #61]	; 0x3d
 80052d6:	e7d9      	b.n	800528c <HAL_I2C_Slave_Receive+0xf8>
    {
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80052d8:	6813      	ldr	r3, [r2, #0]
 80052da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80052de:	6013      	str	r3, [r2, #0]
        if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80052e0:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80052e2:	2b20      	cmp	r3, #32
 80052e4:	f47f af6b 	bne.w	80051be <HAL_I2C_Slave_Receive+0x2a>
 80052e8:	e79e      	b.n	8005228 <HAL_I2C_Slave_Receive+0x94>
        return HAL_TIMEOUT;
      }
    }

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80052ea:	2300      	movs	r3, #0
 80052ec:	9303      	str	r3, [sp, #12]
 80052ee:	6951      	ldr	r1, [r2, #20]
 80052f0:	9103      	str	r1, [sp, #12]
 80052f2:	6811      	ldr	r1, [r2, #0]
 80052f4:	f041 0101 	orr.w	r1, r1, #1
 80052f8:	6011      	str	r1, [r2, #0]

    /* Disable Address Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80052fa:	6829      	ldr	r1, [r5, #0]
        return HAL_TIMEOUT;
      }
    }

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80052fc:	9a03      	ldr	r2, [sp, #12]

    /* Disable Address Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80052fe:	680a      	ldr	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005300:	2020      	movs	r0, #32

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_STOPFLAG(hi2c);

    /* Disable Address Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005302:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005306:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005308:	f885 003d 	strb.w	r0, [r5, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800530c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c

    /* Disable Address Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005310:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_OK;
 8005314:	e74d      	b.n	80051b2 <HAL_I2C_Slave_Receive+0x1e>
 8005316:	bf00      	nop
 8005318:	00100002 	.word	0x00100002
 800531c:	ffff0000 	.word	0xffff0000

08005320 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8005320:	b4f0      	push	{r4, r5, r6, r7}
 8005322:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005324:	2400      	movs	r4, #0
 8005326:	9401      	str	r4, [sp, #4]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8005328:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800532c:	2c20      	cmp	r4, #32
 800532e:	d003      	beq.n	8005338 <HAL_I2C_Master_Transmit_IT+0x18>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005330:	2002      	movs	r0, #2
  }
}
 8005332:	b002      	add	sp, #8
 8005334:	bcf0      	pop	{r4, r5, r6, r7}
 8005336:	4770      	bx	lr
  __IO uint32_t count = 0U;

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8005338:	4c22      	ldr	r4, [pc, #136]	; (80053c4 <HAL_I2C_Master_Transmit_IT+0xa4>)
 800533a:	4d23      	ldr	r5, [pc, #140]	; (80053c8 <HAL_I2C_Master_Transmit_IT+0xa8>)
 800533c:	6824      	ldr	r4, [r4, #0]
 800533e:	08e4      	lsrs	r4, r4, #3
 8005340:	fba5 5404 	umull	r5, r4, r5, r4
 8005344:	0a24      	lsrs	r4, r4, #8
 8005346:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800534a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800534e:	9401      	str	r4, [sp, #4]
 8005350:	e004      	b.n	800535c <HAL_I2C_Master_Transmit_IT+0x3c>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005352:	6805      	ldr	r5, [r0, #0]
 8005354:	69ac      	ldr	r4, [r5, #24]
 8005356:	f014 0402 	ands.w	r4, r4, #2
 800535a:	d00c      	beq.n	8005376 <HAL_I2C_Master_Transmit_IT+0x56>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 800535c:	9c01      	ldr	r4, [sp, #4]
 800535e:	1e65      	subs	r5, r4, #1
 8005360:	9501      	str	r5, [sp, #4]
 8005362:	2c00      	cmp	r4, #0
 8005364:	d1f5      	bne.n	8005352 <HAL_I2C_Master_Transmit_IT+0x32>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005366:	2320      	movs	r3, #32
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8005368:	6304      	str	r4, [r0, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800536a:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800536e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
 8005372:	2003      	movs	r0, #3
 8005374:	e7dd      	b.n	8005332 <HAL_I2C_Master_Transmit_IT+0x12>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005376:	f890 603c 	ldrb.w	r6, [r0, #60]	; 0x3c
 800537a:	2e01      	cmp	r6, #1
 800537c:	d0d8      	beq.n	8005330 <HAL_I2C_Master_Transmit_IT+0x10>
 800537e:	2601      	movs	r6, #1
 8005380:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005384:	682e      	ldr	r6, [r5, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005386:	4f11      	ldr	r7, [pc, #68]	; (80053cc <HAL_I2C_Master_Transmit_IT+0xac>)

    /* Process Locked */
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005388:	f426 6600 	bic.w	r6, r6, #2048	; 0x800
 800538c:	602e      	str	r6, [r5, #0]
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    hi2c->Devaddress = DevAddress;

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800538e:	6805      	ldr	r5, [r0, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 8005390:	6242      	str	r2, [r0, #36]	; 0x24
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8005392:	2621      	movs	r6, #33	; 0x21
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8005394:	2210      	movs	r2, #16
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8005396:	f880 603d 	strb.w	r6, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 800539a:	8503      	strh	r3, [r0, #40]	; 0x28

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 800539c:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053a0:	6404      	str	r4, [r0, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 80053a2:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80053a4:	62c7      	str	r7, [r0, #44]	; 0x2c
    hi2c->Devaddress = DevAddress;
 80053a6:	6441      	str	r1, [r0, #68]	; 0x44

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80053a8:	682b      	ldr	r3, [r5, #0]
 80053aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053ae:	602b      	str	r3, [r5, #0]

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80053b0:	6802      	ldr	r2, [r0, #0]

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053b2:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80053b6:	6853      	ldr	r3, [r2, #4]
 80053b8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700

    return HAL_OK;
 80053bc:	4620      	mov	r0, r4

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80053be:	6053      	str	r3, [r2, #4]

    return HAL_OK;
 80053c0:	e7b7      	b.n	8005332 <HAL_I2C_Master_Transmit_IT+0x12>
 80053c2:	bf00      	nop
 80053c4:	20000000 	.word	0x20000000
 80053c8:	14f8b589 	.word	0x14f8b589
 80053cc:	ffff0000 	.word	0xffff0000

080053d0 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80053d0:	b4f0      	push	{r4, r5, r6, r7}
 80053d2:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80053d4:	2400      	movs	r4, #0
 80053d6:	9401      	str	r4, [sp, #4]

  if(hi2c->State == HAL_I2C_STATE_READY)
 80053d8:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80053dc:	2c20      	cmp	r4, #32
 80053de:	d003      	beq.n	80053e8 <HAL_I2C_Master_Receive_IT+0x18>
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80053e0:	2002      	movs	r0, #2
  }
}
 80053e2:	b002      	add	sp, #8
 80053e4:	bcf0      	pop	{r4, r5, r6, r7}
 80053e6:	4770      	bx	lr
  __IO uint32_t count = 0U;

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 80053e8:	4c24      	ldr	r4, [pc, #144]	; (800547c <HAL_I2C_Master_Receive_IT+0xac>)
 80053ea:	4d25      	ldr	r5, [pc, #148]	; (8005480 <HAL_I2C_Master_Receive_IT+0xb0>)
 80053ec:	6824      	ldr	r4, [r4, #0]
 80053ee:	08e4      	lsrs	r4, r4, #3
 80053f0:	fba5 5404 	umull	r5, r4, r5, r4
 80053f4:	0a24      	lsrs	r4, r4, #8
 80053f6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80053fa:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80053fe:	9401      	str	r4, [sp, #4]
 8005400:	e004      	b.n	800540c <HAL_I2C_Master_Receive_IT+0x3c>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005402:	6805      	ldr	r5, [r0, #0]
 8005404:	69ac      	ldr	r4, [r5, #24]
 8005406:	f014 0402 	ands.w	r4, r4, #2
 800540a:	d00c      	beq.n	8005426 <HAL_I2C_Master_Receive_IT+0x56>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 800540c:	9c01      	ldr	r4, [sp, #4]
 800540e:	1e65      	subs	r5, r4, #1
 8005410:	9501      	str	r5, [sp, #4]
 8005412:	2c00      	cmp	r4, #0
 8005414:	d1f5      	bne.n	8005402 <HAL_I2C_Master_Receive_IT+0x32>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005416:	2320      	movs	r3, #32
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8005418:	6304      	str	r4, [r0, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800541a:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800541e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
 8005422:	2003      	movs	r0, #3
 8005424:	e7dd      	b.n	80053e2 <HAL_I2C_Master_Receive_IT+0x12>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005426:	f890 603c 	ldrb.w	r6, [r0, #60]	; 0x3c
 800542a:	2e01      	cmp	r6, #1
 800542c:	d0d8      	beq.n	80053e0 <HAL_I2C_Master_Receive_IT+0x10>
 800542e:	2601      	movs	r6, #1
 8005430:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005434:	682e      	ldr	r6, [r5, #0]
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005436:	4f13      	ldr	r7, [pc, #76]	; (8005484 <HAL_I2C_Master_Receive_IT+0xb4>)

    /* Process Locked */
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005438:	f426 6600 	bic.w	r6, r6, #2048	; 0x800
 800543c:	602e      	str	r6, [r5, #0]
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    hi2c->Devaddress = DevAddress;
    
    /* Enable Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800543e:	6805      	ldr	r5, [r0, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->pBuffPtr = pData;
 8005440:	6242      	str	r2, [r0, #36]	; 0x24
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8005442:	2622      	movs	r6, #34	; 0x22
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8005444:	2210      	movs	r2, #16
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8005446:	f880 603d 	strb.w	r6, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 800544a:	8503      	strh	r3, [r0, #40]	; 0x28
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 800544c:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005450:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 8005452:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005454:	62c7      	str	r7, [r0, #44]	; 0x2c
    hi2c->Devaddress = DevAddress;
 8005456:	6441      	str	r1, [r0, #68]	; 0x44
    
    /* Enable Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8005458:	682b      	ldr	r3, [r5, #0]
 800545a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800545e:	602b      	str	r3, [r5, #0]
    
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8005460:	6802      	ldr	r2, [r0, #0]
 8005462:	6813      	ldr	r3, [r2, #0]
 8005464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005468:	6013      	str	r3, [r2, #0]
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800546a:	6802      	ldr	r2, [r0, #0]
    
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800546c:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005470:	6853      	ldr	r3, [r2, #4]
 8005472:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
    
    return HAL_OK;
 8005476:	4620      	mov	r0, r4
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005478:	6053      	str	r3, [r2, #4]
    
    return HAL_OK;
 800547a:	e7b2      	b.n	80053e2 <HAL_I2C_Master_Receive_IT+0x12>
 800547c:	20000000 	.word	0x20000000
 8005480:	14f8b589 	.word	0x14f8b589
 8005484:	ffff0000 	.word	0xffff0000

08005488 <HAL_I2C_Master_Sequential_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Sequential_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8005488:	b4f0      	push	{r4, r5, r6, r7}
 800548a:	b082      	sub	sp, #8
  uint32_t Prev_State = 0x00U;
  __IO uint32_t count = 0U;
 800548c:	2400      	movs	r4, #0
 800548e:	9401      	str	r4, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8005490:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8005494:	2c20      	cmp	r4, #32
 8005496:	d003      	beq.n	80054a0 <HAL_I2C_Master_Sequential_Transmit_IT+0x18>
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005498:	2002      	movs	r0, #2
  }
}
 800549a:	b002      	add	sp, #8
 800549c:	bcf0      	pop	{r4, r5, r6, r7}
 800549e:	4770      	bx	lr
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 80054a0:	9c06      	ldr	r4, [sp, #24]
 80054a2:	2c04      	cmp	r4, #4
 80054a4:	d030      	beq.n	8005508 <HAL_I2C_Master_Sequential_Transmit_IT+0x80>
 80054a6:	2c01      	cmp	r4, #1
 80054a8:	d02e      	beq.n	8005508 <HAL_I2C_Master_Sequential_Transmit_IT+0x80>
      }
      while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054aa:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 80054ae:	2c01      	cmp	r4, #1
 80054b0:	d0f2      	beq.n	8005498 <HAL_I2C_Master_Sequential_Transmit_IT+0x10>
 80054b2:	2401      	movs	r4, #1

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80054b4:	6805      	ldr	r5, [r0, #0]
      }
      while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054b6:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80054ba:	682c      	ldr	r4, [r5, #0]
 80054bc:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 80054c0:	602c      	str	r4, [r5, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 80054c2:	2721      	movs	r7, #33	; 0x21
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054c4:	2400      	movs	r4, #0

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 80054c6:	2610      	movs	r6, #16
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 80054c8:	f880 703d 	strb.w	r7, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 80054cc:	f880 603e 	strb.w	r6, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054d0:	6404      	str	r4, [r0, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = XferOptions;
 80054d2:	9c06      	ldr	r4, [sp, #24]
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 80054d4:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 80054d6:	62c4      	str	r4, [r0, #44]	; 0x2c
    hi2c->Devaddress = DevAddress;
 80054d8:	6441      	str	r1, [r0, #68]	; 0x44

    Prev_State = hi2c->PreviousState;
 80054da:	6b01      	ldr	r1, [r0, #48]	; 0x30

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 80054dc:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->Devaddress = DevAddress;

    Prev_State = hi2c->PreviousState;
    
    /* Generate Start */    
    if((Prev_State == I2C_STATE_MASTER_BUSY_RX) || (Prev_State == I2C_STATE_NONE))
 80054de:	2912      	cmp	r1, #18
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 80054e0:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->Devaddress = DevAddress;

    Prev_State = hi2c->PreviousState;
    
    /* Generate Start */    
    if((Prev_State == I2C_STATE_MASTER_BUSY_RX) || (Prev_State == I2C_STATE_NONE))
 80054e2:	d000      	beq.n	80054e6 <HAL_I2C_Master_Sequential_Transmit_IT+0x5e>
 80054e4:	b931      	cbnz	r1, 80054f4 <HAL_I2C_Master_Sequential_Transmit_IT+0x6c>
    {
      /* Generate Start condition if first transfer */
      if((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 80054e6:	9b06      	ldr	r3, [sp, #24]
 80054e8:	2b04      	cmp	r3, #4
 80054ea:	d02b      	beq.n	8005544 <HAL_I2C_Master_Sequential_Transmit_IT+0xbc>
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d029      	beq.n	8005544 <HAL_I2C_Master_Sequential_Transmit_IT+0xbc>
      {
        /* Generate Start */
        hi2c->Instance->CR1 |= I2C_CR1_START;
      }
      else if(Prev_State == I2C_STATE_MASTER_BUSY_RX)
 80054f0:	2912      	cmp	r1, #18
 80054f2:	d027      	beq.n	8005544 <HAL_I2C_Master_Sequential_Transmit_IT+0xbc>
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80054f4:	6801      	ldr	r1, [r0, #0]
        hi2c->Instance->CR1 |= I2C_CR1_START;
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054f6:	2300      	movs	r3, #0
 80054f8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80054fc:	684a      	ldr	r2, [r1, #4]
 80054fe:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
    
    return HAL_OK;
 8005502:	4618      	mov	r0, r3
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005504:	604a      	str	r2, [r1, #4]
    
    return HAL_OK;
 8005506:	e7c8      	b.n	800549a <HAL_I2C_Master_Sequential_Transmit_IT+0x12>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8005508:	4c11      	ldr	r4, [pc, #68]	; (8005550 <HAL_I2C_Master_Sequential_Transmit_IT+0xc8>)
 800550a:	4d12      	ldr	r5, [pc, #72]	; (8005554 <HAL_I2C_Master_Sequential_Transmit_IT+0xcc>)
 800550c:	6824      	ldr	r4, [r4, #0]
 800550e:	08e4      	lsrs	r4, r4, #3
 8005510:	fba5 5404 	umull	r5, r4, r5, r4
 8005514:	0a24      	lsrs	r4, r4, #8
 8005516:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800551a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800551e:	9401      	str	r4, [sp, #4]
 8005520:	e003      	b.n	800552a <HAL_I2C_Master_Sequential_Transmit_IT+0xa2>
          __HAL_UNLOCK(hi2c);
          
          return HAL_TIMEOUT; 
        }
      }
      while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005522:	6804      	ldr	r4, [r0, #0]
 8005524:	69a4      	ldr	r4, [r4, #24]
 8005526:	07a4      	lsls	r4, r4, #30
 8005528:	d5bf      	bpl.n	80054aa <HAL_I2C_Master_Sequential_Transmit_IT+0x22>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
      do
      {
        if(count-- == 0U)
 800552a:	9c01      	ldr	r4, [sp, #4]
 800552c:	1e65      	subs	r5, r4, #1
 800552e:	9501      	str	r5, [sp, #4]
 8005530:	2c00      	cmp	r4, #0
 8005532:	d1f6      	bne.n	8005522 <HAL_I2C_Master_Sequential_Transmit_IT+0x9a>
        {
          hi2c->PreviousState = I2C_STATE_NONE;
          hi2c->State= HAL_I2C_STATE_READY;
 8005534:	2320      	movs	r3, #32
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
      do
      {
        if(count-- == 0U)
        {
          hi2c->PreviousState = I2C_STATE_NONE;
 8005536:	6304      	str	r4, [r0, #48]	; 0x30
          hi2c->State= HAL_I2C_STATE_READY;
          
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005538:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
      do
      {
        if(count-- == 0U)
        {
          hi2c->PreviousState = I2C_STATE_NONE;
          hi2c->State= HAL_I2C_STATE_READY;
 800553c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
          
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
          
          return HAL_TIMEOUT; 
 8005540:	2003      	movs	r0, #3
 8005542:	e7aa      	b.n	800549a <HAL_I2C_Master_Sequential_Transmit_IT+0x12>
        hi2c->Instance->CR1 |= I2C_CR1_START;
      }
      else if(Prev_State == I2C_STATE_MASTER_BUSY_RX)
      {
        /* Generate ReStart */
        hi2c->Instance->CR1 |= I2C_CR1_START;
 8005544:	6802      	ldr	r2, [r0, #0]
 8005546:	6813      	ldr	r3, [r2, #0]
 8005548:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800554c:	6013      	str	r3, [r2, #0]
 800554e:	e7d1      	b.n	80054f4 <HAL_I2C_Master_Sequential_Transmit_IT+0x6c>
 8005550:	20000000 	.word	0x20000000
 8005554:	14f8b589 	.word	0x14f8b589

08005558 <HAL_I2C_Master_Sequential_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Sequential_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8005558:	b4f0      	push	{r4, r5, r6, r7}
 800555a:	b082      	sub	sp, #8
  uint32_t Prev_State = 0x00U;
  __IO uint32_t count = 0U;
 800555c:	2400      	movs	r4, #0
 800555e:	9401      	str	r4, [sp, #4]
    
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8005560:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8005564:	2c20      	cmp	r4, #32
 8005566:	d003      	beq.n	8005570 <HAL_I2C_Master_Sequential_Receive_IT+0x18>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005568:	2002      	movs	r0, #2
  }
}
 800556a:	b002      	add	sp, #8
 800556c:	bcf0      	pop	{r4, r5, r6, r7}
 800556e:	4770      	bx	lr
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 8005570:	9c06      	ldr	r4, [sp, #24]
 8005572:	2c04      	cmp	r4, #4
 8005574:	d033      	beq.n	80055de <HAL_I2C_Master_Sequential_Receive_IT+0x86>
 8005576:	2c01      	cmp	r4, #1
 8005578:	d031      	beq.n	80055de <HAL_I2C_Master_Sequential_Receive_IT+0x86>
      }
      while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800557a:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 800557e:	2c01      	cmp	r4, #1
 8005580:	d0f2      	beq.n	8005568 <HAL_I2C_Master_Sequential_Receive_IT+0x10>
 8005582:	2401      	movs	r4, #1

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005584:	6805      	ldr	r5, [r0, #0]
      }
      while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005586:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800558a:	682c      	ldr	r4, [r5, #0]
 800558c:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8005590:	602c      	str	r4, [r5, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8005592:	2722      	movs	r7, #34	; 0x22
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005594:	2400      	movs	r4, #0

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8005596:	2610      	movs	r6, #16
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8005598:	f880 703d 	strb.w	r7, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 800559c:	f880 603e 	strb.w	r6, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055a0:	6404      	str	r4, [r0, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = XferOptions;
 80055a2:	9c06      	ldr	r4, [sp, #24]
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 80055a4:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 80055a6:	62c4      	str	r4, [r0, #44]	; 0x2c
    hi2c->Devaddress = DevAddress;
 80055a8:	6441      	str	r1, [r0, #68]	; 0x44
    
    Prev_State = hi2c->PreviousState;
 80055aa:	6b01      	ldr	r1, [r0, #48]	; 0x30

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 80055ac:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferOptions = XferOptions;
    hi2c->Devaddress = DevAddress;
    
    Prev_State = hi2c->PreviousState;

    if((Prev_State == I2C_STATE_MASTER_BUSY_TX) || (Prev_State == I2C_STATE_NONE))
 80055ae:	2911      	cmp	r1, #17
    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 80055b0:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
    hi2c->Devaddress = DevAddress;
    
    Prev_State = hi2c->PreviousState;

    if((Prev_State == I2C_STATE_MASTER_BUSY_TX) || (Prev_State == I2C_STATE_NONE))
 80055b2:	d000      	beq.n	80055b6 <HAL_I2C_Master_Sequential_Receive_IT+0x5e>
 80055b4:	b949      	cbnz	r1, 80055ca <HAL_I2C_Master_Sequential_Receive_IT+0x72>
    {
      /* Generate Start condition if first transfer */
      if((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME)  || (XferOptions == I2C_NO_OPTION_FRAME))
 80055b6:	9b06      	ldr	r3, [sp, #24]
 80055b8:	2b04      	cmp	r3, #4
 80055ba:	d02e      	beq.n	800561a <HAL_I2C_Master_Sequential_Receive_IT+0xc2>
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d02c      	beq.n	800561a <HAL_I2C_Master_Sequential_Receive_IT+0xc2>
 80055c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80055c4:	d029      	beq.n	800561a <HAL_I2C_Master_Sequential_Receive_IT+0xc2>
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
        
        /* Generate Start */
        hi2c->Instance->CR1 |= I2C_CR1_START;
      }
      else if(Prev_State == I2C_STATE_MASTER_BUSY_TX)
 80055c6:	2911      	cmp	r1, #17
 80055c8:	d027      	beq.n	800561a <HAL_I2C_Master_Sequential_Receive_IT+0xc2>
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055ca:	6801      	ldr	r1, [r0, #0]
        hi2c->Instance->CR1 |= I2C_CR1_START;
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055cc:	2300      	movs	r3, #0
 80055ce:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055d2:	684a      	ldr	r2, [r1, #4]
 80055d4:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700

    return HAL_OK;
 80055d8:	4618      	mov	r0, r3
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055da:	604a      	str	r2, [r1, #4]

    return HAL_OK;
 80055dc:	e7c5      	b.n	800556a <HAL_I2C_Master_Sequential_Receive_IT+0x12>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 80055de:	4c14      	ldr	r4, [pc, #80]	; (8005630 <HAL_I2C_Master_Sequential_Receive_IT+0xd8>)
 80055e0:	4d14      	ldr	r5, [pc, #80]	; (8005634 <HAL_I2C_Master_Sequential_Receive_IT+0xdc>)
 80055e2:	6824      	ldr	r4, [r4, #0]
 80055e4:	08e4      	lsrs	r4, r4, #3
 80055e6:	fba5 5404 	umull	r5, r4, r5, r4
 80055ea:	0a24      	lsrs	r4, r4, #8
 80055ec:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80055f0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80055f4:	9401      	str	r4, [sp, #4]
 80055f6:	e003      	b.n	8005600 <HAL_I2C_Master_Sequential_Receive_IT+0xa8>
          __HAL_UNLOCK(hi2c);

          return HAL_TIMEOUT; 
        }
      }
      while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80055f8:	6804      	ldr	r4, [r0, #0]
 80055fa:	69a4      	ldr	r4, [r4, #24]
 80055fc:	07a4      	lsls	r4, r4, #30
 80055fe:	d5bc      	bpl.n	800557a <HAL_I2C_Master_Sequential_Receive_IT+0x22>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
      do
      {
        if(count-- == 0U)
 8005600:	9c01      	ldr	r4, [sp, #4]
 8005602:	1e65      	subs	r5, r4, #1
 8005604:	9501      	str	r5, [sp, #4]
 8005606:	2c00      	cmp	r4, #0
 8005608:	d1f6      	bne.n	80055f8 <HAL_I2C_Master_Sequential_Receive_IT+0xa0>
        {
          hi2c->PreviousState = I2C_STATE_NONE;
          hi2c->State= HAL_I2C_STATE_READY;
 800560a:	2320      	movs	r3, #32
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
      do
      {
        if(count-- == 0U)
        {
          hi2c->PreviousState = I2C_STATE_NONE;
 800560c:	6304      	str	r4, [r0, #48]	; 0x30
          hi2c->State= HAL_I2C_STATE_READY;

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800560e:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
      do
      {
        if(count-- == 0U)
        {
          hi2c->PreviousState = I2C_STATE_NONE;
          hi2c->State= HAL_I2C_STATE_READY;
 8005612:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);

          return HAL_TIMEOUT; 
 8005616:	2003      	movs	r0, #3
 8005618:	e7a7      	b.n	800556a <HAL_I2C_Master_Sequential_Receive_IT+0x12>
        hi2c->Instance->CR1 |= I2C_CR1_START;
      }
      else if(Prev_State == I2C_STATE_MASTER_BUSY_TX)
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800561a:	6802      	ldr	r2, [r0, #0]
 800561c:	6813      	ldr	r3, [r2, #0]
 800561e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005622:	6013      	str	r3, [r2, #0]
        
        /* Generate ReStart */
        hi2c->Instance->CR1 |= I2C_CR1_START;
 8005624:	6802      	ldr	r2, [r0, #0]
 8005626:	6813      	ldr	r3, [r2, #0]
 8005628:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800562c:	6013      	str	r3, [r2, #0]
 800562e:	e7cc      	b.n	80055ca <HAL_I2C_Master_Sequential_Receive_IT+0x72>
 8005630:	20000000 	.word	0x20000000
 8005634:	14f8b589 	.word	0x14f8b589

08005638 <HAL_I2C_Slave_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 8005638:	b470      	push	{r4, r5, r6}
 800563a:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 800563c:	2300      	movs	r3, #0
 800563e:	9301      	str	r3, [sp, #4]
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8005640:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005644:	2b20      	cmp	r3, #32
 8005646:	d003      	beq.n	8005650 <HAL_I2C_Slave_Transmit_IT+0x18>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005648:	2002      	movs	r0, #2
  }
}
 800564a:	b003      	add	sp, #12
 800564c:	bc70      	pop	{r4, r5, r6}
 800564e:	4770      	bx	lr
{
  __IO uint32_t count = 0U;
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    if((pData == NULL) || (Size == 0U))
 8005650:	b1f9      	cbz	r1, 8005692 <HAL_I2C_Slave_Transmit_IT+0x5a>
 8005652:	b1f2      	cbz	r2, 8005692 <HAL_I2C_Slave_Transmit_IT+0x5a>
    {
      return  HAL_ERROR;
    }
    
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8005654:	4b22      	ldr	r3, [pc, #136]	; (80056e0 <HAL_I2C_Slave_Transmit_IT+0xa8>)
 8005656:	4c23      	ldr	r4, [pc, #140]	; (80056e4 <HAL_I2C_Slave_Transmit_IT+0xac>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	08db      	lsrs	r3, r3, #3
 800565c:	fba4 4303 	umull	r4, r3, r4, r3
 8005660:	0a1b      	lsrs	r3, r3, #8
 8005662:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005666:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800566a:	9301      	str	r3, [sp, #4]
 800566c:	e004      	b.n	8005678 <HAL_I2C_Slave_Transmit_IT+0x40>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800566e:	6804      	ldr	r4, [r0, #0]
 8005670:	69a3      	ldr	r3, [r4, #24]
 8005672:	f013 0302 	ands.w	r3, r3, #2
 8005676:	d00e      	beq.n	8005696 <HAL_I2C_Slave_Transmit_IT+0x5e>
    
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 8005678:	9b01      	ldr	r3, [sp, #4]
 800567a:	1e5c      	subs	r4, r3, #1
 800567c:	9401      	str	r4, [sp, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1f5      	bne.n	800566e <HAL_I2C_Slave_Transmit_IT+0x36>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005682:	2220      	movs	r2, #32
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8005684:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005686:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800568a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
 800568e:	2003      	movs	r0, #3
 8005690:	e7db      	b.n	800564a <HAL_I2C_Slave_Transmit_IT+0x12>
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    if((pData == NULL) || (Size == 0U))
    {
      return  HAL_ERROR;
 8005692:	2001      	movs	r0, #1
 8005694:	e7d9      	b.n	800564a <HAL_I2C_Slave_Transmit_IT+0x12>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005696:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 800569a:	2d01      	cmp	r5, #1
 800569c:	d0d4      	beq.n	8005648 <HAL_I2C_Slave_Transmit_IT+0x10>
 800569e:	2501      	movs	r5, #1
 80056a0:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80056a4:	6825      	ldr	r5, [r4, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056a6:	4e10      	ldr	r6, [pc, #64]	; (80056e8 <HAL_I2C_Slave_Transmit_IT+0xb0>)

    /* Process Locked */
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80056a8:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
 80056ac:	6025      	str	r5, [r4, #0]
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;

    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80056ae:	6804      	ldr	r4, [r0, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 80056b0:	6241      	str	r1, [r0, #36]	; 0x24
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 80056b2:	2521      	movs	r5, #33	; 0x21
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
 80056b4:	2120      	movs	r1, #32
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 80056b6:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 80056ba:	8502      	strh	r2, [r0, #40]	; 0x28
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
 80056bc:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056c0:	6403      	str	r3, [r0, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 80056c2:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056c4:	62c6      	str	r6, [r0, #44]	; 0x2c

    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80056c6:	6822      	ldr	r2, [r4, #0]
 80056c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056cc:	6022      	str	r2, [r4, #0]
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056ce:	6801      	ldr	r1, [r0, #0]

    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056d0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056d4:	684a      	ldr	r2, [r1, #4]
 80056d6:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700

    return HAL_OK;
 80056da:	4618      	mov	r0, r3
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056dc:	604a      	str	r2, [r1, #4]

    return HAL_OK;
 80056de:	e7b4      	b.n	800564a <HAL_I2C_Slave_Transmit_IT+0x12>
 80056e0:	20000000 	.word	0x20000000
 80056e4:	14f8b589 	.word	0x14f8b589
 80056e8:	ffff0000 	.word	0xffff0000

080056ec <HAL_I2C_Slave_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 80056ec:	b470      	push	{r4, r5, r6}
 80056ee:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 80056f0:	2300      	movs	r3, #0
 80056f2:	9301      	str	r3, [sp, #4]

  if(hi2c->State == HAL_I2C_STATE_READY)
 80056f4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80056f8:	2b20      	cmp	r3, #32
 80056fa:	d003      	beq.n	8005704 <HAL_I2C_Slave_Receive_IT+0x18>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80056fc:	2002      	movs	r0, #2
  }
}
 80056fe:	b003      	add	sp, #12
 8005700:	bc70      	pop	{r4, r5, r6}
 8005702:	4770      	bx	lr
{
  __IO uint32_t count = 0U;

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    if((pData == NULL) || (Size == 0U))
 8005704:	b1f9      	cbz	r1, 8005746 <HAL_I2C_Slave_Receive_IT+0x5a>
 8005706:	b1f2      	cbz	r2, 8005746 <HAL_I2C_Slave_Receive_IT+0x5a>
    {
      return  HAL_ERROR;
    }

    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8005708:	4b22      	ldr	r3, [pc, #136]	; (8005794 <HAL_I2C_Slave_Receive_IT+0xa8>)
 800570a:	4c23      	ldr	r4, [pc, #140]	; (8005798 <HAL_I2C_Slave_Receive_IT+0xac>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	08db      	lsrs	r3, r3, #3
 8005710:	fba4 4303 	umull	r4, r3, r4, r3
 8005714:	0a1b      	lsrs	r3, r3, #8
 8005716:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800571a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800571e:	9301      	str	r3, [sp, #4]
 8005720:	e004      	b.n	800572c <HAL_I2C_Slave_Receive_IT+0x40>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005722:	6804      	ldr	r4, [r0, #0]
 8005724:	69a3      	ldr	r3, [r4, #24]
 8005726:	f013 0302 	ands.w	r3, r3, #2
 800572a:	d00e      	beq.n	800574a <HAL_I2C_Slave_Receive_IT+0x5e>

    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 800572c:	9b01      	ldr	r3, [sp, #4]
 800572e:	1e5c      	subs	r4, r3, #1
 8005730:	9401      	str	r4, [sp, #4]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1f5      	bne.n	8005722 <HAL_I2C_Slave_Receive_IT+0x36>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005736:	2220      	movs	r2, #32
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8005738:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800573a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800573e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
 8005742:	2003      	movs	r0, #3
 8005744:	e7db      	b.n	80056fe <HAL_I2C_Slave_Receive_IT+0x12>

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    if((pData == NULL) || (Size == 0U))
    {
      return  HAL_ERROR;
 8005746:	2001      	movs	r0, #1
 8005748:	e7d9      	b.n	80056fe <HAL_I2C_Slave_Receive_IT+0x12>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800574a:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 800574e:	2d01      	cmp	r5, #1
 8005750:	d0d4      	beq.n	80056fc <HAL_I2C_Slave_Receive_IT+0x10>
 8005752:	2501      	movs	r5, #1
 8005754:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005758:	6825      	ldr	r5, [r4, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800575a:	4e10      	ldr	r6, [pc, #64]	; (800579c <HAL_I2C_Slave_Receive_IT+0xb0>)

    /* Process Locked */
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800575c:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
 8005760:	6025      	str	r5, [r4, #0]
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;

    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8005762:	6804      	ldr	r4, [r0, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 8005764:	6241      	str	r1, [r0, #36]	; 0x24
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8005766:	2522      	movs	r5, #34	; 0x22
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
 8005768:	2120      	movs	r1, #32
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 800576a:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 800576e:	8502      	strh	r2, [r0, #40]	; 0x28
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
 8005770:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005774:	6403      	str	r3, [r0, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 8005776:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005778:	62c6      	str	r6, [r0, #44]	; 0x2c

    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800577a:	6822      	ldr	r2, [r4, #0]
 800577c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005780:	6022      	str	r2, [r4, #0]
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005782:	6801      	ldr	r1, [r0, #0]

    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005784:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005788:	684a      	ldr	r2, [r1, #4]
 800578a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700

    return HAL_OK;
 800578e:	4618      	mov	r0, r3
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005790:	604a      	str	r2, [r1, #4]

    return HAL_OK;
 8005792:	e7b4      	b.n	80056fe <HAL_I2C_Slave_Receive_IT+0x12>
 8005794:	20000000 	.word	0x20000000
 8005798:	14f8b589 	.word	0x14f8b589
 800579c:	ffff0000 	.word	0xffff0000

080057a0 <HAL_I2C_Slave_Sequential_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 80057a0:	b470      	push	{r4, r5, r6}
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if(hi2c->State == HAL_I2C_STATE_LISTEN)
 80057a2:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80057a6:	2c28      	cmp	r4, #40	; 0x28
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 80057a8:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if(hi2c->State == HAL_I2C_STATE_LISTEN)
 80057aa:	d003      	beq.n	80057b4 <HAL_I2C_Slave_Sequential_Transmit_IT+0x14>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80057ac:	2002      	movs	r0, #2
  }
}
 80057ae:	b003      	add	sp, #12
 80057b0:	bc70      	pop	{r4, r5, r6}
 80057b2:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if(hi2c->State == HAL_I2C_STATE_LISTEN)
  {
    if((pData == NULL) || (Size == 0U))
 80057b4:	b339      	cbz	r1, 8005806 <HAL_I2C_Slave_Sequential_Transmit_IT+0x66>
 80057b6:	b332      	cbz	r2, 8005806 <HAL_I2C_Slave_Sequential_Transmit_IT+0x66>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057b8:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 80057bc:	2c01      	cmp	r4, #1
 80057be:	d0f5      	beq.n	80057ac <HAL_I2C_Slave_Sequential_Transmit_IT+0xc>

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80057c0:	6805      	ldr	r5, [r0, #0]
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057c2:	2401      	movs	r4, #1
 80057c4:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80057c8:	682c      	ldr	r4, [r5, #0]
 80057ca:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 80057ce:	602c      	str	r4, [r5, #0]
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = XferOptions;

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057d0:	6804      	ldr	r4, [r0, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_TX_LISTEN;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 80057d2:	6241      	str	r1, [r0, #36]	; 0x24
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX_LISTEN;
 80057d4:	2629      	movs	r6, #41	; 0x29
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057d6:	2100      	movs	r1, #0

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX_LISTEN;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
 80057d8:	2520      	movs	r5, #32
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX_LISTEN;
 80057da:	f880 603d 	strb.w	r6, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 80057de:	8502      	strh	r2, [r0, #40]	; 0x28

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX_LISTEN;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
 80057e0:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057e4:	6401      	str	r1, [r0, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 80057e6:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 80057e8:	62c3      	str	r3, [r0, #44]	; 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057ea:	9101      	str	r1, [sp, #4]
 80057ec:	6963      	ldr	r3, [r4, #20]
 80057ee:	9301      	str	r3, [sp, #4]
 80057f0:	69a3      	ldr	r3, [r4, #24]
 80057f2:	9301      	str	r3, [sp, #4]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057f4:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = XferOptions;

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057f8:	9b01      	ldr	r3, [sp, #4]
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80057fa:	6863      	ldr	r3, [r4, #4]
 80057fc:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700

    return HAL_OK;
 8005800:	4608      	mov	r0, r1
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005802:	6063      	str	r3, [r4, #4]

    return HAL_OK;
 8005804:	e7d3      	b.n	80057ae <HAL_I2C_Slave_Sequential_Transmit_IT+0xe>

  if(hi2c->State == HAL_I2C_STATE_LISTEN)
  {
    if((pData == NULL) || (Size == 0U))
    {
      return  HAL_ERROR;
 8005806:	2001      	movs	r0, #1
 8005808:	e7d1      	b.n	80057ae <HAL_I2C_Slave_Sequential_Transmit_IT+0xe>
 800580a:	bf00      	nop

0800580c <HAL_I2C_Slave_Sequential_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800580c:	b470      	push	{r4, r5, r6}
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if(hi2c->State == HAL_I2C_STATE_LISTEN)
 800580e:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8005812:	2c28      	cmp	r4, #40	; 0x28
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8005814:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if(hi2c->State == HAL_I2C_STATE_LISTEN)
 8005816:	d003      	beq.n	8005820 <HAL_I2C_Slave_Sequential_Receive_IT+0x14>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005818:	2002      	movs	r0, #2
  }
}
 800581a:	b003      	add	sp, #12
 800581c:	bc70      	pop	{r4, r5, r6}
 800581e:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if(hi2c->State == HAL_I2C_STATE_LISTEN)
  {
    if((pData == NULL) || (Size == 0U))
 8005820:	b339      	cbz	r1, 8005872 <HAL_I2C_Slave_Sequential_Receive_IT+0x66>
 8005822:	b332      	cbz	r2, 8005872 <HAL_I2C_Slave_Sequential_Receive_IT+0x66>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005824:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8005828:	2c01      	cmp	r4, #1
 800582a:	d0f5      	beq.n	8005818 <HAL_I2C_Slave_Sequential_Receive_IT+0xc>

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800582c:	6805      	ldr	r5, [r0, #0]
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800582e:	2401      	movs	r4, #1
 8005830:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005834:	682c      	ldr	r4, [r5, #0]
 8005836:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 800583a:	602c      	str	r4, [r5, #0]
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = XferOptions;

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800583c:	6804      	ldr	r4, [r0, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX_LISTEN;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 800583e:	6241      	str	r1, [r0, #36]	; 0x24
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8005840:	262a      	movs	r6, #42	; 0x2a
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005842:	2100      	movs	r1, #0

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX_LISTEN;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
 8005844:	2520      	movs	r5, #32
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8005846:	f880 603d 	strb.w	r6, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 800584a:	8502      	strh	r2, [r0, #40]	; 0x28

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX_LISTEN;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
 800584c:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005850:	6401      	str	r1, [r0, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 8005852:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8005854:	62c3      	str	r3, [r0, #44]	; 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005856:	9101      	str	r1, [sp, #4]
 8005858:	6963      	ldr	r3, [r4, #20]
 800585a:	9301      	str	r3, [sp, #4]
 800585c:	69a3      	ldr	r3, [r4, #24]
 800585e:	9301      	str	r3, [sp, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005860:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = XferOptions;

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005864:	9b01      	ldr	r3, [sp, #4]
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005866:	6863      	ldr	r3, [r4, #4]
 8005868:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700

    return HAL_OK;
 800586c:	4608      	mov	r0, r1
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800586e:	6063      	str	r3, [r4, #4]

    return HAL_OK;
 8005870:	e7d3      	b.n	800581a <HAL_I2C_Slave_Sequential_Receive_IT+0xe>

  if(hi2c->State == HAL_I2C_STATE_LISTEN)
  {
    if((pData == NULL) || (Size == 0U))
    {
      return  HAL_ERROR;
 8005872:	2001      	movs	r0, #1
 8005874:	e7d1      	b.n	800581a <HAL_I2C_Slave_Sequential_Receive_IT+0xe>
 8005876:	bf00      	nop

08005878 <HAL_I2C_EnableListen_IT>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->State == HAL_I2C_STATE_READY)
 8005878:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800587c:	2b20      	cmp	r3, #32
 800587e:	d001      	beq.n	8005884 <HAL_I2C_EnableListen_IT+0xc>
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005880:	2002      	movs	r0, #2
  }
}
 8005882:	4770      	bx	lr
  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
    
    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8005884:	6802      	ldr	r2, [r0, #0]
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005886:	2328      	movs	r3, #40	; 0x28
 8005888:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    
    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800588c:	6813      	ldr	r3, [r2, #0]
 800588e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005892:	6013      	str	r3, [r2, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005894:	6802      	ldr	r2, [r0, #0]
 8005896:	6853      	ldr	r3, [r2, #4]
 8005898:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800589c:	6053      	str	r3, [r2, #4]
    
    return HAL_OK;
 800589e:	2000      	movs	r0, #0
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop

080058a4 <HAL_I2C_DisableListen_IT>:
{
  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp;
  
  /* Disable Address listen mode only if a transfer is not ongoing */
  if(hi2c->State == HAL_I2C_STATE_LISTEN)
 80058a4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80058a8:	2b28      	cmp	r3, #40	; 0x28
 80058aa:	d001      	beq.n	80058b0 <HAL_I2C_DisableListen_IT+0xc>
  
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80058ac:	2002      	movs	r0, #2
 80058ae:	4770      	bx	lr
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c)
{
 80058b0:	b410      	push	{r4}
  uint32_t tmp;
  
  /* Disable Address listen mode only if a transfer is not ongoing */
  if(hi2c->State == HAL_I2C_STATE_LISTEN)
  {
    tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 80058b2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
    hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 80058b6:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Disable Address Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80058ba:	6801      	ldr	r1, [r0, #0]
  
  /* Disable Address listen mode only if a transfer is not ongoing */
  if(hi2c->State == HAL_I2C_STATE_LISTEN)
  {
    tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
    hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 80058bc:	f003 0303 	and.w	r3, r3, #3
 80058c0:	431a      	orrs	r2, r3
    hi2c->State = HAL_I2C_STATE_READY;
 80058c2:	2420      	movs	r4, #32
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80058c4:	2300      	movs	r3, #0
  
  /* Disable Address listen mode only if a transfer is not ongoing */
  if(hi2c->State == HAL_I2C_STATE_LISTEN)
  {
    tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
    hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 80058c6:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 80058c8:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80058cc:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    
    /* Disable Address Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80058d0:	680a      	ldr	r2, [r1, #0]
 80058d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058d6:	600a      	str	r2, [r1, #0]

    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80058d8:	6801      	ldr	r1, [r0, #0]
 80058da:	684a      	ldr	r2, [r1, #4]
 80058dc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80058e0:	604a      	str	r2, [r1, #4]
  
    return HAL_OK;
 80058e2:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 80058e4:	bc10      	pop	{r4}
 80058e6:	4770      	bx	lr

080058e8 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80058e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058ec:	4604      	mov	r4, r0
 80058ee:	b084      	sub	sp, #16
  uint32_t tickstart = 0x00U;

  __IO uint32_t count = 0U;
 80058f0:	2000      	movs	r0, #0
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80058f2:	461d      	mov	r5, r3
 80058f4:	460f      	mov	r7, r1
 80058f6:	4616      	mov	r6, r2
  uint32_t tickstart = 0x00U;

  __IO uint32_t count = 0U;
 80058f8:	9001      	str	r0, [sp, #4]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058fa:	f7fd f9ef 	bl	8002cdc <HAL_GetTick>

  if(hi2c->State == HAL_I2C_STATE_READY)
 80058fe:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005902:	2b20      	cmp	r3, #32
 8005904:	d003      	beq.n	800590e <HAL_I2C_Master_Transmit_DMA+0x26>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005906:	2002      	movs	r0, #2
  }
}
 8005908:	b004      	add	sp, #16
 800590a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  tickstart = HAL_GetTick();

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 800590e:	4b44      	ldr	r3, [pc, #272]	; (8005a20 <HAL_I2C_Master_Transmit_DMA+0x138>)
 8005910:	4a44      	ldr	r2, [pc, #272]	; (8005a24 <HAL_I2C_Master_Transmit_DMA+0x13c>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	08db      	lsrs	r3, r3, #3
 8005916:	fba2 2303 	umull	r2, r3, r2, r3
 800591a:	0a1b      	lsrs	r3, r3, #8
 800591c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005920:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005924:	4680      	mov	r8, r0
 8005926:	9301      	str	r3, [sp, #4]
 8005928:	e004      	b.n	8005934 <HAL_I2C_Master_Transmit_DMA+0x4c>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800592a:	6822      	ldr	r2, [r4, #0]
 800592c:	6993      	ldr	r3, [r2, #24]
 800592e:	f013 0302 	ands.w	r3, r3, #2
 8005932:	d00c      	beq.n	800594e <HAL_I2C_Master_Transmit_DMA+0x66>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 8005934:	9b01      	ldr	r3, [sp, #4]
 8005936:	1e5a      	subs	r2, r3, #1
 8005938:	9201      	str	r2, [sp, #4]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d1f5      	bne.n	800592a <HAL_I2C_Master_Transmit_DMA+0x42>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800593e:	2220      	movs	r2, #32
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8005940:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005942:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005946:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
 800594a:	2003      	movs	r0, #3
 800594c:	e7dc      	b.n	8005908 <HAL_I2C_Master_Transmit_DMA+0x20>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800594e:	f894 103c 	ldrb.w	r1, [r4, #60]	; 0x3c
 8005952:	2901      	cmp	r1, #1
 8005954:	d0d7      	beq.n	8005906 <HAL_I2C_Master_Transmit_DMA+0x1e>
 8005956:	2101      	movs	r1, #1
 8005958:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800595c:	6811      	ldr	r1, [r2, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800595e:	4832      	ldr	r0, [pc, #200]	; (8005a28 <HAL_I2C_Master_Transmit_DMA+0x140>)

    /* Process Locked */
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005960:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8005964:	6011      	str	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8005966:	2121      	movs	r1, #33	; 0x21
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8005968:	2210      	movs	r2, #16
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 800596a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 800596e:	6266      	str	r6, [r4, #36]	; 0x24

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8005970:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 8005974:	8525      	strh	r5, [r4, #40]	; 0x28
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005976:	6423      	str	r3, [r4, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 8005978:	8565      	strh	r5, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800597a:	62e0      	str	r0, [r4, #44]	; 0x2c

    if(hi2c->XferSize > 0U)
 800597c:	2d00      	cmp	r5, #0
 800597e:	d02f      	beq.n	80059e0 <HAL_I2C_Master_Transmit_DMA+0xf8>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8005980:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005982:	492a      	ldr	r1, [pc, #168]	; (8005a2c <HAL_I2C_Master_Transmit_DMA+0x144>)
 8005984:	63d1      	str	r1, [r2, #60]	; 0x3c

      /* Set the DMA error callback */      
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8005986:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005988:	4929      	ldr	r1, [pc, #164]	; (8005a30 <HAL_I2C_Master_Transmit_DMA+0x148>)
 800598a:	64d1      	str	r1, [r2, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800598c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800598e:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmatx->XferM1CpltCallback = NULL;
 8005990:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005992:	6453      	str	r3, [r2, #68]	; 0x44
      hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8005994:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005996:	6493      	str	r3, [r2, #72]	; 0x48
      hi2c->hdmatx->XferAbortCallback = NULL;
 8005998:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800599a:	6513      	str	r3, [r2, #80]	; 0x50

      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->DR, Size);
 800599c:	6822      	ldr	r2, [r4, #0]
 800599e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80059a0:	462b      	mov	r3, r5
 80059a2:	4631      	mov	r1, r6
 80059a4:	3210      	adds	r2, #16
 80059a6:	f7fd fc81 	bl	80032ac <HAL_DMA_Start_IT>

      /* Send Slave Address */
      if(I2C_MasterRequestWrite(hi2c, DevAddress, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80059aa:	4643      	mov	r3, r8
 80059ac:	4639      	mov	r1, r7
 80059ae:	2223      	movs	r2, #35	; 0x23
 80059b0:	4620      	mov	r0, r4
 80059b2:	f7fe ff61 	bl	8004878 <I2C_MasterRequestWrite>
 80059b6:	bb48      	cbnz	r0, 8005a0c <HAL_I2C_Master_Transmit_DMA+0x124>
          return HAL_TIMEOUT;
        }
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059b8:	6823      	ldr	r3, [r4, #0]
 80059ba:	9002      	str	r0, [sp, #8]
 80059bc:	695a      	ldr	r2, [r3, #20]
 80059be:	9202      	str	r2, [sp, #8]
 80059c0:	699a      	ldr	r2, [r3, #24]
 80059c2:	9202      	str	r2, [sp, #8]
 80059c4:	9a02      	ldr	r2, [sp, #8]

      /* Enable ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059cc:	605a      	str	r2, [r3, #4]

      /* Enable DMA Request */
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80059ce:	6822      	ldr	r2, [r4, #0]
 80059d0:	6853      	ldr	r3, [r2, #4]
 80059d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80059d6:	6053      	str	r3, [r2, #4]

      hi2c->State = HAL_I2C_STATE_READY;
    }
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059d8:	2000      	movs	r0, #0
 80059da:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

    return HAL_OK;
 80059de:	e793      	b.n	8005908 <HAL_I2C_Master_Transmit_DMA+0x20>
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
    }
    else
    {
      /* Send Slave Address */
      if(I2C_MasterRequestWrite(hi2c, DevAddress, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80059e0:	4643      	mov	r3, r8
 80059e2:	4639      	mov	r1, r7
 80059e4:	2223      	movs	r2, #35	; 0x23
 80059e6:	4620      	mov	r0, r4
 80059e8:	f7fe ff46 	bl	8004878 <I2C_MasterRequestWrite>
 80059ec:	b970      	cbnz	r0, 8005a0c <HAL_I2C_Master_Transmit_DMA+0x124>
          return HAL_TIMEOUT;
        }
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ee:	6823      	ldr	r3, [r4, #0]
 80059f0:	9503      	str	r5, [sp, #12]
 80059f2:	695a      	ldr	r2, [r3, #20]
 80059f4:	9203      	str	r2, [sp, #12]
 80059f6:	699a      	ldr	r2, [r3, #24]
 80059f8:	9203      	str	r2, [sp, #12]
 80059fa:	9a03      	ldr	r2, [sp, #12]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80059fc:	681a      	ldr	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 80059fe:	2120      	movs	r1, #32

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8005a00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a04:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8005a06:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
 8005a0a:	e7e5      	b.n	80059d8 <HAL_I2C_Master_Transmit_DMA+0xf0>
      HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->DR, Size);

      /* Send Slave Address */
      if(I2C_MasterRequestWrite(hi2c, DevAddress, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a0e:	2b04      	cmp	r3, #4
        {
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a10:	f04f 0300 	mov.w	r3, #0
 8005a14:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8005a18:	bf0c      	ite	eq
 8005a1a:	2001      	moveq	r0, #1
        }
        else
        {
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
          return HAL_TIMEOUT;
 8005a1c:	2003      	movne	r0, #3
 8005a1e:	e773      	b.n	8005908 <HAL_I2C_Master_Transmit_DMA+0x20>
 8005a20:	20000000 	.word	0x20000000
 8005a24:	14f8b589 	.word	0x14f8b589
 8005a28:	ffff0000 	.word	0xffff0000
 8005a2c:	08006f01 	.word	0x08006f01
 8005a30:	08006ed5 	.word	0x08006ed5

08005a34 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8005a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a38:	4604      	mov	r4, r0
 8005a3a:	b084      	sub	sp, #16
  uint32_t tickstart = 0x00U;
  
  __IO uint32_t count = 0U;
 8005a3c:	2000      	movs	r0, #0
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8005a3e:	461d      	mov	r5, r3
 8005a40:	460f      	mov	r7, r1
 8005a42:	4616      	mov	r6, r2
  uint32_t tickstart = 0x00U;
  
  __IO uint32_t count = 0U;
 8005a44:	9001      	str	r0, [sp, #4]
  
  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a46:	f7fd f949 	bl	8002cdc <HAL_GetTick>
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8005a4a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005a4e:	2b20      	cmp	r3, #32
 8005a50:	d003      	beq.n	8005a5a <HAL_I2C_Master_Receive_DMA+0x26>
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005a52:	2002      	movs	r0, #2
  }
}
 8005a54:	b004      	add	sp, #16
 8005a56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  tickstart = HAL_GetTick();
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8005a5a:	4b4c      	ldr	r3, [pc, #304]	; (8005b8c <HAL_I2C_Master_Receive_DMA+0x158>)
 8005a5c:	4a4c      	ldr	r2, [pc, #304]	; (8005b90 <HAL_I2C_Master_Receive_DMA+0x15c>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	08db      	lsrs	r3, r3, #3
 8005a62:	fba2 2303 	umull	r2, r3, r2, r3
 8005a66:	0a1b      	lsrs	r3, r3, #8
 8005a68:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005a6c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005a70:	4680      	mov	r8, r0
 8005a72:	9301      	str	r3, [sp, #4]
 8005a74:	e004      	b.n	8005a80 <HAL_I2C_Master_Receive_DMA+0x4c>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005a76:	6822      	ldr	r2, [r4, #0]
 8005a78:	6993      	ldr	r3, [r2, #24]
 8005a7a:	f013 0302 	ands.w	r3, r3, #2
 8005a7e:	d00c      	beq.n	8005a9a <HAL_I2C_Master_Receive_DMA+0x66>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 8005a80:	9b01      	ldr	r3, [sp, #4]
 8005a82:	1e5a      	subs	r2, r3, #1
 8005a84:	9201      	str	r2, [sp, #4]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1f5      	bne.n	8005a76 <HAL_I2C_Master_Receive_DMA+0x42>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005a8a:	2220      	movs	r2, #32
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8005a8c:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a8e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005a92:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
 8005a96:	2003      	movs	r0, #3
 8005a98:	e7dc      	b.n	8005a54 <HAL_I2C_Master_Receive_DMA+0x20>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a9a:	f894 103c 	ldrb.w	r1, [r4, #60]	; 0x3c
 8005a9e:	2901      	cmp	r1, #1
 8005aa0:	d0d7      	beq.n	8005a52 <HAL_I2C_Master_Receive_DMA+0x1e>
 8005aa2:	2101      	movs	r1, #1
 8005aa4:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005aa8:	6811      	ldr	r1, [r2, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    
    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005aaa:	483a      	ldr	r0, [pc, #232]	; (8005b94 <HAL_I2C_Master_Receive_DMA+0x160>)

    /* Process Locked */
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005aac:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8005ab0:	6011      	str	r1, [r2, #0]
    
    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8005ab2:	2122      	movs	r1, #34	; 0x22
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8005ab4:	2210      	movs	r2, #16
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
    
    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8005ab6:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    
    hi2c->pBuffPtr = pData;
 8005aba:	6266      	str	r6, [r4, #36]	; 0x24
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
    
    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8005abc:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    
    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 8005ac0:	8525      	strh	r5, [r4, #40]	; 0x28
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
    
    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ac2:	6423      	str	r3, [r4, #64]	; 0x40
    
    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 8005ac4:	8565      	strh	r5, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ac6:	62e0      	str	r0, [r4, #44]	; 0x2c
    
    if(hi2c->XferSize > 0U)
 8005ac8:	2d00      	cmp	r5, #0
 8005aca:	d037      	beq.n	8005b3c <HAL_I2C_Master_Receive_DMA+0x108>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005acc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005ace:	4932      	ldr	r1, [pc, #200]	; (8005b98 <HAL_I2C_Master_Receive_DMA+0x164>)
 8005ad0:	63d1      	str	r1, [r2, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005ad2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005ad4:	4931      	ldr	r1, [pc, #196]	; (8005b9c <HAL_I2C_Master_Receive_DMA+0x168>)
 8005ad6:	64d1      	str	r1, [r2, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8005ad8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005ada:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 8005adc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005ade:	6453      	str	r3, [r2, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8005ae0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005ae2:	6493      	str	r3, [r2, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 8005ae4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005ae6:	6513      	str	r3, [r2, #80]	; 0x50

      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)pData, Size);
 8005ae8:	6821      	ldr	r1, [r4, #0]
 8005aea:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005aec:	4632      	mov	r2, r6
 8005aee:	3110      	adds	r1, #16
 8005af0:	462b      	mov	r3, r5
 8005af2:	f7fd fbdb 	bl	80032ac <HAL_DMA_Start_IT>

      /* Send Slave Address */
      if(I2C_MasterRequestRead(hi2c, DevAddress, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005af6:	4643      	mov	r3, r8
 8005af8:	4639      	mov	r1, r7
 8005afa:	2223      	movs	r2, #35	; 0x23
 8005afc:	4620      	mov	r0, r4
 8005afe:	f7fe fe43 	bl	8004788 <I2C_MasterRequestRead>
 8005b02:	2800      	cmp	r0, #0
 8005b04:	d132      	bne.n	8005b6c <HAL_I2C_Master_Receive_DMA+0x138>
          __HAL_UNLOCK(hi2c);
          return HAL_TIMEOUT;
        }
      }

      if(Size == 1U)
 8005b06:	2d01      	cmp	r5, #1
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005b08:	6822      	ldr	r2, [r4, #0]
          __HAL_UNLOCK(hi2c);
          return HAL_TIMEOUT;
        }
      }

      if(Size == 1U)
 8005b0a:	d039      	beq.n	8005b80 <HAL_I2C_Master_Receive_DMA+0x14c>
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
      }
      else
      {
        /* Enable Last DMA bit */
        hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8005b0c:	6853      	ldr	r3, [r2, #4]
 8005b0e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005b12:	6053      	str	r3, [r2, #4]
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b14:	6823      	ldr	r3, [r4, #0]
 8005b16:	2200      	movs	r2, #0
 8005b18:	9202      	str	r2, [sp, #8]
 8005b1a:	6959      	ldr	r1, [r3, #20]
 8005b1c:	9102      	str	r1, [sp, #8]
 8005b1e:	6999      	ldr	r1, [r3, #24]
 8005b20:	9102      	str	r1, [sp, #8]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b22:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        /* Enable Last DMA bit */
        hi2c->Instance->CR2 |= I2C_CR2_LAST;
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b26:	9a02      	ldr	r2, [sp, #8]

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8005b28:	685a      	ldr	r2, [r3, #4]
 8005b2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b2e:	605a      	str	r2, [r3, #4]

      /* Enable DMA Request */
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8005b30:	6822      	ldr	r2, [r4, #0]
 8005b32:	6853      	ldr	r3, [r2, #4]
 8005b34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005b38:	6053      	str	r3, [r2, #4]
 8005b3a:	e78b      	b.n	8005a54 <HAL_I2C_Master_Receive_DMA+0x20>
    }
    else
    {
      /* Send Slave Address */
      if(I2C_MasterRequestRead(hi2c, DevAddress, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005b3c:	4643      	mov	r3, r8
 8005b3e:	4639      	mov	r1, r7
 8005b40:	2223      	movs	r2, #35	; 0x23
 8005b42:	4620      	mov	r0, r4
 8005b44:	f7fe fe20 	bl	8004788 <I2C_MasterRequestRead>
 8005b48:	b980      	cbnz	r0, 8005b6c <HAL_I2C_Master_Receive_DMA+0x138>
          return HAL_TIMEOUT;
        }
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b4a:	6823      	ldr	r3, [r4, #0]
 8005b4c:	9503      	str	r5, [sp, #12]
 8005b4e:	695a      	ldr	r2, [r3, #20]
 8005b50:	9203      	str	r2, [sp, #12]
 8005b52:	699a      	ldr	r2, [r3, #24]
 8005b54:	9203      	str	r2, [sp, #12]
 8005b56:	9a03      	ldr	r2, [sp, #12]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8005b58:	681a      	ldr	r2, [r3, #0]
      
      hi2c->State = HAL_I2C_STATE_READY;
 8005b5a:	2120      	movs	r1, #32

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8005b5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b60:	601a      	str	r2, [r3, #0]
      
      hi2c->State = HAL_I2C_STATE_READY;
      
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b62:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
      
      hi2c->State = HAL_I2C_STATE_READY;
 8005b66:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
 8005b6a:	e773      	b.n	8005a54 <HAL_I2C_Master_Receive_DMA+0x20>
      HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)pData, Size);

      /* Send Slave Address */
      if(I2C_MasterRequestRead(hi2c, DevAddress, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b6c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b6e:	2b04      	cmp	r3, #4
        {
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b70:	f04f 0300 	mov.w	r3, #0
 8005b74:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8005b78:	bf0c      	ite	eq
 8005b7a:	2001      	moveq	r0, #1
        }
        else
        {
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
          return HAL_TIMEOUT;
 8005b7c:	2003      	movne	r0, #3
 8005b7e:	e769      	b.n	8005a54 <HAL_I2C_Master_Receive_DMA+0x20>
      }

      if(Size == 1U)
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005b80:	6813      	ldr	r3, [r2, #0]
 8005b82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b86:	6013      	str	r3, [r2, #0]
 8005b88:	e7c4      	b.n	8005b14 <HAL_I2C_Master_Receive_DMA+0xe0>
 8005b8a:	bf00      	nop
 8005b8c:	20000000 	.word	0x20000000
 8005b90:	14f8b589 	.word	0x14f8b589
 8005b94:	ffff0000 	.word	0xffff0000
 8005b98:	08006f01 	.word	0x08006f01
 8005b9c:	08006ed5 	.word	0x08006ed5

08005ba0 <HAL_I2C_Slave_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 8005ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ba2:	b085      	sub	sp, #20
  __IO uint32_t count = 0U;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	9300      	str	r3, [sp, #0]
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8005ba8:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8005bac:	2c20      	cmp	r4, #32
 8005bae:	d002      	beq.n	8005bb6 <HAL_I2C_Slave_Transmit_DMA+0x16>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005bb0:	2002      	movs	r0, #2
  }
}
 8005bb2:	b005      	add	sp, #20
 8005bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
{
  __IO uint32_t count = 0U;
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    if((pData == NULL) || (Size == 0U))
 8005bb6:	b1f9      	cbz	r1, 8005bf8 <HAL_I2C_Slave_Transmit_DMA+0x58>
 8005bb8:	b1f2      	cbz	r2, 8005bf8 <HAL_I2C_Slave_Transmit_DMA+0x58>
    {
      return  HAL_ERROR;
    }

    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8005bba:	4e57      	ldr	r6, [pc, #348]	; (8005d18 <HAL_I2C_Slave_Transmit_DMA+0x178>)
 8005bbc:	4c57      	ldr	r4, [pc, #348]	; (8005d1c <HAL_I2C_Slave_Transmit_DMA+0x17c>)
 8005bbe:	6835      	ldr	r5, [r6, #0]
 8005bc0:	08ed      	lsrs	r5, r5, #3
 8005bc2:	fba4 3405 	umull	r3, r4, r4, r5
 8005bc6:	0a24      	lsrs	r4, r4, #8
 8005bc8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8005bcc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8005bd0:	9400      	str	r4, [sp, #0]
 8005bd2:	e004      	b.n	8005bde <HAL_I2C_Slave_Transmit_DMA+0x3e>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005bd4:	6805      	ldr	r5, [r0, #0]
 8005bd6:	69ac      	ldr	r4, [r5, #24]
 8005bd8:	f014 0402 	ands.w	r4, r4, #2
 8005bdc:	d00e      	beq.n	8005bfc <HAL_I2C_Slave_Transmit_DMA+0x5c>

    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 8005bde:	9c00      	ldr	r4, [sp, #0]
 8005be0:	1e65      	subs	r5, r4, #1
 8005be2:	9500      	str	r5, [sp, #0]
 8005be4:	2c00      	cmp	r4, #0
 8005be6:	d1f5      	bne.n	8005bd4 <HAL_I2C_Slave_Transmit_DMA+0x34>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005be8:	2320      	movs	r3, #32
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8005bea:	6304      	str	r4, [r0, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bec:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005bf0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
 8005bf4:	2003      	movs	r0, #3
 8005bf6:	e7dc      	b.n	8005bb2 <HAL_I2C_Slave_Transmit_DMA+0x12>
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    if((pData == NULL) || (Size == 0U))
    {
      return  HAL_ERROR;
 8005bf8:	2001      	movs	r0, #1
 8005bfa:	e7da      	b.n	8005bb2 <HAL_I2C_Slave_Transmit_DMA+0x12>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bfc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d0d5      	beq.n	8005bb0 <HAL_I2C_Slave_Transmit_DMA+0x10>
 8005c04:	4613      	mov	r3, r2
 8005c06:	2201      	movs	r2, #1
 8005c08:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005c0c:	682a      	ldr	r2, [r5, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c0e:	f8df e118 	ldr.w	lr, [pc, #280]	; 8005d28 <HAL_I2C_Slave_Transmit_DMA+0x188>

    /* Process Locked */
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005c12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c16:	602a      	str	r2, [r5, #0]
 8005c18:	4607      	mov	r7, r0

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 8005c1a:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;

    /* Set the I2C DMA transfer complete callback */
    hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8005c1c:	6b42      	ldr	r2, [r0, #52]	; 0x34
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 8005c1e:	853b      	strh	r3, [r7, #40]	; 0x28
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8005c20:	2021      	movs	r0, #33	; 0x21
 8005c22:	f887 003d 	strb.w	r0, [r7, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
 8005c26:	2020      	movs	r0, #32
 8005c28:	f887 003e 	strb.w	r0, [r7, #62]	; 0x3e
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;

    /* Set the I2C DMA transfer complete callback */
    hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8005c2c:	483c      	ldr	r0, [pc, #240]	; (8005d20 <HAL_I2C_Slave_Transmit_DMA+0x180>)
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c2e:	643c      	str	r4, [r7, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 8005c30:	857b      	strh	r3, [r7, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c32:	f8c7 e02c 	str.w	lr, [r7, #44]	; 0x2c

    /* Set the I2C DMA transfer complete callback */
    hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8005c36:	63d0      	str	r0, [r2, #60]	; 0x3c
    
    /* Set the DMA error callback */
    hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8005c38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c3a:	483a      	ldr	r0, [pc, #232]	; (8005d24 <HAL_I2C_Slave_Transmit_DMA+0x184>)
 8005c3c:	64d0      	str	r0, [r2, #76]	; 0x4c

    /* Set the unused DMA callbacks to NULL */
    hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8005c3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c40:	6414      	str	r4, [r2, #64]	; 0x40
    hi2c->hdmatx->XferM1CpltCallback = NULL;
 8005c42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c44:	6454      	str	r4, [r2, #68]	; 0x44
    hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8005c46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c48:	6494      	str	r4, [r2, #72]	; 0x48
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005c4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c4c:	6514      	str	r4, [r2, #80]	; 0x50

    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->DR, Size);
 8005c4e:	683a      	ldr	r2, [r7, #0]
 8005c50:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005c52:	3210      	adds	r2, #16
 8005c54:	f7fd fb2a 	bl	80032ac <HAL_DMA_Start_IT>

    /* Enable ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8005c58:	6839      	ldr	r1, [r7, #0]

    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;

    /* Wait until ADDR flag is set */
    count = I2C_TIMEOUT_ADDR_SLAVE * (SystemCoreClock /25U /1000U);
 8005c5a:	4830      	ldr	r0, [pc, #192]	; (8005d1c <HAL_I2C_Slave_Transmit_DMA+0x17c>)

    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->DR, Size);

    /* Enable ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8005c5c:	684a      	ldr	r2, [r1, #4]
 8005c5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c62:	604a      	str	r2, [r1, #4]
    
    /* Enable DMA Request */
    hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8005c64:	6839      	ldr	r1, [r7, #0]
 8005c66:	684a      	ldr	r2, [r1, #4]
 8005c68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c6c:	604a      	str	r2, [r1, #4]

    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8005c6e:	6839      	ldr	r1, [r7, #0]
 8005c70:	680a      	ldr	r2, [r1, #0]
 8005c72:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c76:	600a      	str	r2, [r1, #0]

    /* Wait until ADDR flag is set */
    count = I2C_TIMEOUT_ADDR_SLAVE * (SystemCoreClock /25U /1000U);
 8005c78:	6833      	ldr	r3, [r6, #0]
 8005c7a:	08db      	lsrs	r3, r3, #3
 8005c7c:	fba0 2303 	umull	r2, r3, r0, r3
 8005c80:	0a1b      	lsrs	r3, r3, #8
 8005c82:	f242 7110 	movw	r1, #10000	; 0x2710
 8005c86:	fb01 f103 	mul.w	r1, r1, r3
 8005c8a:	9100      	str	r1, [sp, #0]
 8005c8c:	e003      	b.n	8005c96 <HAL_I2C_Slave_Transmit_DMA+0xf6>
        __HAL_UNLOCK(hi2c);
        
        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == RESET);
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	695a      	ldr	r2, [r3, #20]
 8005c92:	0790      	lsls	r0, r2, #30
 8005c94:	d40c      	bmi.n	8005cb0 <HAL_I2C_Slave_Transmit_DMA+0x110>

    /* Wait until ADDR flag is set */
    count = I2C_TIMEOUT_ADDR_SLAVE * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 8005c96:	9b00      	ldr	r3, [sp, #0]
 8005c98:	1e5a      	subs	r2, r3, #1
 8005c9a:	9200      	str	r2, [sp, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1f6      	bne.n	8005c8e <HAL_I2C_Slave_Transmit_DMA+0xee>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005ca0:	2220      	movs	r2, #32
    count = I2C_TIMEOUT_ADDR_SLAVE * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8005ca2:	633b      	str	r3, [r7, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
        
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ca4:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005ca8:	f887 203d 	strb.w	r2, [r7, #61]	; 0x3d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
        
        return HAL_TIMEOUT; 
 8005cac:	2003      	movs	r0, #3
 8005cae:	e780      	b.n	8005bb2 <HAL_I2C_Slave_Transmit_DMA+0x12>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == RESET);
    
    /* If 7bit addressing mode is selected */
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cb6:	f04f 0200 	mov.w	r2, #0
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == RESET);
    
    /* If 7bit addressing mode is selected */
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005cba:	d026      	beq.n	8005d0a <HAL_I2C_Slave_Transmit_DMA+0x16a>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cbc:	9202      	str	r2, [sp, #8]
 8005cbe:	695a      	ldr	r2, [r3, #20]
 8005cc0:	9202      	str	r2, [sp, #8]
 8005cc2:	699a      	ldr	r2, [r3, #24]
 8005cc4:	9202      	str	r2, [sp, #8]
 8005cc6:	9a02      	ldr	r2, [sp, #8]

      /* Wait until ADDR flag is set */
      count = I2C_TIMEOUT_ADDR_SLAVE * (SystemCoreClock /25U /1000U);
 8005cc8:	9100      	str	r1, [sp, #0]
 8005cca:	e002      	b.n	8005cd2 <HAL_I2C_Slave_Transmit_DMA+0x132>
          __HAL_UNLOCK(hi2c);
          
          return HAL_TIMEOUT; 
        }
      }
      while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == RESET);
 8005ccc:	695a      	ldr	r2, [r3, #20]
 8005cce:	0792      	lsls	r2, r2, #30
 8005cd0:	d40c      	bmi.n	8005cec <HAL_I2C_Slave_Transmit_DMA+0x14c>

      /* Wait until ADDR flag is set */
      count = I2C_TIMEOUT_ADDR_SLAVE * (SystemCoreClock /25U /1000U);
      do
      {
        if(count-- == 0U)
 8005cd2:	9a00      	ldr	r2, [sp, #0]
 8005cd4:	1e51      	subs	r1, r2, #1
 8005cd6:	9100      	str	r1, [sp, #0]
 8005cd8:	2a00      	cmp	r2, #0
 8005cda:	d1f7      	bne.n	8005ccc <HAL_I2C_Slave_Transmit_DMA+0x12c>
        {
          hi2c->PreviousState = I2C_STATE_NONE;
          hi2c->State= HAL_I2C_STATE_READY;
 8005cdc:	2320      	movs	r3, #32
      count = I2C_TIMEOUT_ADDR_SLAVE * (SystemCoreClock /25U /1000U);
      do
      {
        if(count-- == 0U)
        {
          hi2c->PreviousState = I2C_STATE_NONE;
 8005cde:	633a      	str	r2, [r7, #48]	; 0x30
          hi2c->State= HAL_I2C_STATE_READY;
          
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ce0:	f887 203c 	strb.w	r2, [r7, #60]	; 0x3c
      do
      {
        if(count-- == 0U)
        {
          hi2c->PreviousState = I2C_STATE_NONE;
          hi2c->State= HAL_I2C_STATE_READY;
 8005ce4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
          
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
          
          return HAL_TIMEOUT; 
 8005ce8:	2003      	movs	r0, #3
 8005cea:	e762      	b.n	8005bb2 <HAL_I2C_Slave_Transmit_DMA+0x12>
        }
      }
      while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == RESET);

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cec:	2200      	movs	r2, #0
 8005cee:	9203      	str	r2, [sp, #12]
 8005cf0:	695a      	ldr	r2, [r3, #20]
 8005cf2:	9203      	str	r2, [sp, #12]
 8005cf4:	699a      	ldr	r2, [r3, #24]
 8005cf6:	9203      	str	r2, [sp, #12]
 8005cf8:	9a03      	ldr	r2, [sp, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cfa:	2000      	movs	r0, #0
 8005cfc:	f887 003c 	strb.w	r0, [r7, #60]	; 0x3c

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);      
 8005d00:	685a      	ldr	r2, [r3, #4]
 8005d02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d06:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8005d08:	e753      	b.n	8005bb2 <HAL_I2C_Slave_Transmit_DMA+0x12>
    
    /* If 7bit addressing mode is selected */
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d0a:	9201      	str	r2, [sp, #4]
 8005d0c:	695a      	ldr	r2, [r3, #20]
 8005d0e:	9201      	str	r2, [sp, #4]
 8005d10:	699a      	ldr	r2, [r3, #24]
 8005d12:	9201      	str	r2, [sp, #4]
 8005d14:	9a01      	ldr	r2, [sp, #4]
 8005d16:	e7f0      	b.n	8005cfa <HAL_I2C_Slave_Transmit_DMA+0x15a>
 8005d18:	20000000 	.word	0x20000000
 8005d1c:	14f8b589 	.word	0x14f8b589
 8005d20:	08006f01 	.word	0x08006f01
 8005d24:	08006ed5 	.word	0x08006ed5
 8005d28:	ffff0000 	.word	0xffff0000

08005d2c <HAL_I2C_Slave_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 8005d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d2e:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 8005d30:	2300      	movs	r3, #0
 8005d32:	9300      	str	r3, [sp, #0]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8005d34:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8005d38:	2c20      	cmp	r4, #32
 8005d3a:	d002      	beq.n	8005d42 <HAL_I2C_Slave_Receive_DMA+0x16>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005d3c:	2002      	movs	r0, #2
  }
}
 8005d3e:	b003      	add	sp, #12
 8005d40:	bdf0      	pop	{r4, r5, r6, r7, pc}
{
  __IO uint32_t count = 0U;

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    if((pData == NULL) || (Size == 0U))
 8005d42:	b1f9      	cbz	r1, 8005d84 <HAL_I2C_Slave_Receive_DMA+0x58>
 8005d44:	b1f2      	cbz	r2, 8005d84 <HAL_I2C_Slave_Receive_DMA+0x58>
    {
      return  HAL_ERROR;
    }

    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8005d46:	4e44      	ldr	r6, [pc, #272]	; (8005e58 <HAL_I2C_Slave_Receive_DMA+0x12c>)
 8005d48:	4c44      	ldr	r4, [pc, #272]	; (8005e5c <HAL_I2C_Slave_Receive_DMA+0x130>)
 8005d4a:	6835      	ldr	r5, [r6, #0]
 8005d4c:	08ed      	lsrs	r5, r5, #3
 8005d4e:	fba4 3405 	umull	r3, r4, r4, r5
 8005d52:	0a24      	lsrs	r4, r4, #8
 8005d54:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8005d58:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8005d5c:	9400      	str	r4, [sp, #0]
 8005d5e:	e004      	b.n	8005d6a <HAL_I2C_Slave_Receive_DMA+0x3e>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005d60:	6805      	ldr	r5, [r0, #0]
 8005d62:	69ac      	ldr	r4, [r5, #24]
 8005d64:	f014 0402 	ands.w	r4, r4, #2
 8005d68:	d00e      	beq.n	8005d88 <HAL_I2C_Slave_Receive_DMA+0x5c>

    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 8005d6a:	9c00      	ldr	r4, [sp, #0]
 8005d6c:	1e65      	subs	r5, r4, #1
 8005d6e:	9500      	str	r5, [sp, #0]
 8005d70:	2c00      	cmp	r4, #0
 8005d72:	d1f5      	bne.n	8005d60 <HAL_I2C_Slave_Receive_DMA+0x34>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005d74:	2320      	movs	r3, #32
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8005d76:	6304      	str	r4, [r0, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d78:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005d7c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
 8005d80:	2003      	movs	r0, #3
 8005d82:	e7dc      	b.n	8005d3e <HAL_I2C_Slave_Receive_DMA+0x12>

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    if((pData == NULL) || (Size == 0U))
    {
      return  HAL_ERROR;
 8005d84:	2001      	movs	r0, #1
 8005d86:	e7da      	b.n	8005d3e <HAL_I2C_Slave_Receive_DMA+0x12>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d88:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d0d5      	beq.n	8005d3c <HAL_I2C_Slave_Receive_DMA+0x10>
 8005d90:	4613      	mov	r3, r2
 8005d92:	460a      	mov	r2, r1
 8005d94:	2101      	movs	r1, #1
 8005d96:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
 8005d9a:	4607      	mov	r7, r0
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005d9c:	6828      	ldr	r0, [r5, #0]
 8005d9e:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 8005da2:	6028      	str	r0, [r5, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8005da4:	2022      	movs	r0, #34	; 0x22
 8005da6:	f887 003d 	strb.w	r0, [r7, #61]	; 0x3d
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Set the I2C DMA transfer complete callback */
    hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005daa:	6bbd      	ldr	r5, [r7, #56]	; 0x38

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 8005dac:	627a      	str	r2, [r7, #36]	; 0x24
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
 8005dae:	2020      	movs	r0, #32
 8005db0:	f887 003e 	strb.w	r0, [r7, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005db4:	f1a1 1101 	sub.w	r1, r1, #65537	; 0x10001
    
    /* Set the I2C DMA transfer complete callback */
    hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005db8:	4829      	ldr	r0, [pc, #164]	; (8005e60 <HAL_I2C_Slave_Receive_DMA+0x134>)
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_SLAVE;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005dba:	643c      	str	r4, [r7, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 8005dbc:	853b      	strh	r3, [r7, #40]	; 0x28
    hi2c->XferCount = Size;
 8005dbe:	857b      	strh	r3, [r7, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005dc0:	62f9      	str	r1, [r7, #44]	; 0x2c
    
    /* Set the I2C DMA transfer complete callback */
    hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005dc2:	63e8      	str	r0, [r5, #60]	; 0x3c

    /* Set the DMA error callback */
    hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005dc4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005dc6:	4827      	ldr	r0, [pc, #156]	; (8005e64 <HAL_I2C_Slave_Receive_DMA+0x138>)
 8005dc8:	64c8      	str	r0, [r1, #76]	; 0x4c
    
    /* Set the unused DMA callbacks to NULL */
    hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8005dca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005dcc:	640c      	str	r4, [r1, #64]	; 0x40
    hi2c->hdmarx->XferM1CpltCallback = NULL;
 8005dce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005dd0:	644c      	str	r4, [r1, #68]	; 0x44
    hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8005dd2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005dd4:	648c      	str	r4, [r1, #72]	; 0x48
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005dd6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005dd8:	650c      	str	r4, [r1, #80]	; 0x50

    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)pData, Size);
 8005dda:	6839      	ldr	r1, [r7, #0]
 8005ddc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005dde:	3110      	adds	r1, #16
 8005de0:	f7fd fa64 	bl	80032ac <HAL_DMA_Start_IT>

    /* Enable ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8005de4:	6839      	ldr	r1, [r7, #0]

    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;

    /* Wait until ADDR flag is set */
    count = I2C_TIMEOUT_ADDR_SLAVE * (SystemCoreClock /25U /1000U);
 8005de6:	481d      	ldr	r0, [pc, #116]	; (8005e5c <HAL_I2C_Slave_Receive_DMA+0x130>)

    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)pData, Size);

    /* Enable ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8005de8:	684a      	ldr	r2, [r1, #4]
 8005dea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005dee:	604a      	str	r2, [r1, #4]

    /* Enable DMA Request */
    hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8005df0:	6839      	ldr	r1, [r7, #0]
 8005df2:	684a      	ldr	r2, [r1, #4]
 8005df4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005df8:	604a      	str	r2, [r1, #4]

    /* Enable Address Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8005dfa:	6839      	ldr	r1, [r7, #0]
 8005dfc:	680a      	ldr	r2, [r1, #0]
 8005dfe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e02:	600a      	str	r2, [r1, #0]

    /* Wait until ADDR flag is set */
    count = I2C_TIMEOUT_ADDR_SLAVE * (SystemCoreClock /25U /1000U);
 8005e04:	6833      	ldr	r3, [r6, #0]
 8005e06:	08db      	lsrs	r3, r3, #3
 8005e08:	fba0 2303 	umull	r2, r3, r0, r3
 8005e0c:	0a1b      	lsrs	r3, r3, #8
 8005e0e:	f242 7210 	movw	r2, #10000	; 0x2710
 8005e12:	fb02 f303 	mul.w	r3, r2, r3
 8005e16:	9300      	str	r3, [sp, #0]
 8005e18:	e003      	b.n	8005e22 <HAL_I2C_Slave_Receive_DMA+0xf6>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == RESET);
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	695a      	ldr	r2, [r3, #20]
 8005e1e:	0792      	lsls	r2, r2, #30
 8005e20:	d40c      	bmi.n	8005e3c <HAL_I2C_Slave_Receive_DMA+0x110>

    /* Wait until ADDR flag is set */
    count = I2C_TIMEOUT_ADDR_SLAVE * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 8005e22:	9b00      	ldr	r3, [sp, #0]
 8005e24:	1e5a      	subs	r2, r3, #1
 8005e26:	9200      	str	r2, [sp, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d1f6      	bne.n	8005e1a <HAL_I2C_Slave_Receive_DMA+0xee>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005e2c:	2220      	movs	r2, #32
    count = I2C_TIMEOUT_ADDR_SLAVE * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8005e2e:	633b      	str	r3, [r7, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e30:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8005e34:	f887 203d 	strb.w	r2, [r7, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
 8005e38:	2003      	movs	r0, #3
 8005e3a:	e780      	b.n	8005d3e <HAL_I2C_Slave_Receive_DMA+0x12>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == RESET);

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e3c:	2000      	movs	r0, #0
 8005e3e:	9001      	str	r0, [sp, #4]
 8005e40:	695a      	ldr	r2, [r3, #20]
 8005e42:	9201      	str	r2, [sp, #4]
 8005e44:	699a      	ldr	r2, [r3, #24]
 8005e46:	9201      	str	r2, [sp, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e48:	f887 003c 	strb.w	r0, [r7, #60]	; 0x3c
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == RESET);

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e4c:	9a01      	ldr	r2, [sp, #4]

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8005e4e:	685a      	ldr	r2, [r3, #4]
 8005e50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e54:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8005e56:	e772      	b.n	8005d3e <HAL_I2C_Slave_Receive_DMA+0x12>
 8005e58:	20000000 	.word	0x20000000
 8005e5c:	14f8b589 	.word	0x14f8b589
 8005e60:	08006f01 	.word	0x08006f01
 8005e64:	08006ed5 	.word	0x08006ed5

08005e68 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e6c:	4604      	mov	r4, r0
 8005e6e:	b083      	sub	sp, #12
 8005e70:	469a      	mov	sl, r3
 8005e72:	4688      	mov	r8, r1
 8005e74:	4691      	mov	r9, r2
 8005e76:	f8bd 6034 	ldrh.w	r6, [sp, #52]	; 0x34
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e7a:	f7fc ff2f 	bl	8002cdc <HAL_GetTick>
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8005e7e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005e82:	2b20      	cmp	r3, #32
 8005e84:	d003      	beq.n	8005e8e <HAL_I2C_Mem_Write+0x26>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005e86:	2002      	movs	r0, #2
  }
}
 8005e88:	b003      	add	sp, #12
 8005e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005e8e:	9000      	str	r0, [sp, #0]
 8005e90:	4607      	mov	r7, r0
 8005e92:	2319      	movs	r3, #25
 8005e94:	2201      	movs	r2, #1
 8005e96:	4939      	ldr	r1, [pc, #228]	; (8005f7c <HAL_I2C_Mem_Write+0x114>)
 8005e98:	4620      	mov	r0, r4
 8005e9a:	f7fe fbfb 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8005e9e:	4683      	mov	fp, r0
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	d1f0      	bne.n	8005e86 <HAL_I2C_Mem_Write+0x1e>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ea4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d0ec      	beq.n	8005e86 <HAL_I2C_Mem_Write+0x1e>
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005eac:	f8d4 c000 	ldr.w	ip, [r4]

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005eb0:	f8df e0cc 	ldr.w	lr, [pc, #204]	; 8005f80 <HAL_I2C_Mem_Write+0x118>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005eb4:	2501      	movs	r5, #1
 8005eb6:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005eba:	f8dc 0000 	ldr.w	r0, [ip]
 8005ebe:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 8005ec2:	f8cc 0000 	str.w	r0, [ip]
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ec6:	4641      	mov	r1, r8
 8005ec8:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005eca:	9000      	str	r0, [sp, #0]
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8005ecc:	f04f 0c21 	mov.w	ip, #33	; 0x21
    hi2c->Mode = HAL_I2C_MODE_MEM;
 8005ed0:	f04f 0840 	mov.w	r8, #64	; 0x40
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ed4:	9701      	str	r7, [sp, #4]
 8005ed6:	4653      	mov	r3, sl
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8005ed8:	f884 c03d 	strb.w	ip, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005edc:	464a      	mov	r2, r9
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
 8005ede:	f884 803e 	strb.w	r8, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ee2:	4620      	mov	r0, r4
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ee4:	f8c4 b040 	str.w	fp, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ee8:	f8c4 e02c 	str.w	lr, [r4, #44]	; 0x2c
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005eec:	f7fe fd42 	bl	8004974 <I2C_RequestMemoryWrite>
 8005ef0:	b178      	cbz	r0, 8005f12 <HAL_I2C_Mem_Write+0xaa>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ef2:	6c23      	ldr	r3, [r4, #64]	; 0x40
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ef4:	f884 b03c 	strb.w	fp, [r4, #60]	; 0x3c
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ef8:	2b04      	cmp	r3, #4
 8005efa:	d03d      	beq.n	8005f78 <HAL_I2C_Mem_Write+0x110>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
          return HAL_ERROR;
        }
        else
        {
          return HAL_TIMEOUT;
 8005efc:	2003      	movs	r0, #3
 8005efe:	e7c3      	b.n	8005e88 <HAL_I2C_Mem_Write+0x20>

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 8005f00:	b1eb      	cbz	r3, 8005f3e <HAL_I2C_Mem_Write+0xd6>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 8005f02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f04:	785b      	ldrb	r3, [r3, #1]
 8005f06:	6113      	str	r3, [r2, #16]
 8005f08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
        Size--;
 8005f0a:	3e02      	subs	r6, #2
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 8005f0c:	3302      	adds	r3, #2
        Size--;
 8005f0e:	b2b6      	uxth	r6, r6
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 8005f10:	930c      	str	r3, [sp, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
        return HAL_TIMEOUT;
      }
    }

    while(Size > 0U)
 8005f12:	b1a6      	cbz	r6, 8005f3e <HAL_I2C_Mem_Write+0xd6>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f14:	463a      	mov	r2, r7
 8005f16:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005f18:	4620      	mov	r0, r4
 8005f1a:	f7fe fcfb 	bl	8004914 <I2C_WaitOnTXEFlagUntilTimeout>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
      Size--;
 8005f1e:	1e73      	subs	r3, r6, #1
 8005f20:	b29b      	uxth	r3, r3
    }

    while(Size > 0U)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f22:	b9f8      	cbnz	r0, 8005f64 <HAL_I2C_Mem_Write+0xfc>
          return HAL_TIMEOUT;
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
 8005f24:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005f26:	6822      	ldr	r2, [r4, #0]
 8005f28:	7809      	ldrb	r1, [r1, #0]
 8005f2a:	6111      	str	r1, [r2, #16]
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 8005f2c:	6822      	ldr	r2, [r4, #0]
 8005f2e:	6951      	ldr	r1, [r2, #20]
 8005f30:	0749      	lsls	r1, r1, #29
 8005f32:	d4e5      	bmi.n	8005f00 <HAL_I2C_Mem_Write+0x98>
          return HAL_TIMEOUT;
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
 8005f34:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f36:	3201      	adds	r2, #1
 8005f38:	920c      	str	r2, [sp, #48]	; 0x30
      Size--;
 8005f3a:	461e      	mov	r6, r3
 8005f3c:	e7e9      	b.n	8005f12 <HAL_I2C_Mem_Write+0xaa>
        Size--;
      }
    }
    
    /* Wait until BTF flag is set */
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f3e:	463a      	mov	r2, r7
 8005f40:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005f42:	4620      	mov	r0, r4
 8005f44:	f7fe fe1c 	bl	8004b80 <I2C_WaitOnBTFFlagUntilTimeout>
 8005f48:	b960      	cbnz	r0, 8005f64 <HAL_I2C_Mem_Write+0xfc>
        return HAL_TIMEOUT;
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8005f4a:	6822      	ldr	r2, [r4, #0]
 8005f4c:	6813      	ldr	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f4e:	2120      	movs	r1, #32
        return HAL_TIMEOUT;
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8005f50:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f54:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f56:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f5a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f5e:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_OK;
 8005f62:	e791      	b.n	8005e88 <HAL_I2C_Mem_Write+0x20>
    while(Size > 0U)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f64:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f66:	2b04      	cmp	r3, #4
 8005f68:	d1c8      	bne.n	8005efc <HAL_I2C_Mem_Write+0x94>
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8005f6a:	6822      	ldr	r2, [r4, #0]
 8005f6c:	6813      	ldr	r3, [r2, #0]
 8005f6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f72:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8005f74:	2001      	movs	r0, #1
 8005f76:	e787      	b.n	8005e88 <HAL_I2C_Mem_Write+0x20>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
        return HAL_ERROR;
 8005f78:	4628      	mov	r0, r5
 8005f7a:	e785      	b.n	8005e88 <HAL_I2C_Mem_Write+0x20>
 8005f7c:	00100002 	.word	0x00100002
 8005f80:	ffff0000 	.word	0xffff0000

08005f84 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f88:	4604      	mov	r4, r0
 8005f8a:	b087      	sub	sp, #28
 8005f8c:	469b      	mov	fp, r3
 8005f8e:	460d      	mov	r5, r1
 8005f90:	4690      	mov	r8, r2
 8005f92:	f8bd 6044 	ldrh.w	r6, [sp, #68]	; 0x44
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f96:	f7fc fea1 	bl	8002cdc <HAL_GetTick>
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8005f9a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005f9e:	2b20      	cmp	r3, #32
 8005fa0:	d004      	beq.n	8005fac <HAL_I2C_Mem_Read+0x28>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005fa2:	2502      	movs	r5, #2
  }
}
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	b007      	add	sp, #28
 8005fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005fac:	9000      	str	r0, [sp, #0]
 8005fae:	4607      	mov	r7, r0
 8005fb0:	2319      	movs	r3, #25
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	4976      	ldr	r1, [pc, #472]	; (8006190 <HAL_I2C_Mem_Read+0x20c>)
 8005fb6:	4620      	mov	r0, r4
 8005fb8:	f7fe fb6c 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8005fbc:	4681      	mov	r9, r0
 8005fbe:	2800      	cmp	r0, #0
 8005fc0:	d1ef      	bne.n	8005fa2 <HAL_I2C_Mem_Read+0x1e>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fc2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	d0eb      	beq.n	8005fa2 <HAL_I2C_Mem_Read+0x1e>
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005fca:	f8d4 c000 	ldr.w	ip, [r4]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fce:	f8df e1c8 	ldr.w	lr, [pc, #456]	; 8006198 <HAL_I2C_Mem_Read+0x214>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fd2:	f04f 0a01 	mov.w	sl, #1
 8005fd6:	f884 a03c 	strb.w	sl, [r4, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005fda:	f8dc 0000 	ldr.w	r0, [ip]
 8005fde:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 8005fe2:	f8cc 0000 	str.w	r0, [ip]
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005fe6:	4629      	mov	r1, r5
 8005fe8:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005fea:	9000      	str	r0, [sp, #0]
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8005fec:	2522      	movs	r5, #34	; 0x22
    hi2c->Mode = HAL_I2C_MODE_MEM;
 8005fee:	f04f 0c40 	mov.w	ip, #64	; 0x40
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ff2:	9701      	str	r7, [sp, #4]
 8005ff4:	465b      	mov	r3, fp
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8005ff6:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ffa:	4642      	mov	r2, r8
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
 8005ffc:	f884 c03e 	strb.w	ip, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006000:	4620      	mov	r0, r4
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006002:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006006:	f8c4 e02c 	str.w	lr, [r4, #44]	; 0x2c
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800600a:	f7fe fd0d 	bl	8004a28 <I2C_RequestMemoryRead>
 800600e:	4605      	mov	r5, r0
 8006010:	b138      	cbz	r0, 8006022 <HAL_I2C_Mem_Read+0x9e>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006012:	6c23      	ldr	r3, [r4, #64]	; 0x40
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006014:	f884 903c 	strb.w	r9, [r4, #60]	; 0x3c
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006018:	2b04      	cmp	r3, #4
 800601a:	f000 8094 	beq.w	8006146 <HAL_I2C_Mem_Read+0x1c2>
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
            {
              return HAL_TIMEOUT;
 800601e:	2503      	movs	r5, #3
 8006020:	e7c0      	b.n	8005fa4 <HAL_I2C_Mem_Read+0x20>
        __HAL_UNLOCK(hi2c);
        return HAL_TIMEOUT;
      }
    }

    if(Size == 0U)
 8006022:	b99e      	cbnz	r6, 800604c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006024:	6823      	ldr	r3, [r4, #0]
 8006026:	9002      	str	r0, [sp, #8]
 8006028:	695a      	ldr	r2, [r3, #20]
 800602a:	9202      	str	r2, [sp, #8]
 800602c:	699a      	ldr	r2, [r3, #24]
 800602e:	9202      	str	r2, [sp, #8]
 8006030:	9a02      	ldr	r2, [sp, #8]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006038:	601a      	str	r2, [r3, #0]
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800603a:	2300      	movs	r3, #0
          Size--;
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800603c:	2220      	movs	r2, #32
 800603e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006042:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006046:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_OK;
 800604a:	e7ab      	b.n	8005fa4 <HAL_I2C_Mem_Read+0x20>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }
    else if(Size == 1U)
 800604c:	2e01      	cmp	r6, #1
 800604e:	f000 8082 	beq.w	8006156 <HAL_I2C_Mem_Read+0x1d2>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }
    else if(Size == 2U)
 8006052:	2e02      	cmp	r6, #2
 8006054:	d048      	beq.n	80060e8 <HAL_I2C_Mem_Read+0x164>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006056:	6823      	ldr	r3, [r4, #0]
 8006058:	9005      	str	r0, [sp, #20]
 800605a:	695a      	ldr	r2, [r3, #20]
 800605c:	9205      	str	r2, [sp, #20]
 800605e:	699b      	ldr	r3, [r3, #24]
 8006060:	9305      	str	r3, [sp, #20]
 8006062:	9b05      	ldr	r3, [sp, #20]
    }

    while(Size > 0U)
    {
      if(Size <= 3U)
 8006064:	2e03      	cmp	r6, #3
 8006066:	d829      	bhi.n	80060bc <HAL_I2C_Mem_Read+0x138>
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
          Size--;
        }
        /* Two bytes */
        else if(Size == 2U)
 8006068:	2e02      	cmp	r6, #2
 800606a:	d04e      	beq.n	800610a <HAL_I2C_Mem_Read+0x186>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800606c:	2200      	movs	r2, #0
 800606e:	9700      	str	r7, [sp, #0]
 8006070:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006072:	4948      	ldr	r1, [pc, #288]	; (8006194 <HAL_I2C_Mem_Read+0x210>)
 8006074:	4620      	mov	r0, r4
 8006076:	f7fe fb0d 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 800607a:	4602      	mov	r2, r0
 800607c:	2800      	cmp	r0, #0
 800607e:	d1ce      	bne.n	800601e <HAL_I2C_Mem_Read+0x9a>
          {
            return HAL_TIMEOUT;
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006080:	6820      	ldr	r0, [r4, #0]
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
          Size--;

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006082:	4944      	ldr	r1, [pc, #272]	; (8006194 <HAL_I2C_Mem_Read+0x210>)
          {
            return HAL_TIMEOUT;
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006084:	6803      	ldr	r3, [r0, #0]
 8006086:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800608a:	6003      	str	r3, [r0, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 800608c:	6823      	ldr	r3, [r4, #0]
 800608e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	7003      	strb	r3, [r0, #0]
          Size--;

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006094:	9700      	str	r7, [sp, #0]
 8006096:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006098:	4620      	mov	r0, r4
 800609a:	f7fe fafb 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 800609e:	2800      	cmp	r0, #0
 80060a0:	d1bd      	bne.n	800601e <HAL_I2C_Mem_Read+0x9a>
          {
            return HAL_TIMEOUT;
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80060a2:	6822      	ldr	r2, [r4, #0]
 80060a4:	6813      	ldr	r3, [r2, #0]
 80060a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80060aa:	6013      	str	r3, [r2, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80060ac:	6823      	ldr	r3, [r4, #0]
 80060ae:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	7053      	strb	r3, [r2, #1]
          Size--;

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80060b4:	6823      	ldr	r3, [r4, #0]
 80060b6:	691b      	ldr	r3, [r3, #16]
 80060b8:	7093      	strb	r3, [r2, #2]
 80060ba:	e7be      	b.n	800603a <HAL_I2C_Mem_Read+0xb6>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80060bc:	9912      	ldr	r1, [sp, #72]	; 0x48
 80060be:	463a      	mov	r2, r7
 80060c0:	4620      	mov	r0, r4
 80060c2:	f7fe fd31 	bl	8004b28 <I2C_WaitOnRXNEFlagUntilTimeout>
          }
        }

        /* Read data from DR */
        (*pData++) = hi2c->Instance->DR;
        Size--;
 80060c6:	1e71      	subs	r1, r6, #1

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
        {
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
          Size--;
 80060c8:	3e02      	subs	r6, #2
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80060ca:	2800      	cmp	r0, #0
 80060cc:	d13d      	bne.n	800614a <HAL_I2C_Mem_Read+0x1c6>
            return HAL_ERROR;
          }
        }

        /* Read data from DR */
        (*pData++) = hi2c->Instance->DR;
 80060ce:	6823      	ldr	r3, [r4, #0]
 80060d0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80060d2:	691b      	ldr	r3, [r3, #16]
 80060d4:	7013      	strb	r3, [r2, #0]
        Size--;

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80060d6:	6823      	ldr	r3, [r4, #0]
 80060d8:	695a      	ldr	r2, [r3, #20]
 80060da:	0752      	lsls	r2, r2, #29
 80060dc:	d42b      	bmi.n	8006136 <HAL_I2C_Mem_Read+0x1b2>
            return HAL_ERROR;
          }
        }

        /* Read data from DR */
        (*pData++) = hi2c->Instance->DR;
 80060de:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80060e0:	3301      	adds	r3, #1
 80060e2:	9310      	str	r3, [sp, #64]	; 0x40
        Size--;
 80060e4:	b28e      	uxth	r6, r1
 80060e6:	e7bd      	b.n	8006064 <HAL_I2C_Mem_Read+0xe0>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }
    else if(Size == 2U)
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80060e8:	6822      	ldr	r2, [r4, #0]
 80060ea:	6813      	ldr	r3, [r2, #0]
 80060ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80060f0:	6013      	str	r3, [r2, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 80060f2:	6822      	ldr	r2, [r4, #0]
 80060f4:	6813      	ldr	r3, [r2, #0]
 80060f6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80060fa:	6013      	str	r3, [r2, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060fc:	6823      	ldr	r3, [r4, #0]
 80060fe:	9004      	str	r0, [sp, #16]
 8006100:	695a      	ldr	r2, [r3, #20]
 8006102:	9204      	str	r2, [sp, #16]
 8006104:	699b      	ldr	r3, [r3, #24]
 8006106:	9304      	str	r3, [sp, #16]
 8006108:	9b04      	ldr	r3, [sp, #16]
        }
        /* Two bytes */
        else if(Size == 2U)
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800610a:	9700      	str	r7, [sp, #0]
 800610c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800610e:	4921      	ldr	r1, [pc, #132]	; (8006194 <HAL_I2C_Mem_Read+0x210>)
 8006110:	2200      	movs	r2, #0
 8006112:	4620      	mov	r0, r4
 8006114:	f7fe fabe 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8006118:	2800      	cmp	r0, #0
 800611a:	d180      	bne.n	800601e <HAL_I2C_Mem_Read+0x9a>
          {
            return HAL_TIMEOUT;
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800611c:	6822      	ldr	r2, [r4, #0]
 800611e:	6813      	ldr	r3, [r2, #0]
 8006120:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006124:	6013      	str	r3, [r2, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8006126:	6823      	ldr	r3, [r4, #0]
 8006128:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	7013      	strb	r3, [r2, #0]
          Size--;

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 800612e:	6823      	ldr	r3, [r4, #0]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	7053      	strb	r3, [r2, #1]
 8006134:	e781      	b.n	800603a <HAL_I2C_Mem_Read+0xb6>
        Size--;

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
        {
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8006136:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	7053      	strb	r3, [r2, #1]
 800613c:	4613      	mov	r3, r2
 800613e:	3302      	adds	r3, #2
          Size--;
 8006140:	b2b6      	uxth	r6, r6
        Size--;

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
        {
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8006142:	9310      	str	r3, [sp, #64]	; 0x40
 8006144:	e78e      	b.n	8006064 <HAL_I2C_Mem_Read+0xe0>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
        return HAL_ERROR;
 8006146:	4655      	mov	r5, sl
 8006148:	e72c      	b.n	8005fa4 <HAL_I2C_Mem_Read+0x20>
        if(Size== 1U)
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 800614a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800614c:	2b20      	cmp	r3, #32
 800614e:	f43f af66 	beq.w	800601e <HAL_I2C_Mem_Read+0x9a>
            {
              return HAL_TIMEOUT;
            }
            else
            {
              return HAL_ERROR;
 8006152:	2501      	movs	r5, #1
 8006154:	e726      	b.n	8005fa4 <HAL_I2C_Mem_Read+0x20>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }
    else if(Size == 1U)
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006156:	6822      	ldr	r2, [r4, #0]
 8006158:	6813      	ldr	r3, [r2, #0]
 800615a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800615e:	6013      	str	r3, [r2, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006160:	6823      	ldr	r3, [r4, #0]
 8006162:	9003      	str	r0, [sp, #12]
 8006164:	695a      	ldr	r2, [r3, #20]
 8006166:	9203      	str	r2, [sp, #12]
 8006168:	699a      	ldr	r2, [r3, #24]
 800616a:	9203      	str	r2, [sp, #12]
 800616c:	9a03      	ldr	r2, [sp, #12]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800616e:	6819      	ldr	r1, [r3, #0]
 8006170:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8006174:	6019      	str	r1, [r3, #0]
      {
        /* One byte */
        if(Size== 1U)
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8006176:	463a      	mov	r2, r7
 8006178:	9912      	ldr	r1, [sp, #72]	; 0x48
 800617a:	4620      	mov	r0, r4
 800617c:	f7fe fcd4 	bl	8004b28 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006180:	2800      	cmp	r0, #0
 8006182:	d1e2      	bne.n	800614a <HAL_I2C_Mem_Read+0x1c6>
              return HAL_ERROR;
            }
          }

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8006184:	6823      	ldr	r3, [r4, #0]
 8006186:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	7013      	strb	r3, [r2, #0]
 800618c:	e755      	b.n	800603a <HAL_I2C_Mem_Read+0xb6>
 800618e:	bf00      	nop
 8006190:	00100002 	.word	0x00100002
 8006194:	00010004 	.word	0x00010004
 8006198:	ffff0000 	.word	0xffff0000

0800619c <HAL_I2C_Mem_Write_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800619c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800619e:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 80061a0:	2400      	movs	r4, #0
 80061a2:	9401      	str	r4, [sp, #4]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 80061a4:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80061a8:	f8bd 6024 	ldrh.w	r6, [sp, #36]	; 0x24
  __IO uint32_t count = 0U;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 80061ac:	2c20      	cmp	r4, #32
 80061ae:	d002      	beq.n	80061b6 <HAL_I2C_Mem_Write_IT+0x1a>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80061b0:	2002      	movs	r0, #2
  }
}
 80061b2:	b003      	add	sp, #12
 80061b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 80061b6:	4c26      	ldr	r4, [pc, #152]	; (8006250 <HAL_I2C_Mem_Write_IT+0xb4>)
 80061b8:	4d26      	ldr	r5, [pc, #152]	; (8006254 <HAL_I2C_Mem_Write_IT+0xb8>)
 80061ba:	6824      	ldr	r4, [r4, #0]
 80061bc:	08e4      	lsrs	r4, r4, #3
 80061be:	fba5 5404 	umull	r5, r4, r5, r4
 80061c2:	0a24      	lsrs	r4, r4, #8
 80061c4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80061c8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80061cc:	9401      	str	r4, [sp, #4]
 80061ce:	e004      	b.n	80061da <HAL_I2C_Mem_Write_IT+0x3e>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80061d0:	6805      	ldr	r5, [r0, #0]
 80061d2:	69ac      	ldr	r4, [r5, #24]
 80061d4:	f014 0402 	ands.w	r4, r4, #2
 80061d8:	d00c      	beq.n	80061f4 <HAL_I2C_Mem_Write_IT+0x58>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 80061da:	9c01      	ldr	r4, [sp, #4]
 80061dc:	1e65      	subs	r5, r4, #1
 80061de:	9501      	str	r5, [sp, #4]
 80061e0:	2c00      	cmp	r4, #0
 80061e2:	d1f5      	bne.n	80061d0 <HAL_I2C_Mem_Write_IT+0x34>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80061e4:	2320      	movs	r3, #32
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80061e6:	6304      	str	r4, [r0, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80061e8:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80061ec:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
 80061f0:	2003      	movs	r0, #3
 80061f2:	e7de      	b.n	80061b2 <HAL_I2C_Mem_Write_IT+0x16>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061f4:	f890 703c 	ldrb.w	r7, [r0, #60]	; 0x3c
 80061f8:	2f01      	cmp	r7, #1
 80061fa:	d0d9      	beq.n	80061b0 <HAL_I2C_Mem_Write_IT+0x14>
 80061fc:	2701      	movs	r7, #1
 80061fe:	f880 703c 	strb.w	r7, [r0, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006202:	682f      	ldr	r7, [r5, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006204:	f8df e050 	ldr.w	lr, [pc, #80]	; 8006258 <HAL_I2C_Mem_Write_IT+0xbc>

    /* Process Locked */
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006208:	f427 6700 	bic.w	r7, r7, #2048	; 0x800
 800620c:	602f      	str	r7, [r5, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 800620e:	9d08      	ldr	r5, [sp, #32]
 8006210:	6245      	str	r5, [r0, #36]	; 0x24
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8006212:	f04f 0c21 	mov.w	ip, #33	; 0x21
    hi2c->Memaddress = MemAddress;
    hi2c->MemaddSize = MemAddSize;
    hi2c->EventCount = 0U;

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8006216:	6805      	ldr	r5, [r0, #0]
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8006218:	f880 c03d 	strb.w	ip, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MEM;
 800621c:	2740      	movs	r7, #64	; 0x40
 800621e:	f880 703e 	strb.w	r7, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 8006222:	8506      	strh	r6, [r0, #40]	; 0x28
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006224:	6404      	str	r4, [r0, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 8006226:	8546      	strh	r6, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006228:	f8c0 e02c 	str.w	lr, [r0, #44]	; 0x2c
    hi2c->Devaddress = DevAddress;
 800622c:	6441      	str	r1, [r0, #68]	; 0x44
    hi2c->Memaddress = MemAddress;
 800622e:	6482      	str	r2, [r0, #72]	; 0x48
    hi2c->MemaddSize = MemAddSize;
 8006230:	64c3      	str	r3, [r0, #76]	; 0x4c
    hi2c->EventCount = 0U;
 8006232:	6504      	str	r4, [r0, #80]	; 0x50

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8006234:	682b      	ldr	r3, [r5, #0]
 8006236:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800623a:	602b      	str	r3, [r5, #0]
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800623c:	6802      	ldr	r2, [r0, #0]

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800623e:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006242:	6853      	ldr	r3, [r2, #4]
 8006244:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700

    return HAL_OK;
 8006248:	4620      	mov	r0, r4
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800624a:	6053      	str	r3, [r2, #4]

    return HAL_OK;
 800624c:	e7b1      	b.n	80061b2 <HAL_I2C_Mem_Write_IT+0x16>
 800624e:	bf00      	nop
 8006250:	20000000 	.word	0x20000000
 8006254:	14f8b589 	.word	0x14f8b589
 8006258:	ffff0000 	.word	0xffff0000

0800625c <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800625c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800625e:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 8006260:	2400      	movs	r4, #0
 8006262:	9401      	str	r4, [sp, #4]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8006264:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8006268:	f8bd 6024 	ldrh.w	r6, [sp, #36]	; 0x24
  __IO uint32_t count = 0U;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 800626c:	2c20      	cmp	r4, #32
 800626e:	d002      	beq.n	8006276 <HAL_I2C_Mem_Read_IT+0x1a>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8006270:	2002      	movs	r0, #2
  }
}
 8006272:	b003      	add	sp, #12
 8006274:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8006276:	4c2a      	ldr	r4, [pc, #168]	; (8006320 <HAL_I2C_Mem_Read_IT+0xc4>)
 8006278:	4d2a      	ldr	r5, [pc, #168]	; (8006324 <HAL_I2C_Mem_Read_IT+0xc8>)
 800627a:	6824      	ldr	r4, [r4, #0]
 800627c:	08e4      	lsrs	r4, r4, #3
 800627e:	fba5 5404 	umull	r5, r4, r5, r4
 8006282:	0a24      	lsrs	r4, r4, #8
 8006284:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8006288:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800628c:	9401      	str	r4, [sp, #4]
 800628e:	e004      	b.n	800629a <HAL_I2C_Mem_Read_IT+0x3e>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8006290:	6805      	ldr	r5, [r0, #0]
 8006292:	69ac      	ldr	r4, [r5, #24]
 8006294:	f014 0402 	ands.w	r4, r4, #2
 8006298:	d00c      	beq.n	80062b4 <HAL_I2C_Mem_Read_IT+0x58>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 800629a:	9c01      	ldr	r4, [sp, #4]
 800629c:	1e65      	subs	r5, r4, #1
 800629e:	9501      	str	r5, [sp, #4]
 80062a0:	2c00      	cmp	r4, #0
 80062a2:	d1f5      	bne.n	8006290 <HAL_I2C_Mem_Read_IT+0x34>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80062a4:	2320      	movs	r3, #32
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80062a6:	6304      	str	r4, [r0, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062a8:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80062ac:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
 80062b0:	2003      	movs	r0, #3
 80062b2:	e7de      	b.n	8006272 <HAL_I2C_Mem_Read_IT+0x16>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062b4:	f890 703c 	ldrb.w	r7, [r0, #60]	; 0x3c
 80062b8:	2f01      	cmp	r7, #1
 80062ba:	d0d9      	beq.n	8006270 <HAL_I2C_Mem_Read_IT+0x14>
 80062bc:	2701      	movs	r7, #1
 80062be:	f880 703c 	strb.w	r7, [r0, #60]	; 0x3c

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80062c2:	682f      	ldr	r7, [r5, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062c4:	f8df e060 	ldr.w	lr, [pc, #96]	; 8006328 <HAL_I2C_Mem_Read_IT+0xcc>

    /* Process Locked */
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80062c8:	f427 6700 	bic.w	r7, r7, #2048	; 0x800
 80062cc:	602f      	str	r7, [r5, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 80062ce:	9d08      	ldr	r5, [sp, #32]
 80062d0:	6245      	str	r5, [r0, #36]	; 0x24
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 80062d2:	f04f 0c22 	mov.w	ip, #34	; 0x22
    hi2c->Memaddress = MemAddress;
    hi2c->MemaddSize = MemAddSize;
    hi2c->EventCount = 0U;

    /* Enable Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80062d6:	6805      	ldr	r5, [r0, #0]
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 80062d8:	f880 c03d 	strb.w	ip, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MEM;
 80062dc:	2740      	movs	r7, #64	; 0x40
 80062de:	f880 703e 	strb.w	r7, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 80062e2:	8506      	strh	r6, [r0, #40]	; 0x28
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062e4:	6404      	str	r4, [r0, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 80062e6:	8546      	strh	r6, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062e8:	f8c0 e02c 	str.w	lr, [r0, #44]	; 0x2c
    hi2c->Devaddress = DevAddress;
 80062ec:	6441      	str	r1, [r0, #68]	; 0x44
    hi2c->Memaddress = MemAddress;
 80062ee:	6482      	str	r2, [r0, #72]	; 0x48
    hi2c->MemaddSize = MemAddSize;
 80062f0:	64c3      	str	r3, [r0, #76]	; 0x4c
    hi2c->EventCount = 0U;
 80062f2:	6504      	str	r4, [r0, #80]	; 0x50

    /* Enable Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80062f4:	682b      	ldr	r3, [r5, #0]
 80062f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80062fa:	602b      	str	r3, [r5, #0]

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80062fc:	6802      	ldr	r2, [r0, #0]
 80062fe:	6813      	ldr	r3, [r2, #0]
 8006300:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006304:	6013      	str	r3, [r2, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    if(hi2c->XferSize > 0U)
 8006306:	8d03      	ldrh	r3, [r0, #40]	; 0x28

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006308:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c

    if(hi2c->XferSize > 0U)
 800630c:	b133      	cbz	r3, 800631c <HAL_I2C_Mem_Read_IT+0xc0>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      
      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800630e:	6802      	ldr	r2, [r0, #0]
 8006310:	6853      	ldr	r3, [r2, #4]
 8006312:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
    }
    return HAL_OK;
 8006316:	4620      	mov	r0, r4
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      
      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006318:	6053      	str	r3, [r2, #4]
 800631a:	e7aa      	b.n	8006272 <HAL_I2C_Mem_Read_IT+0x16>
    }
    return HAL_OK;
 800631c:	4618      	mov	r0, r3
 800631e:	e7a8      	b.n	8006272 <HAL_I2C_Mem_Read_IT+0x16>
 8006320:	20000000 	.word	0x20000000
 8006324:	14f8b589 	.word	0x14f8b589
 8006328:	ffff0000 	.word	0xffff0000

0800632c <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800632c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006330:	b085      	sub	sp, #20
 8006332:	4604      	mov	r4, r0
 8006334:	4698      	mov	r8, r3
 8006336:	460e      	mov	r6, r1
 8006338:	4617      	mov	r7, r2
 800633a:	f8bd 5034 	ldrh.w	r5, [sp, #52]	; 0x34
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800633e:	f7fc fccd 	bl	8002cdc <HAL_GetTick>
  
  __IO uint32_t count = 0U;
 8006342:	2300      	movs	r3, #0
 8006344:	9303      	str	r3, [sp, #12]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8006346:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800634a:	2b20      	cmp	r3, #32
 800634c:	d003      	beq.n	8006356 <HAL_I2C_Mem_Write_DMA+0x2a>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800634e:	2002      	movs	r0, #2
  }
}
 8006350:	b005      	add	sp, #20
 8006352:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8006356:	4b43      	ldr	r3, [pc, #268]	; (8006464 <HAL_I2C_Mem_Write_DMA+0x138>)
 8006358:	4a43      	ldr	r2, [pc, #268]	; (8006468 <HAL_I2C_Mem_Write_DMA+0x13c>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	08db      	lsrs	r3, r3, #3
 800635e:	fba2 2303 	umull	r2, r3, r2, r3
 8006362:	0a1b      	lsrs	r3, r3, #8
 8006364:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006368:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800636c:	4681      	mov	r9, r0
 800636e:	9303      	str	r3, [sp, #12]
 8006370:	e004      	b.n	800637c <HAL_I2C_Mem_Write_DMA+0x50>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8006372:	6822      	ldr	r2, [r4, #0]
 8006374:	6993      	ldr	r3, [r2, #24]
 8006376:	f013 0302 	ands.w	r3, r3, #2
 800637a:	d00c      	beq.n	8006396 <HAL_I2C_Mem_Write_DMA+0x6a>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 800637c:	9b03      	ldr	r3, [sp, #12]
 800637e:	1e5a      	subs	r2, r3, #1
 8006380:	9203      	str	r2, [sp, #12]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d1f5      	bne.n	8006372 <HAL_I2C_Mem_Write_DMA+0x46>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8006386:	2220      	movs	r2, #32
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8006388:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800638a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800638e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
 8006392:	2003      	movs	r0, #3
 8006394:	e7dc      	b.n	8006350 <HAL_I2C_Mem_Write_DMA+0x24>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006396:	f894 103c 	ldrb.w	r1, [r4, #60]	; 0x3c
 800639a:	2901      	cmp	r1, #1
 800639c:	d0d7      	beq.n	800634e <HAL_I2C_Mem_Write_DMA+0x22>
 800639e:	2101      	movs	r1, #1
 80063a0:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80063a4:	6811      	ldr	r1, [r2, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80063a6:	4831      	ldr	r0, [pc, #196]	; (800646c <HAL_I2C_Mem_Write_DMA+0x140>)

    /* Process Locked */
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80063a8:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 80063ac:	6011      	str	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
 80063ae:	f04f 0e40 	mov.w	lr, #64	; 0x40
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 80063b2:	2121      	movs	r1, #33	; 0x21
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 80063b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 80063b6:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 80063ba:	6262      	str	r2, [r4, #36]	; 0x24

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
 80063bc:	f884 e03e 	strb.w	lr, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 80063c0:	8525      	strh	r5, [r4, #40]	; 0x28
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063c2:	6423      	str	r3, [r4, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 80063c4:	8565      	strh	r5, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80063c6:	62e0      	str	r0, [r4, #44]	; 0x2c

    if(hi2c->XferSize > 0U)
 80063c8:	2d00      	cmp	r5, #0
 80063ca:	d02d      	beq.n	8006428 <HAL_I2C_Mem_Write_DMA+0xfc>
    {    
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80063cc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80063ce:	4928      	ldr	r1, [pc, #160]	; (8006470 <HAL_I2C_Mem_Write_DMA+0x144>)
 80063d0:	63d1      	str	r1, [r2, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80063d2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80063d4:	4927      	ldr	r1, [pc, #156]	; (8006474 <HAL_I2C_Mem_Write_DMA+0x148>)
 80063d6:	64d1      	str	r1, [r2, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80063d8:	6b62      	ldr	r2, [r4, #52]	; 0x34
      hi2c->hdmatx->XferM1CpltCallback = NULL;
      hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
      hi2c->hdmatx->XferAbortCallback = NULL;

      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->DR, Size);
 80063da:	990c      	ldr	r1, [sp, #48]	; 0x30

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80063dc:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmatx->XferM1CpltCallback = NULL;
 80063de:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80063e0:	6453      	str	r3, [r2, #68]	; 0x44
      hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 80063e2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80063e4:	6493      	str	r3, [r2, #72]	; 0x48
      hi2c->hdmatx->XferAbortCallback = NULL;
 80063e6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80063e8:	6513      	str	r3, [r2, #80]	; 0x50

      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->DR, Size);
 80063ea:	6822      	ldr	r2, [r4, #0]
 80063ec:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80063ee:	462b      	mov	r3, r5
 80063f0:	3210      	adds	r2, #16
 80063f2:	f7fc ff5b 	bl	80032ac <HAL_DMA_Start_IT>

      /* Send Slave Address and Memory Address */
      if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80063f6:	2023      	movs	r0, #35	; 0x23
 80063f8:	9000      	str	r0, [sp, #0]
 80063fa:	f8cd 9004 	str.w	r9, [sp, #4]
 80063fe:	4643      	mov	r3, r8
 8006400:	463a      	mov	r2, r7
 8006402:	4631      	mov	r1, r6
 8006404:	4620      	mov	r0, r4
 8006406:	f7fe fab5 	bl	8004974 <I2C_RequestMemoryWrite>
 800640a:	bb08      	cbnz	r0, 8006450 <HAL_I2C_Mem_Write_DMA+0x124>
          return HAL_TIMEOUT;
        }
      }

      /* Enable ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800640c:	6822      	ldr	r2, [r4, #0]
 800640e:	6853      	ldr	r3, [r2, #4]
 8006410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006414:	6053      	str	r3, [r2, #4]

      /* Enable DMA Request */
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8006416:	6822      	ldr	r2, [r4, #0]
 8006418:	6853      	ldr	r3, [r2, #4]
 800641a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800641e:	6053      	str	r3, [r2, #4]

      hi2c->State = HAL_I2C_STATE_READY;
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006420:	2000      	movs	r0, #0
 8006422:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

    return HAL_OK;
 8006426:	e793      	b.n	8006350 <HAL_I2C_Mem_Write_DMA+0x24>
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8006428:	2023      	movs	r0, #35	; 0x23
 800642a:	9000      	str	r0, [sp, #0]
 800642c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006430:	4643      	mov	r3, r8
 8006432:	463a      	mov	r2, r7
 8006434:	4631      	mov	r1, r6
 8006436:	4620      	mov	r0, r4
 8006438:	f7fe faf6 	bl	8004a28 <I2C_RequestMemoryRead>
 800643c:	b940      	cbnz	r0, 8006450 <HAL_I2C_Mem_Write_DMA+0x124>
          return HAL_TIMEOUT;
        }
      }

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800643e:	6822      	ldr	r2, [r4, #0]
 8006440:	6813      	ldr	r3, [r2, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8006442:	2120      	movs	r1, #32
          return HAL_TIMEOUT;
        }
      }

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006444:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006448:	6013      	str	r3, [r2, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800644a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
 800644e:	e7e7      	b.n	8006420 <HAL_I2C_Mem_Write_DMA+0xf4>
      HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->DR, Size);

      /* Send Slave Address and Memory Address */
      if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006450:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006452:	2b04      	cmp	r3, #4
        {
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006454:	f04f 0300 	mov.w	r3, #0
 8006458:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 800645c:	bf0c      	ite	eq
 800645e:	2001      	moveq	r0, #1
        }
        else
        {
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
          return HAL_TIMEOUT;
 8006460:	2003      	movne	r0, #3
 8006462:	e775      	b.n	8006350 <HAL_I2C_Mem_Write_DMA+0x24>
 8006464:	20000000 	.word	0x20000000
 8006468:	14f8b589 	.word	0x14f8b589
 800646c:	ffff0000 	.word	0xffff0000
 8006470:	08006f01 	.word	0x08006f01
 8006474:	08006ed5 	.word	0x08006ed5

08006478 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8006478:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800647c:	b087      	sub	sp, #28
 800647e:	4604      	mov	r4, r0
 8006480:	4698      	mov	r8, r3
 8006482:	460e      	mov	r6, r1
 8006484:	4617      	mov	r7, r2
 8006486:	f8bd 503c 	ldrh.w	r5, [sp, #60]	; 0x3c
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800648a:	f7fc fc27 	bl	8002cdc <HAL_GetTick>

  __IO uint32_t count = 0U;
 800648e:	2300      	movs	r3, #0
 8006490:	9303      	str	r3, [sp, #12]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8006492:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8006496:	2b20      	cmp	r3, #32
 8006498:	d003      	beq.n	80064a2 <HAL_I2C_Mem_Read_DMA+0x2a>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800649a:	2002      	movs	r0, #2
  }
}
 800649c:	b007      	add	sp, #28
 800649e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 80064a2:	4b51      	ldr	r3, [pc, #324]	; (80065e8 <HAL_I2C_Mem_Read_DMA+0x170>)
 80064a4:	4a51      	ldr	r2, [pc, #324]	; (80065ec <HAL_I2C_Mem_Read_DMA+0x174>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	08db      	lsrs	r3, r3, #3
 80064aa:	fba2 2303 	umull	r2, r3, r2, r3
 80064ae:	0a1b      	lsrs	r3, r3, #8
 80064b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80064b4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80064b8:	4681      	mov	r9, r0
 80064ba:	9303      	str	r3, [sp, #12]
 80064bc:	e004      	b.n	80064c8 <HAL_I2C_Mem_Read_DMA+0x50>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80064be:	6822      	ldr	r2, [r4, #0]
 80064c0:	6993      	ldr	r3, [r2, #24]
 80064c2:	f013 0302 	ands.w	r3, r3, #2
 80064c6:	d00c      	beq.n	80064e2 <HAL_I2C_Mem_Read_DMA+0x6a>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
 80064c8:	9b03      	ldr	r3, [sp, #12]
 80064ca:	1e5a      	subs	r2, r3, #1
 80064cc:	9203      	str	r2, [sp, #12]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d1f5      	bne.n	80064be <HAL_I2C_Mem_Read_DMA+0x46>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80064d2:	2220      	movs	r2, #32
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80064d4:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064d6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80064da:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
 80064de:	2003      	movs	r0, #3
 80064e0:	e7dc      	b.n	800649c <HAL_I2C_Mem_Read_DMA+0x24>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064e2:	f894 103c 	ldrb.w	r1, [r4, #60]	; 0x3c
 80064e6:	2901      	cmp	r1, #1
 80064e8:	d0d7      	beq.n	800649a <HAL_I2C_Mem_Read_DMA+0x22>
 80064ea:	2101      	movs	r1, #1
 80064ec:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80064f0:	6811      	ldr	r1, [r2, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064f2:	483f      	ldr	r0, [pc, #252]	; (80065f0 <HAL_I2C_Mem_Read_DMA+0x178>)

    /* Process Locked */
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80064f4:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 80064f8:	6011      	str	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
 80064fa:	f04f 0e40 	mov.w	lr, #64	; 0x40
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 80064fe:	2122      	movs	r1, #34	; 0x22
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 8006500:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8006502:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
 8006506:	6262      	str	r2, [r4, #36]	; 0x24

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
 8006508:	f884 e03e 	strb.w	lr, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 800650c:	8525      	strh	r5, [r4, #40]	; 0x28
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800650e:	6423      	str	r3, [r4, #64]	; 0x40

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 8006510:	8565      	strh	r5, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006512:	62e0      	str	r0, [r4, #44]	; 0x2c

    if(hi2c->XferSize > 0U)
 8006514:	2d00      	cmp	r5, #0
 8006516:	d03b      	beq.n	8006590 <HAL_I2C_Mem_Read_DMA+0x118>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8006518:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800651a:	4936      	ldr	r1, [pc, #216]	; (80065f4 <HAL_I2C_Mem_Read_DMA+0x17c>)
 800651c:	63d1      	str	r1, [r2, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800651e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006520:	4935      	ldr	r1, [pc, #212]	; (80065f8 <HAL_I2C_Mem_Read_DMA+0x180>)
 8006522:	64d1      	str	r1, [r2, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8006524:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006526:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 8006528:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800652a:	6453      	str	r3, [r2, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800652c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800652e:	6493      	str	r3, [r2, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 8006530:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006532:	6513      	str	r3, [r2, #80]	; 0x50

      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)pData, Size);
 8006534:	6821      	ldr	r1, [r4, #0]
 8006536:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006538:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800653a:	3110      	adds	r1, #16
 800653c:	462b      	mov	r3, r5
 800653e:	f7fc feb5 	bl	80032ac <HAL_DMA_Start_IT>

      /* Send Slave Address and Memory Address */
      if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8006542:	2023      	movs	r0, #35	; 0x23
 8006544:	9000      	str	r0, [sp, #0]
 8006546:	f8cd 9004 	str.w	r9, [sp, #4]
 800654a:	4643      	mov	r3, r8
 800654c:	463a      	mov	r2, r7
 800654e:	4631      	mov	r1, r6
 8006550:	4620      	mov	r0, r4
 8006552:	f7fe fa69 	bl	8004a28 <I2C_RequestMemoryRead>
 8006556:	2800      	cmp	r0, #0
 8006558:	d136      	bne.n	80065c8 <HAL_I2C_Mem_Read_DMA+0x150>
          __HAL_UNLOCK(hi2c);
          return HAL_TIMEOUT;
        }
      }

      if(Size == 1U)
 800655a:	2d01      	cmp	r5, #1
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800655c:	6822      	ldr	r2, [r4, #0]
          __HAL_UNLOCK(hi2c);
          return HAL_TIMEOUT;
        }
      }

      if(Size == 1U)
 800655e:	d03d      	beq.n	80065dc <HAL_I2C_Mem_Read_DMA+0x164>
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
      }
      else
      {
        /* Enable Last DMA bit */
        hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8006560:	6853      	ldr	r3, [r2, #4]
 8006562:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006566:	6053      	str	r3, [r2, #4]
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006568:	6823      	ldr	r3, [r4, #0]
 800656a:	2200      	movs	r2, #0
 800656c:	9204      	str	r2, [sp, #16]
 800656e:	6959      	ldr	r1, [r3, #20]
 8006570:	9104      	str	r1, [sp, #16]
 8006572:	6999      	ldr	r1, [r3, #24]
 8006574:	9104      	str	r1, [sp, #16]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006576:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        /* Enable Last DMA bit */
        hi2c->Instance->CR2 |= I2C_CR2_LAST;
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800657a:	9a04      	ldr	r2, [sp, #16]

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800657c:	685a      	ldr	r2, [r3, #4]
 800657e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006582:	605a      	str	r2, [r3, #4]
      
     /* Enable DMA Request */
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8006584:	6822      	ldr	r2, [r4, #0]
 8006586:	6853      	ldr	r3, [r2, #4]
 8006588:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800658c:	6053      	str	r3, [r2, #4]
 800658e:	e785      	b.n	800649c <HAL_I2C_Mem_Read_DMA+0x24>
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8006590:	2023      	movs	r0, #35	; 0x23
 8006592:	9000      	str	r0, [sp, #0]
 8006594:	f8cd 9004 	str.w	r9, [sp, #4]
 8006598:	4643      	mov	r3, r8
 800659a:	463a      	mov	r2, r7
 800659c:	4631      	mov	r1, r6
 800659e:	4620      	mov	r0, r4
 80065a0:	f7fe fa42 	bl	8004a28 <I2C_RequestMemoryRead>
 80065a4:	b980      	cbnz	r0, 80065c8 <HAL_I2C_Mem_Read_DMA+0x150>
          return HAL_TIMEOUT;
        }
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	9505      	str	r5, [sp, #20]
 80065aa:	695a      	ldr	r2, [r3, #20]
 80065ac:	9205      	str	r2, [sp, #20]
 80065ae:	699a      	ldr	r2, [r3, #24]
 80065b0:	9205      	str	r2, [sp, #20]
 80065b2:	9a05      	ldr	r2, [sp, #20]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80065b4:	681a      	ldr	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 80065b6:	2120      	movs	r1, #32

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80065b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065bc:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065be:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;

      hi2c->State = HAL_I2C_STATE_READY;
 80065c2:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
 80065c6:	e769      	b.n	800649c <HAL_I2C_Mem_Read_DMA+0x24>
      HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)pData, Size);

      /* Send Slave Address and Memory Address */
      if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80065ca:	2b04      	cmp	r3, #4
        {
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80065cc:	f04f 0300 	mov.w	r3, #0
 80065d0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 80065d4:	bf0c      	ite	eq
 80065d6:	2001      	moveq	r0, #1
        }
        else
        {
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
          return HAL_TIMEOUT;
 80065d8:	2003      	movne	r0, #3
 80065da:	e75f      	b.n	800649c <HAL_I2C_Mem_Read_DMA+0x24>
      }

      if(Size == 1U)
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80065dc:	6813      	ldr	r3, [r2, #0]
 80065de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065e2:	6013      	str	r3, [r2, #0]
 80065e4:	e7c0      	b.n	8006568 <HAL_I2C_Mem_Read_DMA+0xf0>
 80065e6:	bf00      	nop
 80065e8:	20000000 	.word	0x20000000
 80065ec:	14f8b589 	.word	0x14f8b589
 80065f0:	ffff0000 	.word	0xffff0000
 80065f4:	08006f01 	.word	0x08006f01
 80065f8:	08006ed5 	.word	0x08006ed5

080065fc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80065fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006600:	4604      	mov	r4, r0
 8006602:	b084      	sub	sp, #16
 8006604:	461d      	mov	r5, r3
 8006606:	460f      	mov	r7, r1
 8006608:	4690      	mov	r8, r2
  uint32_t tickstart = 0U, tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, I2C_Trials = 1U;

  /* Get tick */
  tickstart = HAL_GetTick();
 800660a:	f7fc fb67 	bl	8002cdc <HAL_GetTick>

  if(hi2c->State == HAL_I2C_STATE_READY)
 800660e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8006612:	2b20      	cmp	r3, #32
 8006614:	d003      	beq.n	800661e <HAL_I2C_IsDeviceReady+0x22>

    return HAL_ERROR;
  }
  else
  {
    return HAL_BUSY;
 8006616:	2002      	movs	r0, #2
  }
}
 8006618:	b004      	add	sp, #16
 800661a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800661e:	4606      	mov	r6, r0
  tickstart = HAL_GetTick();

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006620:	9000      	str	r0, [sp, #0]
 8006622:	2319      	movs	r3, #25
 8006624:	2201      	movs	r2, #1
 8006626:	4946      	ldr	r1, [pc, #280]	; (8006740 <HAL_I2C_IsDeviceReady+0x144>)
 8006628:	4620      	mov	r0, r4
 800662a:	f7fe f833 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 800662e:	2800      	cmp	r0, #0
 8006630:	d1f1      	bne.n	8006616 <HAL_I2C_IsDeviceReady+0x1a>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006632:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8006636:	2b01      	cmp	r3, #1
 8006638:	d0ed      	beq.n	8006616 <HAL_I2C_IsDeviceReady+0x1a>
 800663a:	2301      	movs	r3, #1
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800663c:	6822      	ldr	r2, [r4, #0]
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800663e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006642:	6813      	ldr	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006644:	493f      	ldr	r1, [pc, #252]	; (8006744 <HAL_I2C_IsDeviceReady+0x148>)

    /* Process Locked */
    __HAL_LOCK(hi2c);
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006646:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800664a:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800664c:	2324      	movs	r3, #36	; 0x24
 800664e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      {
        return HAL_TIMEOUT;
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006652:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006656:	6420      	str	r0, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006658:	4681      	mov	r9, r0
 800665a:	62e1      	str	r1, [r4, #44]	; 0x2c
    
    do
    {
      /* Generate Start */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800665c:	6822      	ldr	r2, [r4, #0]
 800665e:	6813      	ldr	r3, [r2, #0]
 8006660:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006664:	6013      	str	r3, [r2, #0]

      /* Wait until SB flag is set */
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8006666:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800666a:	462b      	mov	r3, r5
 800666c:	9600      	str	r6, [sp, #0]
 800666e:	2200      	movs	r2, #0
 8006670:	4620      	mov	r0, r4
 8006672:	f7fe f80f 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8006676:	2800      	cmp	r0, #0
 8006678:	d14b      	bne.n	8006712 <HAL_I2C_IsDeviceReady+0x116>
      {
        return HAL_TIMEOUT;
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800667a:	6823      	ldr	r3, [r4, #0]
 800667c:	611f      	str	r7, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800667e:	f7fc fb2d 	bl	8002cdc <HAL_GetTick>
 8006682:	4606      	mov	r6, r0

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006684:	6820      	ldr	r0, [r4, #0]
 8006686:	6941      	ldr	r1, [r0, #20]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006688:	6943      	ldr	r3, [r0, #20]
      tmp3 = hi2c->State;
 800668a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
      while((tmp1 == RESET) && (tmp2 == RESET) && (tmp3 != HAL_I2C_STATE_TIMEOUT))
 800668e:	0789      	lsls	r1, r1, #30
      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      tmp3 = hi2c->State;
 8006694:	b2d2      	uxtb	r2, r2
      while((tmp1 == RESET) && (tmp2 == RESET) && (tmp3 != HAL_I2C_STATE_TIMEOUT))
 8006696:	d413      	bmi.n	80066c0 <HAL_I2C_IsDeviceReady+0xc4>
 8006698:	b993      	cbnz	r3, 80066c0 <HAL_I2C_IsDeviceReady+0xc4>
 800669a:	2aa0      	cmp	r2, #160	; 0xa0
 800669c:	d010      	beq.n	80066c0 <HAL_I2C_IsDeviceReady+0xc4>
      {
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800669e:	f04f 0aa0 	mov.w	sl, #160	; 0xa0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
      tmp3 = hi2c->State;
      while((tmp1 == RESET) && (tmp2 == RESET) && (tmp3 != HAL_I2C_STATE_TIMEOUT))
      {
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80066a2:	bb7d      	cbnz	r5, 8006704 <HAL_I2C_IsDeviceReady+0x108>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80066a4:	f884 a03d 	strb.w	sl, [r4, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80066a8:	6941      	ldr	r1, [r0, #20]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80066aa:	6943      	ldr	r3, [r0, #20]
        tmp3 = hi2c->State;
 80066ac:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
      tickstart = HAL_GetTick();

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
      tmp3 = hi2c->State;
      while((tmp1 == RESET) && (tmp2 == RESET) && (tmp3 != HAL_I2C_STATE_TIMEOUT))
 80066b0:	0789      	lsls	r1, r1, #30
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80066b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        tmp3 = hi2c->State;
 80066b6:	b2d2      	uxtb	r2, r2
      tickstart = HAL_GetTick();

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
      tmp3 = hi2c->State;
      while((tmp1 == RESET) && (tmp2 == RESET) && (tmp3 != HAL_I2C_STATE_TIMEOUT))
 80066b8:	d402      	bmi.n	80066c0 <HAL_I2C_IsDeviceReady+0xc4>
 80066ba:	b90b      	cbnz	r3, 80066c0 <HAL_I2C_IsDeviceReady+0xc4>
 80066bc:	2aa0      	cmp	r2, #160	; 0xa0
 80066be:	d1f0      	bne.n	80066a2 <HAL_I2C_IsDeviceReady+0xa6>
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
        tmp3 = hi2c->State;
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80066c0:	f04f 0a20 	mov.w	sl, #32
 80066c4:	f884 a03d 	strb.w	sl, [r4, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80066c8:	6943      	ldr	r3, [r0, #20]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

        /* Wait until BUSY flag is reset */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066ca:	491d      	ldr	r1, [pc, #116]	; (8006740 <HAL_I2C_IsDeviceReady+0x144>)
      }

      hi2c->State = HAL_I2C_STATE_READY;

      /* Check if the ADDR flag has been set */
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80066cc:	f013 0f02 	tst.w	r3, #2
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80066d0:	6803      	ldr	r3, [r0, #0]
 80066d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80066d6:	6003      	str	r3, [r0, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066d8:	6823      	ldr	r3, [r4, #0]
      }

      hi2c->State = HAL_I2C_STATE_READY;

      /* Check if the ADDR flag has been set */
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80066da:	d11c      	bne.n	8006716 <HAL_I2C_IsDeviceReady+0x11a>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066dc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80066e0:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066e2:	4620      	mov	r0, r4
 80066e4:	2319      	movs	r3, #25
 80066e6:	9600      	str	r6, [sp, #0]
 80066e8:	2201      	movs	r2, #1
 80066ea:	f7fd ffd3 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 80066ee:	b980      	cbnz	r0, 8006712 <HAL_I2C_IsDeviceReady+0x116>
 80066f0:	f109 0901 	add.w	r9, r9, #1
        {
          return HAL_TIMEOUT;
        }
      }
    }while(I2C_Trials++ < Trials);
 80066f4:	45c1      	cmp	r9, r8
 80066f6:	d3b1      	bcc.n	800665c <HAL_I2C_IsDeviceReady+0x60>

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066f8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
          return HAL_TIMEOUT;
        }
      }
    }while(I2C_Trials++ < Trials);

    hi2c->State = HAL_I2C_STATE_READY;
 80066fc:	f884 a03d 	strb.w	sl, [r4, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
 8006700:	2001      	movs	r0, #1
 8006702:	e789      	b.n	8006618 <HAL_I2C_IsDeviceReady+0x1c>
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
      tmp3 = hi2c->State;
      while((tmp1 == RESET) && (tmp2 == RESET) && (tmp3 != HAL_I2C_STATE_TIMEOUT))
      {
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8006704:	f7fc faea 	bl	8002cdc <HAL_GetTick>
 8006708:	1b80      	subs	r0, r0, r6
 800670a:	4285      	cmp	r5, r0
 800670c:	6820      	ldr	r0, [r4, #0]
 800670e:	d3c9      	bcc.n	80066a4 <HAL_I2C_IsDeviceReady+0xa8>
 8006710:	e7ca      	b.n	80066a8 <HAL_I2C_IsDeviceReady+0xac>
      hi2c->Instance->CR1 |= I2C_CR1_START;

      /* Wait until SB flag is set */
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
      {
        return HAL_TIMEOUT;
 8006712:	2003      	movs	r0, #3
 8006714:	e780      	b.n	8006618 <HAL_I2C_IsDeviceReady+0x1c>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006716:	2200      	movs	r2, #0
 8006718:	9203      	str	r2, [sp, #12]
 800671a:	695a      	ldr	r2, [r3, #20]
 800671c:	9203      	str	r2, [sp, #12]
 800671e:	699b      	ldr	r3, [r3, #24]
 8006720:	9303      	str	r3, [sp, #12]

        /* Wait until BUSY flag is reset */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006722:	9600      	str	r6, [sp, #0]
 8006724:	2319      	movs	r3, #25
 8006726:	2201      	movs	r2, #1
 8006728:	4620      	mov	r0, r4
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800672a:	9d03      	ldr	r5, [sp, #12]

        /* Wait until BUSY flag is reset */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800672c:	f7fd ffb2 	bl	8004694 <I2C_WaitOnFlagUntilTimeout>
 8006730:	2800      	cmp	r0, #0
 8006732:	d1ee      	bne.n	8006712 <HAL_I2C_IsDeviceReady+0x116>
        {
          return HAL_TIMEOUT;
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006734:	f884 a03d 	strb.w	sl, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006738:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

        return HAL_OK;
 800673c:	e76c      	b.n	8006618 <HAL_I2C_IsDeviceReady+0x1c>
 800673e:	bf00      	nop
 8006740:	00100002 	.word	0x00100002
 8006744:	ffff0000 	.word	0xffff0000

08006748 <HAL_I2C_MasterTxCpltCallback>:
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop

0800674c <HAL_I2C_MasterRxCpltCallback>:
 800674c:	4770      	bx	lr
 800674e:	bf00      	nop

08006750 <HAL_I2C_SlaveTxCpltCallback>:
 8006750:	4770      	bx	lr
 8006752:	bf00      	nop

08006754 <HAL_I2C_SlaveRxCpltCallback>:
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop

08006758 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006758:	4770      	bx	lr
 800675a:	bf00      	nop

0800675c <HAL_I2C_ListenCpltCallback>:
 800675c:	4770      	bx	lr
 800675e:	bf00      	nop

08006760 <HAL_I2C_MemTxCpltCallback>:
 8006760:	4770      	bx	lr
 8006762:	bf00      	nop

08006764 <HAL_I2C_MemRxCpltCallback>:
 8006764:	4770      	bx	lr
 8006766:	bf00      	nop

08006768 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006768:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800676a:	6804      	ldr	r4, [r0, #0]
 800676c:	69a6      	ldr	r6, [r4, #24]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800676e:	6961      	ldr	r1, [r4, #20]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8006770:	6865      	ldr	r5, [r4, #4]

  uint32_t CurrentMode  = hi2c->Mode;
 8006772:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8006776:	b2d2      	uxtb	r2, r2

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006778:	2a10      	cmp	r2, #16
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800677a:	b08b      	sub	sp, #44	; 0x2c
 800677c:	4603      	mov	r3, r0
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);

  uint32_t CurrentMode  = hi2c->Mode;

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800677e:	d058      	beq.n	8006832 <HAL_I2C_EV_IRQHandler+0xca>
 8006780:	2a40      	cmp	r2, #64	; 0x40
 8006782:	d056      	beq.n	8006832 <HAL_I2C_EV_IRQHandler+0xca>
  }
  /* Slave mode selected */
  else
  {
    /* ADDR set --------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8006784:	4a88      	ldr	r2, [pc, #544]	; (80069a8 <HAL_I2C_EV_IRQHandler+0x240>)
 8006786:	400a      	ands	r2, r1
 8006788:	b31a      	cbz	r2, 80067d2 <HAL_I2C_EV_IRQHandler+0x6a>
 800678a:	05a8      	lsls	r0, r5, #22
 800678c:	f100 81df 	bmi.w	8006b4e <HAL_I2C_EV_IRQHandler+0x3e6>
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
    {
      I2C_Slave_STOPF(hi2c);
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8006790:	4a86      	ldr	r2, [pc, #536]	; (80069ac <HAL_I2C_EV_IRQHandler+0x244>)
 8006792:	4032      	ands	r2, r6
 8006794:	2a00      	cmp	r2, #0
 8006796:	f000 80bc 	beq.w	8006912 <HAL_I2C_EV_IRQHandler+0x1aa>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 800679a:	4a85      	ldr	r2, [pc, #532]	; (80069b0 <HAL_I2C_EV_IRQHandler+0x248>)
 800679c:	400a      	ands	r2, r1
 800679e:	2a00      	cmp	r2, #0
 80067a0:	f040 8154 	bne.w	8006a4c <HAL_I2C_EV_IRQHandler+0x2e4>
      {
        I2C_SlaveTransmit_TXE(hi2c);
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80067a4:	4a83      	ldr	r2, [pc, #524]	; (80069b4 <HAL_I2C_EV_IRQHandler+0x24c>)
 80067a6:	400a      	ands	r2, r1
 80067a8:	2a00      	cmp	r2, #0
 80067aa:	f000 8097 	beq.w	80068dc <HAL_I2C_EV_IRQHandler+0x174>
 80067ae:	05ad      	lsls	r5, r5, #22
 80067b0:	f140 8094 	bpl.w	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->XferCount != 0U)
 80067b4:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80067b6:	b292      	uxth	r2, r2
 80067b8:	2a00      	cmp	r2, #0
 80067ba:	f000 808f 	beq.w	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80067be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80067c0:	1c51      	adds	r1, r2, #1
 80067c2:	6259      	str	r1, [r3, #36]	; 0x24
 80067c4:	7812      	ldrb	r2, [r2, #0]
 80067c6:	6122      	str	r2, [r4, #16]
    hi2c->XferCount--;
 80067c8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80067ca:	3a01      	subs	r2, #1
 80067cc:	b292      	uxth	r2, r2
 80067ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80067d0:	e084      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
    {
      I2C_Slave_ADDR(hi2c);
    }
    /* STOPF set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80067d2:	4f79      	ldr	r7, [pc, #484]	; (80069b8 <HAL_I2C_EV_IRQHandler+0x250>)
 80067d4:	400f      	ands	r7, r1
 80067d6:	2f00      	cmp	r7, #0
 80067d8:	d0da      	beq.n	8006790 <HAL_I2C_EV_IRQHandler+0x28>
 80067da:	05af      	lsls	r7, r5, #22
 80067dc:	d5d8      	bpl.n	8006790 <HAL_I2C_EV_IRQHandler+0x28>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 80067de:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  
  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80067e2:	6865      	ldr	r5, [r4, #4]
 80067e4:	f425 65e0 	bic.w	r5, r5, #1792	; 0x700
 80067e8:	6065      	str	r5, [r4, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80067ea:	6804      	ldr	r4, [r0, #0]
 80067ec:	9209      	str	r2, [sp, #36]	; 0x24
 80067ee:	6965      	ldr	r5, [r4, #20]
 80067f0:	9509      	str	r5, [sp, #36]	; 0x24
 80067f2:	6825      	ldr	r5, [r4, #0]
 80067f4:	f045 0501 	orr.w	r5, r5, #1
 80067f8:	6025      	str	r5, [r4, #0]

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80067fa:	6805      	ldr	r5, [r0, #0]
  
  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80067fc:	9c09      	ldr	r4, [sp, #36]	; 0x24

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80067fe:	682c      	ldr	r4, [r5, #0]
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8006800:	b2c9      	uxtb	r1, r1
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

 if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8006802:	f1a1 0628 	sub.w	r6, r1, #40	; 0x28

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006806:	f424 6480 	bic.w	r4, r4, #1024	; 0x400

 if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 800680a:	2e02      	cmp	r6, #2

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800680c:	602c      	str	r4, [r5, #0]

 if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 800680e:	f240 81c7 	bls.w	8006ba0 <HAL_I2C_EV_IRQHandler+0x438>
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
  }
  else
  {
    if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006812:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8006814:	2a22      	cmp	r2, #34	; 0x22
 8006816:	d001      	beq.n	800681c <HAL_I2C_EV_IRQHandler+0xb4>
 8006818:	2922      	cmp	r1, #34	; 0x22
 800681a:	d15f      	bne.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
    {
      hi2c->PreviousState = I2C_STATE_NONE;
 800681c:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 800681e:	2120      	movs	r1, #32
  }
  else
  {
    if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
    {
      hi2c->PreviousState = I2C_STATE_NONE;
 8006820:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
      hi2c->Mode = HAL_I2C_MODE_NONE;
      
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006822:	4618      	mov	r0, r3
  else
  {
    if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
    {
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State = HAL_I2C_STATE_READY;
 8006824:	f883 103d 	strb.w	r1, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800682c:	f7ff ff92 	bl	8006754 <HAL_I2C_SlaveRxCpltCallback>
 8006830:	e054      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
  {
    /* SB Set ----------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8006832:	f011 1f01 	tst.w	r1, #65537	; 0x10001
 8006836:	d03b      	beq.n	80068b0 <HAL_I2C_EV_IRQHandler+0x148>
 8006838:	05aa      	lsls	r2, r5, #22
 800683a:	f100 8171 	bmi.w	8006b20 <HAL_I2C_EV_IRQHandler+0x3b8>
    {
      I2C_Master_SB(hi2c);
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800683e:	4a5f      	ldr	r2, [pc, #380]	; (80069bc <HAL_I2C_EV_IRQHandler+0x254>)
 8006840:	400a      	ands	r2, r1
 8006842:	2a00      	cmp	r2, #0
 8006844:	d04c      	beq.n	80068e0 <HAL_I2C_EV_IRQHandler+0x178>
    {
      I2C_Master_ADDR(hi2c);
    }

    /* I2C in mode Transmitter -----------------------------------------------*/
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8006846:	4a59      	ldr	r2, [pc, #356]	; (80069ac <HAL_I2C_EV_IRQHandler+0x244>)
 8006848:	4032      	ands	r2, r6
 800684a:	2a00      	cmp	r2, #0
 800684c:	d03c      	beq.n	80068c8 <HAL_I2C_EV_IRQHandler+0x160>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 800684e:	4a58      	ldr	r2, [pc, #352]	; (80069b0 <HAL_I2C_EV_IRQHandler+0x248>)
 8006850:	400a      	ands	r2, r1
 8006852:	2a00      	cmp	r2, #0
 8006854:	d076      	beq.n	8006944 <HAL_I2C_EV_IRQHandler+0x1dc>
 8006856:	056a      	lsls	r2, r5, #21
 8006858:	d574      	bpl.n	8006944 <HAL_I2C_EV_IRQHandler+0x1dc>
 800685a:	4a56      	ldr	r2, [pc, #344]	; (80069b4 <HAL_I2C_EV_IRQHandler+0x24c>)
 800685c:	400a      	ands	r2, r1
 800685e:	2a00      	cmp	r2, #0
 8006860:	d174      	bne.n	800694c <HAL_I2C_EV_IRQHandler+0x1e4>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8006862:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
  uint32_t CurrentMode        = hi2c->Mode;
  uint32_t CurrentXferOptions = hi2c->XferOptions;
  uint32_t tmp;

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006866:	8d1c      	ldrh	r4, [r3, #40]	; 0x28
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
  uint32_t CurrentMode        = hi2c->Mode;
 8006868:	f893 103e 	ldrb.w	r1, [r3, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800686c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 800686e:	b2d2      	uxtb	r2, r2
  uint32_t CurrentMode        = hi2c->Mode;
 8006870:	b2c9      	uxtb	r1, r1
  uint32_t CurrentXferOptions = hi2c->XferOptions;
  uint32_t tmp;

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006872:	2c00      	cmp	r4, #0
 8006874:	f040 8219 	bne.w	8006caa <HAL_I2C_EV_IRQHandler+0x542>
 8006878:	2a21      	cmp	r2, #33	; 0x21
 800687a:	f000 824d 	beq.w	8006d18 <HAL_I2C_EV_IRQHandler+0x5b0>
        hi2c->Mode = HAL_I2C_MODE_NONE;
        HAL_I2C_MasterTxCpltCallback(hi2c);
      }
    }
  }
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800687e:	2940      	cmp	r1, #64	; 0x40
 8006880:	d12c      	bne.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006882:	2a22      	cmp	r2, #34	; 0x22
 8006884:	d12a      	bne.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  {
    if(hi2c->XferCount == 0U)
 8006886:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8006888:	b292      	uxth	r2, r2
 800688a:	2a00      	cmp	r2, #0
 800688c:	f000 823e 	beq.w	8006d0c <HAL_I2C_EV_IRQHandler+0x5a4>
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
    else
    {
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8006890:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8006894:	2a40      	cmp	r2, #64	; 0x40
 8006896:	f000 82c9 	beq.w	8006e2c <HAL_I2C_EV_IRQHandler+0x6c4>
  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
  {    
    if(hi2c->XferCount != 0U)
    {
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800689a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800689c:	6819      	ldr	r1, [r3, #0]
 800689e:	1c50      	adds	r0, r2, #1
 80068a0:	6258      	str	r0, [r3, #36]	; 0x24
 80068a2:	7812      	ldrb	r2, [r2, #0]
 80068a4:	610a      	str	r2, [r1, #16]
      hi2c->XferCount--;
 80068a6:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80068a8:	3a01      	subs	r2, #1
 80068aa:	b292      	uxth	r2, r2
 80068ac:	855a      	strh	r2, [r3, #42]	; 0x2a
 80068ae:	e015      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
    {
      I2C_Master_SB(hi2c);
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80068b0:	4a42      	ldr	r2, [pc, #264]	; (80069bc <HAL_I2C_EV_IRQHandler+0x254>)
 80068b2:	400a      	ands	r2, r1
 80068b4:	b1a2      	cbz	r2, 80068e0 <HAL_I2C_EV_IRQHandler+0x178>
 80068b6:	05af      	lsls	r7, r5, #22
 80068b8:	d5c5      	bpl.n	8006846 <HAL_I2C_EV_IRQHandler+0xde>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80068ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068bc:	b2d2      	uxtb	r2, r2
 80068be:	6122      	str	r2, [r4, #16]
    {
      I2C_Master_ADDR(hi2c);
    }

    /* I2C in mode Transmitter -----------------------------------------------*/
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80068c0:	4a3a      	ldr	r2, [pc, #232]	; (80069ac <HAL_I2C_EV_IRQHandler+0x244>)
 80068c2:	4032      	ands	r2, r6
 80068c4:	2a00      	cmp	r2, #0
 80068c6:	d1c2      	bne.n	800684e <HAL_I2C_EV_IRQHandler+0xe6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80068c8:	4a3d      	ldr	r2, [pc, #244]	; (80069c0 <HAL_I2C_EV_IRQHandler+0x258>)
 80068ca:	400a      	ands	r2, r1
 80068cc:	2a00      	cmp	r2, #0
 80068ce:	d179      	bne.n	80069c4 <HAL_I2C_EV_IRQHandler+0x25c>
      {
        I2C_MasterReceive_RXNE(hi2c);
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80068d0:	4a38      	ldr	r2, [pc, #224]	; (80069b4 <HAL_I2C_EV_IRQHandler+0x24c>)
 80068d2:	400a      	ands	r2, r1
 80068d4:	b112      	cbz	r2, 80068dc <HAL_I2C_EV_IRQHandler+0x174>
 80068d6:	05ac      	lsls	r4, r5, #22
 80068d8:	f100 8153 	bmi.w	8006b82 <HAL_I2C_EV_IRQHandler+0x41a>
      {
        I2C_SlaveReceive_BTF(hi2c);
      }
    }
  }
}
 80068dc:	b00b      	add	sp, #44	; 0x2c
 80068de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
    {
      I2C_Master_ADD10(hi2c);
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80068e0:	4a31      	ldr	r2, [pc, #196]	; (80069a8 <HAL_I2C_EV_IRQHandler+0x240>)
 80068e2:	400a      	ands	r2, r1
 80068e4:	2a00      	cmp	r2, #0
 80068e6:	d0ae      	beq.n	8006846 <HAL_I2C_EV_IRQHandler+0xde>
 80068e8:	05a8      	lsls	r0, r5, #22
 80068ea:	d5ac      	bpl.n	8006846 <HAL_I2C_EV_IRQHandler+0xde>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 80068ec:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80068f0:	6adf      	ldr	r7, [r3, #44]	; 0x2c
  uint32_t Prev_State         = hi2c->PreviousState;
 80068f2:	f8d3 e030 	ldr.w	lr, [r3, #48]	; 0x30
  
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80068f6:	f893 003d 	ldrb.w	r0, [r3, #61]	; 0x3d
 80068fa:	2822      	cmp	r0, #34	; 0x22
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 80068fc:	b2d2      	uxtb	r2, r2
  uint32_t CurrentXferOptions = hi2c->XferOptions;
  uint32_t Prev_State         = hi2c->PreviousState;
  
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80068fe:	f000 816a 	beq.w	8006bd6 <HAL_I2C_EV_IRQHandler+0x46e>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006902:	2200      	movs	r2, #0
 8006904:	9208      	str	r2, [sp, #32]
 8006906:	6962      	ldr	r2, [r4, #20]
 8006908:	9208      	str	r2, [sp, #32]
 800690a:	69a2      	ldr	r2, [r4, #24]
 800690c:	9208      	str	r2, [sp, #32]
 800690e:	9a08      	ldr	r2, [sp, #32]
 8006910:	e799      	b.n	8006846 <HAL_I2C_EV_IRQHandler+0xde>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8006912:	4a2b      	ldr	r2, [pc, #172]	; (80069c0 <HAL_I2C_EV_IRQHandler+0x258>)
 8006914:	400a      	ands	r2, r1
 8006916:	2a00      	cmp	r2, #0
 8006918:	f040 80cd 	bne.w	8006ab6 <HAL_I2C_EV_IRQHandler+0x34e>
      {
        I2C_SlaveReceive_RXNE(hi2c);
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800691c:	4a25      	ldr	r2, [pc, #148]	; (80069b4 <HAL_I2C_EV_IRQHandler+0x24c>)
 800691e:	400a      	ands	r2, r1
 8006920:	2a00      	cmp	r2, #0
 8006922:	d0db      	beq.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
 8006924:	05aa      	lsls	r2, r5, #22
 8006926:	d5d9      	bpl.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->XferCount != 0U)
 8006928:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800692a:	b292      	uxth	r2, r2
 800692c:	2a00      	cmp	r2, #0
 800692e:	d0d5      	beq.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006930:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006932:	1c51      	adds	r1, r2, #1
 8006934:	6259      	str	r1, [r3, #36]	; 0x24
 8006936:	6921      	ldr	r1, [r4, #16]
 8006938:	7011      	strb	r1, [r2, #0]
    hi2c->XferCount--;
 800693a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800693c:	3a01      	subs	r2, #1
 800693e:	b292      	uxth	r2, r2
 8006940:	855a      	strh	r2, [r3, #42]	; 0x2a
      {
        I2C_SlaveReceive_BTF(hi2c);
      }
    }
  }
}
 8006942:	e7cb      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
      {
        I2C_MasterTransmit_TXE(hi2c);
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8006944:	4a1b      	ldr	r2, [pc, #108]	; (80069b4 <HAL_I2C_EV_IRQHandler+0x24c>)
 8006946:	400a      	ands	r2, r1
 8006948:	2a00      	cmp	r2, #0
 800694a:	d0c7      	beq.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
 800694c:	05af      	lsls	r7, r5, #22
 800694e:	d5c5      	bpl.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  */
static HAL_StatusTypeDef I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t tmp;
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006950:	6ad9      	ldr	r1, [r3, #44]	; 0x2c

  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006952:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 8006956:	2a21      	cmp	r2, #33	; 0x21
 8006958:	d1c0      	bne.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  {    
    if(hi2c->XferCount != 0U)
 800695a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800695c:	b292      	uxth	r2, r2
 800695e:	2a00      	cmp	r2, #0
 8006960:	d19b      	bne.n	800689a <HAL_I2C_EV_IRQHandler+0x132>
      hi2c->XferCount--;
    }
    else
    {
      /* Call TxCpltCallback() directly if no stop mode is set */
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006962:	2904      	cmp	r1, #4
 8006964:	d005      	beq.n	8006972 <HAL_I2C_EV_IRQHandler+0x20a>
 8006966:	2908      	cmp	r1, #8
 8006968:	d003      	beq.n	8006972 <HAL_I2C_EV_IRQHandler+0x20a>
 800696a:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 800696e:	f040 81f5 	bne.w	8006d5c <HAL_I2C_EV_IRQHandler+0x5f4>
        HAL_I2C_MasterTxCpltCallback(hi2c);
      }
      else /* Generate Stop condition then Call TxCpltCallback() */
      {
        /* Disable EVT, BUF and ERR interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006972:	6819      	ldr	r1, [r3, #0]
 8006974:	684a      	ldr	r2, [r1, #4]
 8006976:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800697a:	604a      	str	r2, [r1, #4]
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800697c:	6819      	ldr	r1, [r3, #0]
 800697e:	680a      	ldr	r2, [r1, #0]
        
        hi2c->PreviousState = I2C_STATE_NONE;
 8006980:	2000      	movs	r0, #0
      {
        /* Disable EVT, BUF and ERR interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006982:	f442 7200 	orr.w	r2, r2, #512	; 0x200
        
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State = HAL_I2C_STATE_READY;
 8006986:	2420      	movs	r4, #32
      {
        /* Disable EVT, BUF and ERR interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006988:	600a      	str	r2, [r1, #0]
        
        hi2c->PreviousState = I2C_STATE_NONE;
 800698a:	6318      	str	r0, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800698c:	f883 403d 	strb.w	r4, [r3, #61]	; 0x3d
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8006990:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006994:	f883 003e 	strb.w	r0, [r3, #62]	; 0x3e
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
        
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State = HAL_I2C_STATE_READY;
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8006998:	2a40      	cmp	r2, #64	; 0x40
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
          
          HAL_I2C_MemTxCpltCallback(hi2c);
 800699a:	4618      	mov	r0, r3
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
        
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State = HAL_I2C_STATE_READY;
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800699c:	f000 81db 	beq.w	8006d56 <HAL_I2C_EV_IRQHandler+0x5ee>
        tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
        hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
        hi2c->Mode = HAL_I2C_MODE_NONE;
        hi2c->State = HAL_I2C_STATE_READY;
        
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80069a0:	f7ff fed2 	bl	8006748 <HAL_I2C_MasterTxCpltCallback>
 80069a4:	e79a      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
 80069a6:	bf00      	nop
 80069a8:	00010002 	.word	0x00010002
 80069ac:	00100004 	.word	0x00100004
 80069b0:	00010080 	.word	0x00010080
 80069b4:	00010004 	.word	0x00010004
 80069b8:	00010010 	.word	0x00010010
 80069bc:	00010008 	.word	0x00010008
 80069c0:	00010040 	.word	0x00010040
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80069c4:	056e      	lsls	r6, r5, #21
 80069c6:	d583      	bpl.n	80068d0 <HAL_I2C_EV_IRQHandler+0x168>
 80069c8:	4a9b      	ldr	r2, [pc, #620]	; (8006c38 <HAL_I2C_EV_IRQHandler+0x4d0>)
 80069ca:	400a      	ands	r2, r1
 80069cc:	2a00      	cmp	r2, #0
 80069ce:	d182      	bne.n	80068d6 <HAL_I2C_EV_IRQHandler+0x16e>
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80069d0:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 80069d4:	2a22      	cmp	r2, #34	; 0x22
 80069d6:	d181      	bne.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  {
    uint32_t tmp = 0U;
    
    tmp = hi2c->XferCount;
 80069d8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80069da:	b292      	uxth	r2, r2
    if(tmp > 3U)
 80069dc:	2a03      	cmp	r2, #3
 80069de:	f200 80d9 	bhi.w	8006b94 <HAL_I2C_EV_IRQHandler+0x42c>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
      hi2c->XferCount--;
    }
    else if((tmp == 2U) || (tmp == 3U))
 80069e2:	3a02      	subs	r2, #2
 80069e4:	2a01      	cmp	r2, #1
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80069e6:	6819      	ldr	r1, [r3, #0]
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
      hi2c->XferCount--;
    }
    else if((tmp == 2U) || (tmp == 3U))
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80069e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
      hi2c->XferCount--;
    }
    else if((tmp == 2U) || (tmp == 3U))
 80069ea:	f240 8183 	bls.w	8006cf4 <HAL_I2C_EV_IRQHandler+0x58c>
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
    else
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80069ee:	2a02      	cmp	r2, #2
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80069f0:	680a      	ldr	r2, [r1, #0]
 80069f2:	bf14      	ite	ne
 80069f4:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80069f8:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
 80069fc:	600a      	str	r2, [r1, #0]
      }

      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069fe:	6819      	ldr	r1, [r3, #0]
 8006a00:	684a      	ldr	r2, [r1, #4]
 8006a02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006a06:	604a      	str	r2, [r1, #4]
      
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006a08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a0a:	6819      	ldr	r1, [r3, #0]
 8006a0c:	1c50      	adds	r0, r2, #1
 8006a0e:	6258      	str	r0, [r3, #36]	; 0x24
 8006a10:	6909      	ldr	r1, [r1, #16]
 8006a12:	7011      	strb	r1, [r2, #0]
      hi2c->XferCount--;
 8006a14:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8006a16:	3a01      	subs	r2, #1
 8006a18:	b292      	uxth	r2, r2
 8006a1a:	855a      	strh	r2, [r3, #42]	; 0x2a

      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 8006a1c:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8006a20:	f893 103e 	ldrb.w	r1, [r3, #62]	; 0x3e
 8006a24:	f002 0203 	and.w	r2, r2, #3
 8006a28:	430a      	orrs	r2, r1
      hi2c->State = HAL_I2C_STATE_READY;
 8006a2a:	2120      	movs	r1, #32
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
      hi2c->XferCount--;

      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8006a2c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006a2e:	f883 103d 	strb.w	r1, [r3, #61]	; 0x3d
    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);

    hi2c->State = HAL_I2C_STATE_READY;
    
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8006a32:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8006a36:	2a40      	cmp	r2, #64	; 0x40
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a38:	f04f 0200 	mov.w	r2, #0
 8006a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MemRxCpltCallback(hi2c);
 8006a40:	4618      	mov	r0, r3
    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);

    hi2c->State = HAL_I2C_STATE_READY;
    
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8006a42:	f000 8154 	beq.w	8006cee <HAL_I2C_EV_IRQHandler+0x586>
    }
    else
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;

      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006a46:	f7ff fe81 	bl	800674c <HAL_I2C_MasterRxCpltCallback>
 8006a4a:	e747      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8006a4c:	056e      	lsls	r6, r5, #21
 8006a4e:	f57f aea9 	bpl.w	80067a4 <HAL_I2C_EV_IRQHandler+0x3c>
 8006a52:	4a79      	ldr	r2, [pc, #484]	; (8006c38 <HAL_I2C_EV_IRQHandler+0x4d0>)
 8006a54:	400a      	ands	r2, r1
 8006a56:	2a00      	cmp	r2, #0
 8006a58:	f47f aea9 	bne.w	80067ae <HAL_I2C_EV_IRQHandler+0x46>
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t tmp;
  uint32_t CurrentState = hi2c->State;
 8006a5c:	f893 103d 	ldrb.w	r1, [r3, #61]	; 0x3d

  if(hi2c->XferCount != 0U)
 8006a60:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8006a62:	b292      	uxth	r2, r2
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t tmp;
  uint32_t CurrentState = hi2c->State;
 8006a64:	b2c9      	uxtb	r1, r1

  if(hi2c->XferCount != 0U)
 8006a66:	2a00      	cmp	r2, #0
 8006a68:	f43f af38 	beq.w	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8006a6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a6e:	1c50      	adds	r0, r2, #1
 8006a70:	6258      	str	r0, [r3, #36]	; 0x24
 8006a72:	7812      	ldrb	r2, [r2, #0]
 8006a74:	6122      	str	r2, [r4, #16]
    hi2c->XferCount--;
 8006a76:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8006a78:	3a01      	subs	r2, #1
 8006a7a:	b292      	uxth	r2, r2
 8006a7c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006a7e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8006a80:	b292      	uxth	r2, r2
 8006a82:	2a00      	cmp	r2, #0
 8006a84:	f47f af2a 	bne.w	80068dc <HAL_I2C_EV_IRQHandler+0x174>
 8006a88:	2929      	cmp	r1, #41	; 0x29
 8006a8a:	f47f af27 	bne.w	80068dc <HAL_I2C_EV_IRQHandler+0x174>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006a8e:	6819      	ldr	r1, [r3, #0]
 8006a90:	684a      	ldr	r2, [r1, #4]
 8006a92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a96:	604a      	str	r2, [r1, #4]
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 8006a98:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8006a9c:	f893 103e 	ldrb.w	r1, [r3, #62]	; 0x3e
 8006aa0:	f002 0203 	and.w	r2, r2, #3
 8006aa4:	430a      	orrs	r2, r1
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006aa6:	2128      	movs	r1, #40	; 0x28
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8006aa8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
      
      /* Call the Tx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006aaa:	4618      	mov	r0, r3
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006aac:	f883 103d 	strb.w	r1, [r3, #61]	; 0x3d
      
      /* Call the Tx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006ab0:	f7ff fe4e 	bl	8006750 <HAL_I2C_SlaveTxCpltCallback>
 8006ab4:	e712      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8006ab6:	0568      	lsls	r0, r5, #21
 8006ab8:	f57f af30 	bpl.w	800691c <HAL_I2C_EV_IRQHandler+0x1b4>
 8006abc:	4a5e      	ldr	r2, [pc, #376]	; (8006c38 <HAL_I2C_EV_IRQHandler+0x4d0>)
 8006abe:	400a      	ands	r2, r1
 8006ac0:	2a00      	cmp	r2, #0
 8006ac2:	f47f af2f 	bne.w	8006924 <HAL_I2C_EV_IRQHandler+0x1bc>
  */
static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t tmp;
  uint32_t CurrentState = hi2c->State;
 8006ac6:	f893 103d 	ldrb.w	r1, [r3, #61]	; 0x3d

  if(hi2c->XferCount != 0U)
 8006aca:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8006acc:	b292      	uxth	r2, r2
  */
static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t tmp;
  uint32_t CurrentState = hi2c->State;
 8006ace:	b2c9      	uxtb	r1, r1

  if(hi2c->XferCount != 0U)
 8006ad0:	2a00      	cmp	r2, #0
 8006ad2:	f43f af03 	beq.w	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006ad6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ad8:	1c50      	adds	r0, r2, #1
 8006ada:	6258      	str	r0, [r3, #36]	; 0x24
 8006adc:	6920      	ldr	r0, [r4, #16]
 8006ade:	7010      	strb	r0, [r2, #0]
    hi2c->XferCount--;
 8006ae0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8006ae2:	3a01      	subs	r2, #1
 8006ae4:	b292      	uxth	r2, r2
 8006ae6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006ae8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8006aea:	b292      	uxth	r2, r2
 8006aec:	2a00      	cmp	r2, #0
 8006aee:	f47f aef5 	bne.w	80068dc <HAL_I2C_EV_IRQHandler+0x174>
 8006af2:	292a      	cmp	r1, #42	; 0x2a
 8006af4:	f47f aef2 	bne.w	80068dc <HAL_I2C_EV_IRQHandler+0x174>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006af8:	6819      	ldr	r1, [r3, #0]
 8006afa:	684a      	ldr	r2, [r1, #4]
 8006afc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b00:	604a      	str	r2, [r1, #4]
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 8006b02:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8006b06:	f893 103e 	ldrb.w	r1, [r3, #62]	; 0x3e
 8006b0a:	f002 0203 	and.w	r2, r2, #3
 8006b0e:	430a      	orrs	r2, r1
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006b10:	2128      	movs	r1, #40	; 0x28
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8006b12:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
      
      /* Call the Rx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006b14:	4618      	mov	r0, r3
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006b16:	f883 103d 	strb.w	r1, [r3, #61]	; 0x3d
      
      /* Call the Rx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006b1a:	f7ff fe1b 	bl	8006754 <HAL_I2C_SlaveRxCpltCallback>
 8006b1e:	e6dd      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  * @retval HAL status
  */

static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8006b20:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8006b24:	2a40      	cmp	r2, #64	; 0x40
 8006b26:	d046      	beq.n	8006bb6 <HAL_I2C_EV_IRQHandler+0x44e>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
    }
  }
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006b28:	691a      	ldr	r2, [r3, #16]
 8006b2a:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8006b2e:	d01c      	beq.n	8006b6a <HAL_I2C_EV_IRQHandler+0x402>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
      }
    }
    else
    {
      if(hi2c->EventCount == 0U)
 8006b30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b32:	2a00      	cmp	r2, #0
 8006b34:	d047      	beq.n	8006bc6 <HAL_I2C_EV_IRQHandler+0x45e>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
      }
      else if(hi2c->EventCount == 1U)
 8006b36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b38:	2a01      	cmp	r2, #1
 8006b3a:	f47f ae84 	bne.w	8006846 <HAL_I2C_EV_IRQHandler+0xde>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006b3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b40:	11d2      	asrs	r2, r2, #7
 8006b42:	f002 0206 	and.w	r2, r2, #6
 8006b46:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 8006b4a:	6122      	str	r2, [r4, #16]
 8006b4c:	e67b      	b.n	8006846 <HAL_I2C_EV_IRQHandler+0xde>
{
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
  uint16_t SlaveAddrCode = 0U;

  /* Transfer Direction requested by Master */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8006b4e:	69a1      	ldr	r1, [r4, #24]
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8006b50:	69a2      	ldr	r2, [r4, #24]
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006b52:	f081 0104 	eor.w	r1, r1, #4
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8006b56:	0612      	lsls	r2, r2, #24
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006b58:	f3c1 0180 	ubfx	r1, r1, #2, #1
    TransferDirection = I2C_DIRECTION_TRANSMIT;
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
  {
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8006b5c:	bf54      	ite	pl
 8006b5e:	899a      	ldrhpl	r2, [r3, #12]
  }
  else
  {
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 8006b60:	8b1a      	ldrhmi	r2, [r3, #24]
  }

  /* Call Slave Addr callback */
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7ff fdf8 	bl	8006758 <HAL_I2C_AddrCallback>
 8006b68:	e6b8      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
    {
      /* Send slave 7 Bits address */
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8006b6a:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 8006b6e:	2a21      	cmp	r2, #33	; 0x21
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006b70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
      }
      else
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006b72:	bf16      	itet	ne
 8006b74:	f042 0201 	orrne.w	r2, r2, #1
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
    {
      /* Send slave 7 Bits address */
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006b78:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
      }
      else
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006b7c:	b2d2      	uxtbne	r2, r2
 8006b7e:	6122      	str	r2, [r4, #16]
 8006b80:	e661      	b.n	8006846 <HAL_I2C_EV_IRQHandler+0xde>
  */
static HAL_StatusTypeDef I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t tmp;
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006b82:	6ad9      	ldr	r1, [r3, #44]	; 0x2c

  if(hi2c->XferCount == 3U)
 8006b84:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8006b86:	b292      	uxth	r2, r2
 8006b88:	2a03      	cmp	r2, #3
 8006b8a:	d041      	beq.n	8006c10 <HAL_I2C_EV_IRQHandler+0x4a8>

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
    hi2c->XferCount--;
  }
  else if(hi2c->XferCount == 2U)
 8006b8c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8006b8e:	b292      	uxth	r2, r2
 8006b90:	2a02      	cmp	r2, #2
 8006b92:	d055      	beq.n	8006c40 <HAL_I2C_EV_IRQHandler+0x4d8>
    }
  }
  else
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006b94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b96:	6819      	ldr	r1, [r3, #0]
 8006b98:	1c50      	adds	r0, r2, #1
 8006b9a:	6258      	str	r0, [r3, #36]	; 0x24
 8006b9c:	6909      	ldr	r1, [r1, #16]
 8006b9e:	e6cb      	b.n	8006938 <HAL_I2C_EV_IRQHandler+0x1d0>
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

 if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
    (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ba0:	4926      	ldr	r1, [pc, #152]	; (8006c3c <HAL_I2C_EV_IRQHandler+0x4d4>)
 8006ba2:	62c1      	str	r1, [r0, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State = HAL_I2C_STATE_READY;
 8006ba4:	2120      	movs	r1, #32

 if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
    (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ba6:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8006ba8:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bac:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8006bb0:	f7ff fdd4 	bl	800675c <HAL_I2C_ListenCpltCallback>
 8006bb4:	e692      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>

static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
  {
    if(hi2c->EventCount == 0U)
 8006bb6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006bb8:	2a00      	cmp	r2, #0
 8006bba:	d136      	bne.n	8006c2a <HAL_I2C_EV_IRQHandler+0x4c2>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006bbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bbe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006bc2:	6122      	str	r2, [r4, #16]
 8006bc4:	e63f      	b.n	8006846 <HAL_I2C_EV_IRQHandler+0xde>
    else
    {
      if(hi2c->EventCount == 0U)
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006bc6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bc8:	11d2      	asrs	r2, r2, #7
 8006bca:	f002 0206 	and.w	r2, r2, #6
 8006bce:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8006bd2:	6122      	str	r2, [r4, #16]
 8006bd4:	e637      	b.n	8006846 <HAL_I2C_EV_IRQHandler+0xde>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
  uint32_t Prev_State         = hi2c->PreviousState;
  
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
  {
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006bd6:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8006bd8:	b910      	cbnz	r0, 8006be0 <HAL_I2C_EV_IRQHandler+0x478>
 8006bda:	2a40      	cmp	r2, #64	; 0x40
 8006bdc:	f000 80eb 	beq.w	8006db6 <HAL_I2C_EV_IRQHandler+0x64e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
    }
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006be0:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8006be2:	b920      	cbnz	r0, 8006bee <HAL_I2C_EV_IRQHandler+0x486>
 8006be4:	691a      	ldr	r2, [r3, #16]
 8006be6:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 8006bea:	f000 80eb 	beq.w	8006dc4 <HAL_I2C_EV_IRQHandler+0x65c>
      
      hi2c->EventCount++;
    }
    else
    {
      if(hi2c->XferCount == 0U)
 8006bee:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8006bf0:	b292      	uxth	r2, r2
 8006bf2:	2a00      	cmp	r2, #0
 8006bf4:	d15d      	bne.n	8006cb2 <HAL_I2C_EV_IRQHandler+0x54a>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bf6:	9203      	str	r2, [sp, #12]
 8006bf8:	6962      	ldr	r2, [r4, #20]
 8006bfa:	9203      	str	r2, [sp, #12]
 8006bfc:	69a2      	ldr	r2, [r4, #24]
 8006bfe:	9203      	str	r2, [sp, #12]
 8006c00:	9a03      	ldr	r2, [sp, #12]
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006c02:	6822      	ldr	r2, [r4, #0]
 8006c04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c08:	6022      	str	r2, [r4, #0]
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
      }
      
      /* Reset Event counter  */
      hi2c->EventCount = 0;
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	651a      	str	r2, [r3, #80]	; 0x50
 8006c0e:	e61a      	b.n	8006846 <HAL_I2C_EV_IRQHandler+0xde>
  uint32_t tmp;
  uint32_t CurrentXferOptions = hi2c->XferOptions;

  if(hi2c->XferCount == 3U)
  {
    if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006c10:	2904      	cmp	r1, #4
 8006c12:	d004      	beq.n	8006c1e <HAL_I2C_EV_IRQHandler+0x4b6>
 8006c14:	2908      	cmp	r1, #8
 8006c16:	d002      	beq.n	8006c1e <HAL_I2C_EV_IRQHandler+0x4b6>
 8006c18:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8006c1c:	d1ba      	bne.n	8006b94 <HAL_I2C_EV_IRQHandler+0x42c>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006c1e:	6819      	ldr	r1, [r3, #0]
 8006c20:	680a      	ldr	r2, [r1, #0]
 8006c22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c26:	600a      	str	r2, [r1, #0]
 8006c28:	e7b4      	b.n	8006b94 <HAL_I2C_EV_IRQHandler+0x42c>
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
    }
    else
    {
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006c2a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c2c:	f042 0201 	orr.w	r2, r2, #1
 8006c30:	b2d2      	uxtb	r2, r2
 8006c32:	6122      	str	r2, [r4, #16]
 8006c34:	e607      	b.n	8006846 <HAL_I2C_EV_IRQHandler+0xde>
 8006c36:	bf00      	nop
 8006c38:	00010004 	.word	0x00010004
 8006c3c:	ffff0000 	.word	0xffff0000
    hi2c->XferCount--;
  }
  else if(hi2c->XferCount == 2U)
  {
    /* Prepare next transfer or stop current transfer */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006c40:	2904      	cmp	r1, #4
 8006c42:	d04c      	beq.n	8006cde <HAL_I2C_EV_IRQHandler+0x576>
 8006c44:	2908      	cmp	r1, #8
 8006c46:	d04a      	beq.n	8006cde <HAL_I2C_EV_IRQHandler+0x576>
 8006c48:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8006c4c:	d047      	beq.n	8006cde <HAL_I2C_EV_IRQHandler+0x576>
    {
      if(CurrentXferOptions != I2C_NEXT_FRAME)
 8006c4e:	2902      	cmp	r1, #2
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006c50:	6819      	ldr	r1, [r3, #0]
 8006c52:	680a      	ldr	r2, [r1, #0]
 8006c54:	bf14      	ite	ne
 8006c56:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8006c5a:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
 8006c5e:	600a      	str	r2, [r1, #0]
      }
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 8006c60:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8006c64:	f893 103e 	ldrb.w	r1, [r3, #62]	; 0x3e
 8006c68:	f002 0203 	and.w	r2, r2, #3
 8006c6c:	430a      	orrs	r2, r1
 8006c6e:	631a      	str	r2, [r3, #48]	; 0x30
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006c70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c72:	6819      	ldr	r1, [r3, #0]
 8006c74:	1c50      	adds	r0, r2, #1
 8006c76:	6258      	str	r0, [r3, #36]	; 0x24
 8006c78:	6909      	ldr	r1, [r1, #16]
 8006c7a:	7011      	strb	r1, [r2, #0]
    hi2c->XferCount--;
 8006c7c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006c7e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006c80:	6818      	ldr	r0, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
    hi2c->XferCount--;
 8006c82:	3a01      	subs	r2, #1
 8006c84:	b292      	uxth	r2, r2

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006c86:	1c4c      	adds	r4, r1, #1
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
    hi2c->XferCount--;
 8006c88:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006c8a:	625c      	str	r4, [r3, #36]	; 0x24
 8006c8c:	6902      	ldr	r2, [r0, #16]
 8006c8e:	700a      	strb	r2, [r1, #0]
    hi2c->XferCount--;
 8006c90:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a

    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006c92:	6819      	ldr	r1, [r3, #0]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
    hi2c->XferCount--;

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
    hi2c->XferCount--;
 8006c94:	3a01      	subs	r2, #1
 8006c96:	b292      	uxth	r2, r2
 8006c98:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006c9a:	684a      	ldr	r2, [r1, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c9c:	2020      	movs	r0, #32
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
    hi2c->XferCount--;

    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006c9e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006ca2:	604a      	str	r2, [r1, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ca4:	f883 003d 	strb.w	r0, [r3, #61]	; 0x3d
 8006ca8:	e6c3      	b.n	8006a32 <HAL_I2C_EV_IRQHandler+0x2ca>
        hi2c->Mode = HAL_I2C_MODE_NONE;
        HAL_I2C_MasterTxCpltCallback(hi2c);
      }
    }
  }
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006caa:	2a21      	cmp	r2, #33	; 0x21
 8006cac:	f47f ade7 	bne.w	800687e <HAL_I2C_EV_IRQHandler+0x116>
 8006cb0:	e5e9      	b.n	8006886 <HAL_I2C_EV_IRQHandler+0x11e>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
      }
      else if(hi2c->XferCount == 1U)   
 8006cb2:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8006cb4:	b292      	uxth	r2, r2
 8006cb6:	2a01      	cmp	r2, #1
 8006cb8:	d064      	beq.n	8006d84 <HAL_I2C_EV_IRQHandler+0x61c>
          
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
        }
      }
      else if(hi2c->XferCount == 2U)
 8006cba:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8006cbc:	b292      	uxth	r2, r2
 8006cbe:	2a02      	cmp	r2, #2
 8006cc0:	f000 808e 	beq.w	8006de0 <HAL_I2C_EV_IRQHandler+0x678>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8006cc4:	6822      	ldr	r2, [r4, #0]
 8006cc6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006cca:	6022      	str	r2, [r4, #0]
        
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	2000      	movs	r0, #0
 8006cd0:	9007      	str	r0, [sp, #28]
 8006cd2:	6950      	ldr	r0, [r2, #20]
 8006cd4:	9007      	str	r0, [sp, #28]
 8006cd6:	6992      	ldr	r2, [r2, #24]
 8006cd8:	9207      	str	r2, [sp, #28]
 8006cda:	9a07      	ldr	r2, [sp, #28]
 8006cdc:	e795      	b.n	8006c0a <HAL_I2C_EV_IRQHandler+0x4a2>
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
    }
    else
    {
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006cde:	2212      	movs	r2, #18

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006ce0:	6819      	ldr	r1, [r3, #0]
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
    }
    else
    {
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006ce2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006ce4:	680a      	ldr	r2, [r1, #0]
 8006ce6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cea:	600a      	str	r2, [r1, #0]
 8006cec:	e7c0      	b.n	8006c70 <HAL_I2C_EV_IRQHandler+0x508>
    
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;

      HAL_I2C_MemRxCpltCallback(hi2c);
 8006cee:	f7ff fd39 	bl	8006764 <HAL_I2C_MemRxCpltCallback>
 8006cf2:	e5f3      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
      hi2c->XferCount--;
    }
    else if((tmp == 2U) || (tmp == 3U))
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8006cf4:	2a02      	cmp	r2, #2
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006cf6:	680a      	ldr	r2, [r1, #0]
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
      hi2c->XferCount--;
    }
    else if((tmp == 2U) || (tmp == 3U))
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8006cf8:	f000 80d1 	beq.w	8006e9e <HAL_I2C_EV_IRQHandler+0x736>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006cfc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d00:	600a      	str	r2, [r1, #0]
        
        /* Enable Pos */
        hi2c->Instance->CR1 |= I2C_CR1_POS;
 8006d02:	6819      	ldr	r1, [r3, #0]
 8006d04:	680a      	ldr	r2, [r1, #0]
 8006d06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d0a:	600a      	str	r2, [r1, #0]
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
      }
      
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	6853      	ldr	r3, [r2, #4]
 8006d10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d14:	6053      	str	r3, [r2, #4]
 8006d16:	e5e1      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  uint32_t tmp;

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006d18:	2804      	cmp	r0, #4
 8006d1a:	d005      	beq.n	8006d28 <HAL_I2C_EV_IRQHandler+0x5c0>
 8006d1c:	2808      	cmp	r0, #8
 8006d1e:	d003      	beq.n	8006d28 <HAL_I2C_EV_IRQHandler+0x5c0>
 8006d20:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8006d24:	f040 8090 	bne.w	8006e48 <HAL_I2C_EV_IRQHandler+0x6e0>
      HAL_I2C_MasterTxCpltCallback(hi2c);
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d28:	6819      	ldr	r1, [r3, #0]
 8006d2a:	684a      	ldr	r2, [r1, #4]
 8006d2c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d30:	604a      	str	r2, [r1, #4]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006d32:	6818      	ldr	r0, [r3, #0]
 8006d34:	6801      	ldr	r1, [r0, #0]
      
      hi2c->PreviousState = I2C_STATE_NONE;
 8006d36:	2200      	movs	r2, #0
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006d38:	f441 7100 	orr.w	r1, r1, #512	; 0x200
      
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State = HAL_I2C_STATE_READY;
 8006d3c:	2420      	movs	r4, #32
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006d3e:	6001      	str	r1, [r0, #0]
      
      hi2c->PreviousState = I2C_STATE_NONE;
 8006d40:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006d42:	f883 403d 	strb.w	r4, [r3, #61]	; 0x3d
      
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8006d46:	f893 103e 	ldrb.w	r1, [r3, #62]	; 0x3e
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
      
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State = HAL_I2C_STATE_READY;
      
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8006d4e:	2940      	cmp	r1, #64	; 0x40
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006d50:	4618      	mov	r0, r3
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
      
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State = HAL_I2C_STATE_READY;
      
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8006d52:	f47f ae25 	bne.w	80069a0 <HAL_I2C_EV_IRQHandler+0x238>
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
          
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006d56:	f7ff fd03 	bl	8006760 <HAL_I2C_MemTxCpltCallback>
 8006d5a:	e5bf      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
    else
    {
      /* Call TxCpltCallback() directly if no stop mode is set */
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
      {
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d5c:	6818      	ldr	r0, [r3, #0]
 8006d5e:	6841      	ldr	r1, [r0, #4]
 8006d60:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8006d64:	6041      	str	r1, [r0, #4]
        
        tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 8006d66:	f893 103d 	ldrb.w	r1, [r3, #61]	; 0x3d
        hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8006d6a:	f893 003e 	ldrb.w	r0, [r3, #62]	; 0x3e
 8006d6e:	f001 0103 	and.w	r1, r1, #3
 8006d72:	4301      	orrs	r1, r0
        hi2c->Mode = HAL_I2C_MODE_NONE;
        hi2c->State = HAL_I2C_STATE_READY;
 8006d74:	2420      	movs	r4, #32
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
      {
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
        
        tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
        hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8006d76:	6319      	str	r1, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
        hi2c->State = HAL_I2C_STATE_READY;
        
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006d78:	4618      	mov	r0, r3
      {
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
        
        tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
        hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006d7e:	f883 403d 	strb.w	r4, [r3, #61]	; 0x3d
 8006d82:	e60d      	b.n	80069a0 <HAL_I2C_EV_IRQHandler+0x238>
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
      }
      else if(hi2c->XferCount == 1U)   
      {
        /* Prepare next transfer or stop current transfer */
        if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006d84:	2f04      	cmp	r7, #4
 8006d86:	d040      	beq.n	8006e0a <HAL_I2C_EV_IRQHandler+0x6a2>
 8006d88:	2f08      	cmp	r7, #8
 8006d8a:	d03e      	beq.n	8006e0a <HAL_I2C_EV_IRQHandler+0x6a2>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 8006d8c:	f1be 0f12 	cmp.w	lr, #18
 8006d90:	d03b      	beq.n	8006e0a <HAL_I2C_EV_IRQHandler+0x6a2>
        {
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8006d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d94:	2a02      	cmp	r2, #2
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006d96:	6822      	ldr	r2, [r4, #0]
 8006d98:	bf14      	ite	ne
 8006d9a:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
          }
          else
          {
            /* Enable Acknowledge */
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8006d9e:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
 8006da2:	6022      	str	r2, [r4, #0]
          }
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006da4:	2000      	movs	r0, #0
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	9004      	str	r0, [sp, #16]
 8006daa:	6950      	ldr	r0, [r2, #20]
 8006dac:	9004      	str	r0, [sp, #16]
 8006dae:	6992      	ldr	r2, [r2, #24]
 8006db0:	9204      	str	r2, [sp, #16]
 8006db2:	9a04      	ldr	r2, [sp, #16]
 8006db4:	e729      	b.n	8006c0a <HAL_I2C_EV_IRQHandler+0x4a2>
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
  {
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006db6:	9001      	str	r0, [sp, #4]
 8006db8:	6962      	ldr	r2, [r4, #20]
 8006dba:	9201      	str	r2, [sp, #4]
 8006dbc:	69a2      	ldr	r2, [r4, #24]
 8006dbe:	9201      	str	r2, [sp, #4]
 8006dc0:	9a01      	ldr	r2, [sp, #4]
 8006dc2:	e540      	b.n	8006846 <HAL_I2C_EV_IRQHandler+0xde>
    }
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dc4:	9002      	str	r0, [sp, #8]
 8006dc6:	6962      	ldr	r2, [r4, #20]
 8006dc8:	9202      	str	r2, [sp, #8]
 8006dca:	69a2      	ldr	r2, [r4, #24]
 8006dcc:	9202      	str	r2, [sp, #8]
 8006dce:	9a02      	ldr	r2, [sp, #8]
      
      /* Generate Restart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006dd0:	6822      	ldr	r2, [r4, #0]
 8006dd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006dd6:	6022      	str	r2, [r4, #0]
      
      hi2c->EventCount++;
 8006dd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006dda:	3201      	adds	r2, #1
 8006ddc:	651a      	str	r2, [r3, #80]	; 0x50
 8006dde:	e532      	b.n	8006846 <HAL_I2C_EV_IRQHandler+0xde>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
        }
      }
      else if(hi2c->XferCount == 2U)
      {
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8006de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006de2:	2a02      	cmp	r2, #2
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006de4:	6822      	ldr	r2, [r4, #0]
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
        }
      }
      else if(hi2c->XferCount == 2U)
      {
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8006de6:	d056      	beq.n	8006e96 <HAL_I2C_EV_IRQHandler+0x72e>
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006de8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dec:	6022      	str	r2, [r4, #0]
          
          /* Enable Pos */
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8006dee:	6818      	ldr	r0, [r3, #0]
 8006df0:	6802      	ldr	r2, [r0, #0]
 8006df2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006df6:	6002      	str	r2, [r0, #0]
          /* Enable Acknowledge */
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
        }
        
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006df8:	2000      	movs	r0, #0
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	9006      	str	r0, [sp, #24]
 8006dfe:	6950      	ldr	r0, [r2, #20]
 8006e00:	9006      	str	r0, [sp, #24]
 8006e02:	6992      	ldr	r2, [r2, #24]
 8006e04:	9206      	str	r2, [sp, #24]
 8006e06:	9a06      	ldr	r2, [sp, #24]
 8006e08:	e6ff      	b.n	8006c0a <HAL_I2C_EV_IRQHandler+0x4a2>
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
        }
        else
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006e0a:	6822      	ldr	r2, [r4, #0]
 8006e0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e10:	6022      	str	r2, [r4, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	2000      	movs	r0, #0
 8006e16:	9005      	str	r0, [sp, #20]
 8006e18:	6950      	ldr	r0, [r2, #20]
 8006e1a:	9005      	str	r0, [sp, #20]
 8006e1c:	6990      	ldr	r0, [r2, #24]
 8006e1e:	9005      	str	r0, [sp, #20]
 8006e20:	9805      	ldr	r0, [sp, #20]
          
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006e22:	6810      	ldr	r0, [r2, #0]
 8006e24:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8006e28:	6010      	str	r0, [r2, #0]
 8006e2a:	e6ee      	b.n	8006c0a <HAL_I2C_EV_IRQHandler+0x4a2>
    }
    else
    {
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
      {
        if(hi2c->EventCount == 0)
 8006e2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006e2e:	bb0a      	cbnz	r2, 8006e74 <HAL_I2C_EV_IRQHandler+0x70c>
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006e30:	6cda      	ldr	r2, [r3, #76]	; 0x4c
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006e32:	6819      	ldr	r1, [r3, #0]
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
      {
        if(hi2c->EventCount == 0)
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006e34:	2a01      	cmp	r2, #1
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006e36:	6c9a      	ldr	r2, [r3, #72]	; 0x48
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
      {
        if(hi2c->EventCount == 0)
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006e38:	d035      	beq.n	8006ea6 <HAL_I2C_EV_IRQHandler+0x73e>
          }
          /* If Memory address size is 16Bit */
          else
          {
            /* Send MSB of Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006e3a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8006e3e:	610a      	str	r2, [r1, #16]
            
            hi2c->EventCount++;
 8006e40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006e42:	3201      	adds	r2, #1
 8006e44:	651a      	str	r2, [r3, #80]	; 0x50
 8006e46:	e549      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e48:	6819      	ldr	r1, [r3, #0]
 8006e4a:	684a      	ldr	r2, [r1, #4]
 8006e4c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006e50:	604a      	str	r2, [r1, #4]
      
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 8006e52:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8006e56:	f893 103e 	ldrb.w	r1, [r3, #62]	; 0x3e
 8006e5a:	f002 0203 	and.w	r2, r2, #3
 8006e5e:	430a      	orrs	r2, r1
      hi2c->Mode = HAL_I2C_MODE_NONE;
      hi2c->State = HAL_I2C_STATE_READY;
 8006e60:	2120      	movs	r1, #32
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
      
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8006e62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
      hi2c->State = HAL_I2C_STATE_READY;
      
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006e64:	4618      	mov	r0, r3
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
      
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e66:	f883 403e 	strb.w	r4, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006e6a:	f883 103d 	strb.w	r1, [r3, #61]	; 0x3d
      
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006e6e:	f7ff fc6b 	bl	8006748 <HAL_I2C_MasterTxCpltCallback>
 8006e72:	e533      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
            
            hi2c->EventCount++;
          }
        }
        else if(hi2c->EventCount == 1)
 8006e74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006e76:	2a01      	cmp	r2, #1
 8006e78:	d01b      	beq.n	8006eb2 <HAL_I2C_EV_IRQHandler+0x74a>
          /* Send LSB of Memory Address */
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
          
          hi2c->EventCount++;
        }
        else if(hi2c->EventCount == 2)
 8006e7a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006e7c:	2a02      	cmp	r2, #2
 8006e7e:	f47f ad2d 	bne.w	80068dc <HAL_I2C_EV_IRQHandler+0x174>
        {
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006e82:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 8006e86:	2a22      	cmp	r2, #34	; 0x22
 8006e88:	d01b      	beq.n	8006ec2 <HAL_I2C_EV_IRQHandler+0x75a>
          {
            /* Generate Restart */
            hi2c->Instance->CR1 |= I2C_CR1_START;
          }
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006e8a:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 8006e8e:	2a21      	cmp	r2, #33	; 0x21
 8006e90:	f47f ad24 	bne.w	80068dc <HAL_I2C_EV_IRQHandler+0x174>
 8006e94:	e501      	b.n	800689a <HAL_I2C_EV_IRQHandler+0x132>
          hi2c->Instance->CR1 |= I2C_CR1_POS;
        }
        else
        {
          /* Enable Acknowledge */
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8006e96:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e9a:	6022      	str	r2, [r4, #0]
 8006e9c:	e7ac      	b.n	8006df8 <HAL_I2C_EV_IRQHandler+0x690>
        hi2c->Instance->CR1 |= I2C_CR1_POS;
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8006e9e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ea2:	600a      	str	r2, [r1, #0]
 8006ea4:	e732      	b.n	8006d0c <HAL_I2C_EV_IRQHandler+0x5a4>
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006ea6:	b2d2      	uxtb	r2, r2
 8006ea8:	610a      	str	r2, [r1, #16]
            
            hi2c->EventCount += 2;
 8006eaa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006eac:	3202      	adds	r2, #2
 8006eae:	651a      	str	r2, [r3, #80]	; 0x50
 8006eb0:	e514      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
          }
        }
        else if(hi2c->EventCount == 1)
        {
          /* Send LSB of Memory Address */
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006eb2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006eb4:	6819      	ldr	r1, [r3, #0]
 8006eb6:	b2d2      	uxtb	r2, r2
 8006eb8:	610a      	str	r2, [r1, #16]
          
          hi2c->EventCount++;
 8006eba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006ebc:	3201      	adds	r2, #1
 8006ebe:	651a      	str	r2, [r3, #80]	; 0x50
 8006ec0:	e50c      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
        else if(hi2c->EventCount == 2)
        {
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
          {
            /* Generate Restart */
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	6813      	ldr	r3, [r2, #0]
 8006ec6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006eca:	6013      	str	r3, [r2, #0]
 8006ecc:	e506      	b.n	80068dc <HAL_I2C_EV_IRQHandler+0x174>
 8006ece:	bf00      	nop

08006ed0 <HAL_I2C_ErrorCallback>:
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop

08006ed4 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8006ed4:	b510      	push	{r4, lr}
  I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8006ed6:	6b80      	ldr	r0, [r0, #56]	; 0x38

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006ed8:	6801      	ldr	r1, [r0, #0]
 8006eda:	680b      	ldr	r3, [r1, #0]

  hi2c->XferCount = 0U;
 8006edc:	2200      	movs	r2, #0
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
  I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006ede:	f423 6380 	bic.w	r3, r3, #1024	; 0x400

  hi2c->XferCount = 0U;

  hi2c->State = HAL_I2C_STATE_READY;
 8006ee2:	2420      	movs	r4, #32
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
  I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006ee4:	600b      	str	r3, [r1, #0]

  hi2c->XferCount = 0U;
 8006ee6:	8542      	strh	r2, [r0, #42]	; 0x2a

  hi2c->State = HAL_I2C_STATE_READY;
 8006ee8:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006eec:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e

  hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8006ef0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8006ef2:	f043 0310 	orr.w	r3, r3, #16
 8006ef6:	6403      	str	r3, [r0, #64]	; 0x40

  HAL_I2C_ErrorCallback(hi2c);
 8006ef8:	f7ff ffea 	bl	8006ed0 <HAL_I2C_ErrorCallback>
 8006efc:	bd10      	pop	{r4, pc}
 8006efe:	bf00      	nop

08006f00 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8006f00:	b508      	push	{r3, lr}
  I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8006f02:	6b80      	ldr	r0, [r0, #56]	; 0x38
  
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8006f04:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
  uint32_t CurrentMode  = hi2c->Mode;
 8006f08:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
  I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
  
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8006f0c:	b2db      	uxtb	r3, r3
  uint32_t CurrentMode  = hi2c->Mode;

  if((CurrentState == HAL_I2C_STATE_BUSY_TX) || ((CurrentState == HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE))) 
 8006f0e:	2b21      	cmp	r3, #33	; 0x21
 8006f10:	d028      	beq.n	8006f64 <I2C_DMAXferCplt+0x64>
 8006f12:	2b22      	cmp	r3, #34	; 0x22
 8006f14:	d023      	beq.n	8006f5e <I2C_DMAXferCplt+0x5e>
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
  }
  else
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006f16:	6802      	ldr	r2, [r0, #0]
 8006f18:	6813      	ldr	r3, [r2, #0]
 8006f1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f1e:	6013      	str	r3, [r2, #0]
    
    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006f20:	6802      	ldr	r2, [r0, #0]
 8006f22:	6813      	ldr	r3, [r2, #0]
 8006f24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006f28:	6013      	str	r3, [r2, #0]
    
    /* Disable Last DMA */
    hi2c->Instance->CR2 &= ~I2C_CR2_LAST;
 8006f2a:	6802      	ldr	r2, [r0, #0]
 8006f2c:	6853      	ldr	r3, [r2, #4]
 8006f2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f32:	6053      	str	r3, [r2, #4]
    
    /* Disable DMA Request */
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006f34:	6802      	ldr	r2, [r0, #0]
 8006f36:	6853      	ldr	r3, [r2, #4]
    
    hi2c->XferCount = 0U;
 8006f38:	2100      	movs	r1, #0
    
    /* Disable Last DMA */
    hi2c->Instance->CR2 &= ~I2C_CR2_LAST;
    
    /* Disable DMA Request */
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006f3a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f3e:	6053      	str	r3, [r2, #4]
    
    hi2c->XferCount = 0U;
 8006f40:	8541      	strh	r1, [r0, #42]	; 0x2a

    /* Check if Errors has been detected during transfer */
    if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006f42:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8006f44:	b9f3      	cbnz	r3, 8006f84 <I2C_DMAXferCplt+0x84>
    {
      HAL_I2C_ErrorCallback(hi2c);
    }
    else
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006f46:	2220      	movs	r2, #32
 8006f48:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8006f4c:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f50:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    }
    else
    {
      hi2c->State = HAL_I2C_STATE_READY;

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8006f54:	2a40      	cmp	r2, #64	; 0x40
 8006f56:	d012      	beq.n	8006f7e <I2C_DMAXferCplt+0x7e>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;

        HAL_I2C_MasterRxCpltCallback(hi2c);
 8006f58:	f7ff fbf8 	bl	800674c <HAL_I2C_MasterRxCpltCallback>
 8006f5c:	bd08      	pop	{r3, pc}
 8006f5e:	b2d2      	uxtb	r2, r2
  
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
  uint32_t CurrentMode  = hi2c->Mode;

  if((CurrentState == HAL_I2C_STATE_BUSY_TX) || ((CurrentState == HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE))) 
 8006f60:	2a20      	cmp	r2, #32
 8006f62:	d1d8      	bne.n	8006f16 <I2C_DMAXferCplt+0x16>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006f64:	6802      	ldr	r2, [r0, #0]
 8006f66:	6853      	ldr	r3, [r2, #4]
 8006f68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f6c:	6053      	str	r3, [r2, #4]
    
    hi2c->XferCount = 0U;
    
    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006f6e:	6802      	ldr	r2, [r0, #0]
  if((CurrentState == HAL_I2C_STATE_BUSY_TX) || ((CurrentState == HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE))) 
  {
    /* Disable DMA Request */
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
    
    hi2c->XferCount = 0U;
 8006f70:	2300      	movs	r3, #0
 8006f72:	8543      	strh	r3, [r0, #42]	; 0x2a
    
    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006f74:	6853      	ldr	r3, [r2, #4]
 8006f76:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006f7a:	6053      	str	r3, [r2, #4]
 8006f7c:	bd08      	pop	{r3, pc}

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;

        HAL_I2C_MemRxCpltCallback(hi2c);
 8006f7e:	f7ff fbf1 	bl	8006764 <HAL_I2C_MemRxCpltCallback>
 8006f82:	bd08      	pop	{r3, pc}
    hi2c->XferCount = 0U;

    /* Check if Errors has been detected during transfer */
    if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
    {
      HAL_I2C_ErrorCallback(hi2c);
 8006f84:	f7ff ffa4 	bl	8006ed0 <HAL_I2C_ErrorCallback>
 8006f88:	bd08      	pop	{r3, pc}
 8006f8a:	bf00      	nop

08006f8c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f8c:	4770      	bx	lr
 8006f8e:	bf00      	nop

08006f90 <HAL_I2C_Master_Abort_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress)
{
  /* Abort Master transfer during Receive or Transmit process    */
  if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8006f90:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8006f94:	2a10      	cmp	r2, #16
 8006f96:	d001      	beq.n	8006f9c <HAL_I2C_Master_Abort_IT+0xc>
  }
  else
  {
    /* Wrong usage of abort function */
    /* This function should be used only in case of abort monitored by master device */
    return HAL_ERROR;
 8006f98:	2001      	movs	r0, #1
  }
}
 8006f9a:	4770      	bx	lr
  * @param  DevAddress Target device address: The device 7 bits address value
  *         in datasheet must be shift at right before call interface
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress)
{
 8006f9c:	b538      	push	{r3, r4, r5, lr}
  /* Abort Master transfer during Receive or Transmit process    */
  if(hi2c->Mode == HAL_I2C_MODE_MASTER)
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f9e:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8006fa2:	2a01      	cmp	r2, #1
 8006fa4:	d01f      	beq.n	8006fe6 <HAL_I2C_Master_Abort_IT+0x56>

    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State = HAL_I2C_STATE_ABORT;

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006fa6:	6801      	ldr	r1, [r0, #0]
  if(hi2c->Mode == HAL_I2C_MODE_MASTER)
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);

    hi2c->PreviousState = I2C_STATE_NONE;
 8006fa8:	2400      	movs	r4, #0
    hi2c->State = HAL_I2C_STATE_ABORT;
 8006faa:	2260      	movs	r2, #96	; 0x60
{
  /* Abort Master transfer during Receive or Transmit process    */
  if(hi2c->Mode == HAL_I2C_MODE_MASTER)
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fac:	2501      	movs	r5, #1

    hi2c->PreviousState = I2C_STATE_NONE;
 8006fae:	6304      	str	r4, [r0, #48]	; 0x30
{
  /* Abort Master transfer during Receive or Transmit process    */
  if(hi2c->Mode == HAL_I2C_MODE_MASTER)
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fb0:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c

    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State = HAL_I2C_STATE_ABORT;
 8006fb4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006fb8:	680a      	ldr	r2, [r1, #0]
 8006fba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fbe:	600a      	str	r2, [r1, #0]

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006fc0:	6801      	ldr	r1, [r0, #0]
 8006fc2:	680a      	ldr	r2, [r1, #0]
 8006fc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fc8:	600a      	str	r2, [r1, #0]

    hi2c->XferCount = 0U;

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006fca:	6801      	ldr	r1, [r0, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;

    hi2c->XferCount = 0U;
 8006fcc:	8544      	strh	r4, [r0, #42]	; 0x2a

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006fce:	684a      	ldr	r2, [r1, #4]
 8006fd0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006fd4:	604a      	str	r2, [r1, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    if(hi2c->State == HAL_I2C_STATE_ABORT)
 8006fd6:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fda:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c

    if(hi2c->State == HAL_I2C_STATE_ABORT)
 8006fde:	2a60      	cmp	r2, #96	; 0x60
 8006fe0:	d003      	beq.n	8006fea <HAL_I2C_Master_Abort_IT+0x5a>

      /* Call the Abort Complete callback */
      HAL_I2C_AbortCpltCallback(hi2c);
    }

    return HAL_OK;
 8006fe2:	4620      	mov	r0, r4
  {
    /* Wrong usage of abort function */
    /* This function should be used only in case of abort monitored by master device */
    return HAL_ERROR;
  }
}
 8006fe4:	bd38      	pop	{r3, r4, r5, pc}
{
  /* Abort Master transfer during Receive or Transmit process    */
  if(hi2c->Mode == HAL_I2C_MODE_MASTER)
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fe6:	2002      	movs	r0, #2
 8006fe8:	bd38      	pop	{r3, r4, r5, pc}
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    if(hi2c->State == HAL_I2C_STATE_ABORT)
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006fea:	2220      	movs	r2, #32
 8006fec:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

      /* Call the Abort Complete callback */
      HAL_I2C_AbortCpltCallback(hi2c);
 8006ff0:	f7ff ffcc 	bl	8006f8c <HAL_I2C_AbortCpltCallback>
    }

    return HAL_OK;
 8006ff4:	4620      	mov	r0, r4
 8006ff6:	bd38      	pop	{r3, r4, r5, pc}

08006ff8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006ff8:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006ffa:	6803      	ldr	r3, [r0, #0]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8006ffc:	4a88      	ldr	r2, [pc, #544]	; (8007220 <HAL_I2C_ER_IRQHandler+0x228>)
  * @retval HAL status
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006ffe:	695d      	ldr	r5, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8007000:	6859      	ldr	r1, [r3, #4]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8007002:	402a      	ands	r2, r5
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007004:	4604      	mov	r4, r0
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8007006:	4618      	mov	r0, r3
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8007008:	2a00      	cmp	r2, #0
 800700a:	d033      	beq.n	8007074 <HAL_I2C_ER_IRQHandler+0x7c>
 800700c:	05ce      	lsls	r6, r1, #23
 800700e:	d531      	bpl.n	8007074 <HAL_I2C_ER_IRQHandler+0x7c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8007010:	6c22      	ldr	r2, [r4, #64]	; 0x40

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007012:	f46f 7080 	mvn.w	r0, #256	; 0x100
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8007016:	f042 0201 	orr.w	r2, r2, #1
    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800701a:	f415 3f81 	tst.w	r5, #66048	; 0x10200
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800701e:	6422      	str	r2, [r4, #64]	; 0x40

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007020:	6158      	str	r0, [r3, #20]
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8007022:	d007      	beq.n	8007034 <HAL_I2C_ER_IRQHandler+0x3c>
 8007024:	6823      	ldr	r3, [r4, #0]
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8007026:	6c22      	ldr	r2, [r4, #64]	; 0x40

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007028:	f46f 7000 	mvn.w	r0, #512	; 0x200
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800702c:	f042 0202 	orr.w	r2, r2, #2
 8007030:	6422      	str	r2, [r4, #64]	; 0x40

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007032:	6158      	str	r0, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8007034:	f415 3f82 	tst.w	r5, #66560	; 0x10400
 8007038:	d024      	beq.n	8007084 <HAL_I2C_ER_IRQHandler+0x8c>
 800703a:	6820      	ldr	r0, [r4, #0]
  {
    tmp1 = hi2c->Mode;
 800703c:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 8007040:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 8007042:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 8007046:	6b26      	ldr	r6, [r4, #48]	; 0x30
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8007048:	2920      	cmp	r1, #32

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
  {
    tmp1 = hi2c->Mode;
    tmp2 = hi2c->XferCount;
 800704a:	b29b      	uxth	r3, r3
    tmp3 = hi2c->State;
 800704c:	b2d2      	uxtb	r2, r2
    tmp4 = hi2c->PreviousState;
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800704e:	d07a      	beq.n	8007146 <HAL_I2C_ER_IRQHandler+0x14e>
    {
      I2C_Slave_AF(hi2c);
    }
    else
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007050:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007052:	f043 0304 	orr.w	r3, r3, #4
 8007056:	6423      	str	r3, [r4, #64]	; 0x40

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8007058:	6803      	ldr	r3, [r0, #0]
 800705a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800705e:	6003      	str	r3, [r0, #0]

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007060:	6823      	ldr	r3, [r4, #0]
 8007062:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007066:	615a      	str	r2, [r3, #20]

    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8007068:	f415 3f84 	tst.w	r5, #67584	; 0x10800
 800706c:	d10f      	bne.n	800708e <HAL_I2C_ER_IRQHandler+0x96>
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800706e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007070:	b9c3      	cbnz	r3, 80070a4 <HAL_I2C_ER_IRQHandler+0xac>
 8007072:	bd70      	pop	{r4, r5, r6, pc}
    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8007074:	f415 3f81 	tst.w	r5, #66048	; 0x10200
 8007078:	d048      	beq.n	800710c <HAL_I2C_ER_IRQHandler+0x114>
 800707a:	05ca      	lsls	r2, r1, #23
 800707c:	d4d3      	bmi.n	8007026 <HAL_I2C_ER_IRQHandler+0x2e>
    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800707e:	f415 3f82 	tst.w	r5, #66560	; 0x10400
 8007082:	d1f4      	bne.n	800706e <HAL_I2C_ER_IRQHandler+0x76>

    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8007084:	f415 3f84 	tst.w	r5, #67584	; 0x10800
 8007088:	d0f1      	beq.n	800706e <HAL_I2C_ER_IRQHandler+0x76>
 800708a:	05c9      	lsls	r1, r1, #23
 800708c:	d5ef      	bpl.n	800706e <HAL_I2C_ER_IRQHandler+0x76>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800708e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007090:	6822      	ldr	r2, [r4, #0]
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8007092:	f043 0308 	orr.w	r3, r3, #8
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007096:	f46f 6100 	mvn.w	r1, #2048	; 0x800
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800709a:	6423      	str	r3, [r4, #64]	; 0x40
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800709c:	6151      	str	r1, [r2, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800709e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d0e6      	beq.n	8007072 <HAL_I2C_ER_IRQHandler+0x7a>
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 80070a4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80070a8:	3b29      	subs	r3, #41	; 0x29
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	d945      	bls.n	800713a <HAL_I2C_ER_IRQHandler+0x142>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if(hi2c->State != HAL_I2C_STATE_ABORT)
 80070ae:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80070b2:	2b60      	cmp	r3, #96	; 0x60
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80070b4:	bf1c      	itt	ne
 80070b6:	2320      	movne	r3, #32
 80070b8:	f884 303d 	strbne.w	r3, [r4, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80070bc:	2300      	movs	r3, #0
 80070be:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80070c0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80070c4:	6822      	ldr	r2, [r4, #0]
 80070c6:	6813      	ldr	r3, [r2, #0]
 80070c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80070cc:	6013      	str	r3, [r2, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR1 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80070ce:	6823      	ldr	r3, [r4, #0]
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	0512      	lsls	r2, r2, #20
 80070d4:	d420      	bmi.n	8007118 <HAL_I2C_ER_IRQHandler+0x120>
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
      }
    }
  }
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 80070d6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80070da:	2b60      	cmp	r3, #96	; 0x60
 80070dc:	d05b      	beq.n	8007196 <HAL_I2C_ER_IRQHandler+0x19e>
    HAL_I2C_AbortCpltCallback(hi2c);
  }
  else
  {
    /* Call user error callback */
    HAL_I2C_ErrorCallback(hi2c);
 80070de:	4620      	mov	r0, r4
 80070e0:	f7ff fef6 	bl	8006ed0 <HAL_I2C_ErrorCallback>
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 80070e4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80070e8:	2b28      	cmp	r3, #40	; 0x28
 80070ea:	d1c2      	bne.n	8007072 <HAL_I2C_ER_IRQHandler+0x7a>
 80070ec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80070ee:	075b      	lsls	r3, r3, #29
 80070f0:	d5bf      	bpl.n	8007072 <HAL_I2C_ER_IRQHandler+0x7a>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80070f2:	4b4c      	ldr	r3, [pc, #304]	; (8007224 <HAL_I2C_ER_IRQHandler+0x22c>)
 80070f4:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State = HAL_I2C_STATE_READY;
 80070f6:	2220      	movs	r2, #32
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    hi2c->PreviousState = I2C_STATE_NONE;
 80070f8:	2300      	movs	r3, #0
 80070fa:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 80070fc:	4620      	mov	r0, r4
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State = HAL_I2C_STATE_READY;
 80070fe:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007102:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8007106:	f7ff fb29 	bl	800675c <HAL_I2C_ListenCpltCallback>
  /* Call the Error Callback in case of Error detected -----------------------*/
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
  {
    I2C_ITError(hi2c);
  }
}
 800710a:	bd70      	pop	{r4, r5, r6, pc}
    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800710c:	f415 3f82 	tst.w	r5, #66560	; 0x10400
 8007110:	d0b8      	beq.n	8007084 <HAL_I2C_ER_IRQHandler+0x8c>
 8007112:	05ce      	lsls	r6, r1, #23
 8007114:	d5ab      	bpl.n	800706e <HAL_I2C_ER_IRQHandler+0x76>
 8007116:	e791      	b.n	800703c <HAL_I2C_ER_IRQHandler+0x44>
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;

  /* Abort DMA transfer */
  if((hi2c->Instance->CR1 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007118:	685a      	ldr	r2, [r3, #4]
 800711a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800711e:	605a      	str	r2, [r3, #4]

    if(hi2c->hdmatx != NULL)
 8007120:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007122:	b353      	cbz	r3, 800717a <HAL_I2C_ER_IRQHandler+0x182>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007124:	4a40      	ldr	r2, [pc, #256]	; (8007228 <HAL_I2C_ER_IRQHandler+0x230>)
 8007126:	651a      	str	r2, [r3, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007128:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800712a:	f7fc f953 	bl	80033d4 <HAL_DMA_Abort_IT>
 800712e:	2800      	cmp	r0, #0
 8007130:	d0d8      	beq.n	80070e4 <HAL_I2C_ER_IRQHandler+0xec>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007132:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8007134:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8007136:	4798      	blx	r3
 8007138:	e7d4      	b.n	80070e4 <HAL_I2C_ER_IRQHandler+0xec>
  uint32_t CurrentState = hi2c->State;

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800713a:	2200      	movs	r2, #0
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800713c:	2328      	movs	r3, #40	; 0x28
  uint32_t CurrentState = hi2c->State;

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800713e:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007140:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8007144:	e7be      	b.n	80070c4 <HAL_I2C_ER_IRQHandler+0xcc>
  {
    tmp1 = hi2c->Mode;
    tmp2 = hi2c->XferCount;
    tmp3 = hi2c->State;
    tmp4 = hi2c->PreviousState;
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8007146:	2b00      	cmp	r3, #0
 8007148:	d182      	bne.n	8007050 <HAL_I2C_ER_IRQHandler+0x58>
 800714a:	f002 03f7 	and.w	r3, r2, #247	; 0xf7
 800714e:	2b21      	cmp	r3, #33	; 0x21
 8007150:	d005      	beq.n	800715e <HAL_I2C_ER_IRQHandler+0x166>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8007152:	2a28      	cmp	r2, #40	; 0x28
 8007154:	f47f af7c 	bne.w	8007050 <HAL_I2C_ER_IRQHandler+0x58>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8007158:	2e21      	cmp	r6, #33	; 0x21
 800715a:	f47f af79 	bne.w	8007050 <HAL_I2C_ER_IRQHandler+0x58>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 800715e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007162:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  uint32_t tmp;

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007164:	2a04      	cmp	r2, #4
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8007166:	b2db      	uxtb	r3, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
  uint32_t tmp;

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007168:	d01c      	beq.n	80071a4 <HAL_I2C_ER_IRQHandler+0x1ac>
 800716a:	2a08      	cmp	r2, #8
 800716c:	d01a      	beq.n	80071a4 <HAL_I2C_ER_IRQHandler+0x1ac>
    hi2c->Mode = HAL_I2C_MODE_NONE;
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 800716e:	2b21      	cmp	r3, #33	; 0x21
 8007170:	d034      	beq.n	80071dc <HAL_I2C_ER_IRQHandler+0x1e4>
  }
  else
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007172:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8007176:	6143      	str	r3, [r0, #20]
 8007178:	e776      	b.n	8007068 <HAL_I2C_ER_IRQHandler+0x70>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
      }
    }
    else if(hi2c->hdmarx != NULL)
 800717a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800717c:	2b00      	cmp	r3, #0
 800717e:	d0b1      	beq.n	80070e4 <HAL_I2C_ER_IRQHandler+0xec>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007180:	4a29      	ldr	r2, [pc, #164]	; (8007228 <HAL_I2C_ER_IRQHandler+0x230>)
 8007182:	651a      	str	r2, [r3, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007184:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007186:	f7fc f925 	bl	80033d4 <HAL_DMA_Abort_IT>
 800718a:	2800      	cmp	r0, #0
 800718c:	d0aa      	beq.n	80070e4 <HAL_I2C_ER_IRQHandler+0xec>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800718e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007190:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8007192:	4798      	blx	r3
 8007194:	e7a6      	b.n	80070e4 <HAL_I2C_ER_IRQHandler+0xec>
      }
    }
  }
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007196:	2320      	movs	r3, #32
 8007198:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 800719c:	4620      	mov	r0, r4
 800719e:	f7ff fef5 	bl	8006f8c <HAL_I2C_AbortCpltCallback>
 80071a2:	e79f      	b.n	80070e4 <HAL_I2C_ER_IRQHandler+0xec>
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
  uint32_t CurrentXferOptions = hi2c->XferOptions;
  uint32_t tmp;

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80071a4:	2b28      	cmp	r3, #40	; 0x28
 80071a6:	d1e2      	bne.n	800716e <HAL_I2C_ER_IRQHandler+0x176>
          (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80071a8:	4b1e      	ldr	r3, [pc, #120]	; (8007224 <HAL_I2C_ER_IRQHandler+0x22c>)
 80071aa:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80071ac:	6843      	ldr	r3, [r0, #4]
 80071ae:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80071b2:	6043      	str	r3, [r0, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071b4:	6823      	ldr	r3, [r4, #0]
 80071b6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80071ba:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80071bc:	6821      	ldr	r1, [r4, #0]
 80071be:	680b      	ldr	r3, [r1, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80071c0:	2200      	movs	r2, #0

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80071c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400

    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State = HAL_I2C_STATE_READY;
 80071c6:	2620      	movs	r6, #32

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80071c8:	600b      	str	r3, [r1, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 80071ca:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

    hi2c->PreviousState = I2C_STATE_NONE;
 80071cc:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 80071ce:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80071d2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 80071d6:	f7ff fac1 	bl	800675c <HAL_I2C_ListenCpltCallback>
 80071da:	e745      	b.n	8007068 <HAL_I2C_ER_IRQHandler+0x70>
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80071dc:	4b11      	ldr	r3, [pc, #68]	; (8007224 <HAL_I2C_ER_IRQHandler+0x22c>)
 80071de:	62e3      	str	r3, [r4, #44]	; 0x2c
    tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 80071e0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
    hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 80071e4:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80071e8:	f003 0303 	and.w	r3, r3, #3
 80071ec:	4313      	orrs	r3, r2
    hi2c->State = HAL_I2C_STATE_READY;
 80071ee:	2120      	movs	r1, #32
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80071f0:	2200      	movs	r2, #0
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
    hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 80071f2:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 80071f4:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80071f8:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80071fc:	6843      	ldr	r3, [r0, #4]
 80071fe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007202:	6043      	str	r3, [r0, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007204:	6823      	ldr	r3, [r4, #0]
 8007206:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800720a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800720c:	6822      	ldr	r2, [r4, #0]
 800720e:	6813      	ldr	r3, [r2, #0]
 8007210:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007214:	6013      	str	r3, [r2, #0]

    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007216:	4620      	mov	r0, r4
 8007218:	f7ff fa9a 	bl	8006750 <HAL_I2C_SlaveTxCpltCallback>
 800721c:	e724      	b.n	8007068 <HAL_I2C_ER_IRQHandler+0x70>
 800721e:	bf00      	nop
 8007220:	00010100 	.word	0x00010100
 8007224:	ffff0000 	.word	0xffff0000
 8007228:	0800722d 	.word	0x0800722d

0800722c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma: DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800722c:	b508      	push	{r3, lr}
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800722e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8007230:	6819      	ldr	r1, [r3, #0]
 8007232:	680a      	ldr	r2, [r1, #0]
 8007234:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007238:	600a      	str	r2, [r1, #0]

  hi2c->XferCount = 0U;

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 800723a:	6b59      	ldr	r1, [r3, #52]	; 0x34
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

  hi2c->XferCount = 0U;
 800723c:	2200      	movs	r2, #0
 800723e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8007240:	650a      	str	r2, [r1, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8007242:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8007244:	650a      	str	r2, [r1, #80]	; 0x50

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8007246:	f893 103d 	ldrb.w	r1, [r3, #61]	; 0x3d
 800724a:	2960      	cmp	r1, #96	; 0x60
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800724c:	f04f 0120 	mov.w	r1, #32
 8007250:	f883 103d 	strb.w	r1, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8007254:	4618      	mov	r0, r3

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
  {
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007256:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
  hi2c->hdmarx->XferAbortCallback = NULL;

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 800725a:	d002      	beq.n	8007262 <I2C_DMAAbort+0x36>
  {
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
 800725c:	f7ff fe38 	bl	8006ed0 <HAL_I2C_ErrorCallback>
 8007260:	bd08      	pop	{r3, pc}
  {
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8007262:	f7ff fe93 	bl	8006f8c <HAL_I2C_AbortCpltCallback>
 8007266:	bd08      	pop	{r3, pc}

08007268 <HAL_I2C_GetState>:
  *         the configuration information for I2C module
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
  return hi2c->State;
 8007268:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop

08007270 <HAL_I2C_GetMode>:
  *         the configuration information for I2C module
  * @retval HAL mode
  */
HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c)
{
  return hi2c->Mode;
 8007270:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
}
 8007274:	4770      	bx	lr
 8007276:	bf00      	nop

08007278 <HAL_I2C_GetError>:
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
  return hi2c->ErrorCode;
 8007278:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 800727a:	4770      	bx	lr

0800727c <LTDC_SetConfig>:
  * @param  LayerIdx:  LTDC Layer index.
  *                    This parameter can be one of the following values: 0 or 1
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800727c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmp = 0U;
  uint32_t tmp1 = 0U;
  uint32_t tmp2 = 0U;

  /* Configures the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800727e:	6803      	ldr	r3, [r0, #0]
 8007280:	684f      	ldr	r7, [r1, #4]
 8007282:	68de      	ldr	r6, [r3, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007284:	01d2      	lsls	r2, r2, #7
 8007286:	f103 0484 	add.w	r4, r3, #132	; 0x84
 800728a:	4414      	add	r4, r2
  uint32_t tmp = 0U;
  uint32_t tmp1 = 0U;
  uint32_t tmp2 = 0U;

  /* Configures the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800728c:	f3c6 460b 	ubfx	r6, r6, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007290:	6863      	ldr	r3, [r4, #4]
 8007292:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8007296:	6063      	str	r3, [r4, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007298:	6804      	ldr	r4, [r0, #0]
 800729a:	680b      	ldr	r3, [r1, #0]
 800729c:	68e5      	ldr	r5, [r4, #12]
 800729e:	f3c5 4e0b 	ubfx	lr, r5, #16, #12
 80072a2:	f104 0584 	add.w	r5, r4, #132	; 0x84
 80072a6:	1c5c      	adds	r4, r3, #1
  uint32_t tmp = 0U;
  uint32_t tmp1 = 0U;
  uint32_t tmp2 = 0U;

  /* Configures the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80072a8:	443e      	add	r6, r7
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80072aa:	eb0e 0304 	add.w	r3, lr, r4
 80072ae:	4415      	add	r5, r2
 80072b0:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80072b4:	606b      	str	r3, [r5, #4]

  /* Configures the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80072b6:	6804      	ldr	r4, [r0, #0]
 80072b8:	68ce      	ldr	r6, [r1, #12]
 80072ba:	68e3      	ldr	r3, [r4, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80072bc:	3484      	adds	r4, #132	; 0x84
 80072be:	4414      	add	r4, r2
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);

  /* Configures the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80072c0:	f3c3 0e0a 	ubfx	lr, r3, #0, #11
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80072c4:	68a3      	ldr	r3, [r4, #8]
 80072c6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80072ca:	60a3      	str	r3, [r4, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);  
 80072cc:	6805      	ldr	r5, [r0, #0]
 80072ce:	688f      	ldr	r7, [r1, #8]
 80072d0:	68ec      	ldr	r4, [r5, #12]
 80072d2:	1c7b      	adds	r3, r7, #1
 80072d4:	f3c4 040a 	ubfx	r4, r4, #0, #11
 80072d8:	3584      	adds	r5, #132	; 0x84
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);

  /* Configures the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80072da:	4476      	add	r6, lr
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);  
 80072dc:	4415      	add	r5, r2
 80072de:	4423      	add	r3, r4
 80072e0:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80072e4:	60ab      	str	r3, [r5, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80072e6:	6803      	ldr	r3, [r0, #0]
 80072e8:	3384      	adds	r3, #132	; 0x84
 80072ea:	4413      	add	r3, r2

  /* Configures the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
  tmp2 = (pLayerCfg->Alpha0 << 24U);  
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80072ec:	2500      	movs	r5, #0
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);  

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80072ee:	691c      	ldr	r4, [r3, #16]
 80072f0:	f024 0407 	bic.w	r4, r4, #7
 80072f4:	611c      	str	r4, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80072f6:	6803      	ldr	r3, [r0, #0]
 80072f8:	690c      	ldr	r4, [r1, #16]
 80072fa:	3384      	adds	r3, #132	; 0x84
 80072fc:	4413      	add	r3, r2
 80072fe:	611c      	str	r4, [r3, #16]

  /* Configures the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
  tmp2 = (pLayerCfg->Alpha0 << 24U);  
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8007300:	6806      	ldr	r6, [r0, #0]
  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);

  /* Configures the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8007302:	f891 3031 	ldrb.w	r3, [r1, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8007306:	f891 7032 	ldrb.w	r7, [r1, #50]	; 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24U);  
 800730a:	f8d1 e018 	ldr.w	lr, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800730e:	3684      	adds	r6, #132	; 0x84
 8007310:	4416      	add	r6, r2
 8007312:	69b4      	ldr	r4, [r6, #24]
 8007314:	61b5      	str	r5, [r6, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 8007316:	f891 4030 	ldrb.w	r4, [r1, #48]	; 0x30
 800731a:	6806      	ldr	r6, [r0, #0]
 800731c:	ea44 640e 	orr.w	r4, r4, lr, lsl #24
 8007320:	3684      	adds	r6, #132	; 0x84
 8007322:	ea44 2303 	orr.w	r3, r4, r3, lsl #8
 8007326:	4416      	add	r6, r2
 8007328:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800732c:	61b3      	str	r3, [r6, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800732e:	6803      	ldr	r3, [r0, #0]
 8007330:	3384      	adds	r3, #132	; 0x84
 8007332:	4413      	add	r3, r2
 8007334:	695c      	ldr	r4, [r3, #20]
 8007336:	f024 04ff 	bic.w	r4, r4, #255	; 0xff
 800733a:	615c      	str	r4, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800733c:	6803      	ldr	r3, [r0, #0]
 800733e:	694c      	ldr	r4, [r1, #20]
 8007340:	3384      	adds	r3, #132	; 0x84
 8007342:	4413      	add	r3, r2
 8007344:	615c      	str	r4, [r3, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8007346:	6803      	ldr	r3, [r0, #0]
 8007348:	3384      	adds	r3, #132	; 0x84
 800734a:	4413      	add	r3, r2
 800734c:	69dc      	ldr	r4, [r3, #28]
 800734e:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 8007352:	f024 0407 	bic.w	r4, r4, #7
 8007356:	61dc      	str	r4, [r3, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007358:	6803      	ldr	r3, [r0, #0]
 800735a:	69ce      	ldr	r6, [r1, #28]
 800735c:	6a0c      	ldr	r4, [r1, #32]
 800735e:	3384      	adds	r3, #132	; 0x84
 8007360:	4413      	add	r3, r2
 8007362:	4334      	orrs	r4, r6
 8007364:	61dc      	str	r4, [r3, #28]

  /* Configures the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8007366:	6803      	ldr	r3, [r0, #0]
 8007368:	3384      	adds	r3, #132	; 0x84
 800736a:	4413      	add	r3, r2
 800736c:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800736e:	629d      	str	r5, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8007370:	6803      	ldr	r3, [r0, #0]
 8007372:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8007374:	3384      	adds	r3, #132	; 0x84
 8007376:	4413      	add	r3, r2
 8007378:	629c      	str	r4, [r3, #40]	; 0x28

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800737a:	690b      	ldr	r3, [r1, #16]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d033      	beq.n	80073e8 <LTDC_SetConfig+0x16c>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007380:	2b01      	cmp	r3, #1
 8007382:	d033      	beq.n	80073ec <LTDC_SetConfig+0x170>
  {
    tmp = 3U;
  }
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007384:	1e9c      	subs	r4, r3, #2
 8007386:	2c02      	cmp	r4, #2
 8007388:	d932      	bls.n	80073f0 <LTDC_SetConfig+0x174>
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800738a:	2b07      	cmp	r3, #7
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 800738c:	bf0c      	ite	eq
 800738e:	2702      	moveq	r7, #2
 8007390:	2701      	movne	r7, #1
  }

  /* Configures the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007392:	6804      	ldr	r4, [r0, #0]
 8007394:	3484      	adds	r4, #132	; 0x84
 8007396:	4414      	add	r4, r2
 8007398:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800739a:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800739e:	62e3      	str	r3, [r4, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80073a0:	680c      	ldr	r4, [r1, #0]
 80073a2:	684b      	ldr	r3, [r1, #4]
 80073a4:	6806      	ldr	r6, [r0, #0]
 80073a6:	6a8d      	ldr	r5, [r1, #40]	; 0x28
 80073a8:	1b1b      	subs	r3, r3, r4
 80073aa:	fb07 f303 	mul.w	r3, r7, r3
 80073ae:	3684      	adds	r6, #132	; 0x84
 80073b0:	1cdc      	adds	r4, r3, #3
 80073b2:	4416      	add	r6, r2
 80073b4:	fb05 f307 	mul.w	r3, r5, r7
 80073b8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80073bc:	62f3      	str	r3, [r6, #44]	; 0x2c

  /* Configures the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80073be:	6803      	ldr	r3, [r0, #0]
 80073c0:	3384      	adds	r3, #132	; 0x84
 80073c2:	4413      	add	r3, r2
 80073c4:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 80073c6:	f424 64ff 	bic.w	r4, r4, #2040	; 0x7f8
 80073ca:	f024 0407 	bic.w	r4, r4, #7
 80073ce:	631c      	str	r4, [r3, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80073d0:	6803      	ldr	r3, [r0, #0]
 80073d2:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80073d4:	3384      	adds	r3, #132	; 0x84
 80073d6:	4413      	add	r3, r2
 80073d8:	6319      	str	r1, [r3, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80073da:	6803      	ldr	r3, [r0, #0]
 80073dc:	3384      	adds	r3, #132	; 0x84
 80073de:	5899      	ldr	r1, [r3, r2]
 80073e0:	f041 0101 	orr.w	r1, r1, #1
 80073e4:	5099      	str	r1, [r3, r2]
 80073e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
  {
    tmp = 4U;
 80073e8:	2704      	movs	r7, #4
 80073ea:	e7d2      	b.n	8007392 <LTDC_SetConfig+0x116>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
  {
    tmp = 3U;
 80073ec:	2703      	movs	r7, #3
 80073ee:	e7d0      	b.n	8007392 <LTDC_SetConfig+0x116>
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
        (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
  {
    tmp = 2U;
 80073f0:	2702      	movs	r7, #2
 80073f2:	e7ce      	b.n	8007392 <LTDC_SetConfig+0x116>
 80073f4:	4770      	bx	lr
 80073f6:	bf00      	nop

080073f8 <HAL_LTDC_Init>:
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
  uint32_t tmp = 0U, tmp1 = 0U;

  /* Check the LTDC peripheral state */
  if(hltdc == NULL)
 80073f8:	2800      	cmp	r0, #0
 80073fa:	f000 8081 	beq.w	8007500 <HAL_LTDC_Init+0x108>
  * @param  hltdc: pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80073fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_LTDC_HSPOL(hltdc->Init.HSPolarity));
  assert_param(IS_LTDC_VSPOL(hltdc->Init.VSPolarity));
  assert_param(IS_LTDC_DEPOL(hltdc->Init.DEPolarity));
  assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity));

  if(hltdc->State == HAL_LTDC_STATE_RESET)
 8007400:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 8007404:	4604      	mov	r4, r0
 8007406:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800740a:	2b00      	cmp	r3, #0
 800740c:	d073      	beq.n	80074f6 <HAL_LTDC_Init+0xfe>
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800740e:	6826      	ldr	r6, [r4, #0]
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
  }
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007410:	2302      	movs	r3, #2
 8007412:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007416:	69b5      	ldr	r5, [r6, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);

  /* Sets Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8007418:	4b3a      	ldr	r3, [pc, #232]	; (8007504 <HAL_LTDC_Init+0x10c>)
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800741a:	f025 4570 	bic.w	r5, r5, #4026531840	; 0xf0000000
 800741e:	61b5      	str	r5, [r6, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007420:	f8d4 e000 	ldr.w	lr, [r4]
 8007424:	6865      	ldr	r5, [r4, #4]
 8007426:	f8de 6018 	ldr.w	r6, [lr, #24]
 800742a:	68a7      	ldr	r7, [r4, #8]
 800742c:	432e      	orrs	r6, r5
 800742e:	4337      	orrs	r7, r6
 8007430:	68e6      	ldr	r6, [r4, #12]
 8007432:	6925      	ldr	r5, [r4, #16]
 8007434:	433e      	orrs	r6, r7
 8007436:	4335      	orrs	r5, r6
 8007438:	f8ce 5018 	str.w	r5, [lr, #24]
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);

  /* Sets Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800743c:	6825      	ldr	r5, [r4, #0]
 800743e:	68ae      	ldr	r6, [r5, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);

  /* Sets Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8007440:	4618      	mov	r0, r3
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);

  /* Sets Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007442:	4619      	mov	r1, r3
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);

  /* Sets Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8007444:	461a      	mov	r2, r3
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);

  /* Sets Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8007446:	4033      	ands	r3, r6
 8007448:	60ab      	str	r3, [r5, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800744a:	6825      	ldr	r5, [r4, #0]
 800744c:	69a3      	ldr	r3, [r4, #24]
 800744e:	68af      	ldr	r7, [r5, #8]
 8007450:	6966      	ldr	r6, [r4, #20]
 8007452:	433b      	orrs	r3, r7
 8007454:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8007458:	60ab      	str	r3, [r5, #8]

  /* Sets Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800745a:	6823      	ldr	r3, [r4, #0]
 800745c:	68dd      	ldr	r5, [r3, #12]
 800745e:	4028      	ands	r0, r5
 8007460:	60d8      	str	r0, [r3, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007462:	6820      	ldr	r0, [r4, #0]
 8007464:	6a23      	ldr	r3, [r4, #32]
 8007466:	68c6      	ldr	r6, [r0, #12]
 8007468:	69e5      	ldr	r5, [r4, #28]
 800746a:	4333      	orrs	r3, r6
 800746c:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8007470:	60c3      	str	r3, [r0, #12]

  /* Sets Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007472:	6823      	ldr	r3, [r4, #0]
 8007474:	6918      	ldr	r0, [r3, #16]
 8007476:	4001      	ands	r1, r0
 8007478:	6119      	str	r1, [r3, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800747a:	6821      	ldr	r1, [r4, #0]
 800747c:	690d      	ldr	r5, [r1, #16]
 800747e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007480:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007482:	432b      	orrs	r3, r5
 8007484:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007488:	610b      	str	r3, [r1, #16]

  /* Sets Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800748a:	6823      	ldr	r3, [r4, #0]
 800748c:	6959      	ldr	r1, [r3, #20]
 800748e:	400a      	ands	r2, r1
 8007490:	615a      	str	r2, [r3, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8007492:	6822      	ldr	r2, [r4, #0]
 8007494:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007496:	6950      	ldr	r0, [r2, #20]
 8007498:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800749a:	4303      	orrs	r3, r0
 800749c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80074a0:	6153      	str	r3, [r2, #20]

  /* Sets the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80074a2:	6821      	ldr	r1, [r4, #0]
  tmp = (hltdc->Init.TotalWidth << 16U);
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);

  /* Sets the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80074a4:	f894 0036 	ldrb.w	r0, [r4, #54]	; 0x36
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80074a8:	6aca      	ldr	r2, [r1, #44]	; 0x2c
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
  tmp = (hltdc->Init.TotalWidth << 16U);
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);

  /* Sets the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80074aa:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80074ae:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80074b2:	62ca      	str	r2, [r1, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80074b4:	6821      	ldr	r1, [r4, #0]
 80074b6:	f894 5034 	ldrb.w	r5, [r4, #52]	; 0x34
 80074ba:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80074bc:	432a      	orrs	r2, r5
 80074be:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80074c2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80074c6:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Enable the transfer Error interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE);
 80074c8:	6822      	ldr	r2, [r4, #0]
 80074ca:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80074cc:	f043 0304 	orr.w	r3, r3, #4
 80074d0:	6353      	str	r3, [r2, #52]	; 0x34

  /* Enable the FIFO underrun interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);
 80074d2:	6822      	ldr	r2, [r4, #0]
 80074d4:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80074d6:	f043 0302 	orr.w	r3, r3, #2
 80074da:	6353      	str	r3, [r2, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80074dc:	6821      	ldr	r1, [r4, #0]
 80074de:	698b      	ldr	r3, [r1, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 80074e0:	2200      	movs	r2, #0

  /* Enable the FIFO underrun interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80074e2:	f043 0301 	orr.w	r3, r3, #1

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80074e6:	2501      	movs	r5, #1

  /* Enable the FIFO underrun interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80074e8:	618b      	str	r3, [r1, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 80074ea:	f8c4 20a4 	str.w	r2, [r4, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80074ee:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1

  return HAL_OK;
 80074f2:	4610      	mov	r0, r2
 80074f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity));

  if(hltdc->State == HAL_LTDC_STATE_RESET)
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80074f6:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80074fa:	f7fb f87d 	bl	80025f8 <HAL_LTDC_MspInit>
 80074fe:	e786      	b.n	800740e <HAL_LTDC_Init+0x16>
  uint32_t tmp = 0U, tmp1 = 0U;

  /* Check the LTDC peripheral state */
  if(hltdc == NULL)
  {
    return HAL_ERROR;
 8007500:	2001      	movs	r0, #1
 8007502:	4770      	bx	lr
 8007504:	f000f800 	.word	0xf000f800
 8007508:	4770      	bx	lr
 800750a:	bf00      	nop

0800750c <HAL_LTDC_DeInit>:
  *                the configuration information for the LTDC.
  * @retval None
  */

HAL_StatusTypeDef HAL_LTDC_DeInit(LTDC_HandleTypeDef *hltdc)
{
 800750c:	b510      	push	{r4, lr}
 800750e:	4604      	mov	r4, r0
  /* DeInit the low level hardware */
  HAL_LTDC_MspDeInit(hltdc); 
 8007510:	f7fb f8f0 	bl	80026f4 <HAL_LTDC_MspDeInit>

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007514:	2000      	movs	r0, #0
 8007516:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_RESET;

  /* Release Lock */
  __HAL_UNLOCK(hltdc);
 800751a:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_RESET;
 800751e:	f884 00a1 	strb.w	r0, [r4, #161]	; 0xa1

  /* Release Lock */
  __HAL_UNLOCK(hltdc);

  return HAL_OK;
}
 8007522:	bd10      	pop	{r4, pc}

08007524 <HAL_LTDC_ErrorCallback>:
 8007524:	4770      	bx	lr
 8007526:	bf00      	nop

08007528 <HAL_LTDC_LineEventCallback>:
 8007528:	4770      	bx	lr
 800752a:	bf00      	nop

0800752c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc: pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800752c:	4770      	bx	lr
 800752e:	bf00      	nop

08007530 <HAL_LTDC_IRQHandler>:
  * @param  hltdc: pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.  
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007530:	b510      	push	{r4, lr}
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_TE) != RESET)
 8007532:	6803      	ldr	r3, [r0, #0]
 8007534:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007536:	0751      	lsls	r1, r2, #29
  * @param  hltdc: pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.  
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007538:	4604      	mov	r4, r0
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_TE) != RESET)
 800753a:	d502      	bpl.n	8007542 <HAL_LTDC_IRQHandler+0x12>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_TE) != RESET)
 800753c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800753e:	0752      	lsls	r2, r2, #29
 8007540:	d434      	bmi.n	80075ac <HAL_LTDC_IRQHandler+0x7c>
      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
    }
  }
  /* FIFO underrun Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_FU) != RESET)
 8007542:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007544:	0790      	lsls	r0, r2, #30
 8007546:	d502      	bpl.n	800754e <HAL_LTDC_IRQHandler+0x1e>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_FU) != RESET)
 8007548:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800754a:	0791      	lsls	r1, r2, #30
 800754c:	d444      	bmi.n	80075d8 <HAL_LTDC_IRQHandler+0xa8>
      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
    }
  }
  /* Line Interrupt management ************************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_LI) != RESET)
 800754e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007550:	07d2      	lsls	r2, r2, #31
 8007552:	d502      	bpl.n	800755a <HAL_LTDC_IRQHandler+0x2a>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_LI) != RESET)
 8007554:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007556:	07d0      	lsls	r0, r2, #31
 8007558:	d417      	bmi.n	800758a <HAL_LTDC_IRQHandler+0x5a>
      /* Line interrupt Callback */
      HAL_LTDC_LineEventCallback(hltdc);
    }
  }
  /* Register reload Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_RR) != RESET)
 800755a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800755c:	0711      	lsls	r1, r2, #28
 800755e:	d502      	bpl.n	8007566 <HAL_LTDC_IRQHandler+0x36>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_RR) != RESET)
 8007560:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007562:	0712      	lsls	r2, r2, #28
 8007564:	d400      	bmi.n	8007568 <HAL_LTDC_IRQHandler+0x38>
 8007566:	bd10      	pop	{r4, pc}
    {
      /* Disable the register reload interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007568:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800756a:	f022 0208 	bic.w	r2, r2, #8
 800756e:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Clear the register reload flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007570:	6821      	ldr	r1, [r4, #0]
 8007572:	2008      	movs	r0, #8
      
      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 8007574:	2201      	movs	r2, #1
      
      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 8007576:	2300      	movs	r3, #0
    {
      /* Disable the register reload interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
      
      /* Clear the register reload flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007578:	63c8      	str	r0, [r1, #60]	; 0x3c
      
      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
      
      /* Register reload interrupt Callback */
      HAL_LTDC_ReloadEventCallback(hltdc);
 800757a:	4620      	mov	r0, r4
      
      /* Clear the register reload flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
      
      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 800757c:	f884 20a1 	strb.w	r2, [r4, #161]	; 0xa1
      
      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 8007580:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
      
      /* Register reload interrupt Callback */
      HAL_LTDC_ReloadEventCallback(hltdc);
 8007584:	f7ff ffd2 	bl	800752c <HAL_LTDC_ReloadEventCallback>
 8007588:	bd10      	pop	{r4, pc}
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_LI) != RESET)
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_LI) != RESET)
    {
      /* Disable the Line interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800758a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800758c:	f022 0201 	bic.w	r2, r2, #1
 8007590:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the Line interrupt flag */  
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007592:	6821      	ldr	r1, [r4, #0]
 8007594:	2301      	movs	r3, #1

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 8007596:	2200      	movs	r2, #0
    {
      /* Disable the Line interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);

      /* Clear the Line interrupt flag */  
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007598:	63cb      	str	r3, [r1, #60]	; 0x3c

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);

      /* Line interrupt Callback */
      HAL_LTDC_LineEventCallback(hltdc);
 800759a:	4620      	mov	r0, r4

      /* Clear the Line interrupt flag */  
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 800759c:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 80075a0:	f884 20a0 	strb.w	r2, [r4, #160]	; 0xa0

      /* Line interrupt Callback */
      HAL_LTDC_LineEventCallback(hltdc);
 80075a4:	f7ff ffc0 	bl	8007528 <HAL_LTDC_LineEventCallback>
 80075a8:	6823      	ldr	r3, [r4, #0]
 80075aa:	e7d6      	b.n	800755a <HAL_LTDC_IRQHandler+0x2a>
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_TE) != RESET)
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_TE) != RESET)
    {
      /* Disable the transfer Error interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80075ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075ae:	f022 0204 	bic.w	r2, r2, #4
 80075b2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the transfer error flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80075b4:	6803      	ldr	r3, [r0, #0]
 80075b6:	2204      	movs	r2, #4
 80075b8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80075ba:	f8d0 30a4 	ldr.w	r3, [r0, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 80075be:	2100      	movs	r1, #0

      /* Clear the transfer error flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80075c0:	f043 0301 	orr.w	r3, r3, #1
 80075c4:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 80075c8:	f880 10a0 	strb.w	r1, [r0, #160]	; 0xa0

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 80075cc:	f880 20a1 	strb.w	r2, [r0, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);

      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 80075d0:	f7ff ffa8 	bl	8007524 <HAL_LTDC_ErrorCallback>
 80075d4:	6823      	ldr	r3, [r4, #0]
 80075d6:	e7b4      	b.n	8007542 <HAL_LTDC_IRQHandler+0x12>
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_FU) != RESET)
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_FU) != RESET)
    {
      /* Disable the FIFO underrun interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80075d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075da:	f022 0202 	bic.w	r2, r2, #2
 80075de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the FIFO underrun flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80075e0:	6823      	ldr	r3, [r4, #0]
 80075e2:	2202      	movs	r2, #2
 80075e4:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80075e6:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 80075ea:	2204      	movs	r2, #4

      /* Clear the FIFO underrun flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80075ec:	f043 0302 	orr.w	r3, r3, #2

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 80075f0:	2100      	movs	r1, #0

      /* Clear the FIFO underrun flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80075f2:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 80075f6:	f884 10a0 	strb.w	r1, [r4, #160]	; 0xa0

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 80075fa:	f884 20a1 	strb.w	r2, [r4, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
      
      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 80075fe:	4620      	mov	r0, r4
 8007600:	f7ff ff90 	bl	8007524 <HAL_LTDC_ErrorCallback>
 8007604:	6823      	ldr	r3, [r4, #0]
 8007606:	e7a2      	b.n	800754e <HAL_LTDC_IRQHandler+0x1e>

08007608 <HAL_LTDC_ConfigLayer>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007608:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 800760c:	2b01      	cmp	r3, #1
 800760e:	d101      	bne.n	8007614 <HAL_LTDC_ConfigLayer+0xc>
 8007610:	2002      	movs	r0, #2
 8007612:	4770      	bx	lr
  *                    This parameter can be one of the following values:
  *                    0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
 8007614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Process locked */
  __HAL_LOCK(hltdc);
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007618:	2302      	movs	r3, #2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
  /* Process locked */
  __HAL_LOCK(hltdc);
 800761a:	f04f 0801 	mov.w	r8, #1
 800761e:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007622:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  assert_param(IS_LTDC_ALPHA(pLayerCfg->Alpha0));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 8007626:	460d      	mov	r5, r1
 8007628:	4606      	mov	r6, r0
 800762a:	4696      	mov	lr, r2
 800762c:	460f      	mov	r7, r1
 800762e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007630:	2434      	movs	r4, #52	; 0x34
 8007632:	fb04 640e 	mla	r4, r4, lr, r6
 8007636:	3438      	adds	r4, #56	; 0x38
 8007638:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800763a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800763c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800763e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007640:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007642:	682b      	ldr	r3, [r5, #0]
 8007644:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */  
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007646:	4672      	mov	r2, lr
 8007648:	4630      	mov	r0, r6
 800764a:	4639      	mov	r1, r7
 800764c:	f7ff fe16 	bl	800727c <LTDC_SetConfig>

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007650:	6832      	ldr	r2, [r6, #0]

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007652:	2300      	movs	r3, #0

  /* Configure the LTDC Layer */  
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007654:	f8c2 8024 	str.w	r8, [r2, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8007658:	f886 80a1 	strb.w	r8, [r6, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800765c:	f886 30a0 	strb.w	r3, [r6, #160]	; 0xa0

  return HAL_OK;
 8007660:	4618      	mov	r0, r3
 8007662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007666:	bf00      	nop

08007668 <HAL_LTDC_ConfigColorKeying>:
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
 8007668:	4603      	mov	r3, r0
  /* Process locked */
  __HAL_LOCK(hltdc);
 800766a:	f890 00a0 	ldrb.w	r0, [r0, #160]	; 0xa0
 800766e:	2801      	cmp	r0, #1
 8007670:	d01c      	beq.n	80076ac <HAL_LTDC_ConfigColorKeying+0x44>
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
 8007672:	b430      	push	{r4, r5}

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Configures the default color values */
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 8007674:	6818      	ldr	r0, [r3, #0]
 8007676:	01d2      	lsls	r2, r2, #7
 8007678:	3084      	adds	r0, #132	; 0x84
 800767a:	4410      	add	r0, r2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 800767c:	2401      	movs	r4, #1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800767e:	2502      	movs	r5, #2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007680:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007684:	f883 50a1 	strb.w	r5, [r3, #161]	; 0xa1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Configures the default color values */
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 8007688:	68c5      	ldr	r5, [r0, #12]
 800768a:	f005 457f 	and.w	r5, r5, #4278190080	; 0xff000000
 800768e:	60c5      	str	r5, [r0, #12]
  LTDC_LAYER(hltdc, LayerIdx)->CKCR  = RGBValue;
 8007690:	6818      	ldr	r0, [r3, #0]
 8007692:	3084      	adds	r0, #132	; 0x84
 8007694:	4402      	add	r2, r0

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007696:	2500      	movs	r5, #0
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Configures the default color values */
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
  LTDC_LAYER(hltdc, LayerIdx)->CKCR  = RGBValue;
 8007698:	60d1      	str	r1, [r2, #12]

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	6254      	str	r4, [r2, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800769e:	f883 40a1 	strb.w	r4, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80076a2:	f883 50a0 	strb.w	r5, [r3, #160]	; 0xa0

  return HAL_OK;
 80076a6:	4628      	mov	r0, r5
}
 80076a8:	bc30      	pop	{r4, r5}
 80076aa:	4770      	bx	lr
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 80076ac:	2002      	movs	r0, #2
 80076ae:	4770      	bx	lr

080076b0 <HAL_LTDC_ConfigCLUT>:
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigCLUT(LTDC_HandleTypeDef *hltdc, uint32_t *pCLUT, uint32_t CLUTSize, uint32_t LayerIdx)
{
 80076b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmp = 0U;
  uint32_t counter = 0U;
  uint32_t pcounter = 0U;

  /* Process locked */
  __HAL_LOCK(hltdc);
 80076b2:	f890 40a0 	ldrb.w	r4, [r0, #160]	; 0xa0
 80076b6:	2c01      	cmp	r4, #1
 80076b8:	d033      	beq.n	8007722 <HAL_LTDC_ConfigCLUT+0x72>
 80076ba:	2501      	movs	r5, #1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;  
 80076bc:	2402      	movs	r4, #2
  uint32_t tmp = 0U;
  uint32_t counter = 0U;
  uint32_t pcounter = 0U;

  /* Process locked */
  __HAL_LOCK(hltdc);
 80076be:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;  
 80076c2:	f880 40a1 	strb.w	r4, [r0, #161]	; 0xa1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx)); 

  for(counter = 0U; (counter < CLUTSize); counter++)
 80076c6:	b322      	cbz	r2, 8007712 <HAL_LTDC_ConfigCLUT+0x62>
  {
    if(hltdc->LayerCfg[LayerIdx].PixelFormat == LTDC_PIXEL_FORMAT_AL44)
 80076c8:	f04f 0e34 	mov.w	lr, #52	; 0x34
 80076cc:	fb0e 0e03 	mla	lr, lr, r3, r0
  hltdc->State = HAL_LTDC_STATE_BUSY;  

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx)); 

  for(counter = 0U; (counter < CLUTSize); counter++)
 80076d0:	460f      	mov	r7, r1
 80076d2:	01db      	lsls	r3, r3, #7
 80076d4:	2600      	movs	r6, #0
 80076d6:	e010      	b.n	80076fa <HAL_LTDC_ConfigCLUT+0x4a>
    {
      tmp  = (((counter + 16U*counter) << 24U) | ((uint32_t)(*pCLUT) & 0xFFU) | ((uint32_t)(*pCLUT) & 0xFF00U) | ((uint32_t)(*pCLUT) & 0xFF0000U));
    }
    else
    { 
      tmp  = ((counter << 24U) | ((uint32_t)(*pCLUT) & 0xFFU) | ((uint32_t)(*pCLUT) & 0xFF00U) | ((uint32_t)(*pCLUT) & 0xFF0000U));
 80076d8:	683d      	ldr	r5, [r7, #0]
 80076da:	f831 4026 	ldrh.w	r4, [r1, r6, lsl #2]
 80076de:	f405 057f 	and.w	r5, r5, #16711680	; 0xff0000
 80076e2:	4325      	orrs	r5, r4
 80076e4:	ea45 6506 	orr.w	r5, r5, r6, lsl #24
    }
    pcounter = (uint32_t)pCLUT + sizeof(*pCLUT);
    pCLUT = (uint32_t *)pcounter;

    /* Specifies the C-LUT address and RGB value */
    LTDC_LAYER(hltdc, LayerIdx)->CLUTWR  = tmp;
 80076e8:	6804      	ldr	r4, [r0, #0]
 80076ea:	3484      	adds	r4, #132	; 0x84
 80076ec:	441c      	add	r4, r3
  hltdc->State = HAL_LTDC_STATE_BUSY;  

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx)); 

  for(counter = 0U; (counter < CLUTSize); counter++)
 80076ee:	3601      	adds	r6, #1
 80076f0:	42b2      	cmp	r2, r6
 80076f2:	f107 0704 	add.w	r7, r7, #4
    }
    pcounter = (uint32_t)pCLUT + sizeof(*pCLUT);
    pCLUT = (uint32_t *)pcounter;

    /* Specifies the C-LUT address and RGB value */
    LTDC_LAYER(hltdc, LayerIdx)->CLUTWR  = tmp;
 80076f6:	6425      	str	r5, [r4, #64]	; 0x40
  hltdc->State = HAL_LTDC_STATE_BUSY;  

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx)); 

  for(counter = 0U; (counter < CLUTSize); counter++)
 80076f8:	d00b      	beq.n	8007712 <HAL_LTDC_ConfigCLUT+0x62>
  {
    if(hltdc->LayerCfg[LayerIdx].PixelFormat == LTDC_PIXEL_FORMAT_AL44)
 80076fa:	f8de 4048 	ldr.w	r4, [lr, #72]	; 0x48
 80076fe:	2c06      	cmp	r4, #6
 8007700:	d1ea      	bne.n	80076d8 <HAL_LTDC_ConfigCLUT+0x28>
    {
      tmp  = (((counter + 16U*counter) << 24U) | ((uint32_t)(*pCLUT) & 0xFFU) | ((uint32_t)(*pCLUT) & 0xFF00U) | ((uint32_t)(*pCLUT) & 0xFF0000U));
 8007702:	683c      	ldr	r4, [r7, #0]
 8007704:	eb06 1506 	add.w	r5, r6, r6, lsl #4
 8007708:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 800770c:	ea44 6505 	orr.w	r5, r4, r5, lsl #24
 8007710:	e7ea      	b.n	80076e8 <HAL_LTDC_ConfigCLUT+0x38>
  
  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);  
 8007712:	2300      	movs	r3, #0
    /* Specifies the C-LUT address and RGB value */
    LTDC_LAYER(hltdc, LayerIdx)->CLUTWR  = tmp;
  }
  
  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 8007714:	2201      	movs	r2, #1
 8007716:	f880 20a1 	strb.w	r2, [r0, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);  
 800771a:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0

  return HAL_OK;
 800771e:	4618      	mov	r0, r3
 8007720:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint32_t tmp = 0U;
  uint32_t counter = 0U;
  uint32_t pcounter = 0U;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007722:	2002      	movs	r0, #2

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);  

  return HAL_OK;
}
 8007724:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007726:	bf00      	nop

08007728 <HAL_LTDC_EnableColorKeying>:
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007728:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 800772c:	2a01      	cmp	r2, #1
 800772e:	d018      	beq.n	8007762 <HAL_LTDC_EnableColorKeying+0x3a>
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{  
 8007730:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 8007732:	6802      	ldr	r2, [r0, #0]
 8007734:	4603      	mov	r3, r0
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007736:	2401      	movs	r4, #1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 8007738:	01c9      	lsls	r1, r1, #7
 800773a:	3284      	adds	r2, #132	; 0x84
{  
  /* Process locked */
  __HAL_LOCK(hltdc);

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800773c:	2002      	movs	r0, #2
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{  
  /* Process locked */
  __HAL_LOCK(hltdc);
 800773e:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007742:	f883 00a1 	strb.w	r0, [r3, #161]	; 0xa1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 8007746:	5850      	ldr	r0, [r2, r1]
 8007748:	f040 0002 	orr.w	r0, r0, #2
 800774c:	5050      	str	r0, [r2, r1]

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800774e:	6819      	ldr	r1, [r3, #0]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007750:	2200      	movs	r2, #0

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007752:	624c      	str	r4, [r1, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 8007754:	f883 40a1 	strb.w	r4, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007758:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;  
 800775c:	4610      	mov	r0, r2
}
 800775e:	bc10      	pop	{r4}
 8007760:	4770      	bx	lr
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007762:	2002      	movs	r0, #2
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop

08007768 <HAL_LTDC_DisableColorKeying>:
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_DisableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007768:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 800776c:	2a01      	cmp	r2, #1
 800776e:	d018      	beq.n	80077a2 <HAL_LTDC_DisableColorKeying+0x3a>
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_DisableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 8007770:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_COLKEN;
 8007772:	6802      	ldr	r2, [r0, #0]
 8007774:	4603      	mov	r3, r0
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_DisableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007776:	2401      	movs	r4, #1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_COLKEN;
 8007778:	01c9      	lsls	r1, r1, #7
 800777a:	3284      	adds	r2, #132	; 0x84
{
  /* Process locked */
  __HAL_LOCK(hltdc);

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800777c:	2002      	movs	r0, #2
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_DisableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 800777e:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007782:	f883 00a1 	strb.w	r0, [r3, #161]	; 0xa1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_COLKEN;
 8007786:	5850      	ldr	r0, [r2, r1]
 8007788:	f020 0002 	bic.w	r0, r0, #2
 800778c:	5050      	str	r0, [r2, r1]

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800778e:	6819      	ldr	r1, [r3, #0]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007790:	2200      	movs	r2, #0

  /* Disable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_COLKEN;

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007792:	624c      	str	r4, [r1, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 8007794:	f883 40a1 	strb.w	r4, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007798:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800779c:	4610      	mov	r0, r2
}
 800779e:	bc10      	pop	{r4}
 80077a0:	4770      	bx	lr
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_DisableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 80077a2:	2002      	movs	r0, #2
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop

080077a8 <HAL_LTDC_EnableCLUT>:
  */
HAL_StatusTypeDef HAL_LTDC_EnableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{

  /* Process locked */
  __HAL_LOCK(hltdc);
 80077a8:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 80077ac:	2a01      	cmp	r2, #1
 80077ae:	d018      	beq.n	80077e2 <HAL_LTDC_EnableCLUT+0x3a>
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 80077b0:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_CLUTEN;
 80077b2:	6802      	ldr	r2, [r0, #0]
 80077b4:	4603      	mov	r3, r0
  */
HAL_StatusTypeDef HAL_LTDC_EnableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{

  /* Process locked */
  __HAL_LOCK(hltdc);
 80077b6:	2401      	movs	r4, #1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_CLUTEN;
 80077b8:	01c9      	lsls	r1, r1, #7
 80077ba:	3284      	adds	r2, #132	; 0x84

  /* Process locked */
  __HAL_LOCK(hltdc);

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80077bc:	2002      	movs	r0, #2
  */
HAL_StatusTypeDef HAL_LTDC_EnableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{

  /* Process locked */
  __HAL_LOCK(hltdc);
 80077be:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80077c2:	f883 00a1 	strb.w	r0, [r3, #161]	; 0xa1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_CLUTEN;
 80077c6:	5850      	ldr	r0, [r2, r1]
 80077c8:	f040 0010 	orr.w	r0, r0, #16
 80077cc:	5050      	str	r0, [r2, r1]

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80077ce:	6819      	ldr	r1, [r3, #0]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80077d0:	2200      	movs	r2, #0

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_CLUTEN;

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80077d2:	624c      	str	r4, [r1, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 80077d4:	f883 40a1 	strb.w	r4, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80077d8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80077dc:	4610      	mov	r0, r2
}
 80077de:	bc10      	pop	{r4}
 80077e0:	4770      	bx	lr
  */
HAL_StatusTypeDef HAL_LTDC_EnableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{

  /* Process locked */
  __HAL_LOCK(hltdc);
 80077e2:	2002      	movs	r0, #2
 80077e4:	4770      	bx	lr
 80077e6:	bf00      	nop

080077e8 <HAL_LTDC_DisableCLUT>:
  */
HAL_StatusTypeDef HAL_LTDC_DisableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 
  /* Process locked */
  __HAL_LOCK(hltdc);
 80077e8:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 80077ec:	2a01      	cmp	r2, #1
 80077ee:	d018      	beq.n	8007822 <HAL_LTDC_DisableCLUT+0x3a>
  *                   This parameter can be one of the following values:
  *                   0 or 1   
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_DisableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 80077f0:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN;
 80077f2:	6802      	ldr	r2, [r0, #0]
 80077f4:	4603      	mov	r3, r0
  */
HAL_StatusTypeDef HAL_LTDC_DisableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 
  /* Process locked */
  __HAL_LOCK(hltdc);
 80077f6:	2401      	movs	r4, #1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN;
 80077f8:	01c9      	lsls	r1, r1, #7
 80077fa:	3284      	adds	r2, #132	; 0x84
 
  /* Process locked */
  __HAL_LOCK(hltdc);

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80077fc:	2002      	movs	r0, #2
  */
HAL_StatusTypeDef HAL_LTDC_DisableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 
  /* Process locked */
  __HAL_LOCK(hltdc);
 80077fe:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007802:	f883 00a1 	strb.w	r0, [r3, #161]	; 0xa1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN;
 8007806:	5850      	ldr	r0, [r2, r1]
 8007808:	f020 0010 	bic.w	r0, r0, #16
 800780c:	5050      	str	r0, [r2, r1]

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800780e:	6819      	ldr	r1, [r3, #0]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007810:	2200      	movs	r2, #0

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN;

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007812:	624c      	str	r4, [r1, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 8007814:	f883 40a1 	strb.w	r4, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007818:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800781c:	4610      	mov	r0, r2
}
 800781e:	bc10      	pop	{r4}
 8007820:	4770      	bx	lr
  */
HAL_StatusTypeDef HAL_LTDC_DisableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007822:	2002      	movs	r0, #2
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop

08007828 <HAL_LTDC_EnableDither>:
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007828:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 800782c:	2a01      	cmp	r2, #1
 800782e:	d014      	beq.n	800785a <HAL_LTDC_EnableDither+0x32>
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8007830:	b410      	push	{r4}
 8007832:	4603      	mov	r3, r0
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007834:	2401      	movs	r4, #1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DTEN;
 8007836:	480a      	ldr	r0, [pc, #40]	; (8007860 <HAL_LTDC_EnableDither+0x38>)
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007838:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800783c:	2202      	movs	r2, #2
 800783e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DTEN;
 8007842:	6982      	ldr	r2, [r0, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007844:	2100      	movs	r1, #0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DTEN;
 8007846:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800784a:	6182      	str	r2, [r0, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 800784c:	f883 40a1 	strb.w	r4, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007850:	f883 10a0 	strb.w	r1, [r3, #160]	; 0xa0

  return HAL_OK;
 8007854:	4608      	mov	r0, r1
}
 8007856:	bc10      	pop	{r4}
 8007858:	4770      	bx	lr
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 800785a:	2002      	movs	r0, #2
 800785c:	4770      	bx	lr
 800785e:	bf00      	nop
 8007860:	40016800 	.word	0x40016800

08007864 <HAL_LTDC_DisableDither>:
  */

HAL_StatusTypeDef HAL_LTDC_DisableDither(LTDC_HandleTypeDef *hltdc)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007864:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 8007868:	2a01      	cmp	r2, #1
 800786a:	d014      	beq.n	8007896 <HAL_LTDC_DisableDither+0x32>
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_DisableDither(LTDC_HandleTypeDef *hltdc)
{
 800786c:	b410      	push	{r4}
 800786e:	4603      	mov	r3, r0
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007870:	2401      	movs	r4, #1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;

  /* Disable Dither by setting DTEN bit */
  LTDC->GCR &= ~(uint32_t)LTDC_GCR_DTEN;
 8007872:	480a      	ldr	r0, [pc, #40]	; (800789c <HAL_LTDC_DisableDither+0x38>)
  */

HAL_StatusTypeDef HAL_LTDC_DisableDither(LTDC_HandleTypeDef *hltdc)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007874:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007878:	2202      	movs	r2, #2
 800787a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Disable Dither by setting DTEN bit */
  LTDC->GCR &= ~(uint32_t)LTDC_GCR_DTEN;
 800787e:	6982      	ldr	r2, [r0, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007880:	2100      	movs	r1, #0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;

  /* Disable Dither by setting DTEN bit */
  LTDC->GCR &= ~(uint32_t)LTDC_GCR_DTEN;
 8007882:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007886:	6182      	str	r2, [r0, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007888:	f883 40a1 	strb.w	r4, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800788c:	f883 10a0 	strb.w	r1, [r3, #160]	; 0xa0

  return HAL_OK;
 8007890:	4608      	mov	r0, r1
}
 8007892:	bc10      	pop	{r4}
 8007894:	4770      	bx	lr
  */

HAL_StatusTypeDef HAL_LTDC_DisableDither(LTDC_HandleTypeDef *hltdc)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007896:	2002      	movs	r0, #2
 8007898:	4770      	bx	lr
 800789a:	bf00      	nop
 800789c:	40016800 	.word	0x40016800

080078a0 <HAL_LTDC_SetWindowSize>:
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetWindowSize(LTDC_HandleTypeDef *hltdc, uint32_t XSize, uint32_t YSize, uint32_t LayerIdx) 
{
 80078a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 80078a4:	f890 50a0 	ldrb.w	r5, [r0, #160]	; 0xa0
 80078a8:	2d01      	cmp	r5, #1
 80078aa:	d102      	bne.n	80078b2 <HAL_LTDC_SetWindowSize+0x12>
 80078ac:	2002      	movs	r0, #2

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);

  return HAL_OK;
}
 80078ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));
  assert_param(IS_LTDC_CFBLL(XSize));
  assert_param(IS_LTDC_CFBLNBR(YSize));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = 0U;
 80078b2:	2634      	movs	r6, #52	; 0x34
 80078b4:	fb06 f603 	mul.w	r6, r6, r3
 80078b8:	1985      	adds	r5, r0, r6
 80078ba:	4696      	mov	lr, r2
 80078bc:	f04f 0800 	mov.w	r8, #0
 80078c0:	460f      	mov	r7, r1
HAL_StatusTypeDef HAL_LTDC_SetWindowSize(LTDC_HandleTypeDef *hltdc, uint32_t XSize, uint32_t YSize, uint32_t LayerIdx) 
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 80078c2:	f04f 0901 	mov.w	r9, #1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY; 
 80078c6:	f04f 0c02 	mov.w	ip, #2

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 80078ca:	f106 0138 	add.w	r1, r6, #56	; 0x38
HAL_StatusTypeDef HAL_LTDC_SetWindowSize(LTDC_HandleTypeDef *hltdc, uint32_t XSize, uint32_t YSize, uint32_t LayerIdx) 
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 80078ce:	f880 90a0 	strb.w	r9, [r0, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY; 
 80078d2:	f880 c0a1 	strb.w	ip, [r0, #161]	; 0xa1

  /* Reconfigures the frame buffer line number */
  pLayerCfg->ImageHeight = YSize;

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80078d6:	461a      	mov	r2, r3
 80078d8:	4401      	add	r1, r0
  assert_param(IS_LTDC_CFBLL(XSize));
  assert_param(IS_LTDC_CFBLNBR(YSize));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = 0U;
  pLayerCfg->WindowX1 = XSize + pLayerCfg->WindowX0;
 80078da:	63ef      	str	r7, [r5, #60]	; 0x3c

  /* update vertical start/stop */  
  pLayerCfg->WindowY0 = 0U;
  pLayerCfg->WindowY1 = YSize + pLayerCfg->WindowY0;
 80078dc:	f8c5 e044 	str.w	lr, [r5, #68]	; 0x44

  /* Reconfigures the color frame buffer pitch in byte */
  pLayerCfg->ImageWidth = XSize;
 80078e0:	662f      	str	r7, [r5, #96]	; 0x60

  /* Reconfigures the frame buffer line number */
  pLayerCfg->ImageHeight = YSize;
 80078e2:	f8c5 e064 	str.w	lr, [r5, #100]	; 0x64
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));
  assert_param(IS_LTDC_CFBLL(XSize));
  assert_param(IS_LTDC_CFBLNBR(YSize));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = 0U;
 80078e6:	f8c5 8038 	str.w	r8, [r5, #56]	; 0x38
  pLayerCfg->WindowX1 = XSize + pLayerCfg->WindowX0;

  /* update vertical start/stop */  
  pLayerCfg->WindowY0 = 0U;
 80078ea:	f8c5 8040 	str.w	r8, [r5, #64]	; 0x40
 80078ee:	4604      	mov	r4, r0

  /* Reconfigures the frame buffer line number */
  pLayerCfg->ImageHeight = YSize;

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80078f0:	f7ff fcc4 	bl	800727c <LTDC_SetConfig>

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80078f4:	6803      	ldr	r3, [r0, #0]
 80078f6:	f8c3 9024 	str.w	r9, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80078fa:	f884 90a1 	strb.w	r9, [r4, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80078fe:	f884 80a0 	strb.w	r8, [r4, #160]	; 0xa0

  return HAL_OK;
 8007902:	4640      	mov	r0, r8
 8007904:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08007908 <HAL_LTDC_SetWindowPosition>:
  *                         This parameter can be one of the following values:
  *                         0 or 1
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetWindowPosition(LTDC_HandleTypeDef *hltdc, uint32_t X0, uint32_t Y0, uint32_t LayerIdx)
{
 8007908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  LTDC_LayerCfgTypeDef *pLayerCfg;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 800790c:	f890 50a0 	ldrb.w	r5, [r0, #160]	; 0xa0
 8007910:	2d01      	cmp	r5, #1
 8007912:	d102      	bne.n	800791a <HAL_LTDC_SetWindowPosition+0x12>
 8007914:	2002      	movs	r0, #2

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);

  return HAL_OK;
}
 8007916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_LTDC_HCONFIGSP(pLayerCfg->WindowX1));
  assert_param(IS_LTDC_VCONFIGST(pLayerCfg->WindowY0));
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = X0;
 800791a:	2734      	movs	r7, #52	; 0x34
 800791c:	fb07 f703 	mul.w	r7, r7, r3
 8007920:	19c6      	adds	r6, r0, r7
 8007922:	4696      	mov	lr, r2
HAL_StatusTypeDef HAL_LTDC_SetWindowPosition(LTDC_HandleTypeDef *hltdc, uint32_t X0, uint32_t Y0, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007924:	f04f 0801 	mov.w	r8, #1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007928:	2202      	movs	r2, #2
HAL_StatusTypeDef HAL_LTDC_SetWindowPosition(LTDC_HandleTypeDef *hltdc, uint32_t X0, uint32_t Y0, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 800792a:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800792e:	f880 20a1 	strb.w	r2, [r0, #161]	; 0xa1
  pLayerCfg->WindowX0 = X0;
  pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth;

  /* update vertical start/stop */
  pLayerCfg->WindowY0 = Y0;
  pLayerCfg->WindowY1 = Y0 + pLayerCfg->ImageHeight;
 8007932:	6e72      	ldr	r2, [r6, #100]	; 0x64
  assert_param(IS_LTDC_VCONFIGST(pLayerCfg->WindowY0));
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = X0;
  pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth;
 8007934:	6e35      	ldr	r5, [r6, #96]	; 0x60
  assert_param(IS_LTDC_HCONFIGSP(pLayerCfg->WindowX1));
  assert_param(IS_LTDC_VCONFIGST(pLayerCfg->WindowY0));
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = X0;
 8007936:	63b1      	str	r1, [r6, #56]	; 0x38
  pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth;

  /* update vertical start/stop */
  pLayerCfg->WindowY0 = Y0;
  pLayerCfg->WindowY1 = Y0 + pLayerCfg->ImageHeight;
 8007938:	eb02 0c0e 	add.w	ip, r2, lr
  assert_param(IS_LTDC_VCONFIGST(pLayerCfg->WindowY0));
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = X0;
  pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth;
 800793c:	440d      	add	r5, r1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 800793e:	3738      	adds	r7, #56	; 0x38
  /* update vertical start/stop */
  pLayerCfg->WindowY0 = Y0;
  pLayerCfg->WindowY1 = Y0 + pLayerCfg->ImageHeight;

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007940:	461a      	mov	r2, r3
 8007942:	19c1      	adds	r1, r0, r7
  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = X0;
  pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth;

  /* update vertical start/stop */
  pLayerCfg->WindowY0 = Y0;
 8007944:	f8c6 e040 	str.w	lr, [r6, #64]	; 0x40
  assert_param(IS_LTDC_VCONFIGST(pLayerCfg->WindowY0));
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = X0;
  pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth;
 8007948:	63f5      	str	r5, [r6, #60]	; 0x3c

  /* update vertical start/stop */
  pLayerCfg->WindowY0 = Y0;
  pLayerCfg->WindowY1 = Y0 + pLayerCfg->ImageHeight;
 800794a:	f8c6 c044 	str.w	ip, [r6, #68]	; 0x44
 800794e:	4604      	mov	r4, r0

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007950:	f7ff fc94 	bl	800727c <LTDC_SetConfig>

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007954:	6802      	ldr	r2, [r0, #0]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007956:	2300      	movs	r3, #0

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007958:	f8c2 8024 	str.w	r8, [r2, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800795c:	f884 80a1 	strb.w	r8, [r4, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007960:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0

  return HAL_OK;
 8007964:	4618      	mov	r0, r3
 8007966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800796a:	bf00      	nop

0800796c <HAL_LTDC_SetPixelFormat>:
  *                      This parameter can be one of the following values:
  *                      0 or 1.
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetPixelFormat(LTDC_HandleTypeDef *hltdc, uint32_t Pixelformat, uint32_t LayerIdx)
{
 800796c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 800796e:	f890 50a0 	ldrb.w	r5, [r0, #160]	; 0xa0
 8007972:	2d01      	cmp	r5, #1
 8007974:	d101      	bne.n	800797a <HAL_LTDC_SetPixelFormat+0xe>
 8007976:	2002      	movs	r0, #2

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);

  return HAL_OK;
}
 8007978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800797a:	4613      	mov	r3, r2

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];  

  /* Reconfigure the pixel format */
  pLayerCfg->PixelFormat = Pixelformat;
 800797c:	2534      	movs	r5, #52	; 0x34
 800797e:	fb05 f303 	mul.w	r3, r5, r3
 8007982:	18c7      	adds	r7, r0, r3
HAL_StatusTypeDef HAL_LTDC_SetPixelFormat(LTDC_HandleTypeDef *hltdc, uint32_t Pixelformat, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007984:	2501      	movs	r5, #1
 8007986:	460e      	mov	r6, r1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007988:	f04f 0e02 	mov.w	lr, #2
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));
  assert_param(IS_LTDC_PIXEL_FORMAT(Pixelformat));

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];  
 800798c:	f103 0138 	add.w	r1, r3, #56	; 0x38
HAL_StatusTypeDef HAL_LTDC_SetPixelFormat(LTDC_HandleTypeDef *hltdc, uint32_t Pixelformat, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007990:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007994:	f880 e0a1 	strb.w	lr, [r0, #161]	; 0xa1

  /* Reconfigure the pixel format */
  pLayerCfg->PixelFormat = Pixelformat;

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);   
 8007998:	4401      	add	r1, r0

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];  

  /* Reconfigure the pixel format */
  pLayerCfg->PixelFormat = Pixelformat;
 800799a:	64be      	str	r6, [r7, #72]	; 0x48
 800799c:	4604      	mov	r4, r0

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);   
 800799e:	f7ff fc6d 	bl	800727c <LTDC_SetConfig>

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80079a2:	6802      	ldr	r2, [r0, #0]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80079a4:	2300      	movs	r3, #0

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);   

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80079a6:	6255      	str	r5, [r2, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80079a8:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80079ac:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0

  return HAL_OK;
 80079b0:	4618      	mov	r0, r3
 80079b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080079b4 <HAL_LTDC_SetAlpha>:
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAlpha(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx)
{
 80079b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 80079b6:	f890 50a0 	ldrb.w	r5, [r0, #160]	; 0xa0
 80079ba:	2d01      	cmp	r5, #1
 80079bc:	d101      	bne.n	80079c2 <HAL_LTDC_SetAlpha+0xe>
 80079be:	2002      	movs	r0, #2

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);

  return HAL_OK;
}
 80079c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079c2:	4613      	mov	r3, r2

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];

  /* Reconfigure the Alpha value */
  pLayerCfg->Alpha = Alpha;
 80079c4:	2534      	movs	r5, #52	; 0x34
 80079c6:	fb05 f303 	mul.w	r3, r5, r3
 80079ca:	18c7      	adds	r7, r0, r3
HAL_StatusTypeDef HAL_LTDC_SetAlpha(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 80079cc:	2501      	movs	r5, #1
 80079ce:	460e      	mov	r6, r1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80079d0:	f04f 0e02 	mov.w	lr, #2
  /* Check the parameters */
  assert_param(IS_LTDC_ALPHA(Alpha));
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 80079d4:	f103 0138 	add.w	r1, r3, #56	; 0x38
HAL_StatusTypeDef HAL_LTDC_SetAlpha(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 80079d8:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80079dc:	f880 e0a1 	strb.w	lr, [r0, #161]	; 0xa1

  /* Reconfigure the Alpha value */
  pLayerCfg->Alpha = Alpha;

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80079e0:	4401      	add	r1, r0

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];

  /* Reconfigure the Alpha value */
  pLayerCfg->Alpha = Alpha;
 80079e2:	64fe      	str	r6, [r7, #76]	; 0x4c
 80079e4:	4604      	mov	r4, r0

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80079e6:	f7ff fc49 	bl	800727c <LTDC_SetConfig>

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80079ea:	6802      	ldr	r2, [r0, #0]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80079ec:	2300      	movs	r3, #0

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80079ee:	6255      	str	r5, [r2, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80079f0:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80079f4:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0

  return HAL_OK;
 80079f8:	4618      	mov	r0, r3
 80079fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080079fc <HAL_LTDC_SetAddress>:
  *                   This parameter can be one of the following values:
  *                   0 or 1.
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAddress(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)
{
 80079fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 80079fe:	f890 50a0 	ldrb.w	r5, [r0, #160]	; 0xa0
 8007a02:	2d01      	cmp	r5, #1
 8007a04:	d101      	bne.n	8007a0a <HAL_LTDC_SetAddress+0xe>
 8007a06:	2002      	movs	r0, #2

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);

  return HAL_OK;
}
 8007a08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a0a:	4613      	mov	r3, r2

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];

  /* Reconfigure the Address */
  pLayerCfg->FBStartAdress = Address;
 8007a0c:	2534      	movs	r5, #52	; 0x34
 8007a0e:	fb05 f303 	mul.w	r3, r5, r3
 8007a12:	18c7      	adds	r7, r0, r3
HAL_StatusTypeDef HAL_LTDC_SetAddress(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007a14:	2501      	movs	r5, #1
 8007a16:	460e      	mov	r6, r1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007a18:	f04f 0e02 	mov.w	lr, #2

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 8007a1c:	f103 0138 	add.w	r1, r3, #56	; 0x38
HAL_StatusTypeDef HAL_LTDC_SetAddress(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007a20:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007a24:	f880 e0a1 	strb.w	lr, [r0, #161]	; 0xa1

  /* Reconfigure the Address */
  pLayerCfg->FBStartAdress = Address;

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007a28:	4401      	add	r1, r0

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];

  /* Reconfigure the Address */
  pLayerCfg->FBStartAdress = Address;
 8007a2a:	65fe      	str	r6, [r7, #92]	; 0x5c
 8007a2c:	4604      	mov	r4, r0

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007a2e:	f7ff fc25 	bl	800727c <LTDC_SetConfig>

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007a32:	6802      	ldr	r2, [r0, #0]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007a34:	2300      	movs	r3, #0

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007a36:	6255      	str	r5, [r2, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007a38:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007a3c:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0

  return HAL_OK;
 8007a40:	4618      	mov	r0, r3
 8007a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007a44 <HAL_LTDC_SetPitch>:
  * @param  LinePitchInPixels: New line pitch in pixels to configure for LTDC layer 'LayerIdx'.
  * @param  LayerIdx:          LTDC layer index concerned by the modification of line pitch.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetPitch(LTDC_HandleTypeDef *hltdc, uint32_t LinePitchInPixels, uint32_t LayerIdx)
{
 8007a44:	4603      	mov	r3, r0
  uint32_t tmp = 0U;
  uint32_t pitchUpdate = 0U;
  uint32_t pixelFormat = 0U;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007a46:	f890 00a0 	ldrb.w	r0, [r0, #160]	; 0xa0
 8007a4a:	2801      	cmp	r0, #1
 8007a4c:	d039      	beq.n	8007ac2 <HAL_LTDC_SetPitch+0x7e>
  * @param  LinePitchInPixels: New line pitch in pixels to configure for LTDC layer 'LayerIdx'.
  * @param  LayerIdx:          LTDC layer index concerned by the modification of line pitch.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetPitch(LTDC_HandleTypeDef *hltdc, uint32_t LinePitchInPixels, uint32_t LayerIdx)
{
 8007a4e:	b430      	push	{r4, r5}
  
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));
  
  /* get LayerIdx used pixel format */
  pixelFormat = hltdc->LayerCfg[LayerIdx].PixelFormat;
 8007a50:	2034      	movs	r0, #52	; 0x34
 8007a52:	fb00 3002 	mla	r0, r0, r2, r3
  uint32_t tmp = 0U;
  uint32_t pitchUpdate = 0U;
  uint32_t pixelFormat = 0U;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007a56:	2501      	movs	r5, #1
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007a58:	2402      	movs	r4, #2
  uint32_t tmp = 0U;
  uint32_t pitchUpdate = 0U;
  uint32_t pixelFormat = 0U;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007a5a:	f883 50a0 	strb.w	r5, [r3, #160]	; 0xa0
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007a5e:	f883 40a1 	strb.w	r4, [r3, #161]	; 0xa1
  
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));
  
  /* get LayerIdx used pixel format */
  pixelFormat = hltdc->LayerCfg[LayerIdx].PixelFormat;
 8007a62:	6c80      	ldr	r0, [r0, #72]	; 0x48
  
  if(pixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007a64:	bb20      	cbnz	r0, 8007ab0 <HAL_LTDC_SetPitch+0x6c>
  {
    tmp = 4U;
 8007a66:	2404      	movs	r4, #4
  }
  
  pitchUpdate = ((LinePitchInPixels * tmp) << 16U);
  
  /* Clear previously set standard pitch */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR &= ~LTDC_LxCFBLR_CFBP;
 8007a68:	6818      	ldr	r0, [r3, #0]
  
  /* Sets the Reload type as immediate update of LTDC pitch configured above */
  LTDC->SRCR |= LTDC_SRCR_IMR;
 8007a6a:	4d18      	ldr	r5, [pc, #96]	; (8007acc <HAL_LTDC_SetPitch+0x88>)
  }
  
  pitchUpdate = ((LinePitchInPixels * tmp) << 16U);
  
  /* Clear previously set standard pitch */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR &= ~LTDC_LxCFBLR_CFBP;
 8007a6c:	01d2      	lsls	r2, r2, #7
 8007a6e:	3084      	adds	r0, #132	; 0x84
 8007a70:	4410      	add	r0, r2
  
  /* Sets the Reload type as immediate update of LTDC pitch configured above */
  LTDC->SRCR |= LTDC_SRCR_IMR;
  
  /* Set new line pitch value */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR |= pitchUpdate;
 8007a72:	fb01 f104 	mul.w	r1, r1, r4
  }
  
  pitchUpdate = ((LinePitchInPixels * tmp) << 16U);
  
  /* Clear previously set standard pitch */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR &= ~LTDC_LxCFBLR_CFBP;
 8007a76:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8007a78:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8007a7c:	f424 14f8 	bic.w	r4, r4, #2031616	; 0x1f0000
 8007a80:	62c4      	str	r4, [r0, #44]	; 0x2c
  
  /* Sets the Reload type as immediate update of LTDC pitch configured above */
  LTDC->SRCR |= LTDC_SRCR_IMR;
 8007a82:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007a84:	f040 0001 	orr.w	r0, r0, #1
 8007a88:	6268      	str	r0, [r5, #36]	; 0x24
  
  /* Set new line pitch value */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR |= pitchUpdate;
 8007a8a:	6818      	ldr	r0, [r3, #0]
 8007a8c:	3084      	adds	r0, #132	; 0x84
 8007a8e:	4402      	add	r2, r0
  
  /* Sets the Reload type as immediate update of LTDC pitch configured above */
  LTDC->SRCR |= LTDC_SRCR_IMR;
  
  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007a90:	2401      	movs	r4, #1
  
  /* Sets the Reload type as immediate update of LTDC pitch configured above */
  LTDC->SRCR |= LTDC_SRCR_IMR;
  
  /* Set new line pitch value */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR |= pitchUpdate;
 8007a92:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8007a94:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8007a98:	62d1      	str	r1, [r2, #44]	; 0x2c
  
  /* Sets the Reload type as immediate update of LTDC pitch configured above */
  LTDC->SRCR |= LTDC_SRCR_IMR;
 8007a9a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
  
  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
  
  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007a9c:	2100      	movs	r1, #0
  
  /* Set new line pitch value */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR |= pitchUpdate;
  
  /* Sets the Reload type as immediate update of LTDC pitch configured above */
  LTDC->SRCR |= LTDC_SRCR_IMR;
 8007a9e:	4322      	orrs	r2, r4
 8007aa0:	626a      	str	r2, [r5, #36]	; 0x24
  
  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007aa2:	f883 40a1 	strb.w	r4, [r3, #161]	; 0xa1
  
  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007aa6:	f883 10a0 	strb.w	r1, [r3, #160]	; 0xa0
  
  return HAL_OK;  
 8007aaa:	4608      	mov	r0, r1
}
 8007aac:	bc30      	pop	{r4, r5}
 8007aae:	4770      	bx	lr
  
  if(pixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
  {
    tmp = 4U;
  }
  else if (pixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007ab0:	42a8      	cmp	r0, r5
 8007ab2:	d008      	beq.n	8007ac6 <HAL_LTDC_SetPitch+0x82>
  {
    tmp = 3U;
  }
  else if((pixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007ab4:	1e85      	subs	r5, r0, #2
 8007ab6:	42a5      	cmp	r5, r4
 8007ab8:	d9d6      	bls.n	8007a68 <HAL_LTDC_SetPitch+0x24>
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 8007aba:	2807      	cmp	r0, #7
 8007abc:	bf18      	it	ne
 8007abe:	2401      	movne	r4, #1
 8007ac0:	e7d2      	b.n	8007a68 <HAL_LTDC_SetPitch+0x24>
  uint32_t tmp = 0U;
  uint32_t pitchUpdate = 0U;
  uint32_t pixelFormat = 0U;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007ac2:	2002      	movs	r0, #2
 8007ac4:	4770      	bx	lr
  {
    tmp = 4U;
  }
  else if (pixelFormat == LTDC_PIXEL_FORMAT_RGB888)
  {
    tmp = 3U;
 8007ac6:	2403      	movs	r4, #3
 8007ac8:	e7ce      	b.n	8007a68 <HAL_LTDC_SetPitch+0x24>
 8007aca:	bf00      	nop
 8007acc:	40016800 	.word	0x40016800

08007ad0 <HAL_LTDC_ProgramLineEvent>:
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ProgramLineEvent(LTDC_HandleTypeDef *hltdc, uint32_t Line)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007ad0:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 8007ad4:	2a01      	cmp	r2, #1
 8007ad6:	d015      	beq.n	8007b04 <HAL_LTDC_ProgramLineEvent+0x34>
  *                            the configuration information for the LTDC.
  * @param  Line:   Line Interrupt Position.
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ProgramLineEvent(LTDC_HandleTypeDef *hltdc, uint32_t Line)
{
 8007ad8:	b470      	push	{r4, r5, r6}
 8007ada:	4603      	mov	r3, r0
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007adc:	2501      	movs	r5, #1

  /* Check the parameters */
  assert_param(IS_LTDC_LIPOS(Line));

  /* Enable the Line interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_LI);
 8007ade:	6800      	ldr	r0, [r0, #0]
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ProgramLineEvent(LTDC_HandleTypeDef *hltdc, uint32_t Line)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007ae0:	f883 50a0 	strb.w	r5, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007ae4:	2202      	movs	r2, #2
 8007ae6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Check the parameters */
  assert_param(IS_LTDC_LIPOS(Line));

  /* Enable the Line interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_LI);
 8007aea:	6b42      	ldr	r2, [r0, #52]	; 0x34

  /* Sets the Line Interrupt position */
  LTDC->LIPCR = (uint32_t)Line;
 8007aec:	4e06      	ldr	r6, [pc, #24]	; (8007b08 <HAL_LTDC_ProgramLineEvent+0x38>)

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007aee:	2400      	movs	r4, #0

  /* Check the parameters */
  assert_param(IS_LTDC_LIPOS(Line));

  /* Enable the Line interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_LI);
 8007af0:	432a      	orrs	r2, r5
 8007af2:	6342      	str	r2, [r0, #52]	; 0x34

  /* Sets the Line Interrupt position */
  LTDC->LIPCR = (uint32_t)Line;
 8007af4:	6431      	str	r1, [r6, #64]	; 0x40

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007af6:	f883 50a1 	strb.w	r5, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007afa:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  return HAL_OK;
 8007afe:	4620      	mov	r0, r4
}
 8007b00:	bc70      	pop	{r4, r5, r6}
 8007b02:	4770      	bx	lr
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ProgramLineEvent(LTDC_HandleTypeDef *hltdc, uint32_t Line)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007b04:	2002      	movs	r0, #2
 8007b06:	4770      	bx	lr
 8007b08:	40016800 	.word	0x40016800

08007b0c <HAL_LTDC_Relaod>:
HAL_StatusTypeDef  HAL_LTDC_Relaod(LTDC_HandleTypeDef *hltdc, uint32_t ReloadType)
{
  assert_param(IS_LTDC_RELAOD(ReloadType));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007b0c:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 8007b10:	2a01      	cmp	r2, #1
 8007b12:	d016      	beq.n	8007b42 <HAL_LTDC_Relaod+0x36>
  *                           LTDC_RELOAD_IMMEDIATE : Immediate Reload
  *                           LTDC_SRCR_VBR  : Reload in the next Vertical Blanking
  * @retval  HAL status
  */
HAL_StatusTypeDef  HAL_LTDC_Relaod(LTDC_HandleTypeDef *hltdc, uint32_t ReloadType)
{
 8007b14:	b410      	push	{r4}
 8007b16:	4603      	mov	r3, r0
  assert_param(IS_LTDC_RELAOD(ReloadType));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007b18:	2401      	movs	r4, #1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;  
  
  /* Enable the Reload interrupt */  
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_RR);
 8007b1a:	6800      	ldr	r0, [r0, #0]
HAL_StatusTypeDef  HAL_LTDC_Relaod(LTDC_HandleTypeDef *hltdc, uint32_t ReloadType)
{
  assert_param(IS_LTDC_RELAOD(ReloadType));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007b1c:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;  
 8007b20:	2202      	movs	r2, #2
 8007b22:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
  
  /* Enable the Reload interrupt */  
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_RR);
 8007b26:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8007b28:	f042 0208 	orr.w	r2, r2, #8
 8007b2c:	6342      	str	r2, [r0, #52]	; 0x34
       
  /* Apply Reload type */
  hltdc->Instance->SRCR = ReloadType;        
 8007b2e:	6818      	ldr	r0, [r3, #0]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
  
  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007b30:	2200      	movs	r2, #0
  
  /* Enable the Reload interrupt */  
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_RR);
       
  /* Apply Reload type */
  hltdc->Instance->SRCR = ReloadType;        
 8007b32:	6241      	str	r1, [r0, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007b34:	f883 40a1 	strb.w	r4, [r3, #161]	; 0xa1
  
  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007b38:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
  
  return HAL_OK;
 8007b3c:	4610      	mov	r0, r2
}
 8007b3e:	bc10      	pop	{r4}
 8007b40:	4770      	bx	lr
HAL_StatusTypeDef  HAL_LTDC_Relaod(LTDC_HandleTypeDef *hltdc, uint32_t ReloadType)
{
  assert_param(IS_LTDC_RELAOD(ReloadType));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007b42:	2002      	movs	r0, #2
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop

08007b48 <HAL_LTDC_ConfigLayer_NoReload>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer_NoReload(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007b48:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d101      	bne.n	8007b54 <HAL_LTDC_ConfigLayer_NoReload+0xc>
 8007b50:	2002      	movs	r0, #2
 8007b52:	4770      	bx	lr
  *                    This parameter can be one of the following values:
  *                    0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer_NoReload(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
 8007b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Process locked */
  __HAL_LOCK(hltdc);
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007b58:	2302      	movs	r3, #2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer_NoReload(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007b5a:	f04f 0801 	mov.w	r8, #1
 8007b5e:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007b62:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  assert_param(IS_LTDC_ALPHA(pLayerCfg->Alpha0));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 8007b66:	460d      	mov	r5, r1
 8007b68:	4606      	mov	r6, r0
 8007b6a:	4696      	mov	lr, r2
 8007b6c:	460f      	mov	r7, r1
 8007b6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b70:	2434      	movs	r4, #52	; 0x34
 8007b72:	fb04 640e 	mla	r4, r4, lr, r6
 8007b76:	3438      	adds	r4, #56	; 0x38
 8007b78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b82:	682b      	ldr	r3, [r5, #0]
 8007b84:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */  
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007b86:	4630      	mov	r0, r6
 8007b88:	4672      	mov	r2, lr
 8007b8a:	4639      	mov	r1, r7
 8007b8c:	f7ff fb76 	bl	800727c <LTDC_SetConfig>

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007b90:	2000      	movs	r0, #0
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);

  /* Do not Sets the Reload  */

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8007b92:	f886 80a1 	strb.w	r8, [r6, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007b96:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0

  return HAL_OK;
 8007b9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b9e:	bf00      	nop

08007ba0 <HAL_LTDC_SetWindowSize_NoReload>:
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetWindowSize_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t XSize, uint32_t YSize, uint32_t LayerIdx) 
{
 8007ba0:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007ba4:	f890 50a0 	ldrb.w	r5, [r0, #160]	; 0xa0
 8007ba8:	2d01      	cmp	r5, #1
 8007baa:	d102      	bne.n	8007bb2 <HAL_LTDC_SetWindowSize_NoReload+0x12>
 8007bac:	2002      	movs	r0, #2

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);

  return HAL_OK;
}
 8007bae:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));
  assert_param(IS_LTDC_CFBLL(XSize));
  assert_param(IS_LTDC_CFBLNBR(YSize));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = 0;
 8007bb2:	2534      	movs	r5, #52	; 0x34
 8007bb4:	fb05 f503 	mul.w	r5, r5, r3
 8007bb8:	1946      	adds	r6, r0, r5
 8007bba:	4694      	mov	ip, r2
 8007bbc:	468e      	mov	lr, r1
HAL_StatusTypeDef HAL_LTDC_SetWindowSize_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t XSize, uint32_t YSize, uint32_t LayerIdx) 
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007bbe:	f04f 0801 	mov.w	r8, #1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY; 

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 8007bc2:	f105 0138 	add.w	r1, r5, #56	; 0x38

  /* Process locked */
  __HAL_LOCK(hltdc);

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY; 
 8007bc6:	f04f 0902 	mov.w	r9, #2
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));
  assert_param(IS_LTDC_CFBLL(XSize));
  assert_param(IS_LTDC_CFBLNBR(YSize));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = 0;
 8007bca:	2500      	movs	r5, #0
HAL_StatusTypeDef HAL_LTDC_SetWindowSize_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t XSize, uint32_t YSize, uint32_t LayerIdx) 
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007bcc:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY; 
 8007bd0:	f880 90a1 	strb.w	r9, [r0, #161]	; 0xa1

  /* Reconfigures the frame buffer line number */
  pLayerCfg->ImageHeight = YSize;

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007bd4:	4401      	add	r1, r0
 8007bd6:	461a      	mov	r2, r3
  assert_param(IS_LTDC_CFBLL(XSize));
  assert_param(IS_LTDC_CFBLNBR(YSize));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = 0;
  pLayerCfg->WindowX1 = XSize + pLayerCfg->WindowX0;
 8007bd8:	f8c6 e03c 	str.w	lr, [r6, #60]	; 0x3c

  /* update vertical start/stop */  
  pLayerCfg->WindowY0 = 0;
  pLayerCfg->WindowY1 = YSize + pLayerCfg->WindowY0;
 8007bdc:	f8c6 c044 	str.w	ip, [r6, #68]	; 0x44

  /* Reconfigures the color frame buffer pitch in byte */
  pLayerCfg->ImageWidth = XSize;
 8007be0:	f8c6 e060 	str.w	lr, [r6, #96]	; 0x60

  /* Reconfigures the frame buffer line number */
  pLayerCfg->ImageHeight = YSize;
 8007be4:	f8c6 c064 	str.w	ip, [r6, #100]	; 0x64
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));
  assert_param(IS_LTDC_CFBLL(XSize));
  assert_param(IS_LTDC_CFBLNBR(YSize));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = 0;
 8007be8:	63b5      	str	r5, [r6, #56]	; 0x38
  pLayerCfg->WindowX1 = XSize + pLayerCfg->WindowX0;

  /* update vertical start/stop */  
  pLayerCfg->WindowY0 = 0;
 8007bea:	6435      	str	r5, [r6, #64]	; 0x40

  /* Reconfigures the frame buffer line number */
  pLayerCfg->ImageHeight = YSize;

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007bec:	f7ff fb46 	bl	800727c <LTDC_SetConfig>

  /* Do not Sets the Reload  */

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007bf0:	f880 80a1 	strb.w	r8, [r0, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007bf4:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0

  return HAL_OK;
 8007bf8:	4628      	mov	r0, r5
 8007bfa:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007bfe:	bf00      	nop

08007c00 <HAL_LTDC_SetWindowPosition_NoReload>:
  *                         This parameter can be one of the following values:
  *                         0 or 1
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetWindowPosition_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t X0, uint32_t Y0, uint32_t LayerIdx)
{
 8007c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  LTDC_LayerCfgTypeDef *pLayerCfg;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007c04:	f890 50a0 	ldrb.w	r5, [r0, #160]	; 0xa0
 8007c08:	2d01      	cmp	r5, #1
 8007c0a:	d102      	bne.n	8007c12 <HAL_LTDC_SetWindowPosition_NoReload+0x12>
 8007c0c:	2002      	movs	r0, #2

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);

  return HAL_OK;
}
 8007c0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_LTDC_HCONFIGSP(pLayerCfg->WindowX1));
  assert_param(IS_LTDC_VCONFIGST(pLayerCfg->WindowY0));
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = X0;
 8007c12:	2734      	movs	r7, #52	; 0x34
 8007c14:	fb07 f703 	mul.w	r7, r7, r3
 8007c18:	19c6      	adds	r6, r0, r7
 8007c1a:	4696      	mov	lr, r2
HAL_StatusTypeDef HAL_LTDC_SetWindowPosition_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t X0, uint32_t Y0, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007c1c:	f04f 0801 	mov.w	r8, #1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007c20:	2202      	movs	r2, #2
HAL_StatusTypeDef HAL_LTDC_SetWindowPosition_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t X0, uint32_t Y0, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007c22:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007c26:	f880 20a1 	strb.w	r2, [r0, #161]	; 0xa1
  pLayerCfg->WindowX0 = X0;
  pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth;

  /* update vertical start/stop */
  pLayerCfg->WindowY0 = Y0;
  pLayerCfg->WindowY1 = Y0 + pLayerCfg->ImageHeight;
 8007c2a:	6e72      	ldr	r2, [r6, #100]	; 0x64
  assert_param(IS_LTDC_VCONFIGST(pLayerCfg->WindowY0));
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = X0;
  pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth;
 8007c2c:	6e35      	ldr	r5, [r6, #96]	; 0x60
  assert_param(IS_LTDC_HCONFIGSP(pLayerCfg->WindowX1));
  assert_param(IS_LTDC_VCONFIGST(pLayerCfg->WindowY0));
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = X0;
 8007c2e:	63b1      	str	r1, [r6, #56]	; 0x38
  pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth;

  /* update vertical start/stop */
  pLayerCfg->WindowY0 = Y0;
  pLayerCfg->WindowY1 = Y0 + pLayerCfg->ImageHeight;
 8007c30:	eb02 0c0e 	add.w	ip, r2, lr
  assert_param(IS_LTDC_VCONFIGST(pLayerCfg->WindowY0));
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = X0;
  pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth;
 8007c34:	440d      	add	r5, r1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 8007c36:	3738      	adds	r7, #56	; 0x38
 8007c38:	4604      	mov	r4, r0
  /* update vertical start/stop */
  pLayerCfg->WindowY0 = Y0;
  pLayerCfg->WindowY1 = Y0 + pLayerCfg->ImageHeight;

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007c3a:	19c1      	adds	r1, r0, r7
 8007c3c:	461a      	mov	r2, r3
  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = X0;
  pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth;

  /* update vertical start/stop */
  pLayerCfg->WindowY0 = Y0;
 8007c3e:	f8c6 e040 	str.w	lr, [r6, #64]	; 0x40
  assert_param(IS_LTDC_VCONFIGST(pLayerCfg->WindowY0));
  assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1));

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = X0;
  pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth;
 8007c42:	63f5      	str	r5, [r6, #60]	; 0x3c

  /* update vertical start/stop */
  pLayerCfg->WindowY0 = Y0;
  pLayerCfg->WindowY1 = Y0 + pLayerCfg->ImageHeight;
 8007c44:	f8c6 c044 	str.w	ip, [r6, #68]	; 0x44

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007c48:	f7ff fb18 	bl	800727c <LTDC_SetConfig>

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007c4c:	2000      	movs	r0, #0
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);

  /* Do not Sets the Reload  */

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007c4e:	f884 80a1 	strb.w	r8, [r4, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007c52:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0

  return HAL_OK;
 8007c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c5a:	bf00      	nop

08007c5c <HAL_LTDC_SetPixelFormat_NoReload>:
  *                      This parameter can be one of the following values:
  *                      0 or 1.
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetPixelFormat_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Pixelformat, uint32_t LayerIdx)
{
 8007c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007c5e:	f890 50a0 	ldrb.w	r5, [r0, #160]	; 0xa0
 8007c62:	2d01      	cmp	r5, #1
 8007c64:	d101      	bne.n	8007c6a <HAL_LTDC_SetPixelFormat_NoReload+0xe>
 8007c66:	2002      	movs	r0, #2

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);

  return HAL_OK;
}
 8007c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c6a:	4613      	mov	r3, r2

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];  

  /* Reconfigure the pixel format */
  pLayerCfg->PixelFormat = Pixelformat;
 8007c6c:	2534      	movs	r5, #52	; 0x34
 8007c6e:	fb05 f303 	mul.w	r3, r5, r3
 8007c72:	18c7      	adds	r7, r0, r3
 8007c74:	460e      	mov	r6, r1
HAL_StatusTypeDef HAL_LTDC_SetPixelFormat_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Pixelformat, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007c76:	2501      	movs	r5, #1
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));
  assert_param(IS_LTDC_PIXEL_FORMAT(Pixelformat));

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];  
 8007c78:	f103 0138 	add.w	r1, r3, #56	; 0x38

  /* Process locked */
  __HAL_LOCK(hltdc);

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007c7c:	f04f 0e02 	mov.w	lr, #2
 8007c80:	4604      	mov	r4, r0
HAL_StatusTypeDef HAL_LTDC_SetPixelFormat_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Pixelformat, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007c82:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007c86:	f880 e0a1 	strb.w	lr, [r0, #161]	; 0xa1

  /* Reconfigure the pixel format */
  pLayerCfg->PixelFormat = Pixelformat;

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);   
 8007c8a:	4401      	add	r1, r0

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];  

  /* Reconfigure the pixel format */
  pLayerCfg->PixelFormat = Pixelformat;
 8007c8c:	64be      	str	r6, [r7, #72]	; 0x48

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);   
 8007c8e:	f7ff faf5 	bl	800727c <LTDC_SetConfig>

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007c92:	2000      	movs	r0, #0
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);   

  /* Do not Sets the Reload  */

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007c94:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007c98:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0

  return HAL_OK;
 8007c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c9e:	bf00      	nop

08007ca0 <HAL_LTDC_SetAlpha_NoReload>:
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAlpha_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx)
{
 8007ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007ca2:	f890 50a0 	ldrb.w	r5, [r0, #160]	; 0xa0
 8007ca6:	2d01      	cmp	r5, #1
 8007ca8:	d101      	bne.n	8007cae <HAL_LTDC_SetAlpha_NoReload+0xe>
 8007caa:	2002      	movs	r0, #2

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);

  return HAL_OK;
}
 8007cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cae:	4613      	mov	r3, r2

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];

  /* Reconfigure the Alpha value */
  pLayerCfg->Alpha = Alpha;
 8007cb0:	2534      	movs	r5, #52	; 0x34
 8007cb2:	fb05 f303 	mul.w	r3, r5, r3
 8007cb6:	18c7      	adds	r7, r0, r3
 8007cb8:	460e      	mov	r6, r1
HAL_StatusTypeDef HAL_LTDC_SetAlpha_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007cba:	2501      	movs	r5, #1
  /* Check the parameters */
  assert_param(IS_LTDC_ALPHA(Alpha));
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 8007cbc:	f103 0138 	add.w	r1, r3, #56	; 0x38

  /* Process locked */
  __HAL_LOCK(hltdc);

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007cc0:	f04f 0e02 	mov.w	lr, #2
 8007cc4:	4604      	mov	r4, r0
HAL_StatusTypeDef HAL_LTDC_SetAlpha_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007cc6:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007cca:	f880 e0a1 	strb.w	lr, [r0, #161]	; 0xa1

  /* Reconfigure the Alpha value */
  pLayerCfg->Alpha = Alpha;

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007cce:	4401      	add	r1, r0

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];

  /* Reconfigure the Alpha value */
  pLayerCfg->Alpha = Alpha;
 8007cd0:	64fe      	str	r6, [r7, #76]	; 0x4c

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007cd2:	f7ff fad3 	bl	800727c <LTDC_SetConfig>

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007cd6:	2000      	movs	r0, #0
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);

  /* Do not Sets the Reload  */

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007cd8:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007cdc:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0

  return HAL_OK;
 8007ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ce2:	bf00      	nop

08007ce4 <HAL_LTDC_SetAddress_NoReload>:
  *                   This parameter can be one of the following values:
  *                   0 or 1.
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAddress_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)
{
 8007ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007ce6:	f890 50a0 	ldrb.w	r5, [r0, #160]	; 0xa0
 8007cea:	2d01      	cmp	r5, #1
 8007cec:	d101      	bne.n	8007cf2 <HAL_LTDC_SetAddress_NoReload+0xe>
 8007cee:	2002      	movs	r0, #2

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);

  return HAL_OK;
}
 8007cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cf2:	4613      	mov	r3, r2

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];

  /* Reconfigure the Address */
  pLayerCfg->FBStartAdress = Address;
 8007cf4:	2534      	movs	r5, #52	; 0x34
 8007cf6:	fb05 f303 	mul.w	r3, r5, r3
 8007cfa:	18c7      	adds	r7, r0, r3
 8007cfc:	460e      	mov	r6, r1
HAL_StatusTypeDef HAL_LTDC_SetAddress_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007cfe:	2501      	movs	r5, #1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 8007d00:	f103 0138 	add.w	r1, r3, #56	; 0x38

  /* Process locked */
  __HAL_LOCK(hltdc);

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007d04:	f04f 0e02 	mov.w	lr, #2
 8007d08:	4604      	mov	r4, r0
HAL_StatusTypeDef HAL_LTDC_SetAddress_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)
{
  LTDC_LayerCfgTypeDef *pLayerCfg;

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007d0a:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007d0e:	f880 e0a1 	strb.w	lr, [r0, #161]	; 0xa1

  /* Reconfigure the Address */
  pLayerCfg->FBStartAdress = Address;

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007d12:	4401      	add	r1, r0

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];

  /* Reconfigure the Address */
  pLayerCfg->FBStartAdress = Address;
 8007d14:	65fe      	str	r6, [r7, #92]	; 0x5c

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007d16:	f7ff fab1 	bl	800727c <LTDC_SetConfig>

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007d1a:	2000      	movs	r0, #0
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);

  /* Do not Sets the Reload  */

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007d1c:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007d20:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0

  return HAL_OK;
 8007d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d26:	bf00      	nop

08007d28 <HAL_LTDC_SetPitch_NoReload>:
  * @param  LinePitchInPixels: New line pitch in pixels to configure for LTDC layer 'LayerIdx'.
  * @param  LayerIdx:          LTDC layer index concerned by the modification of line pitch.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetPitch_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LinePitchInPixels, uint32_t LayerIdx)
{
 8007d28:	4603      	mov	r3, r0
  uint32_t tmp = 0;
  uint32_t pitchUpdate = 0;
  uint32_t pixelFormat = 0;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007d2a:	f890 00a0 	ldrb.w	r0, [r0, #160]	; 0xa0
 8007d2e:	2801      	cmp	r0, #1
 8007d30:	d031      	beq.n	8007d96 <HAL_LTDC_SetPitch_NoReload+0x6e>
  * @param  LinePitchInPixels: New line pitch in pixels to configure for LTDC layer 'LayerIdx'.
  * @param  LayerIdx:          LTDC layer index concerned by the modification of line pitch.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetPitch_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LinePitchInPixels, uint32_t LayerIdx)
{
 8007d32:	b430      	push	{r4, r5}
  
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));
  
  /* get LayerIdx used pixel format */
  pixelFormat = hltdc->LayerCfg[LayerIdx].PixelFormat;
 8007d34:	2034      	movs	r0, #52	; 0x34
 8007d36:	fb00 3002 	mla	r0, r0, r2, r3
  uint32_t tmp = 0;
  uint32_t pitchUpdate = 0;
  uint32_t pixelFormat = 0;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007d3a:	2501      	movs	r5, #1
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007d3c:	2402      	movs	r4, #2
  uint32_t tmp = 0;
  uint32_t pitchUpdate = 0;
  uint32_t pixelFormat = 0;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007d3e:	f883 50a0 	strb.w	r5, [r3, #160]	; 0xa0
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007d42:	f883 40a1 	strb.w	r4, [r3, #161]	; 0xa1
  
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));
  
  /* get LayerIdx used pixel format */
  pixelFormat = hltdc->LayerCfg[LayerIdx].PixelFormat;
 8007d46:	6c80      	ldr	r0, [r0, #72]	; 0x48
  
  if(pixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007d48:	b9e0      	cbnz	r0, 8007d84 <HAL_LTDC_SetPitch_NoReload+0x5c>
  {
    tmp = 4;
 8007d4a:	2404      	movs	r4, #4
  }
  
  pitchUpdate = ((LinePitchInPixels * tmp) << 16);
  
  /* Clear previously set standard pitch */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR &= ~LTDC_LxCFBLR_CFBP;
 8007d4c:	6818      	ldr	r0, [r3, #0]
 8007d4e:	01d2      	lsls	r2, r2, #7
 8007d50:	3084      	adds	r0, #132	; 0x84
 8007d52:	4410      	add	r0, r2
  
  /* Set new line pitch value */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR |= pitchUpdate;
 8007d54:	fb01 f104 	mul.w	r1, r1, r4
  }
  
  pitchUpdate = ((LinePitchInPixels * tmp) << 16);
  
  /* Clear previously set standard pitch */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR &= ~LTDC_LxCFBLR_CFBP;
 8007d58:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8007d5a:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8007d5e:	f424 14f8 	bic.w	r4, r4, #2031616	; 0x1f0000
 8007d62:	62c4      	str	r4, [r0, #44]	; 0x2c
  
  /* Set new line pitch value */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR |= pitchUpdate;
 8007d64:	6818      	ldr	r0, [r3, #0]
 8007d66:	3084      	adds	r0, #132	; 0x84
 8007d68:	4402      	add	r2, r0
  
  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
  
  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007d6a:	2400      	movs	r4, #0
  
  /* Clear previously set standard pitch */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR &= ~LTDC_LxCFBLR_CFBP;
  
  /* Set new line pitch value */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR |= pitchUpdate;
 8007d6c:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  
  /* Do not Sets the Reload  */
  
  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007d6e:	2501      	movs	r5, #1
  
  /* Clear previously set standard pitch */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR &= ~LTDC_LxCFBLR_CFBP;
  
  /* Set new line pitch value */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR |= pitchUpdate;
 8007d70:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8007d74:	62d1      	str	r1, [r2, #44]	; 0x2c
  
  /* Do not Sets the Reload  */
  
  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007d76:	f883 50a1 	strb.w	r5, [r3, #161]	; 0xa1
  
  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007d7a:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0
  
  return HAL_OK;  
 8007d7e:	4620      	mov	r0, r4
}
 8007d80:	bc30      	pop	{r4, r5}
 8007d82:	4770      	bx	lr
  
  if(pixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
  {
    tmp = 4;
  }
  else if (pixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007d84:	42a8      	cmp	r0, r5
 8007d86:	d008      	beq.n	8007d9a <HAL_LTDC_SetPitch_NoReload+0x72>
  {
    tmp = 3;
  }
  else if((pixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007d88:	1e85      	subs	r5, r0, #2
 8007d8a:	42a5      	cmp	r5, r4
 8007d8c:	d9de      	bls.n	8007d4c <HAL_LTDC_SetPitch_NoReload+0x24>
  {
    tmp = 2;
  }
  else
  {
    tmp = 1;
 8007d8e:	2807      	cmp	r0, #7
 8007d90:	bf18      	it	ne
 8007d92:	2401      	movne	r4, #1
 8007d94:	e7da      	b.n	8007d4c <HAL_LTDC_SetPitch_NoReload+0x24>
  uint32_t tmp = 0;
  uint32_t pitchUpdate = 0;
  uint32_t pixelFormat = 0;
  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007d96:	2002      	movs	r0, #2
 8007d98:	4770      	bx	lr
  {
    tmp = 4;
  }
  else if (pixelFormat == LTDC_PIXEL_FORMAT_RGB888)
  {
    tmp = 3;
 8007d9a:	2403      	movs	r4, #3
 8007d9c:	e7d6      	b.n	8007d4c <HAL_LTDC_SetPitch_NoReload+0x24>
 8007d9e:	bf00      	nop

08007da0 <HAL_LTDC_ConfigColorKeying_NoReload>:
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
 8007da0:	4603      	mov	r3, r0
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007da2:	f890 00a0 	ldrb.w	r0, [r0, #160]	; 0xa0
 8007da6:	2801      	cmp	r0, #1
 8007da8:	d01a      	beq.n	8007de0 <HAL_LTDC_ConfigColorKeying_NoReload+0x40>
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
 8007daa:	b430      	push	{r4, r5}

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Configures the default color values */
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 8007dac:	6818      	ldr	r0, [r3, #0]
 8007dae:	01d2      	lsls	r2, r2, #7
 8007db0:	3084      	adds	r0, #132	; 0x84
 8007db2:	4410      	add	r0, r2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007db4:	2501      	movs	r5, #1

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007db6:	2402      	movs	r4, #2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007db8:	f883 50a0 	strb.w	r5, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007dbc:	f883 40a1 	strb.w	r4, [r3, #161]	; 0xa1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Configures the default color values */
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 8007dc0:	68c4      	ldr	r4, [r0, #12]
 8007dc2:	f004 447f 	and.w	r4, r4, #4278190080	; 0xff000000
 8007dc6:	60c4      	str	r4, [r0, #12]
  LTDC_LAYER(hltdc, LayerIdx)->CKCR  = RGBValue;
 8007dc8:	6818      	ldr	r0, [r3, #0]
 8007dca:	3084      	adds	r0, #132	; 0x84
 8007dcc:	4402      	add	r2, r0

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007dce:	2400      	movs	r4, #0
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Configures the default color values */
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
  LTDC_LAYER(hltdc, LayerIdx)->CKCR  = RGBValue;
 8007dd0:	60d1      	str	r1, [r2, #12]

  /* Do not Sets the Reload  */

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007dd2:	f883 50a1 	strb.w	r5, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007dd6:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  return HAL_OK;
 8007dda:	4620      	mov	r0, r4
}
 8007ddc:	bc30      	pop	{r4, r5}
 8007dde:	4770      	bx	lr
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007de0:	2002      	movs	r0, #2
 8007de2:	4770      	bx	lr

08007de4 <HAL_LTDC_EnableColorKeying_NoReload>:
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007de4:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 8007de8:	2a01      	cmp	r2, #1
 8007dea:	d016      	beq.n	8007e1a <HAL_LTDC_EnableColorKeying_NoReload+0x36>
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{  
 8007dec:	b430      	push	{r4, r5}

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 8007dee:	6802      	ldr	r2, [r0, #0]
 8007df0:	4603      	mov	r3, r0
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007df2:	2501      	movs	r5, #1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 8007df4:	01c9      	lsls	r1, r1, #7
 8007df6:	3284      	adds	r2, #132	; 0x84
{  
  /* Process locked */
  __HAL_LOCK(hltdc);

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007df8:	2002      	movs	r0, #2
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007dfa:	f883 50a0 	strb.w	r5, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007dfe:	f883 00a1 	strb.w	r0, [r3, #161]	; 0xa1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 8007e02:	5850      	ldr	r0, [r2, r1]
 8007e04:	f040 0002 	orr.w	r0, r0, #2
 8007e08:	5050      	str	r0, [r2, r1]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007e0a:	2400      	movs	r4, #0
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;

  /* Do not Sets the Reload  */

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 8007e0c:	f883 50a1 	strb.w	r5, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007e10:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  return HAL_OK;  
 8007e14:	4620      	mov	r0, r4
}
 8007e16:	bc30      	pop	{r4, r5}
 8007e18:	4770      	bx	lr
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{  
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007e1a:	2002      	movs	r0, #2
 8007e1c:	4770      	bx	lr
 8007e1e:	bf00      	nop

08007e20 <HAL_LTDC_DisableColorKeying_NoReload>:
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_DisableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007e20:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 8007e24:	2a01      	cmp	r2, #1
 8007e26:	d016      	beq.n	8007e56 <HAL_LTDC_DisableColorKeying_NoReload+0x36>
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_DisableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 8007e28:	b430      	push	{r4, r5}

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_COLKEN;
 8007e2a:	6802      	ldr	r2, [r0, #0]
 8007e2c:	4603      	mov	r3, r0
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_DisableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007e2e:	2501      	movs	r5, #1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_COLKEN;
 8007e30:	01c9      	lsls	r1, r1, #7
 8007e32:	3284      	adds	r2, #132	; 0x84
{
  /* Process locked */
  __HAL_LOCK(hltdc);

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007e34:	2002      	movs	r0, #2
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_DisableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007e36:	f883 50a0 	strb.w	r5, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007e3a:	f883 00a1 	strb.w	r0, [r3, #161]	; 0xa1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_COLKEN;
 8007e3e:	5850      	ldr	r0, [r2, r1]
 8007e40:	f020 0002 	bic.w	r0, r0, #2
 8007e44:	5050      	str	r0, [r2, r1]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007e46:	2400      	movs	r4, #0
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_COLKEN;

  /* Do not Sets the Reload  */

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 8007e48:	f883 50a1 	strb.w	r5, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007e4c:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  return HAL_OK;
 8007e50:	4620      	mov	r0, r4
}
 8007e52:	bc30      	pop	{r4, r5}
 8007e54:	4770      	bx	lr
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_DisableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007e56:	2002      	movs	r0, #2
 8007e58:	4770      	bx	lr
 8007e5a:	bf00      	nop

08007e5c <HAL_LTDC_EnableCLUT_NoReload>:
  */
HAL_StatusTypeDef HAL_LTDC_EnableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007e5c:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 8007e60:	2a01      	cmp	r2, #1
 8007e62:	d016      	beq.n	8007e92 <HAL_LTDC_EnableCLUT_NoReload+0x36>
  *                   This parameter can be one of the following values:
  *                   0 or 1
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 8007e64:	b430      	push	{r4, r5}

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_CLUTEN;
 8007e66:	6802      	ldr	r2, [r0, #0]
 8007e68:	4603      	mov	r3, r0
  */
HAL_StatusTypeDef HAL_LTDC_EnableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007e6a:	2501      	movs	r5, #1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_CLUTEN;
 8007e6c:	01c9      	lsls	r1, r1, #7
 8007e6e:	3284      	adds	r2, #132	; 0x84

  /* Process locked */
  __HAL_LOCK(hltdc);

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007e70:	2002      	movs	r0, #2
  */
HAL_StatusTypeDef HAL_LTDC_EnableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007e72:	f883 50a0 	strb.w	r5, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007e76:	f883 00a1 	strb.w	r0, [r3, #161]	; 0xa1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_CLUTEN;
 8007e7a:	5850      	ldr	r0, [r2, r1]
 8007e7c:	f040 0010 	orr.w	r0, r0, #16
 8007e80:	5050      	str	r0, [r2, r1]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007e82:	2400      	movs	r4, #0
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_CLUTEN;

  /* Do not Sets the Reload  */

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 8007e84:	f883 50a1 	strb.w	r5, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007e88:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  return HAL_OK;
 8007e8c:	4620      	mov	r0, r4
}
 8007e8e:	bc30      	pop	{r4, r5}
 8007e90:	4770      	bx	lr
  */
HAL_StatusTypeDef HAL_LTDC_EnableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007e92:	2002      	movs	r0, #2
 8007e94:	4770      	bx	lr
 8007e96:	bf00      	nop

08007e98 <HAL_LTDC_DisableCLUT_NoReload>:
  */
HAL_StatusTypeDef HAL_LTDC_DisableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007e98:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 8007e9c:	2a01      	cmp	r2, #1
 8007e9e:	d016      	beq.n	8007ece <HAL_LTDC_DisableCLUT_NoReload+0x36>
  *                   This parameter can be one of the following values:
  *                   0 or 1   
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_DisableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 8007ea0:	b430      	push	{r4, r5}

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN;
 8007ea2:	6802      	ldr	r2, [r0, #0]
 8007ea4:	4603      	mov	r3, r0
  */
HAL_StatusTypeDef HAL_LTDC_DisableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007ea6:	2501      	movs	r5, #1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN;
 8007ea8:	01c9      	lsls	r1, r1, #7
 8007eaa:	3284      	adds	r2, #132	; 0x84
 
  /* Process locked */
  __HAL_LOCK(hltdc);

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007eac:	2002      	movs	r0, #2
  */
HAL_StatusTypeDef HAL_LTDC_DisableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007eae:	f883 50a0 	strb.w	r5, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007eb2:	f883 00a1 	strb.w	r0, [r3, #161]	; 0xa1

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Disable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN;
 8007eb6:	5850      	ldr	r0, [r2, r1]
 8007eb8:	f020 0010 	bic.w	r0, r0, #16
 8007ebc:	5050      	str	r0, [r2, r1]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007ebe:	2400      	movs	r4, #0
  LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN;

  /* Do not Sets the Reload  */

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 8007ec0:	f883 50a1 	strb.w	r5, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007ec4:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0

  return HAL_OK;
 8007ec8:	4620      	mov	r0, r4
}
 8007eca:	bc30      	pop	{r4, r5}
 8007ecc:	4770      	bx	lr
  */
HAL_StatusTypeDef HAL_LTDC_DisableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007ece:	2002      	movs	r0, #2
 8007ed0:	4770      	bx	lr
 8007ed2:	bf00      	nop

08007ed4 <HAL_LTDC_GetState>:
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
  return hltdc->State;
 8007ed4:	f890 00a1 	ldrb.w	r0, [r0, #161]	; 0xa1
}
 8007ed8:	4770      	bx	lr
 8007eda:	bf00      	nop

08007edc <HAL_LTDC_GetError>:
  *               the configuration information for the LTDC.
* @retval LTDC Error Code
*/
uint32_t HAL_LTDC_GetError(LTDC_HandleTypeDef *hltdc)
{
  return hltdc->ErrorCode;
 8007edc:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
}
 8007ee0:	4770      	bx	lr
 8007ee2:	bf00      	nop

08007ee4 <HAL_PWREx_EnableBkUpReg>:
/**
  * @brief Enables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)
{
 8007ee4:	b538      	push	{r3, r4, r5, lr}
 8007ee6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007eea:	fa92 f2a2 	rbit	r2, r2
  uint32_t tickstart = 0U;

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)ENABLE;
 8007eee:	4b0c      	ldr	r3, [pc, #48]	; (8007f20 <HAL_PWREx_EnableBkUpReg+0x3c>)

  /* Get tick */
  tickstart = HAL_GetTick();

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8007ef0:	4c0c      	ldr	r4, [pc, #48]	; (8007f24 <HAL_PWREx_EnableBkUpReg+0x40>)
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)
{
  uint32_t tickstart = 0U;

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)ENABLE;
 8007ef2:	fab2 f282 	clz	r2, r2
 8007ef6:	4413      	add	r3, r2
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	2201      	movs	r2, #1
 8007efc:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007efe:	f7fa feed 	bl	8002cdc <HAL_GetTick>
 8007f02:	4605      	mov	r5, r0

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8007f04:	e005      	b.n	8007f12 <HAL_PWREx_EnableBkUpReg+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 8007f06:	f7fa fee9 	bl	8002cdc <HAL_GetTick>
 8007f0a:	1b40      	subs	r0, r0, r5
 8007f0c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007f10:	d804      	bhi.n	8007f1c <HAL_PWREx_EnableBkUpReg+0x38>

  /* Get tick */
  tickstart = HAL_GetTick();

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8007f12:	6863      	ldr	r3, [r4, #4]
 8007f14:	071b      	lsls	r3, r3, #28
 8007f16:	d5f6      	bpl.n	8007f06 <HAL_PWREx_EnableBkUpReg+0x22>
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    } 
  }
  return HAL_OK;
 8007f18:	2000      	movs	r0, #0
 8007f1a:	bd38      	pop	{r3, r4, r5, pc}
  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
 8007f1c:	2003      	movs	r0, #3
    } 
  }
  return HAL_OK;
}
 8007f1e:	bd38      	pop	{r3, r4, r5, pc}
 8007f20:	10838020 	.word	0x10838020
 8007f24:	40007000 	.word	0x40007000

08007f28 <HAL_PWREx_DisableBkUpReg>:
/**
  * @brief Disables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)
{
 8007f28:	b538      	push	{r3, r4, r5, lr}
 8007f2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f2e:	fa92 f2a2 	rbit	r2, r2
  uint32_t tickstart = 0U;

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)DISABLE;
 8007f32:	4b0c      	ldr	r3, [pc, #48]	; (8007f64 <HAL_PWREx_DisableBkUpReg+0x3c>)

  /* Get tick */
  tickstart = HAL_GetTick();

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 8007f34:	4c0c      	ldr	r4, [pc, #48]	; (8007f68 <HAL_PWREx_DisableBkUpReg+0x40>)
  */
HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)
{
  uint32_t tickstart = 0U;

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)DISABLE;
 8007f36:	fab2 f282 	clz	r2, r2
 8007f3a:	4413      	add	r3, r2
 8007f3c:	009b      	lsls	r3, r3, #2
 8007f3e:	2200      	movs	r2, #0
 8007f40:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007f42:	f7fa fecb 	bl	8002cdc <HAL_GetTick>
 8007f46:	4605      	mov	r5, r0

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 8007f48:	e005      	b.n	8007f56 <HAL_PWREx_DisableBkUpReg+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 8007f4a:	f7fa fec7 	bl	8002cdc <HAL_GetTick>
 8007f4e:	1b40      	subs	r0, r0, r5
 8007f50:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007f54:	d804      	bhi.n	8007f60 <HAL_PWREx_DisableBkUpReg+0x38>

  /* Get tick */
  tickstart = HAL_GetTick();

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 8007f56:	6860      	ldr	r0, [r4, #4]
 8007f58:	f010 0008 	ands.w	r0, r0, #8
 8007f5c:	d1f5      	bne.n	8007f4a <HAL_PWREx_DisableBkUpReg+0x22>
 8007f5e:	bd38      	pop	{r3, r4, r5, pc}
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
 8007f60:	2003      	movs	r0, #3
    } 
  }
  return HAL_OK;
}
 8007f62:	bd38      	pop	{r3, r4, r5, pc}
 8007f64:	10838020 	.word	0x10838020
 8007f68:	40007000 	.word	0x40007000

08007f6c <HAL_PWREx_EnableFlashPowerDown>:
 8007f6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f70:	fa93 f3a3 	rbit	r3, r3
  * @brief Enables the Flash Power Down in Stop mode.
  * @retval None
  */
void HAL_PWREx_EnableFlashPowerDown(void)
{
  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)ENABLE;
 8007f74:	fab3 f383 	clz	r3, r3
 8007f78:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007f7c:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8007f80:	009b      	lsls	r3, r3, #2
 8007f82:	2201      	movs	r2, #1
 8007f84:	601a      	str	r2, [r3, #0]
 8007f86:	4770      	bx	lr

08007f88 <HAL_PWREx_DisableFlashPowerDown>:
 8007f88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f8c:	fa93 f3a3 	rbit	r3, r3
  * @brief Disables the Flash Power Down in Stop mode.
  * @retval None
  */
void HAL_PWREx_DisableFlashPowerDown(void)
{
  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)DISABLE;
 8007f90:	fab3 f383 	clz	r3, r3
 8007f94:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007f98:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8007f9c:	009b      	lsls	r3, r3, #2
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	601a      	str	r2, [r3, #0]
 8007fa2:	4770      	bx	lr

08007fa4 <HAL_PWREx_GetVoltageRange>:
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE2: Regulator voltage output Scale 2 mode
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE3: Regulator voltage output Scale 3 mode
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR & PWR_CR_VOS);
 8007fa4:	4b02      	ldr	r3, [pc, #8]	; (8007fb0 <HAL_PWREx_GetVoltageRange+0xc>)
 8007fa6:	6818      	ldr	r0, [r3, #0]
}
 8007fa8:	f400 4040 	and.w	r0, r0, #49152	; 0xc000
 8007fac:	4770      	bx	lr
 8007fae:	bf00      	nop
 8007fb0:	40007000 	.word	0x40007000

08007fb4 <HAL_PWREx_ControlVoltageScaling>:
  * @note This API forces the PLL state ON to allow the possibility to configure the voltage scale 1 or 2.
  * @note The new voltage scale is active only when the PLL is ON.  
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007fb4:	b570      	push	{r4, r5, r6, lr}
 8007fb6:	b082      	sub	sp, #8
  uint32_t tickstart = 0U;
  
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  
  /* Enable PWR RCC Clock Peripheral */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007fb8:	4c29      	ldr	r4, [pc, #164]	; (8008060 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8007fba:	2200      	movs	r2, #0
 8007fbc:	9200      	str	r2, [sp, #0]
 8007fbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007fc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007fc4:	6423      	str	r3, [r4, #64]	; 0x40
 8007fc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007fc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fcc:	9300      	str	r3, [sp, #0]
 8007fce:	9b00      	ldr	r3, [sp, #0]
  
  /* Check if the PLL is used as system clock or not */
  if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007fd0:	68a3      	ldr	r3, [r4, #8]
 8007fd2:	f003 030c 	and.w	r3, r3, #12
 8007fd6:	2b08      	cmp	r3, #8
 8007fd8:	d03e      	beq.n	8008058 <HAL_PWREx_ControlVoltageScaling+0xa4>
  {
    /* Disable the main PLL */
    __HAL_RCC_PLL_DISABLE();
 8007fda:	4b22      	ldr	r3, [pc, #136]	; (8008064 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8007fdc:	601a      	str	r2, [r3, #0]
 8007fde:	4606      	mov	r6, r0
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();    
 8007fe0:	f7fa fe7c 	bl	8002cdc <HAL_GetTick>
 8007fe4:	4605      	mov	r5, r0
    /* Wait till PLL is disabled */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007fe6:	e004      	b.n	8007ff2 <HAL_PWREx_ControlVoltageScaling+0x3e>
    {
      if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007fe8:	f7fa fe78 	bl	8002cdc <HAL_GetTick>
 8007fec:	1b40      	subs	r0, r0, r5
 8007fee:	2802      	cmp	r0, #2
 8007ff0:	d82f      	bhi.n	8008052 <HAL_PWREx_ControlVoltageScaling+0x9e>
    __HAL_RCC_PLL_DISABLE();
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();    
    /* Wait till PLL is disabled */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ff2:	6823      	ldr	r3, [r4, #0]
 8007ff4:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 8007ff8:	d1f6      	bne.n	8007fe8 <HAL_PWREx_ControlVoltageScaling+0x34>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set Range */
    __HAL_PWR_VOLTAGESCALING_CONFIG(VoltageScaling);
 8007ffa:	4a1b      	ldr	r2, [pc, #108]	; (8008068 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8007ffc:	9301      	str	r3, [sp, #4]
 8007ffe:	6813      	ldr	r3, [r2, #0]
    
    /* Enable the main PLL */
    __HAL_RCC_PLL_ENABLE();
 8008000:	4918      	ldr	r1, [pc, #96]	; (8008064 <HAL_PWREx_ControlVoltageScaling+0xb0>)
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();
    /* Wait till PLL is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008002:	4c17      	ldr	r4, [pc, #92]	; (8008060 <HAL_PWREx_ControlVoltageScaling+0xac>)
        return HAL_TIMEOUT;
      }
    }
    
    /* Set Range */
    __HAL_PWR_VOLTAGESCALING_CONFIG(VoltageScaling);
 8008004:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8008008:	431e      	orrs	r6, r3
 800800a:	6016      	str	r6, [r2, #0]
 800800c:	6813      	ldr	r3, [r2, #0]
 800800e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008012:	9301      	str	r3, [sp, #4]
    
    /* Enable the main PLL */
    __HAL_RCC_PLL_ENABLE();
 8008014:	2301      	movs	r3, #1
        return HAL_TIMEOUT;
      }
    }
    
    /* Set Range */
    __HAL_PWR_VOLTAGESCALING_CONFIG(VoltageScaling);
 8008016:	9a01      	ldr	r2, [sp, #4]
    
    /* Enable the main PLL */
    __HAL_RCC_PLL_ENABLE();
 8008018:	600b      	str	r3, [r1, #0]
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800801a:	f7fa fe5f 	bl	8002cdc <HAL_GetTick>
 800801e:	4605      	mov	r5, r0
    /* Wait till PLL is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008020:	e004      	b.n	800802c <HAL_PWREx_ControlVoltageScaling+0x78>
    {
      if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008022:	f7fa fe5b 	bl	8002cdc <HAL_GetTick>
 8008026:	1b40      	subs	r0, r0, r5
 8008028:	2802      	cmp	r0, #2
 800802a:	d812      	bhi.n	8008052 <HAL_PWREx_ControlVoltageScaling+0x9e>
    __HAL_RCC_PLL_ENABLE();
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();
    /* Wait till PLL is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800802c:	6823      	ldr	r3, [r4, #0]
 800802e:	019a      	lsls	r2, r3, #6
 8008030:	d5f7      	bpl.n	8008022 <HAL_PWREx_ControlVoltageScaling+0x6e>
        return HAL_TIMEOUT;
      } 
    }
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008032:	f7fa fe53 	bl	8002cdc <HAL_GetTick>
    while((__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY) == RESET))
 8008036:	4c0c      	ldr	r4, [pc, #48]	; (8008068 <HAL_PWREx_ControlVoltageScaling+0xb4>)
        return HAL_TIMEOUT;
      } 
    }
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008038:	4605      	mov	r5, r0
    while((__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY) == RESET))
 800803a:	e005      	b.n	8008048 <HAL_PWREx_ControlVoltageScaling+0x94>
    {
      if((HAL_GetTick() - tickstart ) > PWR_VOSRDY_TIMEOUT_VALUE)
 800803c:	f7fa fe4e 	bl	8002cdc <HAL_GetTick>
 8008040:	1b40      	subs	r0, r0, r5
 8008042:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8008046:	d804      	bhi.n	8008052 <HAL_PWREx_ControlVoltageScaling+0x9e>
      } 
    }
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();
    while((__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY) == RESET))
 8008048:	6863      	ldr	r3, [r4, #4]
 800804a:	045b      	lsls	r3, r3, #17
 800804c:	d5f6      	bpl.n	800803c <HAL_PWREx_ControlVoltageScaling+0x88>
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800804e:	2000      	movs	r0, #0
 8008050:	e000      	b.n	8008054 <HAL_PWREx_ControlVoltageScaling+0xa0>
    /* Wait till PLL is disabled */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
      {
        return HAL_TIMEOUT;
 8008052:	2003      	movs	r0, #3
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8008054:	b002      	add	sp, #8
 8008056:	bd70      	pop	{r4, r5, r6, pc}
      } 
    }
  }
  else
  {
    return HAL_ERROR;
 8008058:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 800805a:	b002      	add	sp, #8
 800805c:	bd70      	pop	{r4, r5, r6, pc}
 800805e:	bf00      	nop
 8008060:	40023800 	.word	0x40023800
 8008064:	42470060 	.word	0x42470060
 8008068:	40007000 	.word	0x40007000

0800806c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800806c:	b530      	push	{r4, r5, lr}
 800806e:	b083      	sub	sp, #12
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8008070:	4b23      	ldr	r3, [pc, #140]	; (8008100 <HAL_PWREx_EnableOverDrive+0x94>)
 8008072:	2200      	movs	r2, #0
 8008074:	9201      	str	r2, [sp, #4]
 8008076:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008078:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800807c:	641a      	str	r2, [r3, #64]	; 0x40
 800807e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008080:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008084:	9301      	str	r3, [sp, #4]
 8008086:	9b01      	ldr	r3, [sp, #4]
 8008088:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800808c:	fa93 f3a3 	rbit	r3, r3
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008090:	fab3 f383 	clz	r3, r3
 8008094:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008098:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	2201      	movs	r2, #1
 80080a0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80080a2:	f7fa fe1b 	bl	8002cdc <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80080a6:	4c17      	ldr	r4, [pc, #92]	; (8008104 <HAL_PWREx_EnableOverDrive+0x98>)
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();
 80080a8:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80080aa:	e005      	b.n	80080b8 <HAL_PWREx_EnableOverDrive+0x4c>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80080ac:	f7fa fe16 	bl	8002cdc <HAL_GetTick>
 80080b0:	1b40      	subs	r0, r0, r5
 80080b2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80080b6:	d820      	bhi.n	80080fa <HAL_PWREx_EnableOverDrive+0x8e>
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80080b8:	6863      	ldr	r3, [r4, #4]
 80080ba:	03da      	lsls	r2, r3, #15
 80080bc:	d5f6      	bpl.n	80080ac <HAL_PWREx_EnableOverDrive+0x40>
 80080be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80080c2:	fa93 f3a3 	rbit	r3, r3
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80080c6:	fab3 f383 	clz	r3, r3
 80080ca:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80080ce:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 80080d2:	009b      	lsls	r3, r3, #2
 80080d4:	2201      	movs	r2, #1
 80080d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80080d8:	f7fa fe00 	bl	8002cdc <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80080dc:	4c09      	ldr	r4, [pc, #36]	; (8008104 <HAL_PWREx_EnableOverDrive+0x98>)
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();
 80080de:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80080e0:	e005      	b.n	80080ee <HAL_PWREx_EnableOverDrive+0x82>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80080e2:	f7fa fdfb 	bl	8002cdc <HAL_GetTick>
 80080e6:	1b40      	subs	r0, r0, r5
 80080e8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80080ec:	d805      	bhi.n	80080fa <HAL_PWREx_EnableOverDrive+0x8e>
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80080ee:	6863      	ldr	r3, [r4, #4]
 80080f0:	039b      	lsls	r3, r3, #14
 80080f2:	d5f6      	bpl.n	80080e2 <HAL_PWREx_EnableOverDrive+0x76>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 80080f4:	2000      	movs	r0, #0
}
 80080f6:	b003      	add	sp, #12
 80080f8:	bd30      	pop	{r4, r5, pc}

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
 80080fa:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 80080fc:	b003      	add	sp, #12
 80080fe:	bd30      	pop	{r4, r5, pc}
 8008100:	40023800 	.word	0x40023800
 8008104:	40007000 	.word	0x40007000

08008108 <HAL_PWREx_DisableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_DisableOverDrive(void)
{
 8008108:	b530      	push	{r4, r5, lr}
 800810a:	b083      	sub	sp, #12
  uint32_t tickstart = 0U;
  
  __HAL_RCC_PWR_CLK_ENABLE();
 800810c:	4b23      	ldr	r3, [pc, #140]	; (800819c <HAL_PWREx_DisableOverDrive+0x94>)
 800810e:	2100      	movs	r1, #0
 8008110:	9101      	str	r1, [sp, #4]
 8008112:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008114:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008118:	641a      	str	r2, [r3, #64]	; 0x40
 800811a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800811c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008120:	9301      	str	r3, [sp, #4]
 8008122:	9b01      	ldr	r3, [sp, #4]
 8008124:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008128:	fa93 f3a3 	rbit	r3, r3
    
  /* Disable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_DISABLE();
 800812c:	fab3 f383 	clz	r3, r3
 8008130:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008134:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8008138:	009b      	lsls	r3, r3, #2
  
  /* Get tick */
  tickstart = HAL_GetTick();
 
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800813a:	4c19      	ldr	r4, [pc, #100]	; (80081a0 <HAL_PWREx_DisableOverDrive+0x98>)
  uint32_t tickstart = 0U;
  
  __HAL_RCC_PWR_CLK_ENABLE();
    
  /* Disable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_DISABLE();
 800813c:	6019      	str	r1, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800813e:	f7fa fdcd 	bl	8002cdc <HAL_GetTick>
 8008142:	4605      	mov	r5, r0
 
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008144:	e005      	b.n	8008152 <HAL_PWREx_DisableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008146:	f7fa fdc9 	bl	8002cdc <HAL_GetTick>
 800814a:	1b40      	subs	r0, r0, r5
 800814c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8008150:	d820      	bhi.n	8008194 <HAL_PWREx_DisableOverDrive+0x8c>
  __HAL_PWR_OVERDRIVESWITCHING_DISABLE();
  
  /* Get tick */
  tickstart = HAL_GetTick();
 
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008152:	6863      	ldr	r3, [r4, #4]
 8008154:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 8008158:	d1f5      	bne.n	8008146 <HAL_PWREx_DisableOverDrive+0x3e>
 800815a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800815e:	fa92 f2a2 	rbit	r2, r2
      return HAL_TIMEOUT;
    }
  } 
  
  /* Disable the Over-drive */
  __HAL_PWR_OVERDRIVE_DISABLE();
 8008162:	fab2 f282 	clz	r2, r2
 8008166:	f102 5284 	add.w	r2, r2, #276824064	; 0x10800000
 800816a:	f502 3260 	add.w	r2, r2, #229376	; 0x38000
 800816e:	0092      	lsls	r2, r2, #2

  /* Get tick */
  tickstart = HAL_GetTick();

  while(__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008170:	4c0b      	ldr	r4, [pc, #44]	; (80081a0 <HAL_PWREx_DisableOverDrive+0x98>)
      return HAL_TIMEOUT;
    }
  } 
  
  /* Disable the Over-drive */
  __HAL_PWR_OVERDRIVE_DISABLE();
 8008172:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008174:	f7fa fdb2 	bl	8002cdc <HAL_GetTick>
 8008178:	4605      	mov	r5, r0

  while(__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800817a:	e005      	b.n	8008188 <HAL_PWREx_DisableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800817c:	f7fa fdae 	bl	8002cdc <HAL_GetTick>
 8008180:	1b40      	subs	r0, r0, r5
 8008182:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8008186:	d805      	bhi.n	8008194 <HAL_PWREx_DisableOverDrive+0x8c>
  __HAL_PWR_OVERDRIVE_DISABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008188:	6860      	ldr	r0, [r4, #4]
 800818a:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 800818e:	d1f5      	bne.n	800817c <HAL_PWREx_DisableOverDrive+0x74>
      return HAL_TIMEOUT;
    }
  }
  
  return HAL_OK;
}
 8008190:	b003      	add	sp, #12
 8008192:	bd30      	pop	{r4, r5, pc}
 
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
 8008194:	2003      	movs	r0, #3
      return HAL_TIMEOUT;
    }
  }
  
  return HAL_OK;
}
 8008196:	b003      	add	sp, #12
 8008198:	bd30      	pop	{r4, r5, pc}
 800819a:	bf00      	nop
 800819c:	40023800 	.word	0x40023800
 80081a0:	40007000 	.word	0x40007000

080081a4 <HAL_PWREx_EnterUnderDriveSTOPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter STOP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter STOP mode with WFE instruction
  * @retval None
  */
HAL_StatusTypeDef HAL_PWREx_EnterUnderDriveSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80081a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081a6:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_UNDERDRIVE(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Enable Power ctrl clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 80081a8:	4b21      	ldr	r3, [pc, #132]	; (8008230 <HAL_PWREx_EnterUnderDriveSTOPMode+0x8c>)
  /* Enable the Under-drive Mode ---------------------------------------------*/
  /* Clear Under-drive flag */
  __HAL_PWR_CLEAR_ODRUDR_FLAG();
 80081aa:	4c22      	ldr	r4, [pc, #136]	; (8008234 <HAL_PWREx_EnterUnderDriveSTOPMode+0x90>)
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_UNDERDRIVE(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Enable Power ctrl clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 80081ac:	2200      	movs	r2, #0
 80081ae:	9201      	str	r2, [sp, #4]
 80081b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80081b2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80081b6:	641a      	str	r2, [r3, #64]	; 0x40
 80081b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081be:	9301      	str	r3, [sp, #4]
 80081c0:	9b01      	ldr	r3, [sp, #4]
  /* Enable the Under-drive Mode ---------------------------------------------*/
  /* Clear Under-drive flag */
  __HAL_PWR_CLEAR_ODRUDR_FLAG();
 80081c2:	6863      	ldr	r3, [r4, #4]
 80081c4:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 80081c8:	6063      	str	r3, [r4, #4]
  
  /* Enable the Under-drive */ 
  __HAL_PWR_UNDERDRIVE_ENABLE();
 80081ca:	6823      	ldr	r3, [r4, #0]
 80081cc:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 80081d0:	6023      	str	r3, [r4, #0]
  *            @arg PWR_SLEEPENTRY_WFI: enter STOP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter STOP mode with WFE instruction
  * @retval None
  */
HAL_StatusTypeDef HAL_PWREx_EnterUnderDriveSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80081d2:	4605      	mov	r5, r0
 80081d4:	460e      	mov	r6, r1
  
  /* Enable the Under-drive */ 
  __HAL_PWR_UNDERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();
 80081d6:	f7fa fd81 	bl	8002cdc <HAL_GetTick>
 80081da:	4607      	mov	r7, r0

  /* Wait for UnderDrive mode is ready */
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_UDRDY))
 80081dc:	e005      	b.n	80081ea <HAL_PWREx_EnterUnderDriveSTOPMode+0x46>
  {
    if((HAL_GetTick() - tickstart) > PWR_UDERDRIVE_TIMEOUT_VALUE)
 80081de:	f7fa fd7d 	bl	8002cdc <HAL_GetTick>
 80081e2:	1bc0      	subs	r0, r0, r7
 80081e4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80081e8:	d81d      	bhi.n	8008226 <HAL_PWREx_EnterUnderDriveSTOPMode+0x82>

  /* Get tick */
  tickstart = HAL_GetTick();

  /* Wait for UnderDrive mode is ready */
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_UDRDY))
 80081ea:	6863      	ldr	r3, [r4, #4]
 80081ec:	4a11      	ldr	r2, [pc, #68]	; (8008234 <HAL_PWREx_EnterUnderDriveSTOPMode+0x90>)
 80081ee:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80081f2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80081f6:	d0f2      	beq.n	80081de <HAL_PWREx_EnterUnderDriveSTOPMode+0x3a>
      return HAL_TIMEOUT;
    }
  }
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg1 = PWR->CR;
 80081f8:	6813      	ldr	r3, [r2, #0]
  
  /* Store the new value */
  PWR->CR = tmpreg1;
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 80081fa:	490f      	ldr	r1, [pc, #60]	; (8008238 <HAL_PWREx_EnterUnderDriveSTOPMode+0x94>)
  }
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg1 = PWR->CR;
  /* Clear PDDS, LPDS, MRLUDS and LPLUDS bits */
  tmpreg1 &= (uint32_t)~(PWR_CR_PDDS | PWR_CR_LPDS | PWR_CR_LPUDS | PWR_CR_MRUDS);
 80081fc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008200:	f023 0303 	bic.w	r3, r3, #3
  
  /* Set LPDS, MRLUDS and LPLUDS bits according to PWR_Regulator value */
  tmpreg1 |= Regulator;
 8008204:	431d      	orrs	r5, r3
  
  /* Store the new value */
  PWR->CR = tmpreg1;
 8008206:	6015      	str	r5, [r2, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8008208:	690b      	ldr	r3, [r1, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_SLEEPENTRY_WFI)
 800820a:	2e01      	cmp	r6, #1
  
  /* Store the new value */
  PWR->CR = tmpreg1;
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 800820c:	f043 0304 	orr.w	r3, r3, #4
 8008210:	610b      	str	r3, [r1, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_SLEEPENTRY_WFI)
 8008212:	d00b      	beq.n	800822c <HAL_PWREx_EnterUnderDriveSTOPMode+0x88>
  \details Wait For Event is a hint instruction that permits the processor to enter
    a low-power state until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
{
  __ASM volatile ("wfe");
 8008214:	bf20      	wfe
  {
    /* Request Wait For Event */
    __WFE();
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 8008216:	4a08      	ldr	r2, [pc, #32]	; (8008238 <HAL_PWREx_EnterUnderDriveSTOPMode+0x94>)
 8008218:	6913      	ldr	r3, [r2, #16]

  return HAL_OK;  
 800821a:	2000      	movs	r0, #0
  {
    /* Request Wait For Event */
    __WFE();
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 800821c:	f023 0304 	bic.w	r3, r3, #4
 8008220:	6113      	str	r3, [r2, #16]

  return HAL_OK;  
}
 8008222:	b003      	add	sp, #12
 8008224:	bdf0      	pop	{r4, r5, r6, r7, pc}
  /* Wait for UnderDrive mode is ready */
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_UDRDY))
  {
    if((HAL_GetTick() - tickstart) > PWR_UDERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
 8008226:	2003      	movs	r0, #3
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);

  return HAL_OK;  
}
 8008228:	b003      	add	sp, #12
 800822a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 800822c:	bf30      	wfi
 800822e:	e7f2      	b.n	8008216 <HAL_PWREx_EnterUnderDriveSTOPMode+0x72>
 8008230:	40023800 	.word	0x40023800
 8008234:	40007000 	.word	0x40007000
 8008238:	e000ed00 	.word	0xe000ed00
 800823c:	4770      	bx	lr
 800823e:	bf00      	nop

08008240 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008240:	b5f0      	push	{r4, r5, r6, r7, lr}
 uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008242:	6803      	ldr	r3, [r0, #0]
 8008244:	07dd      	lsls	r5, r3, #31
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008246:	b083      	sub	sp, #12
 8008248:	4604      	mov	r4, r0
 uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800824a:	d522      	bpl.n	8008292 <HAL_RCC_OscConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800824c:	49ae      	ldr	r1, [pc, #696]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
 800824e:	688a      	ldr	r2, [r1, #8]
 8008250:	f002 020c 	and.w	r2, r2, #12
 8008254:	2a04      	cmp	r2, #4
 8008256:	f000 80eb 	beq.w	8008430 <HAL_RCC_OscConfig+0x1f0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800825a:	688a      	ldr	r2, [r1, #8]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800825c:	f002 020c 	and.w	r2, r2, #12
 8008260:	2a08      	cmp	r2, #8
 8008262:	f000 80e1 	beq.w	8008428 <HAL_RCC_OscConfig+0x1e8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008266:	4ba9      	ldr	r3, [pc, #676]	; (800850c <HAL_RCC_OscConfig+0x2cc>)
 8008268:	7922      	ldrb	r2, [r4, #4]
 800826a:	701a      	strb	r2, [r3, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800826c:	6863      	ldr	r3, [r4, #4]
 800826e:	2b00      	cmp	r3, #0
 8008270:	f000 80cc 	beq.w	800840c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008274:	f7fa fd32 	bl	8002cdc <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008278:	4da3      	ldr	r5, [pc, #652]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800827a:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800827c:	e005      	b.n	800828a <HAL_RCC_OscConfig+0x4a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800827e:	f7fa fd2d 	bl	8002cdc <HAL_GetTick>
 8008282:	1b80      	subs	r0, r0, r6
 8008284:	2864      	cmp	r0, #100	; 0x64
 8008286:	f200 80a0 	bhi.w	80083ca <HAL_RCC_OscConfig+0x18a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800828a:	682b      	ldr	r3, [r5, #0]
 800828c:	039a      	lsls	r2, r3, #14
 800828e:	d5f6      	bpl.n	800827e <HAL_RCC_OscConfig+0x3e>
 8008290:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008292:	079f      	lsls	r7, r3, #30
 8008294:	d52e      	bpl.n	80082f4 <HAL_RCC_OscConfig+0xb4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008296:	4b9c      	ldr	r3, [pc, #624]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
 8008298:	689a      	ldr	r2, [r3, #8]
 800829a:	f012 0f0c 	tst.w	r2, #12
 800829e:	f000 809b 	beq.w	80083d8 <HAL_RCC_OscConfig+0x198>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082a2:	689a      	ldr	r2, [r3, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80082a4:	f002 020c 	and.w	r2, r2, #12
 80082a8:	2a08      	cmp	r2, #8
 80082aa:	f000 8091 	beq.w	80083d0 <HAL_RCC_OscConfig+0x190>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80082ae:	68e3      	ldr	r3, [r4, #12]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f000 80da 	beq.w	800846a <HAL_RCC_OscConfig+0x22a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80082b6:	4b96      	ldr	r3, [pc, #600]	; (8008510 <HAL_RCC_OscConfig+0x2d0>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082b8:	4d93      	ldr	r5, [pc, #588]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80082ba:	2201      	movs	r2, #1
 80082bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082be:	f7fa fd0d 	bl	8002cdc <HAL_GetTick>
 80082c2:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082c4:	e004      	b.n	80082d0 <HAL_RCC_OscConfig+0x90>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80082c6:	f7fa fd09 	bl	8002cdc <HAL_GetTick>
 80082ca:	1b80      	subs	r0, r0, r6
 80082cc:	2802      	cmp	r0, #2
 80082ce:	d87c      	bhi.n	80083ca <HAL_RCC_OscConfig+0x18a>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082d0:	682b      	ldr	r3, [r5, #0]
 80082d2:	4a8d      	ldr	r2, [pc, #564]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
 80082d4:	0798      	lsls	r0, r3, #30
 80082d6:	d5f6      	bpl.n	80082c6 <HAL_RCC_OscConfig+0x86>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082d8:	6811      	ldr	r1, [r2, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082da:	23f8      	movs	r3, #248	; 0xf8
 80082dc:	fa93 f3a3 	rbit	r3, r3
 80082e0:	6920      	ldr	r0, [r4, #16]
 80082e2:	fab3 f383 	clz	r3, r3
 80082e6:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 80082ea:	fa00 f303 	lsl.w	r3, r0, r3
 80082ee:	430b      	orrs	r3, r1
 80082f0:	6013      	str	r3, [r2, #0]
 80082f2:	6823      	ldr	r3, [r4, #0]
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082f4:	071a      	lsls	r2, r3, #28
 80082f6:	d420      	bmi.n	800833a <HAL_RCC_OscConfig+0xfa>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80082f8:	0759      	lsls	r1, r3, #29
 80082fa:	d434      	bmi.n	8008366 <HAL_RCC_OscConfig+0x126>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80082fc:	69a2      	ldr	r2, [r4, #24]
 80082fe:	b1ca      	cbz	r2, 8008334 <HAL_RCC_OscConfig+0xf4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008300:	4b81      	ldr	r3, [pc, #516]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
 8008302:	6899      	ldr	r1, [r3, #8]
 8008304:	f001 010c 	and.w	r1, r1, #12
 8008308:	2908      	cmp	r1, #8
 800830a:	d06c      	beq.n	80083e6 <HAL_RCC_OscConfig+0x1a6>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800830c:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800830e:	4a81      	ldr	r2, [pc, #516]	; (8008514 <HAL_RCC_OscConfig+0x2d4>)
 8008310:	f04f 0100 	mov.w	r1, #0
 8008314:	6011      	str	r1, [r2, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008316:	f000 80b9 	beq.w	800848c <HAL_RCC_OscConfig+0x24c>
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800831a:	461c      	mov	r4, r3
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800831c:	f7fa fcde 	bl	8002cdc <HAL_GetTick>
 8008320:	4605      	mov	r5, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008322:	e004      	b.n	800832e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008324:	f7fa fcda 	bl	8002cdc <HAL_GetTick>
 8008328:	1b40      	subs	r0, r0, r5
 800832a:	2802      	cmp	r0, #2
 800832c:	d84d      	bhi.n	80083ca <HAL_RCC_OscConfig+0x18a>
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800832e:	6823      	ldr	r3, [r4, #0]
 8008330:	019b      	lsls	r3, r3, #6
 8008332:	d4f7      	bmi.n	8008324 <HAL_RCC_OscConfig+0xe4>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8008334:	2000      	movs	r0, #0
}
 8008336:	b003      	add	sp, #12
 8008338:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800833a:	6963      	ldr	r3, [r4, #20]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d055      	beq.n	80083ec <HAL_RCC_OscConfig+0x1ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008340:	4b75      	ldr	r3, [pc, #468]	; (8008518 <HAL_RCC_OscConfig+0x2d8>)
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008342:	4d71      	ldr	r5, [pc, #452]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008344:	2201      	movs	r2, #1
 8008346:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008348:	f7fa fcc8 	bl	8002cdc <HAL_GetTick>
 800834c:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800834e:	e004      	b.n	800835a <HAL_RCC_OscConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008350:	f7fa fcc4 	bl	8002cdc <HAL_GetTick>
 8008354:	1b80      	subs	r0, r0, r6
 8008356:	2802      	cmp	r0, #2
 8008358:	d837      	bhi.n	80083ca <HAL_RCC_OscConfig+0x18a>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800835a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800835c:	079f      	lsls	r7, r3, #30
 800835e:	d5f7      	bpl.n	8008350 <HAL_RCC_OscConfig+0x110>
 8008360:	6823      	ldr	r3, [r4, #0]
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008362:	0759      	lsls	r1, r3, #29
 8008364:	d5ca      	bpl.n	80082fc <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008366:	4b68      	ldr	r3, [pc, #416]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008368:	4d6c      	ldr	r5, [pc, #432]	; (800851c <HAL_RCC_OscConfig+0x2dc>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800836a:	2200      	movs	r2, #0
 800836c:	9201      	str	r2, [sp, #4]
 800836e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008370:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008374:	641a      	str	r2, [r3, #64]	; 0x40
 8008376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008378:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800837c:	9301      	str	r3, [sp, #4]
 800837e:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008380:	682b      	ldr	r3, [r5, #0]
 8008382:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008386:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 8008388:	f7fa fca8 	bl	8002cdc <HAL_GetTick>
 800838c:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800838e:	e004      	b.n	800839a <HAL_RCC_OscConfig+0x15a>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008390:	f7fa fca4 	bl	8002cdc <HAL_GetTick>
 8008394:	1b80      	subs	r0, r0, r6
 8008396:	2802      	cmp	r0, #2
 8008398:	d817      	bhi.n	80083ca <HAL_RCC_OscConfig+0x18a>
    PWR->CR |= PWR_CR_DBP;
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800839a:	682b      	ldr	r3, [r5, #0]
 800839c:	05da      	lsls	r2, r3, #23
 800839e:	d5f7      	bpl.n	8008390 <HAL_RCC_OscConfig+0x150>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80083a0:	4b5f      	ldr	r3, [pc, #380]	; (8008520 <HAL_RCC_OscConfig+0x2e0>)
 80083a2:	7a22      	ldrb	r2, [r4, #8]
 80083a4:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80083a6:	68a3      	ldr	r3, [r4, #8]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	f000 80c5 	beq.w	8008538 <HAL_RCC_OscConfig+0x2f8>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083ae:	f7fa fc95 	bl	8002cdc <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80083b2:	4d55      	ldr	r5, [pc, #340]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083b4:	4607      	mov	r7, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80083b6:	f241 3688 	movw	r6, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80083ba:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80083bc:	079b      	lsls	r3, r3, #30
 80083be:	d49d      	bmi.n	80082fc <HAL_RCC_OscConfig+0xbc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80083c0:	f7fa fc8c 	bl	8002cdc <HAL_GetTick>
 80083c4:	1bc0      	subs	r0, r0, r7
 80083c6:	42b0      	cmp	r0, r6
 80083c8:	d9f7      	bls.n	80083ba <HAL_RCC_OscConfig+0x17a>
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 80083ca:	2003      	movs	r0, #3
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80083cc:	b003      	add	sp, #12
 80083ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	025e      	lsls	r6, r3, #9
 80083d4:	f53f af6b 	bmi.w	80082ae <HAL_RCC_OscConfig+0x6e>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80083d8:	4b4b      	ldr	r3, [pc, #300]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	079d      	lsls	r5, r3, #30
 80083de:	d531      	bpl.n	8008444 <HAL_RCC_OscConfig+0x204>
 80083e0:	68e3      	ldr	r3, [r4, #12]
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d02e      	beq.n	8008444 <HAL_RCC_OscConfig+0x204>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
      {
        return HAL_ERROR;
 80083e6:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80083e8:	b003      	add	sp, #12
 80083ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083ec:	4a4a      	ldr	r2, [pc, #296]	; (8008518 <HAL_RCC_OscConfig+0x2d8>)
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083ee:	4d46      	ldr	r5, [pc, #280]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083f0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083f2:	f7fa fc73 	bl	8002cdc <HAL_GetTick>
 80083f6:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083f8:	e004      	b.n	8008404 <HAL_RCC_OscConfig+0x1c4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083fa:	f7fa fc6f 	bl	8002cdc <HAL_GetTick>
 80083fe:	1b80      	subs	r0, r0, r6
 8008400:	2802      	cmp	r0, #2
 8008402:	d8e2      	bhi.n	80083ca <HAL_RCC_OscConfig+0x18a>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008404:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8008406:	0798      	lsls	r0, r3, #30
 8008408:	d4f7      	bmi.n	80083fa <HAL_RCC_OscConfig+0x1ba>
 800840a:	e7a9      	b.n	8008360 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800840c:	f7fa fc66 	bl	8002cdc <HAL_GetTick>

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008410:	4d3d      	ldr	r5, [pc, #244]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008412:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008414:	e004      	b.n	8008420 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008416:	f7fa fc61 	bl	8002cdc <HAL_GetTick>
 800841a:	1b80      	subs	r0, r0, r6
 800841c:	2864      	cmp	r0, #100	; 0x64
 800841e:	d8d4      	bhi.n	80083ca <HAL_RCC_OscConfig+0x18a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008420:	682b      	ldr	r3, [r5, #0]
 8008422:	039b      	lsls	r3, r3, #14
 8008424:	d4f7      	bmi.n	8008416 <HAL_RCC_OscConfig+0x1d6>
 8008426:	e733      	b.n	8008290 <HAL_RCC_OscConfig+0x50>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008428:	684a      	ldr	r2, [r1, #4]
 800842a:	0250      	lsls	r0, r2, #9
 800842c:	f57f af1b 	bpl.w	8008266 <HAL_RCC_OscConfig+0x26>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008430:	4a35      	ldr	r2, [pc, #212]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
 8008432:	6812      	ldr	r2, [r2, #0]
 8008434:	0391      	lsls	r1, r2, #14
 8008436:	f57f af2c 	bpl.w	8008292 <HAL_RCC_OscConfig+0x52>
 800843a:	6862      	ldr	r2, [r4, #4]
 800843c:	2a00      	cmp	r2, #0
 800843e:	f47f af28 	bne.w	8008292 <HAL_RCC_OscConfig+0x52>
 8008442:	e7d0      	b.n	80083e6 <HAL_RCC_OscConfig+0x1a6>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008444:	4830      	ldr	r0, [pc, #192]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
 8008446:	23f8      	movs	r3, #248	; 0xf8
 8008448:	6802      	ldr	r2, [r0, #0]
 800844a:	fa93 f3a3 	rbit	r3, r3
 800844e:	6921      	ldr	r1, [r4, #16]
 8008450:	fab3 f383 	clz	r3, r3
 8008454:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8008458:	fa01 f303 	lsl.w	r3, r1, r3
 800845c:	4313      	orrs	r3, r2
 800845e:	6003      	str	r3, [r0, #0]
 8008460:	6823      	ldr	r3, [r4, #0]
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008462:	071a      	lsls	r2, r3, #28
 8008464:	f57f af48 	bpl.w	80082f8 <HAL_RCC_OscConfig+0xb8>
 8008468:	e767      	b.n	800833a <HAL_RCC_OscConfig+0xfa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800846a:	4a29      	ldr	r2, [pc, #164]	; (8008510 <HAL_RCC_OscConfig+0x2d0>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800846c:	4d26      	ldr	r5, [pc, #152]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800846e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008470:	f7fa fc34 	bl	8002cdc <HAL_GetTick>
 8008474:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008476:	e004      	b.n	8008482 <HAL_RCC_OscConfig+0x242>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008478:	f7fa fc30 	bl	8002cdc <HAL_GetTick>
 800847c:	1b80      	subs	r0, r0, r6
 800847e:	2802      	cmp	r0, #2
 8008480:	d8a3      	bhi.n	80083ca <HAL_RCC_OscConfig+0x18a>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008482:	682b      	ldr	r3, [r5, #0]
 8008484:	0799      	lsls	r1, r3, #30
 8008486:	d4f7      	bmi.n	8008478 <HAL_RCC_OscConfig+0x238>
 8008488:	6823      	ldr	r3, [r4, #0]
 800848a:	e733      	b.n	80082f4 <HAL_RCC_OscConfig+0xb4>
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800848c:	461d      	mov	r5, r3
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800848e:	f7fa fc25 	bl	8002cdc <HAL_GetTick>
 8008492:	4606      	mov	r6, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008494:	e004      	b.n	80084a0 <HAL_RCC_OscConfig+0x260>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008496:	f7fa fc21 	bl	8002cdc <HAL_GetTick>
 800849a:	1b80      	subs	r0, r0, r6
 800849c:	2802      	cmp	r0, #2
 800849e:	d894      	bhi.n	80083ca <HAL_RCC_OscConfig+0x18a>
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084a0:	682b      	ldr	r3, [r5, #0]
 80084a2:	4a19      	ldr	r2, [pc, #100]	; (8008508 <HAL_RCC_OscConfig+0x2c8>)
 80084a4:	0199      	lsls	r1, r3, #6
 80084a6:	d4f6      	bmi.n	8008496 <HAL_RCC_OscConfig+0x256>
 80084a8:	f647 76c0 	movw	r6, #32704	; 0x7fc0
 80084ac:	fa96 f6a6 	rbit	r6, r6
 80084b0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80084b4:	fab6 f786 	clz	r7, r6
 80084b8:	fa93 f3a3 	rbit	r3, r3
 80084bc:	f04f 6570 	mov.w	r5, #251658240	; 0xf000000
 80084c0:	fab3 f383 	clz	r3, r3
 80084c4:	fa95 f5a5 	rbit	r5, r5
 80084c8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80084ca:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80084cc:	f8d4 c01c 	ldr.w	ip, [r4, #28]
 80084d0:	f8d4 e020 	ldr.w	lr, [r4, #32]
 80084d4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80084d6:	0849      	lsrs	r1, r1, #1
 80084d8:	40be      	lsls	r6, r7
 80084da:	3901      	subs	r1, #1
 80084dc:	ea4c 070e 	orr.w	r7, ip, lr
 80084e0:	fab5 f485 	clz	r4, r5
 80084e4:	fa01 f303 	lsl.w	r3, r1, r3
 80084e8:	ea47 0506 	orr.w	r5, r7, r6
 80084ec:	fa00 f104 	lsl.w	r1, r0, r4
 80084f0:	432b      	orrs	r3, r5
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80084f2:	4808      	ldr	r0, [pc, #32]	; (8008514 <HAL_RCC_OscConfig+0x2d4>)
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80084f4:	430b      	orrs	r3, r1
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80084f6:	2101      	movs	r1, #1
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80084f8:	6053      	str	r3, [r2, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80084fa:	6001      	str	r1, [r0, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80084fc:	4614      	mov	r4, r2
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084fe:	f7fa fbed 	bl	8002cdc <HAL_GetTick>
 8008502:	4605      	mov	r5, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008504:	e014      	b.n	8008530 <HAL_RCC_OscConfig+0x2f0>
 8008506:	bf00      	nop
 8008508:	40023800 	.word	0x40023800
 800850c:	40023802 	.word	0x40023802
 8008510:	42470000 	.word	0x42470000
 8008514:	42470060 	.word	0x42470060
 8008518:	42470e80 	.word	0x42470e80
 800851c:	40007000 	.word	0x40007000
 8008520:	40023870 	.word	0x40023870
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008524:	f7fa fbda 	bl	8002cdc <HAL_GetTick>
 8008528:	1b40      	subs	r0, r0, r5
 800852a:	2802      	cmp	r0, #2
 800852c:	f63f af4d 	bhi.w	80083ca <HAL_RCC_OscConfig+0x18a>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008530:	6823      	ldr	r3, [r4, #0]
 8008532:	019a      	lsls	r2, r3, #6
 8008534:	d5f6      	bpl.n	8008524 <HAL_RCC_OscConfig+0x2e4>
 8008536:	e6fd      	b.n	8008334 <HAL_RCC_OscConfig+0xf4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008538:	f7fa fbd0 	bl	8002cdc <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800853c:	4d06      	ldr	r5, [pc, #24]	; (8008558 <HAL_RCC_OscConfig+0x318>)
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800853e:	4607      	mov	r7, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008540:	f241 3688 	movw	r6, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008544:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8008546:	0798      	lsls	r0, r3, #30
 8008548:	f57f aed8 	bpl.w	80082fc <HAL_RCC_OscConfig+0xbc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800854c:	f7fa fbc6 	bl	8002cdc <HAL_GetTick>
 8008550:	1bc0      	subs	r0, r0, r7
 8008552:	42b0      	cmp	r0, r6
 8008554:	d9f6      	bls.n	8008544 <HAL_RCC_OscConfig+0x304>
 8008556:	e738      	b.n	80083ca <HAL_RCC_OscConfig+0x18a>
 8008558:	40023800 	.word	0x40023800

0800855c <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800855c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800855e:	460d      	mov	r5, r1
 8008560:	b089      	sub	sp, #36	; 0x24
 8008562:	4616      	mov	r6, r2
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8008564:	b310      	cbz	r0, 80085ac <HAL_RCC_MCOConfig+0x50>
  else
  {
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
    
    /* MCO2 Clock Enable */
    __MCO2_CLK_ENABLE();
 8008566:	4c23      	ldr	r4, [pc, #140]	; (80085f4 <HAL_RCC_MCOConfig+0x98>)
    GPIO_InitStruct.Pin = MCO2_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8008568:	4823      	ldr	r0, [pc, #140]	; (80085f8 <HAL_RCC_MCOConfig+0x9c>)
  else
  {
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
    
    /* MCO2 Clock Enable */
    __MCO2_CLK_ENABLE();
 800856a:	2300      	movs	r3, #0
 800856c:	9302      	str	r3, [sp, #8]
 800856e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008570:	f042 0204 	orr.w	r2, r2, #4
 8008574:	6322      	str	r2, [r4, #48]	; 0x30
 8008576:	6b21      	ldr	r1, [r4, #48]	; 0x30
    
    /* Configure the MCO2 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO2_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008578:	9305      	str	r3, [sp, #20]
  else
  {
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
    
    /* MCO2 Clock Enable */
    __MCO2_CLK_ENABLE();
 800857a:	f001 0104 	and.w	r1, r1, #4
 800857e:	9102      	str	r1, [sp, #8]
    
    /* Configure the MCO2 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO2_PIN;
 8008580:	f44f 7e00 	mov.w	lr, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008584:	2203      	movs	r2, #3
  else
  {
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
    
    /* MCO2 Clock Enable */
    __MCO2_CLK_ENABLE();
 8008586:	9902      	ldr	r1, [sp, #8]
    /* Configure the MCO2 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO2_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8008588:	9307      	str	r3, [sp, #28]
    /* MCO2 Clock Enable */
    __MCO2_CLK_ENABLE();
    
    /* Configure the MCO2 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO2_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800858a:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800858c:	a903      	add	r1, sp, #12
    __MCO2_CLK_ENABLE();
    
    /* Configure the MCO2 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO2_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800858e:	9206      	str	r2, [sp, #24]
    
    /* MCO2 Clock Enable */
    __MCO2_CLK_ENABLE();
    
    /* Configure the MCO2 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO2_PIN;
 8008590:	f8cd e00c 	str.w	lr, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008594:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8008596:	f7fb fe87 	bl	80042a8 <HAL_GPIO_Init>
    
    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 800859a:	68a3      	ldr	r3, [r4, #8]
 800859c:	ea45 02c6 	orr.w	r2, r5, r6, lsl #3
 80085a0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80085a4:	431a      	orrs	r2, r3
 80085a6:	60a2      	str	r2, [r4, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 80085a8:	b009      	add	sp, #36	; 0x24
 80085aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(RCC_MCOx == RCC_MCO1)
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    
    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 80085ac:	4c11      	ldr	r4, [pc, #68]	; (80085f4 <HAL_RCC_MCOConfig+0x98>)
 80085ae:	9001      	str	r0, [sp, #4]
 80085b0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80085b2:	f042 0201 	orr.w	r2, r2, #1
 80085b6:	6322      	str	r2, [r4, #48]	; 0x30
 80085b8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80085ba:	f002 0201 	and.w	r2, r2, #1
 80085be:	9201      	str	r2, [sp, #4]
 80085c0:	4603      	mov	r3, r0
    
    /* Configure the MCO1 pin in alternate function mode */    
    GPIO_InitStruct.Pin = MCO1_PIN;
 80085c2:	f44f 7e80 	mov.w	lr, #256	; 0x100
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80085c6:	2203      	movs	r2, #3
  if(RCC_MCOx == RCC_MCO1)
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    
    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 80085c8:	9901      	ldr	r1, [sp, #4]
    GPIO_InitStruct.Pin = MCO1_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80085ca:	480c      	ldr	r0, [pc, #48]	; (80085fc <HAL_RCC_MCOConfig+0xa0>)
    
    /* Configure the MCO1 pin in alternate function mode */    
    GPIO_InitStruct.Pin = MCO1_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085cc:	9305      	str	r3, [sp, #20]
    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
    
    /* Configure the MCO1 pin in alternate function mode */    
    GPIO_InitStruct.Pin = MCO1_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085ce:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80085d0:	a903      	add	r1, sp, #12
    /* Configure the MCO1 pin in alternate function mode */    
    GPIO_InitStruct.Pin = MCO1_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80085d2:	9307      	str	r3, [sp, #28]
    __MCO1_CLK_ENABLE();
    
    /* Configure the MCO1 pin in alternate function mode */    
    GPIO_InitStruct.Pin = MCO1_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80085d4:	9206      	str	r2, [sp, #24]
    
    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
    
    /* Configure the MCO1 pin in alternate function mode */    
    GPIO_InitStruct.Pin = MCO1_PIN;
 80085d6:	f8cd e00c 	str.w	lr, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085da:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80085dc:	f7fb fe64 	bl	80042a8 <HAL_GPIO_Init>
    
    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80085e0:	68a3      	ldr	r3, [r4, #8]
 80085e2:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 80085e6:	ea43 0206 	orr.w	r2, r3, r6
 80085ea:	4315      	orrs	r5, r2
 80085ec:	60a5      	str	r5, [r4, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 80085ee:	b009      	add	sp, #36	; 0x24
 80085f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085f2:	bf00      	nop
 80085f4:	40023800 	.word	0x40023800
 80085f8:	40020800 	.word	0x40020800
 80085fc:	40020000 	.word	0x40020000

08008600 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8008600:	4b01      	ldr	r3, [pc, #4]	; (8008608 <HAL_RCC_EnableCSS+0x8>)
 8008602:	2201      	movs	r2, #1
 8008604:	601a      	str	r2, [r3, #0]
 8008606:	4770      	bx	lr
 8008608:	4247004c 	.word	0x4247004c

0800860c <HAL_RCC_DisableCSS>:
  * @brief  Disables the Clock Security System.
  * @retval None
  */
void HAL_RCC_DisableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 800860c:	4b01      	ldr	r3, [pc, #4]	; (8008614 <HAL_RCC_DisableCSS+0x8>)
 800860e:	2200      	movs	r2, #0
 8008610:	601a      	str	r2, [r3, #0]
 8008612:	4770      	bx	lr
 8008614:	4247004c 	.word	0x4247004c

08008618 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008618:	4a1b      	ldr	r2, [pc, #108]	; (8008688 <HAL_RCC_GetSysClockFreq+0x70>)
 800861a:	6893      	ldr	r3, [r2, #8]
 800861c:	f003 030c 	and.w	r3, r3, #12
 8008620:	2b04      	cmp	r3, #4
 8008622:	d02e      	beq.n	8008682 <HAL_RCC_GetSysClockFreq+0x6a>
 8008624:	2b08      	cmp	r3, #8
 8008626:	d12a      	bne.n	800867e <HAL_RCC_GetSysClockFreq+0x66>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008628:	6853      	ldr	r3, [r2, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800862a:	6851      	ldr	r1, [r2, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800862c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008630:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 8008634:	f647 70c0 	movw	r0, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8008638:	6851      	ldr	r1, [r2, #4]
 800863a:	fa90 f0a0 	rbit	r0, r0
 800863e:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8008642:	ea02 0201 	and.w	r2, r2, r1
 8008646:	fab0 f080 	clz	r0, r0
 800864a:	fa22 f000 	lsr.w	r0, r2, r0
 800864e:	bf14      	ite	ne
 8008650:	4a0e      	ldrne	r2, [pc, #56]	; (800868c <HAL_RCC_GetSysClockFreq+0x74>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8008652:	4a0f      	ldreq	r2, [pc, #60]	; (8008690 <HAL_RCC_GetSysClockFreq+0x78>)
 8008654:	fbb2 f3f3 	udiv	r3, r2, r3
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8008658:	4a0b      	ldr	r2, [pc, #44]	; (8008688 <HAL_RCC_GetSysClockFreq+0x70>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 800865a:	fb03 f300 	mul.w	r3, r3, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 800865e:	6852      	ldr	r2, [r2, #4]
 8008660:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8008664:	fa90 f0a0 	rbit	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8008668:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 800866c:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8008670:	fa22 f000 	lsr.w	r0, r2, r0
 8008674:	3001      	adds	r0, #1
 8008676:	0040      	lsls	r0, r0, #1
 8008678:	fbb3 f0f0 	udiv	r0, r3, r0
 800867c:	4770      	bx	lr
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800867e:	4804      	ldr	r0, [pc, #16]	; (8008690 <HAL_RCC_GetSysClockFreq+0x78>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8008680:	4770      	bx	lr
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008682:	4802      	ldr	r0, [pc, #8]	; (800868c <HAL_RCC_GetSysClockFreq+0x74>)
 8008684:	4770      	bx	lr
 8008686:	bf00      	nop
 8008688:	40023800 	.word	0x40023800
 800868c:	007a1200 	.word	0x007a1200
 8008690:	00f42400 	.word	0x00f42400

08008694 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8008698:	4a56      	ldr	r2, [pc, #344]	; (80087f4 <HAL_RCC_ClockConfig+0x160>)
 800869a:	6813      	ldr	r3, [r2, #0]
 800869c:	f003 030f 	and.w	r3, r3, #15
 80086a0:	428b      	cmp	r3, r1
 80086a2:	d209      	bcs.n	80086b8 <HAL_RCC_ClockConfig+0x24>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086a4:	b2cb      	uxtb	r3, r1
 80086a6:	7013      	strb	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80086a8:	6813      	ldr	r3, [r2, #0]
 80086aa:	f003 030f 	and.w	r3, r3, #15
 80086ae:	4299      	cmp	r1, r3
 80086b0:	d002      	beq.n	80086b8 <HAL_RCC_ClockConfig+0x24>
    {
      return HAL_ERROR;
 80086b2:	2001      	movs	r0, #1
 80086b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80086b8:	6803      	ldr	r3, [r0, #0]
 80086ba:	079a      	lsls	r2, r3, #30
 80086bc:	d507      	bpl.n	80086ce <HAL_RCC_ClockConfig+0x3a>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80086be:	4c4e      	ldr	r4, [pc, #312]	; (80087f8 <HAL_RCC_ClockConfig+0x164>)
 80086c0:	6883      	ldr	r3, [r0, #8]
 80086c2:	68a2      	ldr	r2, [r4, #8]
 80086c4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80086c8:	4313      	orrs	r3, r2
 80086ca:	60a3      	str	r3, [r4, #8]
 80086cc:	6803      	ldr	r3, [r0, #0]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80086ce:	07df      	lsls	r7, r3, #31
 80086d0:	4606      	mov	r6, r0
 80086d2:	460c      	mov	r4, r1
 80086d4:	d526      	bpl.n	8008724 <HAL_RCC_ClockConfig+0x90>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80086d6:	6843      	ldr	r3, [r0, #4]
 80086d8:	2b01      	cmp	r3, #1
 80086da:	f000 8085 	beq.w	80087e8 <HAL_RCC_ClockConfig+0x154>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80086de:	1e9a      	subs	r2, r3, #2
 80086e0:	2a01      	cmp	r2, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80086e2:	4a45      	ldr	r2, [pc, #276]	; (80087f8 <HAL_RCC_ClockConfig+0x164>)
 80086e4:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80086e6:	d979      	bls.n	80087dc <HAL_RCC_ClockConfig+0x148>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086e8:	0791      	lsls	r1, r2, #30
 80086ea:	d5e2      	bpl.n	80086b2 <HAL_RCC_ClockConfig+0x1e>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80086ec:	4d42      	ldr	r5, [pc, #264]	; (80087f8 <HAL_RCC_ClockConfig+0x164>)
 80086ee:	68aa      	ldr	r2, [r5, #8]
 80086f0:	f022 0203 	bic.w	r2, r2, #3
 80086f4:	4313      	orrs	r3, r2
 80086f6:	60ab      	str	r3, [r5, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086f8:	f7fa faf0 	bl	8002cdc <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80086fc:	6873      	ldr	r3, [r6, #4]
 80086fe:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008700:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008702:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008706:	d04d      	beq.n	80087a4 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008708:	2b02      	cmp	r3, #2
 800870a:	d056      	beq.n	80087ba <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 800870c:	2b03      	cmp	r3, #3
 800870e:	d105      	bne.n	800871c <HAL_RCC_ClockConfig+0x88>
 8008710:	e05e      	b.n	80087d0 <HAL_RCC_ClockConfig+0x13c>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008712:	f7fa fae3 	bl	8002cdc <HAL_GetTick>
 8008716:	1bc0      	subs	r0, r0, r7
 8008718:	4540      	cmp	r0, r8
 800871a:	d862      	bhi.n	80087e2 <HAL_RCC_ClockConfig+0x14e>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800871c:	68ab      	ldr	r3, [r5, #8]
 800871e:	f013 0f0c 	tst.w	r3, #12
 8008722:	d1f6      	bne.n	8008712 <HAL_RCC_ClockConfig+0x7e>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8008724:	4a33      	ldr	r2, [pc, #204]	; (80087f4 <HAL_RCC_ClockConfig+0x160>)
 8008726:	6813      	ldr	r3, [r2, #0]
 8008728:	f003 030f 	and.w	r3, r3, #15
 800872c:	429c      	cmp	r4, r3
 800872e:	d206      	bcs.n	800873e <HAL_RCC_ClockConfig+0xaa>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008730:	b2e3      	uxtb	r3, r4
 8008732:	7013      	strb	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008734:	6813      	ldr	r3, [r2, #0]
 8008736:	f003 030f 	and.w	r3, r3, #15
 800873a:	429c      	cmp	r4, r3
 800873c:	d1b9      	bne.n	80086b2 <HAL_RCC_ClockConfig+0x1e>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800873e:	6833      	ldr	r3, [r6, #0]
 8008740:	075a      	lsls	r2, r3, #29
 8008742:	d507      	bpl.n	8008754 <HAL_RCC_ClockConfig+0xc0>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008744:	492c      	ldr	r1, [pc, #176]	; (80087f8 <HAL_RCC_ClockConfig+0x164>)
 8008746:	68f3      	ldr	r3, [r6, #12]
 8008748:	688a      	ldr	r2, [r1, #8]
 800874a:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800874e:	4313      	orrs	r3, r2
 8008750:	608b      	str	r3, [r1, #8]
 8008752:	6833      	ldr	r3, [r6, #0]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008754:	071b      	lsls	r3, r3, #28
 8008756:	d507      	bpl.n	8008768 <HAL_RCC_ClockConfig+0xd4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008758:	4a27      	ldr	r2, [pc, #156]	; (80087f8 <HAL_RCC_ClockConfig+0x164>)
 800875a:	6931      	ldr	r1, [r6, #16]
 800875c:	6893      	ldr	r3, [r2, #8]
 800875e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8008762:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8008766:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8008768:	f7ff ff56 	bl	8008618 <HAL_RCC_GetSysClockFreq>
 800876c:	4b22      	ldr	r3, [pc, #136]	; (80087f8 <HAL_RCC_ClockConfig+0x164>)
 800876e:	4601      	mov	r1, r0
 8008770:	22f0      	movs	r2, #240	; 0xf0
 8008772:	689b      	ldr	r3, [r3, #8]
 8008774:	fa92 f2a2 	rbit	r2, r2
 8008778:	fab2 f282 	clz	r2, r2
 800877c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008780:	40d3      	lsrs	r3, r2
 8008782:	481e      	ldr	r0, [pc, #120]	; (80087fc <HAL_RCC_ClockConfig+0x168>)
 8008784:	4a1e      	ldr	r2, [pc, #120]	; (8008800 <HAL_RCC_ClockConfig+0x16c>)
 8008786:	5cc3      	ldrb	r3, [r0, r3]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8008788:	2000      	movs	r0, #0
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800878a:	fa21 f303 	lsr.w	r3, r1, r3
 800878e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8008790:	f7fa fa6c 	bl	8002c6c <HAL_InitTick>
  
  return HAL_OK;
 8008794:	2000      	movs	r0, #0
}
 8008796:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800879a:	f7fa fa9f 	bl	8002cdc <HAL_GetTick>
 800879e:	1bc0      	subs	r0, r0, r7
 80087a0:	4540      	cmp	r0, r8
 80087a2:	d81e      	bhi.n	80087e2 <HAL_RCC_ClockConfig+0x14e>
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80087a4:	68ab      	ldr	r3, [r5, #8]
 80087a6:	f003 030c 	and.w	r3, r3, #12
 80087aa:	2b04      	cmp	r3, #4
 80087ac:	d1f5      	bne.n	800879a <HAL_RCC_ClockConfig+0x106>
 80087ae:	e7b9      	b.n	8008724 <HAL_RCC_ClockConfig+0x90>
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80087b0:	f7fa fa94 	bl	8002cdc <HAL_GetTick>
 80087b4:	1bc0      	subs	r0, r0, r7
 80087b6:	4540      	cmp	r0, r8
 80087b8:	d813      	bhi.n	80087e2 <HAL_RCC_ClockConfig+0x14e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80087ba:	68ab      	ldr	r3, [r5, #8]
 80087bc:	f003 030c 	and.w	r3, r3, #12
 80087c0:	2b08      	cmp	r3, #8
 80087c2:	d1f5      	bne.n	80087b0 <HAL_RCC_ClockConfig+0x11c>
 80087c4:	e7ae      	b.n	8008724 <HAL_RCC_ClockConfig+0x90>
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80087c6:	f7fa fa89 	bl	8002cdc <HAL_GetTick>
 80087ca:	1bc0      	subs	r0, r0, r7
 80087cc:	4540      	cmp	r0, r8
 80087ce:	d808      	bhi.n	80087e2 <HAL_RCC_ClockConfig+0x14e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 80087d0:	68ab      	ldr	r3, [r5, #8]
 80087d2:	f003 030c 	and.w	r3, r3, #12
 80087d6:	2b0c      	cmp	r3, #12
 80087d8:	d1f5      	bne.n	80087c6 <HAL_RCC_ClockConfig+0x132>
 80087da:	e7a3      	b.n	8008724 <HAL_RCC_ClockConfig+0x90>
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80087dc:	0190      	lsls	r0, r2, #6
 80087de:	d485      	bmi.n	80086ec <HAL_RCC_ClockConfig+0x58>
 80087e0:	e767      	b.n	80086b2 <HAL_RCC_ClockConfig+0x1e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
 80087e2:	2003      	movs	r0, #3
 80087e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80087e8:	4a03      	ldr	r2, [pc, #12]	; (80087f8 <HAL_RCC_ClockConfig+0x164>)
 80087ea:	6812      	ldr	r2, [r2, #0]
 80087ec:	0395      	lsls	r5, r2, #14
 80087ee:	f53f af7d 	bmi.w	80086ec <HAL_RCC_ClockConfig+0x58>
 80087f2:	e75e      	b.n	80086b2 <HAL_RCC_ClockConfig+0x1e>
 80087f4:	40023c00 	.word	0x40023c00
 80087f8:	40023800 	.word	0x40023800
 80087fc:	08012614 	.word	0x08012614
 8008800:	20000000 	.word	0x20000000

08008804 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8008804:	4b01      	ldr	r3, [pc, #4]	; (800880c <HAL_RCC_GetHCLKFreq+0x8>)
}
 8008806:	6818      	ldr	r0, [r3, #0]
 8008808:	4770      	bx	lr
 800880a:	bf00      	nop
 800880c:	20000000 	.word	0x20000000

08008810 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8008810:	4b08      	ldr	r3, [pc, #32]	; (8008834 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008812:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8008816:	689b      	ldr	r3, [r3, #8]
 8008818:	fa92 f2a2 	rbit	r2, r2
 800881c:	fab2 f282 	clz	r2, r2
 8008820:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8008824:	40d3      	lsrs	r3, r2
 8008826:	4904      	ldr	r1, [pc, #16]	; (8008838 <HAL_RCC_GetPCLK1Freq+0x28>)
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8008828:	4a04      	ldr	r2, [pc, #16]	; (800883c <HAL_RCC_GetPCLK1Freq+0x2c>)
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800882a:	5ccb      	ldrb	r3, [r1, r3]
 800882c:	6810      	ldr	r0, [r2, #0]
}
 800882e:	40d8      	lsrs	r0, r3
 8008830:	4770      	bx	lr
 8008832:	bf00      	nop
 8008834:	40023800 	.word	0x40023800
 8008838:	08012614 	.word	0x08012614
 800883c:	20000000 	.word	0x20000000

08008840 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8008840:	4b08      	ldr	r3, [pc, #32]	; (8008864 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008842:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	fa92 f2a2 	rbit	r2, r2
 800884c:	fab2 f282 	clz	r2, r2
 8008850:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008854:	40d3      	lsrs	r3, r2
 8008856:	4904      	ldr	r1, [pc, #16]	; (8008868 <HAL_RCC_GetPCLK2Freq+0x28>)
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8008858:	4a04      	ldr	r2, [pc, #16]	; (800886c <HAL_RCC_GetPCLK2Freq+0x2c>)
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800885a:	5ccb      	ldrb	r3, [r1, r3]
 800885c:	6810      	ldr	r0, [r2, #0]
} 
 800885e:	40d8      	lsrs	r0, r3
 8008860:	4770      	bx	lr
 8008862:	bf00      	nop
 8008864:	40023800 	.word	0x40023800
 8008868:	08012614 	.word	0x08012614
 800886c:	20000000 	.word	0x20000000

08008870 <HAL_RCC_GetOscConfig>:
  * @param  RCC_OscInitStruct: pointer to an RCC_OscInitTypeDef structure that 
  * will be configured.
  * @retval None
  */
__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008870:	b410      	push	{r4}
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 8008872:	220f      	movs	r2, #15
  
  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8008874:	4b35      	ldr	r3, [pc, #212]	; (800894c <HAL_RCC_GetOscConfig+0xdc>)
  * @retval None
  */
__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 8008876:	6002      	str	r2, [r0, #0]
  
  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8008878:	681a      	ldr	r2, [r3, #0]
 800887a:	0351      	lsls	r1, r2, #13
 800887c:	d557      	bpl.n	800892e <HAL_RCC_GetOscConfig+0xbe>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 800887e:	2305      	movs	r3, #5
 8008880:	6043      	str	r3, [r0, #4]
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
  }
  
  /* Get the HSI configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 8008882:	4b32      	ldr	r3, [pc, #200]	; (800894c <HAL_RCC_GetOscConfig+0xdc>)
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
  }
  
  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> POSITION_VAL(RCC_CR_HSITRIM));
 8008884:	4931      	ldr	r1, [pc, #196]	; (800894c <HAL_RCC_GetOscConfig+0xdc>)
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
  }
  
  /* Get the HSI configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f013 0301 	ands.w	r3, r3, #1
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 800888c:	bf18      	it	ne
 800888e:	2301      	movne	r3, #1
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 8008890:	60c3      	str	r3, [r0, #12]
 8008892:	22f8      	movs	r2, #248	; 0xf8
  }
  
  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> POSITION_VAL(RCC_CR_HSITRIM));
 8008894:	680b      	ldr	r3, [r1, #0]
 8008896:	fa92 f2a2 	rbit	r2, r2
 800889a:	fab2 f282 	clz	r2, r2
 800889e:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80088a2:	40d3      	lsrs	r3, r2
 80088a4:	6103      	str	r3, [r0, #16]
  
  /* Get the LSE configuration -----------------------------------------------*/
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 80088a6:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 80088a8:	075a      	lsls	r2, r3, #29
 80088aa:	d547      	bpl.n	800893c <HAL_RCC_GetOscConfig+0xcc>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 80088ac:	2305      	movs	r3, #5
 80088ae:	6083      	str	r3, [r0, #8]
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
  }
  
  /* Get the LSI configuration -----------------------------------------------*/
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 80088b0:	4b26      	ldr	r3, [pc, #152]	; (800894c <HAL_RCC_GetOscConfig+0xdc>)
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80088b2:	4926      	ldr	r1, [pc, #152]	; (800894c <HAL_RCC_GetOscConfig+0xdc>)
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
  }
  
  /* Get the LSI configuration -----------------------------------------------*/
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 80088b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80088b6:	f013 0301 	ands.w	r3, r3, #1
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 80088ba:	bf18      	it	ne
 80088bc:	2301      	movne	r3, #1
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 80088be:	6143      	str	r3, [r0, #20]
  }
  
  /* Get the PLL configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 80088c0:	4b22      	ldr	r3, [pc, #136]	; (800894c <HAL_RCC_GetOscConfig+0xdc>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	01db      	lsls	r3, r3, #7
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 80088c6:	bf4c      	ite	mi
 80088c8:	2302      	movmi	r3, #2
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 80088ca:	2301      	movpl	r3, #1
 80088cc:	6183      	str	r3, [r0, #24]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80088ce:	684b      	ldr	r3, [r1, #4]
 80088d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088d4:	61c3      	str	r3, [r0, #28]
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 80088d6:	684b      	ldr	r3, [r1, #4]
 80088d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80088dc:	6203      	str	r3, [r0, #32]
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 80088de:	684c      	ldr	r4, [r1, #4]
 80088e0:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80088e4:	fa92 f2a2 	rbit	r2, r2
 80088e8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80088ec:	fab2 f282 	clz	r2, r2
 80088f0:	4023      	ands	r3, r4
 80088f2:	40d3      	lsrs	r3, r2
 80088f4:	6243      	str	r3, [r0, #36]	; 0x24
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> POSITION_VAL(RCC_PLLCFGR_PLLP));
 80088f6:	684a      	ldr	r2, [r1, #4]
 80088f8:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80088fc:	fa93 f3a3 	rbit	r3, r3
 8008900:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8008904:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8008908:	0052      	lsls	r2, r2, #1
 800890a:	fab3 f383 	clz	r3, r3
 800890e:	fa22 f303 	lsr.w	r3, r2, r3
 8008912:	6283      	str	r3, [r0, #40]	; 0x28
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> POSITION_VAL(RCC_PLLCFGR_PLLQ));
 8008914:	684b      	ldr	r3, [r1, #4]
 8008916:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 800891a:	fa92 f2a2 	rbit	r2, r2
 800891e:	fab2 f282 	clz	r2, r2
 8008922:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8008926:	40d3      	lsrs	r3, r2
 8008928:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 800892a:	bc10      	pop	{r4}
 800892c:	4770      	bx	lr
  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
  }
  else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8008934:	bf18      	it	ne
 8008936:	2301      	movne	r3, #1
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8008938:	6043      	str	r3, [r0, #4]
 800893a:	e7a2      	b.n	8008882 <HAL_RCC_GetOscConfig+0x12>
  /* Get the LSE configuration -----------------------------------------------*/
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
  }
  else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 800893c:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 800893e:	f013 0301 	ands.w	r3, r3, #1
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8008942:	bf18      	it	ne
 8008944:	2301      	movne	r3, #1
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 8008946:	6083      	str	r3, [r0, #8]
 8008948:	e7b2      	b.n	80088b0 <HAL_RCC_GetOscConfig+0x40>
 800894a:	bf00      	nop
 800894c:	40023800 	.word	0x40023800

08008950 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008950:	b410      	push	{r4}
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
   
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008952:	4b0d      	ldr	r3, [pc, #52]	; (8008988 <HAL_RCC_GetClockConfig+0x38>)
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8008954:	4c0d      	ldr	r4, [pc, #52]	; (800898c <HAL_RCC_GetClockConfig+0x3c>)
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008956:	220f      	movs	r2, #15
 8008958:	6002      	str	r2, [r0, #0]
   
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800895a:	689a      	ldr	r2, [r3, #8]
 800895c:	f002 0203 	and.w	r2, r2, #3
 8008960:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8008962:	689a      	ldr	r2, [r3, #8]
 8008964:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8008968:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800896a:	689a      	ldr	r2, [r3, #8]
 800896c:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8008970:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008972:	689b      	ldr	r3, [r3, #8]
 8008974:	08db      	lsrs	r3, r3, #3
 8008976:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800897a:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800897c:	6823      	ldr	r3, [r4, #0]
}
 800897e:	bc10      	pop	{r4}
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8008980:	f003 030f 	and.w	r3, r3, #15
 8008984:	600b      	str	r3, [r1, #0]
}
 8008986:	4770      	bx	lr
 8008988:	40023800 	.word	0x40023800
 800898c:	40023c00 	.word	0x40023c00

08008990 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8008990:	4770      	bx	lr
 8008992:	bf00      	nop

08008994 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8008994:	b508      	push	{r3, lr}
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8008996:	4b05      	ldr	r3, [pc, #20]	; (80089ac <HAL_RCC_NMI_IRQHandler+0x18>)
 8008998:	68db      	ldr	r3, [r3, #12]
 800899a:	061b      	lsls	r3, r3, #24
 800899c:	d504      	bpl.n	80089a8 <HAL_RCC_NMI_IRQHandler+0x14>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800899e:	f7ff fff7 	bl	8008990 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80089a2:	4b03      	ldr	r3, [pc, #12]	; (80089b0 <HAL_RCC_NMI_IRQHandler+0x1c>)
 80089a4:	2280      	movs	r2, #128	; 0x80
 80089a6:	701a      	strb	r2, [r3, #0]
 80089a8:	bd08      	pop	{r3, pc}
 80089aa:	bf00      	nop
 80089ac:	40023800 	.word	0x40023800
 80089b0:	4002380e 	.word	0x4002380e

080089b4 <HAL_RCC_DeInit>:
  *            - Peripheral clocks  
  *            - LSI, LSE and RTC clocks 
  * @retval None
  */
void HAL_RCC_DeInit(void)
{
 80089b4:	b430      	push	{r4, r5}
  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4); 
 80089b6:	4b13      	ldr	r3, [pc, #76]	; (8008a04 <HAL_RCC_DeInit+0x50>)
  /* Reset HSEON, CSSON, PLLON, PLLI2S */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON| RCC_CR_PLLI2SON); 
  
  /* Reset PLLCFGR register */
  CLEAR_REG(RCC->PLLCFGR);
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2); 
 80089b8:	4813      	ldr	r0, [pc, #76]	; (8008a08 <HAL_RCC_DeInit+0x54>)
  * @retval None
  */
void HAL_RCC_DeInit(void)
{
  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4); 
 80089ba:	681a      	ldr	r2, [r3, #0]
  
  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80089bc:	4c13      	ldr	r4, [pc, #76]	; (8008a0c <HAL_RCC_DeInit+0x58>)
 80089be:	4d14      	ldr	r5, [pc, #80]	; (8008a10 <HAL_RCC_DeInit+0x5c>)
{
  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4); 
  
  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80089c0:	2100      	movs	r1, #0
  * @retval None
  */
void HAL_RCC_DeInit(void)
{
  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4); 
 80089c2:	f042 0281 	orr.w	r2, r2, #129	; 0x81
 80089c6:	601a      	str	r2, [r3, #0]
  
  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80089c8:	6099      	str	r1, [r3, #8]
  
  /* Reset HSEON, CSSON, PLLON, PLLI2S */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON| RCC_CR_PLLI2SON); 
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	f022 62a1 	bic.w	r2, r2, #84410368	; 0x5080000
 80089d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80089d4:	601a      	str	r2, [r3, #0]
  
  /* Reset PLLCFGR register */
  CLEAR_REG(RCC->PLLCFGR);
 80089d6:	6059      	str	r1, [r3, #4]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2); 
 80089d8:	685a      	ldr	r2, [r3, #4]
 80089da:	4310      	orrs	r0, r2
 80089dc:	6058      	str	r0, [r3, #4]
  
  /* Reset PLLI2SCFGR register */
  CLEAR_REG(RCC->PLLI2SCFGR);
 80089de:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  SET_BIT(RCC->PLLI2SCFGR,  RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1);
 80089e2:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80089e6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80089ea:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 80089ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  
  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80089f8:	601a      	str	r2, [r3, #0]
  
  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 80089fa:	60d9      	str	r1, [r3, #12]
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80089fc:	6025      	str	r5, [r4, #0]
}
 80089fe:	bc30      	pop	{r4, r5}
 8008a00:	4770      	bx	lr
 8008a02:	bf00      	nop
 8008a04:	40023800 	.word	0x40023800
 8008a08:	04003010 	.word	0x04003010
 8008a0c:	20000000 	.word	0x20000000
 8008a10:	00f42400 	.word	0x00f42400

08008a14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008a14:	b5f0      	push	{r4, r5, r6, r7, lr}
  
  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ----------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division   
     factor is common parameters for both peripherals */ 
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) || 
 8008a16:	6803      	ldr	r3, [r0, #0]
 8008a18:	079a      	lsls	r2, r3, #30
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	4604      	mov	r4, r0
  
  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ----------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division   
     factor is common parameters for both peripherals */ 
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) || 
 8008a1e:	d110      	bne.n	8008a42 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    
  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */ 
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) || 
 8008a20:	f013 0f0c 	tst.w	r3, #12
 8008a24:	d16a      	bne.n	8008afc <HAL_RCCEx_PeriphCLKConfig+0xe8>
    }  
  }
  /*--------------------------------------------------------------------------*/
    
  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008a26:	6820      	ldr	r0, [r4, #0]
 8008a28:	0683      	lsls	r3, r0, #26
 8008a2a:	f100 80f2 	bmi.w	8008c12 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008a2e:	f010 0010 	ands.w	r0, r0, #16
 8008a32:	d004      	beq.n	8008a3e <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008a34:	4ba6      	ldr	r3, [pc, #664]	; (8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008a36:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8008a3a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8008a3c:	2000      	movs	r0, #0
}
 8008a3e:	b003      	add	sp, #12
 8008a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
        
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();    
 8008a42:	4ba4      	ldr	r3, [pc, #656]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008a44:	4da4      	ldr	r5, [pc, #656]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
        
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();    
 8008a46:	2200      	movs	r2, #0
 8008a48:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008a4a:	f7fa f947 	bl	8002cdc <HAL_GetTick>
 8008a4e:	4606      	mov	r6, r0
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008a50:	e005      	b.n	8008a5e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008a52:	f7fa f943 	bl	8002cdc <HAL_GetTick>
 8008a56:	1b80      	subs	r0, r0, r6
 8008a58:	2802      	cmp	r0, #2
 8008a5a:	f200 80d7 	bhi.w	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();    
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008a5e:	682b      	ldr	r3, [r5, #0]
 8008a60:	4a9d      	ldr	r2, [pc, #628]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008a62:	011f      	lsls	r7, r3, #4
 8008a64:	d4f5      	bmi.n	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x3e>
    }
    
    /*---------------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added   
      only for I2S configuration */     
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008a66:	6823      	ldr	r3, [r4, #0]
 8008a68:	07d8      	lsls	r0, r3, #31
 8008a6a:	d514      	bpl.n	8008a96 <HAL_RCCEx_PeriphCLKConfig+0x82>
 8008a6c:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8008a70:	fa91 f1a1 	rbit	r1, r1
 8008a74:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8008a78:	fab1 f181 	clz	r1, r1
 8008a7c:	fa90 f0a0 	rbit	r0, r0
 8008a80:	68a3      	ldr	r3, [r4, #8]
 8008a82:	6865      	ldr	r5, [r4, #4]
 8008a84:	fab0 f080 	clz	r0, r0
 8008a88:	4083      	lsls	r3, r0
 8008a8a:	fa05 f101 	lsl.w	r1, r5, r1
 8008a8e:	430b      	orrs	r3, r1
 8008a90:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
 8008a94:	6823      	ldr	r3, [r4, #0]
    }
  
    /*---------------------------- SAI configuration -------------------------------*/ 
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must  
       be added only for SAI configuration */     
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8008a96:	0799      	lsls	r1, r3, #30
 8008a98:	d51d      	bpl.n	8008ad6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
      
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8008a9a:	4e8f      	ldr	r6, [pc, #572]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008a9c:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 8008aa0:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
 8008aa4:	fa90 f0a0 	rbit	r0, r0
      /* Configure the PLLI2S division factors */      
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8008aa8:	68e3      	ldr	r3, [r4, #12]
 8008aaa:	6865      	ldr	r5, [r4, #4]
 8008aac:	061a      	lsls	r2, r3, #24
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
      
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8008aae:	fab0 f080 	clz	r0, r0
      /* Configure the PLLI2S division factors */      
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8008ab2:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8008ab6:	40c1      	lsrs	r1, r0
 8008ab8:	ea42 1385 	orr.w	r3, r2, r5, lsl #6
 8008abc:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8008ac0:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008ac4:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 8008ac8:	69e1      	ldr	r1, [r4, #28]
 8008aca:	f023 021f 	bic.w	r2, r3, #31
 8008ace:	1e4b      	subs	r3, r1, #1
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
    }
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008ad6:	4b7f      	ldr	r3, [pc, #508]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008ad8:	4d7f      	ldr	r5, [pc, #508]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
    }
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008ada:	2201      	movs	r2, #1
 8008adc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008ade:	f7fa f8fd 	bl	8002cdc <HAL_GetTick>
 8008ae2:	4606      	mov	r6, r0
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008ae4:	e005      	b.n	8008af2 <HAL_RCCEx_PeriphCLKConfig+0xde>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008ae6:	f7fa f8f9 	bl	8002cdc <HAL_GetTick>
 8008aea:	1b80      	subs	r0, r0, r6
 8008aec:	2802      	cmp	r0, #2
 8008aee:	f200 808d 	bhi.w	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008af2:	682b      	ldr	r3, [r5, #0]
 8008af4:	011a      	lsls	r2, r3, #4
 8008af6:	d5f6      	bpl.n	8008ae6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
 8008af8:	6823      	ldr	r3, [r4, #0]
 8008afa:	e791      	b.n	8008a20 <HAL_RCCEx_PeriphCLKConfig+0xc>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 8008afc:	4b77      	ldr	r3, [pc, #476]	; (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008afe:	4d76      	ldr	r5, [pc, #472]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 8008b00:	2200      	movs	r2, #0
 8008b02:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008b04:	f7fa f8ea 	bl	8002cdc <HAL_GetTick>
 8008b08:	4606      	mov	r6, r0
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008b0a:	e004      	b.n	8008b16 <HAL_RCCEx_PeriphCLKConfig+0x102>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008b0c:	f7fa f8e6 	bl	8002cdc <HAL_GetTick>
 8008b10:	1b80      	subs	r0, r0, r6
 8008b12:	2802      	cmp	r0, #2
 8008b14:	d87a      	bhi.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008b16:	682b      	ldr	r3, [r5, #0]
 8008b18:	4a6f      	ldr	r2, [pc, #444]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008b1a:	009f      	lsls	r7, r3, #2
 8008b1c:	d4f6      	bmi.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    }
    
    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must  
       be added only for SAI configuration */     
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8008b1e:	6823      	ldr	r3, [r4, #0]
 8008b20:	075e      	lsls	r6, r3, #29
 8008b22:	d531      	bpl.n	8008b88 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
      
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 8008b24:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
 8008b28:	f04f 45e0 	mov.w	r5, #1879048192	; 0x70000000
 8008b2c:	fa95 f1a5 	rbit	r1, r5
 8008b30:	f647 7cc0 	movw	ip, #32704	; 0x7fc0
 8008b34:	fab1 f181 	clz	r1, r1
 8008b38:	fa9c fcac 	rbit	ip, ip
 8008b3c:	f04f 6670 	mov.w	r6, #251658240	; 0xf000000
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008b40:	fabc fc8c 	clz	ip, ip
 8008b44:	fa96 f6a6 	rbit	r6, r6
 8008b48:	fab6 fe86 	clz	lr, r6
 8008b4c:	fa95 f5a5 	rbit	r5, r5
 8008b50:	6927      	ldr	r7, [r4, #16]
 8008b52:	6966      	ldr	r6, [r4, #20]
 8008b54:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8008b58:	40c8      	lsrs	r0, r1
 8008b5a:	fa07 f30c 	lsl.w	r3, r7, ip
 8008b5e:	fab5 f185 	clz	r1, r5
 8008b62:	fa06 f60e 	lsl.w	r6, r6, lr
 8008b66:	fa00 f101 	lsl.w	r1, r0, r1
 8008b6a:	4333      	orrs	r3, r6
 8008b6c:	430b      	orrs	r3, r1
 8008b6e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008b72:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8008b76:	6a20      	ldr	r0, [r4, #32]
 8008b78:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8008b7c:	1e43      	subs	r3, r0, #1
 8008b7e:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8008b82:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8008b86:	6823      	ldr	r3, [r4, #0]
    }
    
    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008b88:	071d      	lsls	r5, r3, #28
 8008b8a:	d52f      	bpl.n	8008bec <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
      
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 8008b8c:	4f52      	ldr	r7, [pc, #328]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008b8e:	f04f 6070 	mov.w	r0, #251658240	; 0xf000000
 8008b92:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8008b96:	fa90 f2a0 	rbit	r2, r0
 8008b9a:	f647 7cc0 	movw	ip, #32704	; 0x7fc0
 8008b9e:	fab2 f282 	clz	r2, r2
 8008ba2:	fa9c fcac 	rbit	ip, ip
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8008ba6:	fabc fc8c 	clz	ip, ip
 8008baa:	fa90 f0a0 	rbit	r0, r0
 8008bae:	f04f 45e0 	mov.w	r5, #1879048192	; 0x70000000
 8008bb2:	fab0 fe80 	clz	lr, r0
 8008bb6:	fa95 f5a5 	rbit	r5, r5
 8008bba:	69a0      	ldr	r0, [r4, #24]
 8008bbc:	6926      	ldr	r6, [r4, #16]
 8008bbe:	fab5 f585 	clz	r5, r5
 8008bc2:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8008bc6:	fa21 f202 	lsr.w	r2, r1, r2
 8008bca:	40a8      	lsls	r0, r5
 8008bcc:	fa06 f30c 	lsl.w	r3, r6, ip
 8008bd0:	fa02 f20e 	lsl.w	r2, r2, lr
 8008bd4:	4303      	orrs	r3, r0
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008bdc:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8008be0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008be2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8008be6:	4313      	orrs	r3, r2
 8008be8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    }    
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008bec:	4b3b      	ldr	r3, [pc, #236]	; (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008bee:	4d3a      	ldr	r5, [pc, #232]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }    
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008bf0:	2201      	movs	r2, #1
 8008bf2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008bf4:	f7fa f872 	bl	8002cdc <HAL_GetTick>
 8008bf8:	4606      	mov	r6, r0
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008bfa:	682b      	ldr	r3, [r5, #0]
 8008bfc:	0098      	lsls	r0, r3, #2
 8008bfe:	f53f af12 	bmi.w	8008a26 <HAL_RCCEx_PeriphCLKConfig+0x12>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008c02:	f7fa f86b 	bl	8002cdc <HAL_GetTick>
 8008c06:	1b80      	subs	r0, r0, r6
 8008c08:	2802      	cmp	r0, #2
 8008c0a:	d9f6      	bls.n	8008bfa <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008c0c:	2003      	movs	r0, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
  return HAL_OK;
}
 8008c0e:	b003      	add	sp, #12
 8008c10:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008c12:	4b31      	ldr	r3, [pc, #196]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
      
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008c14:	4d32      	ldr	r5, [pc, #200]	; (8008ce0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008c16:	2200      	movs	r2, #0
 8008c18:	9201      	str	r2, [sp, #4]
 8008c1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008c1c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008c20:	641a      	str	r2, [r3, #64]	; 0x40
 8008c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c28:	9301      	str	r3, [sp, #4]
 8008c2a:	9b01      	ldr	r3, [sp, #4]
      
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008c2c:	682b      	ldr	r3, [r5, #0]
 8008c2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008c32:	602b      	str	r3, [r5, #0]
      
    /* Get tick */
    tickstart = HAL_GetTick();
 8008c34:	f7fa f852 	bl	8002cdc <HAL_GetTick>
 8008c38:	4606      	mov	r6, r0
      
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008c3a:	e004      	b.n	8008c46 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008c3c:	f7fa f84e 	bl	8002cdc <HAL_GetTick>
 8008c40:	1b80      	subs	r0, r0, r6
 8008c42:	2802      	cmp	r0, #2
 8008c44:	d8e2      	bhi.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    PWR->CR |= PWR_CR_DBP;
      
    /* Get tick */
    tickstart = HAL_GetTick();
      
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008c46:	682b      	ldr	r3, [r5, #0]
 8008c48:	05d9      	lsls	r1, r3, #23
 8008c4a:	d5f7      	bpl.n	8008c3c <HAL_RCCEx_PeriphCLKConfig+0x228>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008c4c:	4b22      	ldr	r3, [pc, #136]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008c4e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008c50:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008c52:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 8008c56:	f401 7040 	and.w	r0, r1, #768	; 0x300
 8008c5a:	d010      	beq.n	8008c7e <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8008c5c:	4282      	cmp	r2, r0
 8008c5e:	d00e      	beq.n	8008c7e <HAL_RCCEx_PeriphCLKConfig+0x26a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008c60:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008c62:	4920      	ldr	r1, [pc, #128]	; (8008ce4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008c64:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008c68:	2501      	movs	r5, #1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008c6a:	2000      	movs	r0, #0
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008c6c:	600d      	str	r5, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008c6e:	6008      	str	r0, [r1, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008c70:	671a      	str	r2, [r3, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008c72:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008c74:	07d2      	lsls	r2, r2, #31
 8008c76:	d41c      	bmi.n	8008cb2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
 8008c78:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8008c7a:	f401 7040 	and.w	r0, r1, #768	; 0x300
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008c7e:	4a16      	ldr	r2, [pc, #88]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008c80:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
 8008c84:	6893      	ldr	r3, [r2, #8]
 8008c86:	d00b      	beq.n	8008ca0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8008c88:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008c8c:	6093      	str	r3, [r2, #8]
 8008c8e:	4912      	ldr	r1, [pc, #72]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008c90:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008c92:	6f0a      	ldr	r2, [r1, #112]	; 0x70
 8008c94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008c98:	4313      	orrs	r3, r2
 8008c9a:	670b      	str	r3, [r1, #112]	; 0x70
 8008c9c:	6820      	ldr	r0, [r4, #0]
 8008c9e:	e6c6      	b.n	8008a2e <HAL_RCCEx_PeriphCLKConfig+0x1a>
 8008ca0:	f021 4170 	bic.w	r1, r1, #4026531840	; 0xf0000000
 8008ca4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8008ca8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008cac:	4319      	orrs	r1, r3
 8008cae:	6091      	str	r1, [r2, #8]
 8008cb0:	e7ed      	b.n	8008c8e <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008cb2:	461d      	mov	r5, r3

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008cb4:	f7fa f812 	bl	8002cdc <HAL_GetTick>
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008cb8:	f241 3688 	movw	r6, #5000	; 0x1388

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008cbc:	4607      	mov	r7, r0
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008cbe:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8008cc0:	079b      	lsls	r3, r3, #30
 8008cc2:	d4d9      	bmi.n	8008c78 <HAL_RCCEx_PeriphCLKConfig+0x264>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008cc4:	f7fa f80a 	bl	8002cdc <HAL_GetTick>
 8008cc8:	1bc0      	subs	r0, r0, r7
 8008cca:	42b0      	cmp	r0, r6
 8008ccc:	d9f7      	bls.n	8008cbe <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8008cce:	e79d      	b.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8008cd0:	424711e0 	.word	0x424711e0
 8008cd4:	42470068 	.word	0x42470068
 8008cd8:	40023800 	.word	0x40023800
 8008cdc:	42470070 	.word	0x42470070
 8008ce0:	40007000 	.word	0x40007000
 8008ce4:	42470e40 	.word	0x42470e40

08008ce8 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that 
  *         will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008ce8:	b470      	push	{r4, r5, r6}
  uint32_t tempreg;
  
  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_SAI_PLLSAI | RCC_PERIPHCLK_SAI_PLLI2S | RCC_PERIPHCLK_LTDC | RCC_PERIPHCLK_TIM | RCC_PERIPHCLK_RTC;
 8008cea:	223f      	movs	r2, #63	; 0x3f
  
  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SN));
 8008cec:	4b39      	ldr	r3, [pc, #228]	; (8008dd4 <HAL_RCCEx_GetPeriphCLKConfig+0xec>)
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tempreg;
  
  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_SAI_PLLSAI | RCC_PERIPHCLK_SAI_PLLI2S | RCC_PERIPHCLK_LTDC | RCC_PERIPHCLK_TIM | RCC_PERIPHCLK_RTC;
 8008cee:	6002      	str	r2, [r0, #0]
  
  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SN));
 8008cf0:	f8d3 5084 	ldr.w	r5, [r3, #132]	; 0x84
 8008cf4:	f647 74c0 	movw	r4, #32704	; 0x7fc0
 8008cf8:	fa94 f1a4 	rbit	r1, r4
 8008cfc:	4622      	mov	r2, r4
 8008cfe:	fab1 f181 	clz	r1, r1
 8008d02:	402a      	ands	r2, r5
 8008d04:	40ca      	lsrs	r2, r1
 8008d06:	6042      	str	r2, [r0, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8008d08:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8008d0c:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 8008d10:	fa91 f5a1 	rbit	r5, r1
 8008d14:	fab5 f585 	clz	r5, r5
 8008d18:	400a      	ands	r2, r1
 8008d1a:	40ea      	lsrs	r2, r5
 8008d1c:	6082      	str	r2, [r0, #8]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 8008d1e:	f8d3 5084 	ldr.w	r5, [r3, #132]	; 0x84
 8008d22:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8008d26:	fa92 f6a2 	rbit	r6, r2
 8008d2a:	fab6 f686 	clz	r6, r6
 8008d2e:	4015      	ands	r5, r2
 8008d30:	40f5      	lsrs	r5, r6
 8008d32:	60c5      	str	r5, [r0, #12]
  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIN));
 8008d34:	f8d3 6088 	ldr.w	r6, [r3, #136]	; 0x88
 8008d38:	fa94 f4a4 	rbit	r4, r4
 8008d3c:	f647 75c0 	movw	r5, #32704	; 0x7fc0
 8008d40:	4035      	ands	r5, r6
 8008d42:	fab4 f484 	clz	r4, r4
 8008d46:	fa25 f404 	lsr.w	r4, r5, r4
 8008d4a:	6104      	str	r4, [r0, #16]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 8008d4c:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 8008d50:	fa91 f1a1 	rbit	r1, r1
 8008d54:	f004 44e0 	and.w	r4, r4, #1879048192	; 0x70000000
 8008d58:	fab1 f181 	clz	r1, r1
 8008d5c:	fa24 f101 	lsr.w	r1, r4, r1
 8008d60:	6181      	str	r1, [r0, #24]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ)); 
 8008d62:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8008d66:	fa92 f2a2 	rbit	r2, r2
 8008d6a:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8008d6e:	fab2 f282 	clz	r2, r2
 8008d72:	fa21 f202 	lsr.w	r2, r1, r2
 8008d76:	6142      	str	r2, [r0, #20]
  /* Get the PLLSAI/PLLI2S division factors -----------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) >> POSITION_VAL(RCC_DCKCFGR_PLLI2SDIVQ));
 8008d78:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008d7c:	211f      	movs	r1, #31
 8008d7e:	fa91 f1a1 	rbit	r1, r1
 8008d82:	fab1 f181 	clz	r1, r1
 8008d86:	f002 021f 	and.w	r2, r2, #31
 8008d8a:	40ca      	lsrs	r2, r1
 8008d8c:	61c2      	str	r2, [r0, #28]
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> POSITION_VAL(RCC_DCKCFGR_PLLSAIDIVQ));
 8008d8e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008d92:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8008d96:	fa91 f1a1 	rbit	r1, r1
 8008d9a:	fab1 f181 	clz	r1, r1
 8008d9e:	f402 52f8 	and.w	r2, r2, #7936	; 0x1f00
 8008da2:	40ca      	lsrs	r2, r1
 8008da4:	6202      	str	r2, [r0, #32]
  PeriphClkInit->PLLSAIDivR = (uint32_t)(RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVR);
 8008da6:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008daa:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8008dae:	6242      	str	r2, [r0, #36]	; 0x24
  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8008db0:	6899      	ldr	r1, [r3, #8]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8008db2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008db4:	f401 11f8 	and.w	r1, r1, #2031616	; 0x1f0000
 8008db8:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8008dbc:	430a      	orrs	r2, r1
 8008dbe:	6282      	str	r2, [r0, #40]	; 0x28
  
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 8008dc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008dc4:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8008dc8:	bf18      	it	ne
 8008dca:	2301      	movne	r3, #1
 8008dcc:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  }
}
 8008dd0:	bc70      	pop	{r4, r5, r6}
 8008dd2:	4770      	bx	lr
 8008dd4:	40023800 	.word	0x40023800

08008dd8 <HAL_SDRAM_DMA_XferErrorCallback>:
  * @brief  DMA transfer complete error callback.
  * @param  hdma: DMA handle
  * @retval None
  */
__weak void HAL_SDRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma)
{
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop

08008ddc <HAL_SDRAM_DMA_XferCpltCallback>:
 8008ddc:	4770      	bx	lr
 8008dde:	bf00      	nop
 8008de0:	4770      	bx	lr
 8008de2:	bf00      	nop

08008de4 <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8008de4:	b1e8      	cbz	r0, 8008e22 <HAL_SDRAM_Init+0x3e>
  *                the configuration information for SDRAM module.
  * @param  Timing: Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8008de6:	b538      	push	{r3, r4, r5, lr}
  if(hsdram == NULL)
  {
    return HAL_ERROR;
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8008de8:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8008dec:	4604      	mov	r4, r0
 8008dee:	460d      	mov	r5, r1
 8008df0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008df4:	b183      	cbz	r3, 8008e18 <HAL_SDRAM_Init+0x34>
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008df6:	2302      	movs	r3, #2
 8008df8:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8008dfc:	1d21      	adds	r1, r4, #4
 8008dfe:	6820      	ldr	r0, [r4, #0]
 8008e00:	f002 fb30 	bl	800b464 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8008e04:	4629      	mov	r1, r5
 8008e06:	e894 0005 	ldmia.w	r4, {r0, r2}
 8008e0a:	f002 fb6d 	bl	800b4e8 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;
 8008e14:	2000      	movs	r0, #0
 8008e16:	bd38      	pop	{r3, r4, r5, pc}
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8008e18:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8008e1c:	f7f9 fd30 	bl	8002880 <HAL_SDRAM_MspInit>
 8008e20:	e7e9      	b.n	8008df6 <HAL_SDRAM_Init+0x12>
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
  {
    return HAL_ERROR;
 8008e22:	2001      	movs	r0, #1
 8008e24:	4770      	bx	lr
 8008e26:	bf00      	nop
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop

08008e2c <HAL_SDRAM_DeInit>:
  * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_DeInit(SDRAM_HandleTypeDef *hsdram)
{
 8008e2c:	b510      	push	{r4, lr}
 8008e2e:	4604      	mov	r4, r0
  /* Initialize the low level hardware (MSP) */
  HAL_SDRAM_MspDeInit(hsdram);
 8008e30:	f7f9 fd94 	bl	800295c <HAL_SDRAM_MspDeInit>

  /* Configure the SDRAM registers with their reset values */
  FMC_SDRAM_DeInit(hsdram->Instance, hsdram->Init.SDBank);
 8008e34:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008e38:	f002 fba6 	bl	800b588 <FMC_SDRAM_DeInit>

  /* Reset the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_RESET;
 8008e3c:	2000      	movs	r0, #0
 8008e3e:	f884 002c 	strb.w	r0, [r4, #44]	; 0x2c

  /* Release Lock */
  __HAL_UNLOCK(hsdram);
 8008e42:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d

  return HAL_OK;
}
 8008e46:	bd10      	pop	{r4, pc}

08008e48 <HAL_SDRAM_RefreshErrorCallback>:
 8008e48:	4770      	bx	lr
 8008e4a:	bf00      	nop

08008e4c <HAL_SDRAM_IRQHandler>:
  * @retval HAL status
*/
void HAL_SDRAM_IRQHandler(SDRAM_HandleTypeDef *hsdram)
{
  /* Check SDRAM interrupt Rising edge flag */
  if(__FMC_SDRAM_GET_FLAG(hsdram->Instance, FMC_SDRAM_FLAG_REFRESH_IT))
 8008e4c:	6802      	ldr	r2, [r0, #0]
 8008e4e:	6992      	ldr	r2, [r2, #24]
 8008e50:	07d3      	lsls	r3, r2, #31
 8008e52:	d400      	bmi.n	8008e56 <HAL_SDRAM_IRQHandler+0xa>
 8008e54:	4770      	bx	lr
  * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval HAL status
*/
void HAL_SDRAM_IRQHandler(SDRAM_HandleTypeDef *hsdram)
{
 8008e56:	b510      	push	{r4, lr}
 8008e58:	4604      	mov	r4, r0
  /* Check SDRAM interrupt Rising edge flag */
  if(__FMC_SDRAM_GET_FLAG(hsdram->Instance, FMC_SDRAM_FLAG_REFRESH_IT))
  {
    /* SDRAM refresh error interrupt callback */
    HAL_SDRAM_RefreshErrorCallback(hsdram);
 8008e5a:	f7ff fff5 	bl	8008e48 <HAL_SDRAM_RefreshErrorCallback>
    
    /* Clear SDRAM refresh error interrupt pending bit */
    __FMC_SDRAM_CLEAR_FLAG(hsdram->Instance, FMC_SDRAM_FLAG_REFRESH_ERROR);
 8008e5e:	6822      	ldr	r2, [r4, #0]
 8008e60:	6953      	ldr	r3, [r2, #20]
 8008e62:	f043 0301 	orr.w	r3, r3, #1
 8008e66:	6153      	str	r3, [r2, #20]
 8008e68:	bd10      	pop	{r4, pc}
 8008e6a:	bf00      	nop

08008e6c <HAL_SDRAM_Read_8b>:
  * @param  pDstBuffer: Pointer to destination buffer  
  * @param  BufferSize: Size of the buffer to read from memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Read_8b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize)
{
 8008e6c:	b430      	push	{r4, r5}
  __IO uint8_t *pSdramAddress = (uint8_t *)pAddress;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008e6e:	f890 402d 	ldrb.w	r4, [r0, #45]	; 0x2d
 8008e72:	2c01      	cmp	r4, #1
 8008e74:	d018      	beq.n	8008ea8 <HAL_SDRAM_Read_8b+0x3c>
  
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008e76:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
HAL_StatusTypeDef HAL_SDRAM_Read_8b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize)
{
  __IO uint8_t *pSdramAddress = (uint8_t *)pAddress;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008e7a:	2401      	movs	r4, #1
  
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008e7c:	2d02      	cmp	r5, #2
HAL_StatusTypeDef HAL_SDRAM_Read_8b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize)
{
  __IO uint8_t *pSdramAddress = (uint8_t *)pAddress;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008e7e:	f880 402d 	strb.w	r4, [r0, #45]	; 0x2d
  
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008e82:	d011      	beq.n	8008ea8 <HAL_SDRAM_Read_8b+0x3c>
  {
    return HAL_BUSY;
  }
  else if(hsdram->State == HAL_SDRAM_STATE_PRECHARGED)
 8008e84:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 8008e88:	2d05      	cmp	r5, #5
 8008e8a:	d010      	beq.n	8008eae <HAL_SDRAM_Read_8b+0x42>
  {
    return  HAL_ERROR; 
  }  
  
  /* Read data from source */
  for(; BufferSize != 0U; BufferSize--)
 8008e8c:	b133      	cbz	r3, 8008e9c <HAL_SDRAM_Read_8b+0x30>
 8008e8e:	4413      	add	r3, r2
  {
    *pDstBuffer = *(__IO uint8_t *)pSdramAddress;  
 8008e90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e94:	f802 4b01 	strb.w	r4, [r2], #1
  {
    return  HAL_ERROR; 
  }  
  
  /* Read data from source */
  for(; BufferSize != 0U; BufferSize--)
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d1f9      	bne.n	8008e90 <HAL_SDRAM_Read_8b+0x24>
    pDstBuffer++;
    pSdramAddress++;
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
  
  return HAL_OK; 
}
 8008ea2:	bc30      	pop	{r4, r5}
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);
  
  return HAL_OK; 
 8008ea4:	4618      	mov	r0, r3
}
 8008ea6:	4770      	bx	lr
HAL_StatusTypeDef HAL_SDRAM_Read_8b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize)
{
  __IO uint8_t *pSdramAddress = (uint8_t *)pAddress;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008ea8:	2002      	movs	r0, #2
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);
  
  return HAL_OK; 
}
 8008eaa:	bc30      	pop	{r4, r5}
 8008eac:	4770      	bx	lr
  {
    return HAL_BUSY;
  }
  else if(hsdram->State == HAL_SDRAM_STATE_PRECHARGED)
  {
    return  HAL_ERROR; 
 8008eae:	4620      	mov	r0, r4
 8008eb0:	e7fb      	b.n	8008eaa <HAL_SDRAM_Read_8b+0x3e>
 8008eb2:	bf00      	nop

08008eb4 <HAL_SDRAM_Write_8b>:
  * @param  pSrcBuffer: Pointer to source buffer to write  
  * @param  BufferSize: Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Write_8b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize)
{
 8008eb4:	b430      	push	{r4, r5}
  __IO uint8_t *pSdramAddress = (uint8_t *)pAddress;
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008eb6:	f890 402d 	ldrb.w	r4, [r0, #45]	; 0x2d
 8008eba:	2c01      	cmp	r4, #1
 8008ebc:	d018      	beq.n	8008ef0 <HAL_SDRAM_Write_8b+0x3c>
  
  /* Check the SDRAM controller state */
  tmp = hsdram->State;
 8008ebe:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 8008ec2:	b2ed      	uxtb	r5, r5
{
  __IO uint8_t *pSdramAddress = (uint8_t *)pAddress;
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008ec4:	2401      	movs	r4, #1
  
  /* Check the SDRAM controller state */
  tmp = hsdram->State;
  
  if(tmp == HAL_SDRAM_STATE_BUSY)
 8008ec6:	2d02      	cmp	r5, #2
{
  __IO uint8_t *pSdramAddress = (uint8_t *)pAddress;
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008ec8:	f880 402d 	strb.w	r4, [r0, #45]	; 0x2d
  
  /* Check the SDRAM controller state */
  tmp = hsdram->State;
  
  if(tmp == HAL_SDRAM_STATE_BUSY)
 8008ecc:	d010      	beq.n	8008ef0 <HAL_SDRAM_Write_8b+0x3c>
  {
    return HAL_BUSY;
  }
  else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
 8008ece:	3d04      	subs	r5, #4
 8008ed0:	42a5      	cmp	r5, r4
 8008ed2:	d910      	bls.n	8008ef6 <HAL_SDRAM_Write_8b+0x42>
  {
    return  HAL_ERROR; 
  }
  
  /* Write data to memory */
  for(; BufferSize != 0U; BufferSize--)
 8008ed4:	b133      	cbz	r3, 8008ee4 <HAL_SDRAM_Write_8b+0x30>
 8008ed6:	4413      	add	r3, r2
  {
    *(__IO uint8_t *)pSdramAddress = *pSrcBuffer;
 8008ed8:	f812 4b01 	ldrb.w	r4, [r2], #1
 8008edc:	f801 4b01 	strb.w	r4, [r1], #1
  {
    return  HAL_ERROR; 
  }
  
  /* Write data to memory */
  for(; BufferSize != 0U; BufferSize--)
 8008ee0:	429a      	cmp	r2, r3
 8008ee2:	d1f9      	bne.n	8008ed8 <HAL_SDRAM_Write_8b+0x24>
    pSrcBuffer++;
    pSdramAddress++;
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);    
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
  
  return HAL_OK;   
}
 8008eea:	bc30      	pop	{r4, r5}
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);    
  
  return HAL_OK;   
 8008eec:	4618      	mov	r0, r3
}
 8008eee:	4770      	bx	lr
{
  __IO uint8_t *pSdramAddress = (uint8_t *)pAddress;
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008ef0:	2002      	movs	r0, #2
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);    
  
  return HAL_OK;   
}
 8008ef2:	bc30      	pop	{r4, r5}
 8008ef4:	4770      	bx	lr
  {
    return HAL_BUSY;
  }
  else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
  {
    return  HAL_ERROR; 
 8008ef6:	4620      	mov	r0, r4
 8008ef8:	e7fb      	b.n	8008ef2 <HAL_SDRAM_Write_8b+0x3e>
 8008efa:	bf00      	nop

08008efc <HAL_SDRAM_Read_16b>:
  * @param  pDstBuffer: Pointer to destination buffer  
  * @param  BufferSize: Size of the buffer to read from memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Read_16b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize)
{
 8008efc:	b430      	push	{r4, r5}
  __IO uint16_t *pSdramAddress = (uint16_t *)pAddress;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008efe:	f890 402d 	ldrb.w	r4, [r0, #45]	; 0x2d
 8008f02:	2c01      	cmp	r4, #1
 8008f04:	d017      	beq.n	8008f36 <HAL_SDRAM_Read_16b+0x3a>
  
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008f06:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
HAL_StatusTypeDef HAL_SDRAM_Read_16b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize)
{
  __IO uint16_t *pSdramAddress = (uint16_t *)pAddress;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008f0a:	2401      	movs	r4, #1
  
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008f0c:	2d02      	cmp	r5, #2
HAL_StatusTypeDef HAL_SDRAM_Read_16b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize)
{
  __IO uint16_t *pSdramAddress = (uint16_t *)pAddress;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008f0e:	f880 402d 	strb.w	r4, [r0, #45]	; 0x2d
  
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008f12:	d010      	beq.n	8008f36 <HAL_SDRAM_Read_16b+0x3a>
  {
    return HAL_BUSY;
  }
  else if(hsdram->State == HAL_SDRAM_STATE_PRECHARGED)
 8008f14:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 8008f18:	2d05      	cmp	r5, #5
 8008f1a:	d00f      	beq.n	8008f3c <HAL_SDRAM_Read_16b+0x40>
  {
    return  HAL_ERROR; 
  }  
  
  /* Read data from source */
  for(; BufferSize != 0U; BufferSize--)
 8008f1c:	b12b      	cbz	r3, 8008f2a <HAL_SDRAM_Read_16b+0x2e>
  {
    *pDstBuffer = *(__IO uint16_t *)pSdramAddress;  
 8008f1e:	f831 4b02 	ldrh.w	r4, [r1], #2
 8008f22:	f822 4b02 	strh.w	r4, [r2], #2
  {
    return  HAL_ERROR; 
  }  
  
  /* Read data from source */
  for(; BufferSize != 0U; BufferSize--)
 8008f26:	3b01      	subs	r3, #1
 8008f28:	d1f9      	bne.n	8008f1e <HAL_SDRAM_Read_16b+0x22>
    pDstBuffer++;
    pSdramAddress++;               
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);       
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
  
  return HAL_OK; 
}
 8008f30:	bc30      	pop	{r4, r5}
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);       
  
  return HAL_OK; 
 8008f32:	4618      	mov	r0, r3
}
 8008f34:	4770      	bx	lr
HAL_StatusTypeDef HAL_SDRAM_Read_16b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize)
{
  __IO uint16_t *pSdramAddress = (uint16_t *)pAddress;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008f36:	2002      	movs	r0, #2
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);       
  
  return HAL_OK; 
}
 8008f38:	bc30      	pop	{r4, r5}
 8008f3a:	4770      	bx	lr
  {
    return HAL_BUSY;
  }
  else if(hsdram->State == HAL_SDRAM_STATE_PRECHARGED)
  {
    return  HAL_ERROR; 
 8008f3c:	4620      	mov	r0, r4
 8008f3e:	e7fb      	b.n	8008f38 <HAL_SDRAM_Read_16b+0x3c>

08008f40 <HAL_SDRAM_Write_16b>:
  * @param  pSrcBuffer: Pointer to source buffer to write  
  * @param  BufferSize: Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Write_16b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize)
{
 8008f40:	b430      	push	{r4, r5}
  __IO uint16_t *pSdramAddress = (uint16_t *)pAddress;
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008f42:	f890 402d 	ldrb.w	r4, [r0, #45]	; 0x2d
 8008f46:	2c01      	cmp	r4, #1
 8008f48:	d017      	beq.n	8008f7a <HAL_SDRAM_Write_16b+0x3a>
  
  /* Check the SDRAM controller state */
  tmp = hsdram->State;
 8008f4a:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 8008f4e:	b2ed      	uxtb	r5, r5
{
  __IO uint16_t *pSdramAddress = (uint16_t *)pAddress;
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008f50:	2401      	movs	r4, #1
  
  /* Check the SDRAM controller state */
  tmp = hsdram->State;
  
  if(tmp == HAL_SDRAM_STATE_BUSY)
 8008f52:	2d02      	cmp	r5, #2
{
  __IO uint16_t *pSdramAddress = (uint16_t *)pAddress;
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008f54:	f880 402d 	strb.w	r4, [r0, #45]	; 0x2d
  
  /* Check the SDRAM controller state */
  tmp = hsdram->State;
  
  if(tmp == HAL_SDRAM_STATE_BUSY)
 8008f58:	d00f      	beq.n	8008f7a <HAL_SDRAM_Write_16b+0x3a>
  {
    return HAL_BUSY;
  }
  else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
 8008f5a:	3d04      	subs	r5, #4
 8008f5c:	42a5      	cmp	r5, r4
 8008f5e:	d90f      	bls.n	8008f80 <HAL_SDRAM_Write_16b+0x40>
  {
    return  HAL_ERROR; 
  }
  
  /* Write data to memory */
  for(; BufferSize != 0U; BufferSize--)
 8008f60:	b12b      	cbz	r3, 8008f6e <HAL_SDRAM_Write_16b+0x2e>
  {
    *(__IO uint16_t *)pSdramAddress = *pSrcBuffer;
 8008f62:	f832 4b02 	ldrh.w	r4, [r2], #2
 8008f66:	f821 4b02 	strh.w	r4, [r1], #2
  {
    return  HAL_ERROR; 
  }
  
  /* Write data to memory */
  for(; BufferSize != 0U; BufferSize--)
 8008f6a:	3b01      	subs	r3, #1
 8008f6c:	d1f9      	bne.n	8008f62 <HAL_SDRAM_Write_16b+0x22>
    pSrcBuffer++;
    pSdramAddress++;            
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);    
 8008f6e:	2300      	movs	r3, #0
 8008f70:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
  
  return HAL_OK;   
}
 8008f74:	bc30      	pop	{r4, r5}
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);    
  
  return HAL_OK;   
 8008f76:	4618      	mov	r0, r3
}
 8008f78:	4770      	bx	lr
{
  __IO uint16_t *pSdramAddress = (uint16_t *)pAddress;
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008f7a:	2002      	movs	r0, #2
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);    
  
  return HAL_OK;   
}
 8008f7c:	bc30      	pop	{r4, r5}
 8008f7e:	4770      	bx	lr
  {
    return HAL_BUSY;
  }
  else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
  {
    return  HAL_ERROR; 
 8008f80:	4620      	mov	r0, r4
 8008f82:	e7fb      	b.n	8008f7c <HAL_SDRAM_Write_16b+0x3c>

08008f84 <HAL_SDRAM_Read_32b>:
  * @param  pDstBuffer: Pointer to destination buffer  
  * @param  BufferSize: Size of the buffer to read from memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Read_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
{
 8008f84:	b430      	push	{r4, r5}
  __IO uint32_t *pSdramAddress = (uint32_t *)pAddress;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008f86:	f890 402d 	ldrb.w	r4, [r0, #45]	; 0x2d
 8008f8a:	2c01      	cmp	r4, #1
 8008f8c:	d017      	beq.n	8008fbe <HAL_SDRAM_Read_32b+0x3a>
  
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008f8e:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
HAL_StatusTypeDef HAL_SDRAM_Read_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
{
  __IO uint32_t *pSdramAddress = (uint32_t *)pAddress;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008f92:	2401      	movs	r4, #1
  
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008f94:	2d02      	cmp	r5, #2
HAL_StatusTypeDef HAL_SDRAM_Read_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
{
  __IO uint32_t *pSdramAddress = (uint32_t *)pAddress;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008f96:	f880 402d 	strb.w	r4, [r0, #45]	; 0x2d
  
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008f9a:	d010      	beq.n	8008fbe <HAL_SDRAM_Read_32b+0x3a>
  {
    return HAL_BUSY;
  }
  else if(hsdram->State == HAL_SDRAM_STATE_PRECHARGED)
 8008f9c:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 8008fa0:	2d05      	cmp	r5, #5
 8008fa2:	d00f      	beq.n	8008fc4 <HAL_SDRAM_Read_32b+0x40>
  {
    return  HAL_ERROR; 
  }  
  
  /* Read data from source */
  for(; BufferSize != 0U; BufferSize--)
 8008fa4:	b12b      	cbz	r3, 8008fb2 <HAL_SDRAM_Read_32b+0x2e>
  {
    *pDstBuffer = *(__IO uint32_t *)pSdramAddress;  
 8008fa6:	f851 4b04 	ldr.w	r4, [r1], #4
 8008faa:	f842 4b04 	str.w	r4, [r2], #4
  {
    return  HAL_ERROR; 
  }  
  
  /* Read data from source */
  for(; BufferSize != 0U; BufferSize--)
 8008fae:	3b01      	subs	r3, #1
 8008fb0:	d1f9      	bne.n	8008fa6 <HAL_SDRAM_Read_32b+0x22>
    pDstBuffer++;
    pSdramAddress++;               
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);       
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
  
  return HAL_OK; 
}
 8008fb8:	bc30      	pop	{r4, r5}
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);       
  
  return HAL_OK; 
 8008fba:	4618      	mov	r0, r3
}
 8008fbc:	4770      	bx	lr
HAL_StatusTypeDef HAL_SDRAM_Read_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
{
  __IO uint32_t *pSdramAddress = (uint32_t *)pAddress;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008fbe:	2002      	movs	r0, #2
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);       
  
  return HAL_OK; 
}
 8008fc0:	bc30      	pop	{r4, r5}
 8008fc2:	4770      	bx	lr
  {
    return HAL_BUSY;
  }
  else if(hsdram->State == HAL_SDRAM_STATE_PRECHARGED)
  {
    return  HAL_ERROR; 
 8008fc4:	4620      	mov	r0, r4
 8008fc6:	e7fb      	b.n	8008fc0 <HAL_SDRAM_Read_32b+0x3c>

08008fc8 <HAL_SDRAM_Write_32b>:
  * @param  pSrcBuffer: Pointer to source buffer to write  
  * @param  BufferSize: Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Write_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
{
 8008fc8:	b430      	push	{r4, r5}
  __IO uint32_t *pSdramAddress = (uint32_t *)pAddress;
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008fca:	f890 402d 	ldrb.w	r4, [r0, #45]	; 0x2d
 8008fce:	2c01      	cmp	r4, #1
 8008fd0:	d017      	beq.n	8009002 <HAL_SDRAM_Write_32b+0x3a>
  
  /* Check the SDRAM controller state */
  tmp = hsdram->State;
 8008fd2:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 8008fd6:	b2ed      	uxtb	r5, r5
{
  __IO uint32_t *pSdramAddress = (uint32_t *)pAddress;
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008fd8:	2401      	movs	r4, #1
  
  /* Check the SDRAM controller state */
  tmp = hsdram->State;
  
  if(tmp == HAL_SDRAM_STATE_BUSY)
 8008fda:	2d02      	cmp	r5, #2
{
  __IO uint32_t *pSdramAddress = (uint32_t *)pAddress;
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8008fdc:	f880 402d 	strb.w	r4, [r0, #45]	; 0x2d
  
  /* Check the SDRAM controller state */
  tmp = hsdram->State;
  
  if(tmp == HAL_SDRAM_STATE_BUSY)
 8008fe0:	d00f      	beq.n	8009002 <HAL_SDRAM_Write_32b+0x3a>
  {
    return HAL_BUSY;
  }
  else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
 8008fe2:	3d04      	subs	r5, #4
 8008fe4:	42a5      	cmp	r5, r4
 8008fe6:	d90f      	bls.n	8009008 <HAL_SDRAM_Write_32b+0x40>
  {
    return  HAL_ERROR; 
  }
  
  /* Write data to memory */
  for(; BufferSize != 0U; BufferSize--)
 8008fe8:	b12b      	cbz	r3, 8008ff6 <HAL_SDRAM_Write_32b+0x2e>
  {
    *(__IO uint32_t *)pSdramAddress = *pSrcBuffer;
 8008fea:	f852 4b04 	ldr.w	r4, [r2], #4
 8008fee:	f841 4b04 	str.w	r4, [r1], #4
  {
    return  HAL_ERROR; 
  }
  
  /* Write data to memory */
  for(; BufferSize != 0U; BufferSize--)
 8008ff2:	3b01      	subs	r3, #1
 8008ff4:	d1f9      	bne.n	8008fea <HAL_SDRAM_Write_32b+0x22>
    pSrcBuffer++;
    pSdramAddress++;          
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);    
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
  
  return HAL_OK;  
}
 8008ffc:	bc30      	pop	{r4, r5}
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);    
  
  return HAL_OK;  
 8008ffe:	4618      	mov	r0, r3
}
 8009000:	4770      	bx	lr
{
  __IO uint32_t *pSdramAddress = (uint32_t *)pAddress;
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8009002:	2002      	movs	r0, #2
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);    
  
  return HAL_OK;  
}
 8009004:	bc30      	pop	{r4, r5}
 8009006:	4770      	bx	lr
  {
    return HAL_BUSY;
  }
  else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
  {
    return  HAL_ERROR; 
 8009008:	4620      	mov	r0, r4
 800900a:	e7fb      	b.n	8009004 <HAL_SDRAM_Write_32b+0x3c>

0800900c <HAL_SDRAM_Read_DMA>:
  * @param  pDstBuffer: Pointer to destination buffer  
  * @param  BufferSize: Size of the buffer to read from memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Read_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
{
 800900c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmp = 0U;
    
  /* Process Locked */
  __HAL_LOCK(hsdram);
 800900e:	f890 402d 	ldrb.w	r4, [r0, #45]	; 0x2d
 8009012:	2c01      	cmp	r4, #1
 8009014:	d017      	beq.n	8009046 <HAL_SDRAM_Read_DMA+0x3a>
  
  /* Check the SDRAM controller state */  
  tmp = hsdram->State;
 8009016:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 800901a:	b2ed      	uxtb	r5, r5
HAL_StatusTypeDef HAL_SDRAM_Read_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
{
  uint32_t tmp = 0U;
    
  /* Process Locked */
  __HAL_LOCK(hsdram);
 800901c:	2401      	movs	r4, #1
  
  /* Check the SDRAM controller state */  
  tmp = hsdram->State;
  
  if(tmp == HAL_SDRAM_STATE_BUSY)
 800901e:	2d02      	cmp	r5, #2
HAL_StatusTypeDef HAL_SDRAM_Read_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
{
  uint32_t tmp = 0U;
    
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8009020:	f880 402d 	strb.w	r4, [r0, #45]	; 0x2d
  
  /* Check the SDRAM controller state */  
  tmp = hsdram->State;
  
  if(tmp == HAL_SDRAM_STATE_BUSY)
 8009024:	d00f      	beq.n	8009046 <HAL_SDRAM_Read_DMA+0x3a>
  {
    return HAL_BUSY;
  }
  else if(tmp == HAL_SDRAM_STATE_PRECHARGED)
 8009026:	2d05      	cmp	r5, #5
 8009028:	d00f      	beq.n	800904a <HAL_SDRAM_Read_DMA+0x3e>
 800902a:	4604      	mov	r4, r0
  {
    return  HAL_ERROR; 
  }  
  
  /* Configure DMA user callbacks */
  hsdram->hdma->XferCpltCallback  = HAL_SDRAM_DMA_XferCpltCallback;
 800902c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800902e:	4d08      	ldr	r5, [pc, #32]	; (8009050 <HAL_SDRAM_Read_DMA+0x44>)
 8009030:	63c5      	str	r5, [r0, #60]	; 0x3c
  hsdram->hdma->XferErrorCallback = HAL_SDRAM_DMA_XferErrorCallback;
 8009032:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8009034:	4d07      	ldr	r5, [pc, #28]	; (8009054 <HAL_SDRAM_Read_DMA+0x48>)
 8009036:	64c5      	str	r5, [r0, #76]	; 0x4c
  
  /* Enable the DMA Stream */
  HAL_DMA_Start_IT(hsdram->hdma, (uint32_t)pAddress, (uint32_t)pDstBuffer, (uint32_t)BufferSize);
 8009038:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800903a:	f7fa f937 	bl	80032ac <HAL_DMA_Start_IT>
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);  
 800903e:	2000      	movs	r0, #0
 8009040:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d
  
  return HAL_OK; 
 8009044:	bd38      	pop	{r3, r4, r5, pc}
HAL_StatusTypeDef HAL_SDRAM_Read_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
{
  uint32_t tmp = 0U;
    
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8009046:	2002      	movs	r0, #2
 8009048:	bd38      	pop	{r3, r4, r5, pc}
  {
    return HAL_BUSY;
  }
  else if(tmp == HAL_SDRAM_STATE_PRECHARGED)
  {
    return  HAL_ERROR; 
 800904a:	4620      	mov	r0, r4
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);  
  
  return HAL_OK; 
}
 800904c:	bd38      	pop	{r3, r4, r5, pc}
 800904e:	bf00      	nop
 8009050:	08008ddd 	.word	0x08008ddd
 8009054:	08008dd9 	.word	0x08008dd9

08009058 <HAL_SDRAM_Write_DMA>:
  * @param  pSrcBuffer: Pointer to source buffer to write  
  * @param  BufferSize: Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Write_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
{
 8009058:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 800905a:	f890 402d 	ldrb.w	r4, [r0, #45]	; 0x2d
 800905e:	2c01      	cmp	r4, #1
 8009060:	d01b      	beq.n	800909a <HAL_SDRAM_Write_DMA+0x42>
  
  /* Check the SDRAM controller state */  
  tmp = hsdram->State;
 8009062:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 8009066:	b2ed      	uxtb	r5, r5
HAL_StatusTypeDef HAL_SDRAM_Write_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
{
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 8009068:	2401      	movs	r4, #1
  
  /* Check the SDRAM controller state */  
  tmp = hsdram->State;
  
  if(tmp == HAL_SDRAM_STATE_BUSY)
 800906a:	2d02      	cmp	r5, #2
HAL_StatusTypeDef HAL_SDRAM_Write_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
{
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 800906c:	f880 402d 	strb.w	r4, [r0, #45]	; 0x2d
  
  /* Check the SDRAM controller state */  
  tmp = hsdram->State;
  
  if(tmp == HAL_SDRAM_STATE_BUSY)
 8009070:	d013      	beq.n	800909a <HAL_SDRAM_Write_DMA+0x42>
  {
    return HAL_BUSY;
  }
  else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
 8009072:	3d04      	subs	r5, #4
 8009074:	42a5      	cmp	r5, r4
 8009076:	d912      	bls.n	800909e <HAL_SDRAM_Write_DMA+0x46>
 8009078:	4615      	mov	r5, r2
 800907a:	460a      	mov	r2, r1
  {
    return  HAL_ERROR; 
  }  
  
  /* Configure DMA user callbacks */
  hsdram->hdma->XferCpltCallback  = HAL_SDRAM_DMA_XferCpltCallback;
 800907c:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800907e:	4604      	mov	r4, r0
 8009080:	4808      	ldr	r0, [pc, #32]	; (80090a4 <HAL_SDRAM_Write_DMA+0x4c>)
 8009082:	63c8      	str	r0, [r1, #60]	; 0x3c
  hsdram->hdma->XferErrorCallback = HAL_SDRAM_DMA_XferErrorCallback;
 8009084:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009086:	4808      	ldr	r0, [pc, #32]	; (80090a8 <HAL_SDRAM_Write_DMA+0x50>)
 8009088:	64c8      	str	r0, [r1, #76]	; 0x4c
  
  /* Enable the DMA Stream */
  HAL_DMA_Start_IT(hsdram->hdma, (uint32_t)pSrcBuffer, (uint32_t)pAddress, (uint32_t)BufferSize);
 800908a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800908c:	4629      	mov	r1, r5
 800908e:	f7fa f90d 	bl	80032ac <HAL_DMA_Start_IT>
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);
 8009092:	2000      	movs	r0, #0
 8009094:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d
  
  return HAL_OK;
 8009098:	bd38      	pop	{r3, r4, r5, pc}
HAL_StatusTypeDef HAL_SDRAM_Write_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
{
  uint32_t tmp = 0U;
  
  /* Process Locked */
  __HAL_LOCK(hsdram);
 800909a:	2002      	movs	r0, #2
 800909c:	bd38      	pop	{r3, r4, r5, pc}
  {
    return HAL_BUSY;
  }
  else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
  {
    return  HAL_ERROR; 
 800909e:	4620      	mov	r0, r4
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsdram);
  
  return HAL_OK;
}
 80090a0:	bd38      	pop	{r3, r4, r5, pc}
 80090a2:	bf00      	nop
 80090a4:	08008ddd 	.word	0x08008ddd
 80090a8:	08008dd9 	.word	0x08008dd9

080090ac <HAL_SDRAM_WriteProtection_Enable>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_WriteProtection_Enable(SDRAM_HandleTypeDef *hsdram)
{ 
  /* Check the SDRAM controller state */ 
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80090ac:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	2b02      	cmp	r3, #2
 80090b4:	d101      	bne.n	80090ba <HAL_SDRAM_WriteProtection_Enable+0xe>
  {
    return HAL_BUSY;
 80090b6:	4618      	mov	r0, r3
 80090b8:	4770      	bx	lr
  * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_WriteProtection_Enable(SDRAM_HandleTypeDef *hsdram)
{ 
 80090ba:	b510      	push	{r4, lr}
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80090bc:	2302      	movs	r3, #2
 80090be:	4604      	mov	r4, r0
 80090c0:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  
  /* Enable write protection */
  FMC_SDRAM_WriteProtection_Enable(hsdram->Instance, hsdram->Init.SDBank);
 80090c4:	c803      	ldmia	r0, {r0, r1}
 80090c6:	f002 fa71 	bl	800b5ac <FMC_SDRAM_WriteProtection_Enable>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_WRITE_PROTECTED;
 80090ca:	2304      	movs	r3, #4
 80090cc:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;  
 80090d0:	2000      	movs	r0, #0
 80090d2:	bd10      	pop	{r4, pc}

080090d4 <HAL_SDRAM_WriteProtection_Disable>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_WriteProtection_Disable(SDRAM_HandleTypeDef *hsdram)
{
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80090d4:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80090d8:	b2db      	uxtb	r3, r3
 80090da:	2b02      	cmp	r3, #2
 80090dc:	d101      	bne.n	80090e2 <HAL_SDRAM_WriteProtection_Disable+0xe>
  {
    return HAL_BUSY;
 80090de:	4618      	mov	r0, r3
 80090e0:	4770      	bx	lr
  * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_WriteProtection_Disable(SDRAM_HandleTypeDef *hsdram)
{
 80090e2:	b510      	push	{r4, lr}
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80090e4:	2302      	movs	r3, #2
 80090e6:	4604      	mov	r4, r0
 80090e8:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  
  /* Disable write protection */
  FMC_SDRAM_WriteProtection_Disable(hsdram->Instance, hsdram->Init.SDBank);
 80090ec:	c803      	ldmia	r0, {r0, r1}
 80090ee:	f002 fa67 	bl	800b5c0 <FMC_SDRAM_WriteProtection_Disable>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80090f2:	2301      	movs	r3, #1
 80090f4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;
 80090f8:	2000      	movs	r0, #0
 80090fa:	bd10      	pop	{r4, pc}

080090fc <HAL_SDRAM_SendCommand>:
  * @param  Command: SDRAM command structure
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80090fc:	b538      	push	{r3, r4, r5, lr}
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80090fe:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8009102:	b2db      	uxtb	r3, r3
 8009104:	2b02      	cmp	r3, #2
 8009106:	d101      	bne.n	800910c <HAL_SDRAM_SendCommand+0x10>
  {
    return HAL_BUSY;
 8009108:	4618      	mov	r0, r3
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
  }
  
  return HAL_OK;  
}
 800910a:	bd38      	pop	{r3, r4, r5, pc}
 800910c:	460d      	mov	r5, r1
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800910e:	2302      	movs	r3, #2
 8009110:	4604      	mov	r4, r0
 8009112:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8009116:	6800      	ldr	r0, [r0, #0]
 8009118:	f002 fa5c 	bl	800b5d4 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800911c:	682b      	ldr	r3, [r5, #0]
 800911e:	2b02      	cmp	r3, #2
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8009120:	bf0c      	ite	eq
 8009122:	2305      	moveq	r3, #5
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009124:	2301      	movne	r3, #1
 8009126:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  }
  
  return HAL_OK;  
 800912a:	2000      	movs	r0, #0
 800912c:	bd38      	pop	{r3, r4, r5, pc}
 800912e:	bf00      	nop

08009130 <HAL_SDRAM_ProgramRefreshRate>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009130:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8009134:	b2db      	uxtb	r3, r3
 8009136:	2b02      	cmp	r3, #2
 8009138:	d101      	bne.n	800913e <HAL_SDRAM_ProgramRefreshRate+0xe>
  {
    return HAL_BUSY;
 800913a:	4618      	mov	r0, r3
 800913c:	4770      	bx	lr
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate: The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800913e:	b510      	push	{r4, lr}
  {
    return HAL_BUSY;
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009140:	2302      	movs	r3, #2
 8009142:	4604      	mov	r4, r0
 8009144:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8009148:	6800      	ldr	r0, [r0, #0]
 800914a:	f002 fa6b 	bl	800b624 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800914e:	2301      	movs	r3, #1
 8009150:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;   
 8009154:	2000      	movs	r0, #0
 8009156:	bd10      	pop	{r4, pc}

08009158 <HAL_SDRAM_SetAutoRefreshNumber>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SetAutoRefreshNumber(SDRAM_HandleTypeDef *hsdram, uint32_t AutoRefreshNumber)
{
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009158:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800915c:	b2db      	uxtb	r3, r3
 800915e:	2b02      	cmp	r3, #2
 8009160:	d101      	bne.n	8009166 <HAL_SDRAM_SetAutoRefreshNumber+0xe>
  {
    return HAL_BUSY;
 8009162:	4618      	mov	r0, r3
 8009164:	4770      	bx	lr
  *                the configuration information for SDRAM module.  
  * @param  AutoRefreshNumber: The SDRAM auto Refresh number       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SetAutoRefreshNumber(SDRAM_HandleTypeDef *hsdram, uint32_t AutoRefreshNumber)
{
 8009166:	b510      	push	{r4, lr}
  {
    return HAL_BUSY;
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009168:	2302      	movs	r3, #2
 800916a:	4604      	mov	r4, r0
 800916c:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  
  /* Set the Auto-Refresh number */
  FMC_SDRAM_SetAutoRefreshNumber(hsdram->Instance ,AutoRefreshNumber);
 8009170:	6800      	ldr	r0, [r0, #0]
 8009172:	f002 fa5f 	bl	800b634 <FMC_SDRAM_SetAutoRefreshNumber>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009176:	2301      	movs	r3, #1
 8009178:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;
 800917c:	2000      	movs	r0, #0
 800917e:	bd10      	pop	{r4, pc}

08009180 <HAL_SDRAM_GetModeStatus>:
  * @retval The SDRAM memory mode.        
  */
uint32_t HAL_SDRAM_GetModeStatus(SDRAM_HandleTypeDef *hsdram)
{
  /* Return the SDRAM memory current mode */
  return(FMC_SDRAM_GetModeStatus(hsdram->Instance, hsdram->Init.SDBank));
 8009180:	c803      	ldmia	r0, {r0, r1}
 8009182:	f002 ba5f 	b.w	800b644 <FMC_SDRAM_GetModeStatus>
 8009186:	bf00      	nop

08009188 <HAL_SDRAM_GetState>:
  *                the configuration information for SDRAM module.
  * @retval HAL state
  */
HAL_SDRAM_StateTypeDef HAL_SDRAM_GetState(SDRAM_HandleTypeDef *hsdram)
{
  return hsdram->State;
 8009188:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
}
 800918c:	4770      	bx	lr
 800918e:	bf00      	nop

08009190 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8009190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009194:	4680      	mov	r8, r0
 8009196:	460f      	mov	r7, r1
 8009198:	4616      	mov	r6, r2
 800919a:	461d      	mov	r5, r3
 800919c:	f8d8 4000 	ldr.w	r4, [r8]
 80091a0:	e001      	b.n	80091a6 <SPI_WaitFlagStateUntilTimeout+0x16>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
  {
    if(Timeout != HAL_MAX_DELAY)
 80091a2:	1c6b      	adds	r3, r5, #1
 80091a4:	d10a      	bne.n	80091bc <SPI_WaitFlagStateUntilTimeout+0x2c>
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80091a6:	68a0      	ldr	r0, [r4, #8]
 80091a8:	ea37 0300 	bics.w	r3, r7, r0
 80091ac:	bf0c      	ite	eq
 80091ae:	2001      	moveq	r0, #1
 80091b0:	2000      	movne	r0, #0
 80091b2:	4286      	cmp	r6, r0
 80091b4:	d1f5      	bne.n	80091a2 <SPI_WaitFlagStateUntilTimeout+0x12>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80091b6:	2000      	movs	r0, #0
}
 80091b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
{
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
  {
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80091bc:	b13d      	cbz	r5, 80091ce <SPI_WaitFlagStateUntilTimeout+0x3e>
 80091be:	f7f9 fd8d 	bl	8002cdc <HAL_GetTick>
 80091c2:	9b06      	ldr	r3, [sp, #24]
 80091c4:	1ac0      	subs	r0, r0, r3
 80091c6:	4285      	cmp	r5, r0
 80091c8:	d8e8      	bhi.n	800919c <SPI_WaitFlagStateUntilTimeout+0xc>
 80091ca:	f8d8 4000 	ldr.w	r4, [r8]
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80091ce:	6863      	ldr	r3, [r4, #4]
 80091d0:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80091d4:	6063      	str	r3, [r4, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80091d6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80091da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80091de:	d01b      	beq.n	8009218 <SPI_WaitFlagStateUntilTimeout+0x88>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80091e0:	f8d8 3028 	ldr.w	r3, [r8, #40]	; 0x28
 80091e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091e8:	d008      	beq.n	80091fc <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State= HAL_SPI_STATE_READY;
 80091ea:	2201      	movs	r2, #1

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80091ec:	2300      	movs	r3, #0
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State= HAL_SPI_STATE_READY;
 80091ee:	f888 2051 	strb.w	r2, [r8, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80091f2:	f888 3050 	strb.w	r3, [r8, #80]	; 0x50
 80091f6:	2003      	movs	r0, #3
 80091f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
        {
          SPI_RESET_CRC(hspi);
 80091fc:	f8d8 2000 	ldr.w	r2, [r8]
 8009200:	6811      	ldr	r1, [r2, #0]
 8009202:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8009206:	400b      	ands	r3, r1
 8009208:	6013      	str	r3, [r2, #0]
 800920a:	f8d8 2000 	ldr.w	r2, [r8]
 800920e:	6813      	ldr	r3, [r2, #0]
 8009210:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009214:	6013      	str	r3, [r2, #0]
 8009216:	e7e8      	b.n	80091ea <SPI_WaitFlagStateUntilTimeout+0x5a>
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009218:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800921c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009220:	d002      	beq.n	8009228 <SPI_WaitFlagStateUntilTimeout+0x98>
 8009222:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009226:	d1db      	bne.n	80091e0 <SPI_WaitFlagStateUntilTimeout+0x50>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009228:	f8d8 2000 	ldr.w	r2, [r8]
 800922c:	6813      	ldr	r3, [r2, #0]
 800922e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009232:	6013      	str	r3, [r2, #0]
 8009234:	e7d4      	b.n	80091e0 <SPI_WaitFlagStateUntilTimeout+0x50>
 8009236:	bf00      	nop

08009238 <HAL_SPI_TransmitReceive.part.1>:
  * @param  pRxData: pointer to reception data buffer
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
 8009238:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800923c:	4604      	mov	r4, r0
 800923e:	b085      	sub	sp, #20

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009240:	2001      	movs	r0, #1
 8009242:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  * @param  pRxData: pointer to reception data buffer
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
 8009246:	460f      	mov	r7, r1
 8009248:	4616      	mov	r6, r2
 800924a:	4699      	mov	r9, r3
 800924c:	9d0c      	ldr	r5, [sp, #48]	; 0x30

  /* Process Locked */
  __HAL_LOCK(hspi);

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800924e:	f7f9 fd45 	bl	8002cdc <HAL_GetTick>
  
  tmp  = hspi->State;
 8009252:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  tmp1 = hspi->Init.Mode;
 8009256:	6861      	ldr	r1, [r4, #4]
  __HAL_LOCK(hspi);

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
  
  tmp  = hspi->State;
 8009258:	b2d2      	uxtb	r2, r2
  tmp1 = hspi->Init.Mode;
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800925a:	2a01      	cmp	r2, #1

  /* Process Locked */
  __HAL_LOCK(hspi);

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800925c:	4680      	mov	r8, r0
  
  tmp  = hspi->State;
  tmp1 = hspi->Init.Mode;
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800925e:	d011      	beq.n	8009284 <HAL_SPI_TransmitReceive.part.1+0x4c>
 8009260:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8009264:	d009      	beq.n	800927a <HAL_SPI_TransmitReceive.part.1+0x42>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8009266:	2002      	movs	r0, #2
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
  }
  
error :
  hspi->State = HAL_SPI_STATE_READY;
 8009268:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800926a:	2300      	movs	r3, #0
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
  }
  
error :
  hspi->State = HAL_SPI_STATE_READY;
 800926c:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009270:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
}
 8009274:	b005      	add	sp, #20
 8009276:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  
  tmp  = hspi->State;
  tmp1 = hspi->Init.Mode;
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800927a:	68a3      	ldr	r3, [r4, #8]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d1f2      	bne.n	8009266 <HAL_SPI_TransmitReceive.part.1+0x2e>
 8009280:	2a04      	cmp	r2, #4
 8009282:	d1f0      	bne.n	8009266 <HAL_SPI_TransmitReceive.part.1+0x2e>
  {
    errorcode = HAL_BUSY;
    goto error;
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009284:	2f00      	cmp	r7, #0
 8009286:	d067      	beq.n	8009358 <HAL_SPI_TransmitReceive.part.1+0x120>
 8009288:	2e00      	cmp	r6, #0
 800928a:	d065      	beq.n	8009358 <HAL_SPI_TransmitReceive.part.1+0x120>
 800928c:	f1b9 0f00 	cmp.w	r9, #0
 8009290:	d062      	beq.n	8009358 <HAL_SPI_TransmitReceive.part.1+0x120>
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8009292:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8009296:	6822      	ldr	r2, [r4, #0]
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009298:	63a6      	str	r6, [r4, #56]	; 0x38
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 800929a:	2b01      	cmp	r3, #1
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800929c:	bf04      	itt	eq
 800929e:	2305      	moveq	r3, #5
 80092a0:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80092a4:	2300      	movs	r3, #0
 80092a6:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
  hspi->RxXferCount = Size;
  hspi->RxXferSize  = Size;
 80092a8:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
  hspi->RxXferCount = Size;
 80092ac:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80092b0:	6327      	str	r7, [r4, #48]	; 0x30
  hspi->TxXferCount = Size;
  hspi->TxXferSize  = Size;
 80092b2:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80092b6:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80092b8:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
  hspi->RxXferCount = Size;
  hspi->RxXferSize  = Size;
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
  hspi->TxXferCount = Size;
 80092ba:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80092be:	6813      	ldr	r3, [r2, #0]
 80092c0:	0658      	lsls	r0, r3, #25
 80092c2:	d404      	bmi.n	80092ce <HAL_SPI_TransmitReceive.part.1+0x96>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80092c4:	6813      	ldr	r3, [r2, #0]
 80092c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092ca:	6013      	str	r3, [r2, #0]
 80092cc:	6861      	ldr	r1, [r4, #4]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80092ce:	68e3      	ldr	r3, [r4, #12]
 80092d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092d4:	d042      	beq.n	800935c <HAL_SPI_TransmitReceive.part.1+0x124>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80092d6:	2900      	cmp	r1, #0
 80092d8:	d16c      	bne.n	80093b4 <HAL_SPI_TransmitReceive.part.1+0x17c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 80092da:	6823      	ldr	r3, [r4, #0]
 80092dc:	f817 2b01 	ldrb.w	r2, [r7], #1
 80092e0:	731a      	strb	r2, [r3, #12]
      pTxData += sizeof(uint8_t);
      hspi->TxXferCount--;
 80092e2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80092e4:	3b01      	subs	r3, #1
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	86e3      	strh	r3, [r4, #54]	; 0x36
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
        hspi->RxXferCount--;
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 80092ea:	f04f 0901 	mov.w	r9, #1
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
      pTxData += sizeof(uint8_t);
      hspi->TxXferCount--;
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80092ee:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80092f0:	b29b      	uxth	r3, r3
 80092f2:	b91b      	cbnz	r3, 80092fc <HAL_SPI_TransmitReceive.part.1+0xc4>
 80092f4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80092f6:	b29b      	uxth	r3, r3
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d03d      	beq.n	8009378 <HAL_SPI_TransmitReceive.part.1+0x140>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80092fc:	f1b9 0f00 	cmp.w	r9, #0
 8009300:	d010      	beq.n	8009324 <HAL_SPI_TransmitReceive.part.1+0xec>
 8009302:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8009304:	b29b      	uxth	r3, r3
 8009306:	2b00      	cmp	r3, #0
 8009308:	d051      	beq.n	80093ae <HAL_SPI_TransmitReceive.part.1+0x176>
 800930a:	6823      	ldr	r3, [r4, #0]
 800930c:	689a      	ldr	r2, [r3, #8]
 800930e:	0791      	lsls	r1, r2, #30
 8009310:	d54d      	bpl.n	80093ae <HAL_SPI_TransmitReceive.part.1+0x176>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8009312:	783a      	ldrb	r2, [r7, #0]
 8009314:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8009316:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8009318:	3b01      	subs	r3, #1
 800931a:	b29b      	uxth	r3, r3
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800931c:	3701      	adds	r7, #1
        hspi->TxXferCount--;
 800931e:	86e3      	strh	r3, [r4, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8009320:	f04f 0900 	mov.w	r9, #0
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8009324:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009326:	b29b      	uxth	r3, r3
 8009328:	b163      	cbz	r3, 8009344 <HAL_SPI_TransmitReceive.part.1+0x10c>
 800932a:	6823      	ldr	r3, [r4, #0]
 800932c:	689a      	ldr	r2, [r3, #8]
 800932e:	07d2      	lsls	r2, r2, #31
 8009330:	d508      	bpl.n	8009344 <HAL_SPI_TransmitReceive.part.1+0x10c>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	7033      	strb	r3, [r6, #0]
        hspi->RxXferCount--;
 8009336:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009338:	3b01      	subs	r3, #1
 800933a:	b29b      	uxth	r3, r3
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 800933c:	3601      	adds	r6, #1
        hspi->RxXferCount--;
 800933e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8009340:	f04f 0901 	mov.w	r9, #1
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8009344:	1c6b      	adds	r3, r5, #1
 8009346:	d0d2      	beq.n	80092ee <HAL_SPI_TransmitReceive.part.1+0xb6>
 8009348:	f7f9 fcc8 	bl	8002cdc <HAL_GetTick>
 800934c:	ebc8 0000 	rsb	r0, r8, r0
 8009350:	4285      	cmp	r5, r0
 8009352:	d8cc      	bhi.n	80092ee <HAL_SPI_TransmitReceive.part.1+0xb6>
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
      {
        errorcode = HAL_TIMEOUT;
 8009354:	2003      	movs	r0, #3
 8009356:	e787      	b.n	8009268 <HAL_SPI_TransmitReceive.part.1+0x30>
    goto error;
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
  {
    errorcode = HAL_ERROR;
 8009358:	2001      	movs	r0, #1
 800935a:	e785      	b.n	8009268 <HAL_SPI_TransmitReceive.part.1+0x30>
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800935c:	2900      	cmp	r1, #0
 800935e:	d05d      	beq.n	800941c <HAL_SPI_TransmitReceive.part.1+0x1e4>
 8009360:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8009362:	b29b      	uxth	r3, r3
 8009364:	2b01      	cmp	r3, #1
 8009366:	d059      	beq.n	800941c <HAL_SPI_TransmitReceive.part.1+0x1e4>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
        pRxData += sizeof(uint16_t);
        hspi->RxXferCount--;
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8009368:	f04f 0901 	mov.w	r9, #1
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
      pTxData += sizeof(uint16_t);
      hspi->TxXferCount--;
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800936c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800936e:	b29b      	uxth	r3, r3
 8009370:	bb2b      	cbnz	r3, 80093be <HAL_SPI_TransmitReceive.part.1+0x186>
 8009372:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009374:	b29b      	uxth	r3, r3
 8009376:	bb13      	cbnz	r3, 80093be <HAL_SPI_TransmitReceive.part.1+0x186>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8009378:	f8cd 8000 	str.w	r8, [sp]
 800937c:	462b      	mov	r3, r5
 800937e:	2201      	movs	r2, #1
 8009380:	2102      	movs	r1, #2
 8009382:	4620      	mov	r0, r4
 8009384:	f7ff ff04 	bl	8009190 <SPI_WaitFlagStateUntilTimeout>
 8009388:	2800      	cmp	r0, #0
 800938a:	d1e3      	bne.n	8009354 <HAL_SPI_TransmitReceive.part.1+0x11c>
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800938c:	4602      	mov	r2, r0
 800938e:	f8cd 8000 	str.w	r8, [sp]
 8009392:	462b      	mov	r3, r5
 8009394:	2180      	movs	r1, #128	; 0x80
 8009396:	4620      	mov	r0, r4
 8009398:	f7ff fefa 	bl	8009190 <SPI_WaitFlagStateUntilTimeout>
 800939c:	2800      	cmp	r0, #0
 800939e:	d046      	beq.n	800942e <HAL_SPI_TransmitReceive.part.1+0x1f6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093a0:	6d63      	ldr	r3, [r4, #84]	; 0x54
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
  {
    errorcode = HAL_ERROR;
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80093a2:	2220      	movs	r2, #32
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093a4:	4313      	orrs	r3, r2
 80093a6:	6563      	str	r3, [r4, #84]	; 0x54
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
  {
    errorcode = HAL_ERROR;
 80093a8:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80093aa:	6562      	str	r2, [r4, #84]	; 0x54
 80093ac:	e75c      	b.n	8009268 <HAL_SPI_TransmitReceive.part.1+0x30>
      hspi->TxXferCount--;
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80093ae:	f04f 0901 	mov.w	r9, #1
 80093b2:	e7b7      	b.n	8009324 <HAL_SPI_TransmitReceive.part.1+0xec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80093b4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80093b6:	b29b      	uxth	r3, r3
 80093b8:	2b01      	cmp	r3, #1
 80093ba:	d196      	bne.n	80092ea <HAL_SPI_TransmitReceive.part.1+0xb2>
 80093bc:	e78d      	b.n	80092da <HAL_SPI_TransmitReceive.part.1+0xa2>
      hspi->TxXferCount--;
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80093be:	f1b9 0f00 	cmp.w	r9, #0
 80093c2:	d00f      	beq.n	80093e4 <HAL_SPI_TransmitReceive.part.1+0x1ac>
 80093c4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80093c6:	b29b      	uxth	r3, r3
 80093c8:	b32b      	cbz	r3, 8009416 <HAL_SPI_TransmitReceive.part.1+0x1de>
 80093ca:	6823      	ldr	r3, [r4, #0]
 80093cc:	689a      	ldr	r2, [r3, #8]
 80093ce:	0791      	lsls	r1, r2, #30
 80093d0:	d521      	bpl.n	8009416 <HAL_SPI_TransmitReceive.part.1+0x1de>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 80093d2:	f837 2b02 	ldrh.w	r2, [r7], #2
 80093d6:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
        hspi->TxXferCount--;
 80093d8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80093da:	3b01      	subs	r3, #1
 80093dc:	b29b      	uxth	r3, r3
 80093de:	86e3      	strh	r3, [r4, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 80093e0:	f04f 0900 	mov.w	r9, #0
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80093e4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	b163      	cbz	r3, 8009404 <HAL_SPI_TransmitReceive.part.1+0x1cc>
 80093ea:	6823      	ldr	r3, [r4, #0]
 80093ec:	689a      	ldr	r2, [r3, #8]
 80093ee:	07d2      	lsls	r2, r2, #31
 80093f0:	d508      	bpl.n	8009404 <HAL_SPI_TransmitReceive.part.1+0x1cc>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80093f2:	68db      	ldr	r3, [r3, #12]
 80093f4:	f826 3b02 	strh.w	r3, [r6], #2
        pRxData += sizeof(uint16_t);
        hspi->RxXferCount--;
 80093f8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80093fa:	3b01      	subs	r3, #1
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	87e3      	strh	r3, [r4, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8009400:	f04f 0901 	mov.w	r9, #1
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8009404:	1c68      	adds	r0, r5, #1
 8009406:	d0b1      	beq.n	800936c <HAL_SPI_TransmitReceive.part.1+0x134>
 8009408:	f7f9 fc68 	bl	8002cdc <HAL_GetTick>
 800940c:	ebc8 0000 	rsb	r0, r8, r0
 8009410:	4285      	cmp	r5, r0
 8009412:	d8ab      	bhi.n	800936c <HAL_SPI_TransmitReceive.part.1+0x134>
 8009414:	e79e      	b.n	8009354 <HAL_SPI_TransmitReceive.part.1+0x11c>
      hspi->TxXferCount--;
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8009416:	f04f 0901 	mov.w	r9, #1
 800941a:	e7e3      	b.n	80093e4 <HAL_SPI_TransmitReceive.part.1+0x1ac>
  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 800941c:	6823      	ldr	r3, [r4, #0]
 800941e:	f837 2b02 	ldrh.w	r2, [r7], #2
 8009422:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
      hspi->TxXferCount--;
 8009424:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8009426:	3b01      	subs	r3, #1
 8009428:	b29b      	uxth	r3, r3
 800942a:	86e3      	strh	r3, [r4, #54]	; 0x36
 800942c:	e79c      	b.n	8009368 <HAL_SPI_TransmitReceive.part.1+0x130>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
    goto error;
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800942e:	68a3      	ldr	r3, [r4, #8]
 8009430:	2b00      	cmp	r3, #0
 8009432:	f47f af19 	bne.w	8009268 <HAL_SPI_TransmitReceive.part.1+0x30>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009436:	6822      	ldr	r2, [r4, #0]
 8009438:	9303      	str	r3, [sp, #12]
 800943a:	68d1      	ldr	r1, [r2, #12]
 800943c:	9103      	str	r1, [sp, #12]
 800943e:	6892      	ldr	r2, [r2, #8]
 8009440:	9203      	str	r2, [sp, #12]
  __IO uint16_t tmpreg1 = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009442:	4618      	mov	r0, r3
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009444:	9b03      	ldr	r3, [sp, #12]
 8009446:	e70f      	b.n	8009268 <HAL_SPI_TransmitReceive.part.1+0x30>

08009448 <HAL_SPI_TransmitReceive_IT.part.2>:
  * @param  pTxData: pointer to transmission data buffer
  * @param  pRxData: pointer to reception data buffer
  * @param  Size: amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
 8009448:	b430      	push	{r4, r5}
 800944a:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);

  tmp  = hspi->State;
 800944c:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009450:	2501      	movs	r5, #1

  tmp  = hspi->State;
 8009452:	b2c0      	uxtb	r0, r0
  tmp1 = hspi->Init.Mode;
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8009454:	42a8      	cmp	r0, r5

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009456:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50

  tmp  = hspi->State;
  tmp1 = hspi->Init.Mode;
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800945a:	d00e      	beq.n	800947a <HAL_SPI_TransmitReceive_IT.part.2+0x32>
 800945c:	6865      	ldr	r5, [r4, #4]
 800945e:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 8009462:	d005      	beq.n	8009470 <HAL_SPI_TransmitReceive_IT.part.2+0x28>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8009464:	2002      	movs	r0, #2
    __HAL_SPI_ENABLE(hspi);
  }

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009466:	2300      	movs	r3, #0
 8009468:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
}
 800946c:	bc30      	pop	{r4, r5}
 800946e:	4770      	bx	lr

  tmp  = hspi->State;
  tmp1 = hspi->Init.Mode;
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8009470:	68a5      	ldr	r5, [r4, #8]
 8009472:	2d00      	cmp	r5, #0
 8009474:	d1f6      	bne.n	8009464 <HAL_SPI_TransmitReceive_IT.part.2+0x1c>
 8009476:	2804      	cmp	r0, #4
 8009478:	d1f4      	bne.n	8009464 <HAL_SPI_TransmitReceive_IT.part.2+0x1c>
  {
    errorcode = HAL_BUSY;
    goto error;
  }

  if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0U))
 800947a:	b329      	cbz	r1, 80094c8 <HAL_SPI_TransmitReceive_IT.part.2+0x80>
 800947c:	b322      	cbz	r2, 80094c8 <HAL_SPI_TransmitReceive_IT.part.2+0x80>
 800947e:	b31b      	cbz	r3, 80094c8 <HAL_SPI_TransmitReceive_IT.part.2+0x80>
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8009480:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009484:	6321      	str	r1, [r4, #48]	; 0x30
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8009486:	2801      	cmp	r0, #1
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009488:	bf04      	itt	eq
 800948a:	2005      	moveq	r0, #5
 800948c:	f884 0051 	strbeq.w	r0, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
  hspi->RxXferSize  = Size;
  hspi->RxXferCount = Size;

  /* Set the function for IT treatment */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 8009490:	68e0      	ldr	r0, [r4, #12]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
  hspi->TxXferSize  = Size;
 8009492:	86a3      	strh	r3, [r4, #52]	; 0x34
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009494:	2100      	movs	r1, #0
 8009496:	6561      	str	r1, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
  hspi->TxXferSize  = Size;
  hspi->TxXferCount = Size;
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009498:	63a2      	str	r2, [r4, #56]	; 0x38

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
  hspi->TxXferSize  = Size;
  hspi->TxXferCount = Size;
 800949a:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
  hspi->RxXferSize  = Size;
 800949c:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800949e:	87e3      	strh	r3, [r4, #62]	; 0x3e

  /* Set the function for IT treatment */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 80094a0:	b1d0      	cbz	r0, 80094d8 <HAL_SPI_TransmitReceive_IT.part.2+0x90>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80094a2:	4a10      	ldr	r2, [pc, #64]	; (80094e4 <HAL_SPI_TransmitReceive_IT.part.2+0x9c>)
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80094a4:	4b10      	ldr	r3, [pc, #64]	; (80094e8 <HAL_SPI_TransmitReceive_IT.part.2+0xa0>)
  hspi->RxXferCount = Size;

  /* Set the function for IT treatment */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80094a6:	6422      	str	r2, [r4, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80094a8:	6463      	str	r3, [r4, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094aa:	6822      	ldr	r2, [r4, #0]
 80094ac:	6853      	ldr	r3, [r2, #4]
 80094ae:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80094b2:	6053      	str	r3, [r2, #4]

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80094b4:	6823      	ldr	r3, [r4, #0]
 80094b6:	6818      	ldr	r0, [r3, #0]
 80094b8:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 80094bc:	d10a      	bne.n	80094d4 <HAL_SPI_TransmitReceive_IT.part.2+0x8c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80094c4:	601a      	str	r2, [r3, #0]
 80094c6:	e7ce      	b.n	8009466 <HAL_SPI_TransmitReceive_IT.part.2+0x1e>
  }

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80094c8:	2300      	movs	r3, #0
 80094ca:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    goto error;
  }

  if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0U))
  {
    errorcode = HAL_ERROR;
 80094ce:	2001      	movs	r0, #1

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
  return errorcode;
}
 80094d0:	bc30      	pop	{r4, r5}
 80094d2:	4770      	bx	lr
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
  uint32_t tmp = 0U, tmp1 = 0U;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80094d4:	2000      	movs	r0, #0
 80094d6:	e7c6      	b.n	8009466 <HAL_SPI_TransmitReceive_IT.part.2+0x1e>
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80094d8:	4a04      	ldr	r2, [pc, #16]	; (80094ec <HAL_SPI_TransmitReceive_IT.part.2+0xa4>)
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80094da:	4b05      	ldr	r3, [pc, #20]	; (80094f0 <HAL_SPI_TransmitReceive_IT.part.2+0xa8>)
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80094dc:	6422      	str	r2, [r4, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80094de:	6463      	str	r3, [r4, #68]	; 0x44
 80094e0:	e7e3      	b.n	80094aa <HAL_SPI_TransmitReceive_IT.part.2+0x62>
 80094e2:	bf00      	nop
 80094e4:	08009fdd 	.word	0x08009fdd
 80094e8:	08009fad 	.word	0x08009fad
 80094ec:	08009f79 	.word	0x08009f79
 80094f0:	0800a00d 	.word	0x0800a00d

080094f4 <HAL_SPI_TransmitReceive_DMA.part.3>:
  * @param  pRxData: pointer to reception data buffer
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
 80094f4:	b538      	push	{r3, r4, r5, lr}
 80094f6:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);

  tmp  = hspi->State;
 80094f8:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80094fc:	2501      	movs	r5, #1

  tmp  = hspi->State;
 80094fe:	b2c0      	uxtb	r0, r0
  tmp1 = hspi->Init.Mode;
  if(!((tmp == HAL_SPI_STATE_READY) ||
 8009500:	42a8      	cmp	r0, r5

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009502:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50

  tmp  = hspi->State;
  tmp1 = hspi->Init.Mode;
  if(!((tmp == HAL_SPI_STATE_READY) ||
 8009506:	d00d      	beq.n	8009524 <HAL_SPI_TransmitReceive_DMA.part.3+0x30>
 8009508:	6865      	ldr	r5, [r4, #4]
 800950a:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 800950e:	d004      	beq.n	800951a <HAL_SPI_TransmitReceive_DMA.part.3+0x26>
  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009510:	2300      	movs	r3, #0
 8009512:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tmp  = hspi->State;
  tmp1 = hspi->Init.Mode;
  if(!((tmp == HAL_SPI_STATE_READY) ||
      ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8009516:	2002      	movs	r0, #2

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
  return errorcode;
}
 8009518:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hspi);

  tmp  = hspi->State;
  tmp1 = hspi->Init.Mode;
  if(!((tmp == HAL_SPI_STATE_READY) ||
      ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800951a:	68a5      	ldr	r5, [r4, #8]
 800951c:	2d00      	cmp	r5, #0
 800951e:	d1f7      	bne.n	8009510 <HAL_SPI_TransmitReceive_DMA.part.3+0x1c>
 8009520:	2804      	cmp	r0, #4
 8009522:	d1f5      	bne.n	8009510 <HAL_SPI_TransmitReceive_DMA.part.3+0x1c>
  {
    errorcode = HAL_BUSY;
    goto error;
  }

  if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0U))
 8009524:	2900      	cmp	r1, #0
 8009526:	d058      	beq.n	80095da <HAL_SPI_TransmitReceive_DMA.part.3+0xe6>
 8009528:	2a00      	cmp	r2, #0
 800952a:	d056      	beq.n	80095da <HAL_SPI_TransmitReceive_DMA.part.3+0xe6>
 800952c:	2b00      	cmp	r3, #0
 800952e:	d054      	beq.n	80095da <HAL_SPI_TransmitReceive_DMA.part.3+0xe6>
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8009530:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t*)pTxData;
  hspi->TxXferSize  = Size;
 8009534:	86a3      	strh	r3, [r4, #52]	; 0x34
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8009536:	2801      	cmp	r0, #1
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009538:	bf04      	itt	eq
 800953a:	2005      	moveq	r0, #5
 800953c:	f884 0051 	strbeq.w	r0, [r4, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009540:	2000      	movs	r0, #0
 8009542:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t*)pTxData;
  hspi->TxXferSize  = Size;
  hspi->TxXferCount = Size;
 8009544:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t*)pRxData;
  hspi->RxXferSize  = Size;
  hspi->RxXferCount = Size;
 8009546:	87e3      	strh	r3, [r4, #62]	; 0x3e
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009548:	f894 5051 	ldrb.w	r5, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t*)pTxData;
  hspi->TxXferSize  = Size;
  hspi->TxXferCount = Size;
  hspi->pRxBuffPtr  = (uint8_t*)pRxData;
  hspi->RxXferSize  = Size;
 800954c:	87a3      	strh	r3, [r4, #60]	; 0x3c
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 800954e:	2d04      	cmp	r5, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t*)pTxData;
 8009550:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
  hspi->TxXferCount = Size;
  hspi->pRxBuffPtr  = (uint8_t*)pRxData;
 8009552:	63a2      	str	r2, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
  hspi->RxXferCount = Size;

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009554:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009556:	6460      	str	r0, [r4, #68]	; 0x44

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if(hspi->State == HAL_SPI_STATE_BUSY_RX)
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8009558:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 800955a:	d043      	beq.n	80095e4 <HAL_SPI_TransmitReceive_DMA.part.3+0xf0>
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800955c:	4a24      	ldr	r2, [pc, #144]	; (80095f0 <HAL_SPI_TransmitReceive_DMA.part.3+0xfc>)
 800955e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8009560:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009562:	4a24      	ldr	r2, [pc, #144]	; (80095f4 <HAL_SPI_TransmitReceive_DMA.part.3+0x100>)
 8009564:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8009566:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009568:	4a23      	ldr	r2, [pc, #140]	; (80095f8 <HAL_SPI_TransmitReceive_DMA.part.3+0x104>)
 800956a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800956c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800956e:	2500      	movs	r5, #0
 8009570:	651d      	str	r5, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream */
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8009572:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009574:	6821      	ldr	r1, [r4, #0]
 8009576:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009578:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800957a:	b29b      	uxth	r3, r3
 800957c:	310c      	adds	r1, #12
 800957e:	f7f9 fe95 	bl	80032ac <HAL_DMA_Start_IT>

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009582:	6822      	ldr	r2, [r4, #0]
 8009584:	6853      	ldr	r3, [r2, #4]
 8009586:	f043 0301 	orr.w	r3, r3, #1
 800958a:	6053      	str	r3, [r2, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800958c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800958e:	641d      	str	r5, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8009590:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009592:	63dd      	str	r5, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8009594:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009596:	64dd      	str	r5, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8009598:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800959a:	651d      	str	r5, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream */
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 800959c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800959e:	6822      	ldr	r2, [r4, #0]
 80095a0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80095a2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80095a4:	b29b      	uxth	r3, r3
 80095a6:	320c      	adds	r2, #12
 80095a8:	f7f9 fe80 	bl	80032ac <HAL_DMA_Start_IT>

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80095ac:	6823      	ldr	r3, [r4, #0]
 80095ae:	681a      	ldr	r2, [r3, #0]
 80095b0:	0652      	lsls	r2, r2, #25
 80095b2:	d404      	bmi.n	80095be <HAL_SPI_TransmitReceive_DMA.part.3+0xca>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80095b4:	681a      	ldr	r2, [r3, #0]
 80095b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80095ba:	601a      	str	r2, [r3, #0]
 80095bc:	6823      	ldr	r3, [r4, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 80095be:	685a      	ldr	r2, [r3, #4]
 80095c0:	f042 0220 	orr.w	r2, r2, #32
 80095c4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80095c6:	6822      	ldr	r2, [r4, #0]
 80095c8:	6853      	ldr	r3, [r2, #4]
 80095ca:	f043 0302 	orr.w	r3, r3, #2
 80095ce:	6053      	str	r3, [r2, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80095d0:	2300      	movs	r3, #0
 80095d2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
  uint32_t tmp = 0U, tmp1 = 0U;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80095d6:	2000      	movs	r0, #0

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
  return errorcode;
}
 80095d8:	bd38      	pop	{r3, r4, r5, pc}
  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80095da:	2300      	movs	r3, #0
 80095dc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    goto error;
  }

  if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0U))
  {
    errorcode = HAL_ERROR;
 80095e0:	2001      	movs	r0, #1

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
  return errorcode;
}
 80095e2:	bd38      	pop	{r3, r4, r5, pc}

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if(hspi->State == HAL_SPI_STATE_BUSY_RX)
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80095e4:	4a05      	ldr	r2, [pc, #20]	; (80095fc <HAL_SPI_TransmitReceive_DMA.part.3+0x108>)
 80095e6:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80095e8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80095ea:	4a05      	ldr	r2, [pc, #20]	; (8009600 <HAL_SPI_TransmitReceive_DMA.part.3+0x10c>)
 80095ec:	63da      	str	r2, [r3, #60]	; 0x3c
 80095ee:	e7ba      	b.n	8009566 <HAL_SPI_TransmitReceive_DMA.part.3+0x72>
 80095f0:	08009d35 	.word	0x08009d35
 80095f4:	0800a12d 	.word	0x0800a12d
 80095f8:	0800a041 	.word	0x0800a041
 80095fc:	08009d25 	.word	0x08009d25
 8009600:	0800a0d9 	.word	0x0800a0d9
 8009604:	4770      	bx	lr
 8009606:	bf00      	nop

08009608 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8009608:	2800      	cmp	r0, #0
 800960a:	d03f      	beq.n	800968c <HAL_SPI_Init+0x84>
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800960c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800960e:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009612:	2200      	movs	r2, #0
 8009614:	4604      	mov	r4, r0
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8009616:	f003 01ff 	and.w	r1, r3, #255	; 0xff
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800961a:	6282      	str	r2, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800961c:	2b00      	cmp	r3, #0
 800961e:	d030      	beq.n	8009682 <HAL_SPI_Init+0x7a>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009620:	6822      	ldr	r2, [r4, #0]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009622:	2302      	movs	r3, #2
 8009624:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009628:	6813      	ldr	r3, [r2, #0]
 800962a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800962e:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8009630:	6867      	ldr	r7, [r4, #4]
 8009632:	68a5      	ldr	r5, [r4, #8]
 8009634:	68e6      	ldr	r6, [r4, #12]
 8009636:	6920      	ldr	r0, [r4, #16]
 8009638:	6962      	ldr	r2, [r4, #20]
 800963a:	69e3      	ldr	r3, [r4, #28]
 800963c:	6a21      	ldr	r1, [r4, #32]
 800963e:	433d      	orrs	r5, r7
 8009640:	4335      	orrs	r5, r6
 8009642:	4305      	orrs	r5, r0
 8009644:	432a      	orrs	r2, r5
 8009646:	ea42 0503 	orr.w	r5, r2, r3
 800964a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800964c:	69a3      	ldr	r3, [r4, #24]
 800964e:	6820      	ldr	r0, [r4, #0]
 8009650:	4329      	orrs	r1, r5
 8009652:	430a      	orrs	r2, r1
 8009654:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009658:	4313      	orrs	r3, r2
 800965a:	6003      	str	r3, [r0, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800965c:	8b62      	ldrh	r2, [r4, #26]
 800965e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009660:	6821      	ldr	r1, [r4, #0]
 8009662:	f002 0204 	and.w	r2, r2, #4
 8009666:	4313      	orrs	r3, r2
 8009668:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800966a:	6821      	ldr	r1, [r4, #0]
 800966c:	69cb      	ldr	r3, [r1, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800966e:	2200      	movs	r2, #0
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009670:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;
 8009674:	2501      	movs	r5, #1
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009676:	61cb      	str	r3, [r1, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009678:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800967a:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51

  return HAL_OK;
 800967e:	4610      	mov	r0, r2
 8009680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009682:	f880 1050 	strb.w	r1, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009686:	f7f9 f86f 	bl	8002768 <HAL_SPI_MspInit>
 800968a:	e7c9      	b.n	8009620 <HAL_SPI_Init+0x18>
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  {
    return HAL_ERROR;
 800968c:	2001      	movs	r0, #1
 800968e:	4770      	bx	lr
 8009690:	4770      	bx	lr
 8009692:	bf00      	nop

08009694 <HAL_SPI_DeInit>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8009694:	b190      	cbz	r0, 80096bc <HAL_SPI_DeInit+0x28>
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8009696:	b510      	push	{r4, lr}
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8009698:	2302      	movs	r3, #2

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800969a:	6802      	ldr	r2, [r0, #0]
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800969c:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80096a0:	6813      	ldr	r3, [r2, #0]
 80096a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096a6:	4604      	mov	r4, r0
 80096a8:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80096aa:	f7f9 f885 	bl	80027b8 <HAL_SPI_MspDeInit>

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80096ae:	2000      	movs	r0, #0
 80096b0:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80096b2:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State = HAL_SPI_STATE_RESET;
 80096b6:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);

  return HAL_OK;
 80096ba:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  {
    return HAL_ERROR;
 80096bc:	2001      	movs	r0, #1
 80096be:	4770      	bx	lr

080096c0 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096c4:	4604      	mov	r4, r0

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80096c6:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 80096ca:	2801      	cmp	r0, #1
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096cc:	b084      	sub	sp, #16

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80096ce:	d103      	bne.n	80096d8 <HAL_SPI_Transmit+0x18>
 80096d0:	2002      	movs	r0, #2
error:
  hspi->State = HAL_SPI_STATE_READY;
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
  return errorcode;
}
 80096d2:	b004      	add	sp, #16
 80096d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096d8:	461d      	mov	r5, r3

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80096da:	2301      	movs	r3, #1
 80096dc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 80096e0:	460e      	mov	r6, r1
 80096e2:	4690      	mov	r8, r2

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80096e4:	f7f9 fafa 	bl	8002cdc <HAL_GetTick>
 80096e8:	4607      	mov	r7, r0

  if(hspi->State != HAL_SPI_STATE_READY)
 80096ea:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80096ee:	b2c0      	uxtb	r0, r0
 80096f0:	2801      	cmp	r0, #1
 80096f2:	d009      	beq.n	8009708 <HAL_SPI_Transmit+0x48>
  {
    errorcode = HAL_BUSY;
 80096f4:	2002      	movs	r0, #2
  {
    errorcode = HAL_ERROR;
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80096f6:	2201      	movs	r2, #1
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80096f8:	2300      	movs	r3, #0
  {
    errorcode = HAL_ERROR;
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80096fa:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80096fe:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
}
 8009702:	b004      	add	sp, #16
 8009704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  {
    errorcode = HAL_BUSY;
    goto error;
  }

  if((pData == NULL ) || (Size == 0U))
 8009708:	2e00      	cmp	r6, #0
 800970a:	d0f4      	beq.n	80096f6 <HAL_SPI_Transmit+0x36>
 800970c:	f1b8 0f00 	cmp.w	r8, #0
 8009710:	d0f1      	beq.n	80096f6 <HAL_SPI_Transmit+0x36>
  hspi->RxXferCount = 0U;
  hspi->TxISR       = NULL;
  hspi->RxISR       = NULL;

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009712:	68a2      	ldr	r2, [r4, #8]
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009714:	6326      	str	r6, [r4, #48]	; 0x30
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009716:	2300      	movs	r3, #0
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009718:	2103      	movs	r1, #3
  hspi->RxXferCount = 0U;
  hspi->TxISR       = NULL;
  hspi->RxISR       = NULL;

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800971a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800971e:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t *)pData;
  hspi->TxXferSize  = Size;
 8009722:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009726:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
  hspi->TxXferSize  = Size;
  hspi->TxXferCount = Size;

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009728:	63a3      	str	r3, [r4, #56]	; 0x38
  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t *)pData;
  hspi->TxXferSize  = Size;
  hspi->TxXferCount = Size;
 800972a:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
  hspi->RxXferSize  = 0U;
 800972e:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
  hspi->TxISR       = NULL;
 8009730:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009732:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
  hspi->RxXferSize  = 0U;
  hspi->RxXferCount = 0U;
 8009734:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
  hspi->RxISR       = NULL;

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009736:	d061      	beq.n	80097fc <HAL_SPI_Transmit+0x13c>
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009738:	6823      	ldr	r3, [r4, #0]
 800973a:	681a      	ldr	r2, [r3, #0]
 800973c:	0652      	lsls	r2, r2, #25
 800973e:	d403      	bmi.n	8009748 <HAL_SPI_Transmit+0x88>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009740:	681a      	ldr	r2, [r3, #0]
 8009742:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009746:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009748:	68e3      	ldr	r3, [r4, #12]
 800974a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800974e:	6863      	ldr	r3, [r4, #4]
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009750:	d02d      	beq.n	80097ae <HAL_SPI_Transmit+0xee>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8009752:	b353      	cbz	r3, 80097aa <HAL_SPI_Transmit+0xea>
 8009754:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8009756:	b29b      	uxth	r3, r3
 8009758:	2b01      	cmp	r3, #1
 800975a:	d026      	beq.n	80097aa <HAL_SPI_Transmit+0xea>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
      pData += sizeof(uint8_t);
      hspi->TxXferCount--;
    }
    while (hspi->TxXferCount > 0U)
 800975c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800975e:	b29b      	uxth	r3, r3
 8009760:	b173      	cbz	r3, 8009780 <HAL_SPI_Transmit+0xc0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009762:	6823      	ldr	r3, [r4, #0]
 8009764:	689a      	ldr	r2, [r3, #8]
 8009766:	0792      	lsls	r2, r2, #30
 8009768:	d515      	bpl.n	8009796 <HAL_SPI_Transmit+0xd6>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800976a:	f816 2b01 	ldrb.w	r2, [r6], #1
 800976e:	731a      	strb	r2, [r3, #12]
        pData += sizeof(uint8_t);
        hspi->TxXferCount--;
 8009770:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8009772:	3b01      	subs	r3, #1
 8009774:	b29b      	uxth	r3, r3
 8009776:	86e3      	strh	r3, [r4, #54]	; 0x36
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
      pData += sizeof(uint8_t);
      hspi->TxXferCount--;
    }
    while (hspi->TxXferCount > 0U)
 8009778:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800977a:	b29b      	uxth	r3, r3
 800977c:	2b00      	cmp	r3, #0
 800977e:	d1f0      	bne.n	8009762 <HAL_SPI_Transmit+0xa2>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8009780:	9700      	str	r7, [sp, #0]
 8009782:	462b      	mov	r3, r5
 8009784:	2201      	movs	r2, #1
 8009786:	2102      	movs	r1, #2
 8009788:	4620      	mov	r0, r4
 800978a:	f7ff fd01 	bl	8009190 <SPI_WaitFlagStateUntilTimeout>
 800978e:	2800      	cmp	r0, #0
 8009790:	d03c      	beq.n	800980c <HAL_SPI_Transmit+0x14c>
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
        {
          errorcode = HAL_TIMEOUT;
 8009792:	2003      	movs	r0, #3
 8009794:	e7af      	b.n	80096f6 <HAL_SPI_Transmit+0x36>
        hspi->TxXferCount--;
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8009796:	2d00      	cmp	r5, #0
 8009798:	d0fb      	beq.n	8009792 <HAL_SPI_Transmit+0xd2>
 800979a:	1c6b      	adds	r3, r5, #1
 800979c:	d0de      	beq.n	800975c <HAL_SPI_Transmit+0x9c>
 800979e:	f7f9 fa9d 	bl	8002cdc <HAL_GetTick>
 80097a2:	1bc0      	subs	r0, r0, r7
 80097a4:	4285      	cmp	r5, r0
 80097a6:	d8d9      	bhi.n	800975c <HAL_SPI_Transmit+0x9c>
 80097a8:	e7f3      	b.n	8009792 <HAL_SPI_Transmit+0xd2>
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80097aa:	6823      	ldr	r3, [r4, #0]
 80097ac:	e7dd      	b.n	800976a <HAL_SPI_Transmit+0xaa>
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d02a      	beq.n	8009808 <HAL_SPI_Transmit+0x148>
 80097b2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80097b4:	b29b      	uxth	r3, r3
 80097b6:	2b01      	cmp	r3, #1
 80097b8:	d026      	beq.n	8009808 <HAL_SPI_Transmit+0x148>
      hspi->Instance->DR = *((uint16_t *)pData);
      pData += sizeof(uint16_t);
      hspi->TxXferCount--;
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80097ba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80097bc:	b29b      	uxth	r3, r3
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d0de      	beq.n	8009780 <HAL_SPI_Transmit+0xc0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80097c2:	6823      	ldr	r3, [r4, #0]
 80097c4:	689a      	ldr	r2, [r3, #8]
 80097c6:	0790      	lsls	r0, r2, #30
 80097c8:	d50e      	bpl.n	80097e8 <HAL_SPI_Transmit+0x128>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80097ca:	f836 2b02 	ldrh.w	r2, [r6], #2
 80097ce:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
          hspi->TxXferCount--;
 80097d0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80097d2:	3b01      	subs	r3, #1
 80097d4:	b29b      	uxth	r3, r3
 80097d6:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->Instance->DR = *((uint16_t *)pData);
      pData += sizeof(uint16_t);
      hspi->TxXferCount--;
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80097d8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80097da:	b29b      	uxth	r3, r3
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d0cf      	beq.n	8009780 <HAL_SPI_Transmit+0xc0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80097e0:	6823      	ldr	r3, [r4, #0]
 80097e2:	689a      	ldr	r2, [r3, #8]
 80097e4:	0790      	lsls	r0, r2, #30
 80097e6:	d4f0      	bmi.n	80097ca <HAL_SPI_Transmit+0x10a>
          hspi->TxXferCount--;
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80097e8:	2d00      	cmp	r5, #0
 80097ea:	d0d2      	beq.n	8009792 <HAL_SPI_Transmit+0xd2>
 80097ec:	1c69      	adds	r1, r5, #1
 80097ee:	d0e4      	beq.n	80097ba <HAL_SPI_Transmit+0xfa>
 80097f0:	f7f9 fa74 	bl	8002cdc <HAL_GetTick>
 80097f4:	1bc0      	subs	r0, r0, r7
 80097f6:	4285      	cmp	r5, r0
 80097f8:	d8df      	bhi.n	80097ba <HAL_SPI_Transmit+0xfa>
 80097fa:	e7ca      	b.n	8009792 <HAL_SPI_Transmit+0xd2>
  hspi->RxISR       = NULL;

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
  {
    SPI_1LINE_TX(hspi);
 80097fc:	6822      	ldr	r2, [r4, #0]
 80097fe:	6813      	ldr	r3, [r2, #0]
 8009800:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009804:	6013      	str	r3, [r2, #0]
 8009806:	e797      	b.n	8009738 <HAL_SPI_Transmit+0x78>
  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8009808:	6823      	ldr	r3, [r4, #0]
 800980a:	e7de      	b.n	80097ca <HAL_SPI_Transmit+0x10a>
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800980c:	4602      	mov	r2, r0
 800980e:	9700      	str	r7, [sp, #0]
 8009810:	462b      	mov	r3, r5
 8009812:	2180      	movs	r1, #128	; 0x80
 8009814:	4620      	mov	r0, r4
 8009816:	f7ff fcbb 	bl	8009190 <SPI_WaitFlagStateUntilTimeout>
 800981a:	b130      	cbz	r0, 800982a <HAL_SPI_Transmit+0x16a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800981c:	6d63      	ldr	r3, [r4, #84]	; 0x54
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
  {
    errorcode = HAL_ERROR;
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800981e:	2220      	movs	r2, #32
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009820:	4313      	orrs	r3, r2
 8009822:	6563      	str	r3, [r4, #84]	; 0x54
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
  {
    errorcode = HAL_ERROR;
 8009824:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009826:	6562      	str	r2, [r4, #84]	; 0x54
    goto error;
 8009828:	e765      	b.n	80096f6 <HAL_SPI_Transmit+0x36>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800982a:	68a3      	ldr	r3, [r4, #8]
 800982c:	b933      	cbnz	r3, 800983c <HAL_SPI_Transmit+0x17c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800982e:	6822      	ldr	r2, [r4, #0]
 8009830:	9303      	str	r3, [sp, #12]
 8009832:	68d3      	ldr	r3, [r2, #12]
 8009834:	9303      	str	r3, [sp, #12]
 8009836:	6893      	ldr	r3, [r2, #8]
 8009838:	9303      	str	r3, [sp, #12]
 800983a:	9b03      	ldr	r3, [sp, #12]
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800983c:	6d60      	ldr	r0, [r4, #84]	; 0x54
  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();

  if(hspi->State != HAL_SPI_STATE_READY)
  {
    errorcode = HAL_BUSY;
 800983e:	3000      	adds	r0, #0
 8009840:	bf18      	it	ne
 8009842:	2001      	movne	r0, #1
 8009844:	e757      	b.n	80096f6 <HAL_SPI_Transmit+0x36>
 8009846:	bf00      	nop

08009848 <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef errorcode = HAL_OK;

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800984c:	6845      	ldr	r5, [r0, #4]
 800984e:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009852:	b082      	sub	sp, #8
 8009854:	4604      	mov	r4, r0
 8009856:	4690      	mov	r8, r2
 8009858:	461e      	mov	r6, r3
 800985a:	460f      	mov	r7, r1
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef errorcode = HAL_OK;

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800985c:	d01c      	beq.n	8009898 <HAL_SPI_Receive+0x50>
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800985e:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8009862:	2b01      	cmp	r3, #1
 8009864:	d103      	bne.n	800986e <HAL_SPI_Receive+0x26>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009866:	2002      	movs	r0, #2

error :
  hspi->State = HAL_SPI_STATE_READY;
  __HAL_UNLOCK(hspi);
  return errorcode;
}
 8009868:	b002      	add	sp, #8
 800986a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800986e:	2301      	movs	r3, #1
 8009870:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009874:	f7f9 fa32 	bl	8002cdc <HAL_GetTick>
 8009878:	4605      	mov	r5, r0

  if(hspi->State != HAL_SPI_STATE_READY)
 800987a:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800987e:	b2c0      	uxtb	r0, r0
 8009880:	2801      	cmp	r0, #1
 8009882:	d019      	beq.n	80098b8 <HAL_SPI_Receive+0x70>
  {
    errorcode = HAL_BUSY;
 8009884:	2002      	movs	r0, #2
  {
    errorcode = HAL_ERROR;
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8009886:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8009888:	2300      	movs	r3, #0
  {
    errorcode = HAL_ERROR;
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 800988a:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800988e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
}
 8009892:	b002      	add	sp, #8
 8009894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef errorcode = HAL_OK;

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009898:	6883      	ldr	r3, [r0, #8]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d1df      	bne.n	800985e <HAL_SPI_Receive+0x16>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800989e:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef errorcode = HAL_OK;

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 80098a2:	2204      	movs	r2, #4

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80098a4:	2b01      	cmp	r3, #1
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef errorcode = HAL_OK;

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 80098a6:	f880 2051 	strb.w	r2, [r0, #81]	; 0x51

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80098aa:	d0dc      	beq.n	8009866 <HAL_SPI_Receive+0x1e>
 80098ac:	9600      	str	r6, [sp, #0]
 80098ae:	4643      	mov	r3, r8
 80098b0:	460a      	mov	r2, r1
 80098b2:	f7ff fcc1 	bl	8009238 <HAL_SPI_TransmitReceive.part.1>
 80098b6:	e7d7      	b.n	8009868 <HAL_SPI_Receive+0x20>
  {
    errorcode = HAL_BUSY;
    goto error;
  }

  if((pData == NULL ) || (Size == 0U))
 80098b8:	2f00      	cmp	r7, #0
 80098ba:	d0e4      	beq.n	8009886 <HAL_SPI_Receive+0x3e>
 80098bc:	f1b8 0f00 	cmp.w	r8, #0
 80098c0:	d0e1      	beq.n	8009886 <HAL_SPI_Receive+0x3e>
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80098c2:	68a2      	ldr	r2, [r4, #8]
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80098c4:	63a7      	str	r7, [r4, #56]	; 0x38
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80098c6:	2300      	movs	r3, #0
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80098c8:	2104      	movs	r1, #4
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80098ca:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80098ce:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pRxBuffPtr  = (uint8_t *)pData;
  hspi->RxXferSize  = Size;
 80098d2:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80098d6:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
  hspi->RxXferSize  = Size;
  hspi->RxXferCount = Size;

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80098d8:	6323      	str	r3, [r4, #48]	; 0x30
  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pRxBuffPtr  = (uint8_t *)pData;
  hspi->RxXferSize  = Size;
  hspi->RxXferCount = Size;
 80098da:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
  hspi->TxXferSize  = 0U;
 80098de:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
  hspi->RxISR       = NULL;
 80098e0:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80098e2:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
  hspi->TxXferSize  = 0U;
  hspi->TxXferCount = 0U;
 80098e4:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80098e6:	d04a      	beq.n	800997e <HAL_SPI_Receive+0x136>
  {
    SPI_1LINE_RX(hspi);
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80098e8:	6823      	ldr	r3, [r4, #0]
 80098ea:	681a      	ldr	r2, [r3, #0]
 80098ec:	0652      	lsls	r2, r2, #25
 80098ee:	d403      	bmi.n	80098f8 <HAL_SPI_Receive+0xb0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80098f0:	681a      	ldr	r2, [r3, #0]
 80098f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80098f6:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80098f8:	68e3      	ldr	r3, [r4, #12]
 80098fa:	bb13      	cbnz	r3, 8009942 <HAL_SPI_Receive+0xfa>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 80098fc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80098fe:	b29b      	uxth	r3, r3
 8009900:	b173      	cbz	r3, 8009920 <HAL_SPI_Receive+0xd8>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009902:	6823      	ldr	r3, [r4, #0]
 8009904:	689a      	ldr	r2, [r3, #8]
 8009906:	07d0      	lsls	r0, r2, #31
 8009908:	d52f      	bpl.n	800996a <HAL_SPI_Receive+0x122>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 800990a:	7b1b      	ldrb	r3, [r3, #12]
 800990c:	f807 3b01 	strb.w	r3, [r7], #1
        pData += sizeof(uint8_t);
        hspi->RxXferCount--;
 8009910:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009912:	3b01      	subs	r3, #1
 8009914:	b29b      	uxth	r3, r3
 8009916:	87e3      	strh	r3, [r4, #62]	; 0x3e

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 8009918:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800991a:	b29b      	uxth	r3, r3
 800991c:	2b00      	cmp	r3, #0
 800991e:	d1f0      	bne.n	8009902 <HAL_SPI_Receive+0xba>
    /* To avoid GCC warning */
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009920:	6863      	ldr	r3, [r4, #4]
 8009922:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009926:	d030      	beq.n	800998a <HAL_SPI_Receive+0x142>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009928:	6d60      	ldr	r0, [r4, #84]	; 0x54
  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();

  if(hspi->State != HAL_SPI_STATE_READY)
  {
    errorcode = HAL_BUSY;
 800992a:	3000      	adds	r0, #0
 800992c:	bf18      	it	ne
 800992e:	2001      	movne	r0, #1
 8009930:	e7a9      	b.n	8009886 <HAL_SPI_Receive+0x3e>
        hspi->RxXferCount--;
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8009932:	b316      	cbz	r6, 800997a <HAL_SPI_Receive+0x132>
 8009934:	1c73      	adds	r3, r6, #1
 8009936:	d004      	beq.n	8009942 <HAL_SPI_Receive+0xfa>
 8009938:	f7f9 f9d0 	bl	8002cdc <HAL_GetTick>
 800993c:	1b40      	subs	r0, r0, r5
 800993e:	4286      	cmp	r6, r0
 8009940:	d91b      	bls.n	800997a <HAL_SPI_Receive+0x132>
    }
  }
  else
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 8009942:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009944:	b29b      	uxth	r3, r3
 8009946:	2b00      	cmp	r3, #0
 8009948:	d0ea      	beq.n	8009920 <HAL_SPI_Receive+0xd8>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800994a:	6823      	ldr	r3, [r4, #0]
 800994c:	689a      	ldr	r2, [r3, #8]
 800994e:	07d2      	lsls	r2, r2, #31
 8009950:	d5ef      	bpl.n	8009932 <HAL_SPI_Receive+0xea>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 8009952:	68db      	ldr	r3, [r3, #12]
 8009954:	f827 3b02 	strh.w	r3, [r7], #2
        pData += sizeof(uint16_t);
        hspi->RxXferCount--;
 8009958:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800995a:	3b01      	subs	r3, #1
 800995c:	b29b      	uxth	r3, r3
 800995e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    }
  }
  else
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 8009960:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009962:	b29b      	uxth	r3, r3
 8009964:	2b00      	cmp	r3, #0
 8009966:	d1f0      	bne.n	800994a <HAL_SPI_Receive+0x102>
 8009968:	e7da      	b.n	8009920 <HAL_SPI_Receive+0xd8>
        hspi->RxXferCount--;
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800996a:	b136      	cbz	r6, 800997a <HAL_SPI_Receive+0x132>
 800996c:	1c71      	adds	r1, r6, #1
 800996e:	d0c5      	beq.n	80098fc <HAL_SPI_Receive+0xb4>
 8009970:	f7f9 f9b4 	bl	8002cdc <HAL_GetTick>
 8009974:	1b40      	subs	r0, r0, r5
 8009976:	4286      	cmp	r6, r0
 8009978:	d8c0      	bhi.n	80098fc <HAL_SPI_Receive+0xb4>
        {
          errorcode = HAL_TIMEOUT;
 800997a:	2003      	movs	r0, #3
 800997c:	e783      	b.n	8009886 <HAL_SPI_Receive+0x3e>
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
  {
    SPI_1LINE_RX(hspi);
 800997e:	6822      	ldr	r2, [r4, #0]
 8009980:	6813      	ldr	r3, [r2, #0]
 8009982:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009986:	6013      	str	r3, [r2, #0]
 8009988:	e7ae      	b.n	80098e8 <HAL_SPI_Receive+0xa0>
    /* To avoid GCC warning */
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800998a:	68a3      	ldr	r3, [r4, #8]
 800998c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009990:	d002      	beq.n	8009998 <HAL_SPI_Receive+0x150>
 8009992:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009996:	d1c7      	bne.n	8009928 <HAL_SPI_Receive+0xe0>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009998:	6822      	ldr	r2, [r4, #0]
 800999a:	6813      	ldr	r3, [r2, #0]
 800999c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099a0:	6013      	str	r3, [r2, #0]
 80099a2:	e7c1      	b.n	8009928 <HAL_SPI_Receive+0xe0>

080099a4 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80099a4:	b430      	push	{r4, r5}

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80099a6:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 80099aa:	2c01      	cmp	r4, #1
 80099ac:	d102      	bne.n	80099b4 <HAL_SPI_TransmitReceive+0x10>
  
error :
  hspi->State = HAL_SPI_STATE_READY;
  __HAL_UNLOCK(hspi);
  return errorcode;
}
 80099ae:	2002      	movs	r0, #2
 80099b0:	bc30      	pop	{r4, r5}
 80099b2:	4770      	bx	lr
 80099b4:	bc30      	pop	{r4, r5}
 80099b6:	e43f      	b.n	8009238 <HAL_SPI_TransmitReceive.part.1>

080099b8 <HAL_SPI_Transmit_IT>:

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80099b8:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80099bc:	2b01      	cmp	r3, #1
 80099be:	d011      	beq.n	80099e4 <HAL_SPI_Transmit_IT+0x2c>
 80099c0:	2301      	movs	r3, #1
  * @param  pData: pointer to data buffer
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80099c2:	b410      	push	{r4}
 80099c4:	4604      	mov	r4, r0

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80099c6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  if((pData == NULL) || (Size == 0U))
 80099ca:	b129      	cbz	r1, 80099d8 <HAL_SPI_Transmit_IT+0x20>
 80099cc:	b122      	cbz	r2, 80099d8 <HAL_SPI_Transmit_IT+0x20>
  {
    errorcode = HAL_ERROR;
    goto error;
  }

  if(hspi->State != HAL_SPI_STATE_READY)
 80099ce:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80099d2:	2b01      	cmp	r3, #1
 80099d4:	d008      	beq.n	80099e8 <HAL_SPI_Transmit_IT+0x30>
  {
    errorcode = HAL_BUSY;
 80099d6:	2302      	movs	r3, #2
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
  }

error :
  __HAL_UNLOCK(hspi);
 80099d8:	2200      	movs	r2, #0
 80099da:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
  return errorcode;
 80099de:	4618      	mov	r0, r3
}
 80099e0:	bc10      	pop	{r4}
 80099e2:	4770      	bx	lr

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80099e4:	2002      	movs	r0, #2
 80099e6:	4770      	bx	lr
  hspi->RxXferSize  = 0U;
  hspi->RxXferCount = 0U;
  hspi->RxISR       = NULL;

  /* Set the function for IT treatment */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 80099e8:	68c0      	ldr	r0, [r0, #12]
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80099ea:	6321      	str	r1, [r4, #48]	; 0x30
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80099ec:	2300      	movs	r3, #0
    errorcode = HAL_BUSY;
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80099ee:	2103      	movs	r1, #3
 80099f0:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t *)pData;
  hspi->TxXferSize  = Size;
 80099f4:	86a2      	strh	r2, [r4, #52]	; 0x34
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80099f6:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
  hspi->TxXferSize  = Size;
  hspi->TxXferCount = Size;

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80099f8:	63a3      	str	r3, [r4, #56]	; 0x38
  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t *)pData;
  hspi->TxXferSize  = Size;
  hspi->TxXferCount = Size;
 80099fa:	86e2      	strh	r2, [r4, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
  hspi->RxXferSize  = 0U;
 80099fc:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
  hspi->RxISR       = NULL;
 80099fe:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
  hspi->RxXferSize  = 0U;
  hspi->RxXferCount = 0U;
 8009a00:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;

  /* Set the function for IT treatment */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 8009a02:	b9a8      	cbnz	r0, 8009a30 <HAL_SPI_Transmit_IT+0x78>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8009a04:	4b13      	ldr	r3, [pc, #76]	; (8009a54 <HAL_SPI_Transmit_IT+0x9c>)
 8009a06:	6463      	str	r3, [r4, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a08:	68a3      	ldr	r3, [r4, #8]
 8009a0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a0e:	d019      	beq.n	8009a44 <HAL_SPI_Transmit_IT+0x8c>
#endif /* USE_SPI_CRC */

  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
  {
    /* Enable TXE interrupt */
    __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE));
 8009a10:	6822      	ldr	r2, [r4, #0]
  {
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009a12:	b993      	cbnz	r3, 8009a3a <HAL_SPI_Transmit_IT+0x82>
  {
    /* Enable TXE interrupt */
    __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE));
 8009a14:	6853      	ldr	r3, [r2, #4]
 8009a16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a1a:	6053      	str	r3, [r2, #4]
    /* Enable TXE and ERR interrupt */
    __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8009a1c:	6822      	ldr	r2, [r4, #0]
 8009a1e:	6813      	ldr	r3, [r2, #0]
 8009a20:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8009a24:	d107      	bne.n	8009a36 <HAL_SPI_Transmit_IT+0x7e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009a26:	6811      	ldr	r1, [r2, #0]
 8009a28:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8009a2c:	6011      	str	r1, [r2, #0]
 8009a2e:	e7d3      	b.n	80099d8 <HAL_SPI_Transmit_IT+0x20>
  hspi->RxISR       = NULL;

  /* Set the function for IT treatment */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8009a30:	4b09      	ldr	r3, [pc, #36]	; (8009a58 <HAL_SPI_Transmit_IT+0xa0>)
 8009a32:	6463      	str	r3, [r4, #68]	; 0x44
 8009a34:	e7e8      	b.n	8009a08 <HAL_SPI_Transmit_IT+0x50>
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009a36:	2300      	movs	r3, #0
 8009a38:	e7ce      	b.n	80099d8 <HAL_SPI_Transmit_IT+0x20>
    __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE));
  }
  else
  {
    /* Enable TXE and ERR interrupt */
    __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8009a3a:	6853      	ldr	r3, [r2, #4]
 8009a3c:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8009a40:	6053      	str	r3, [r2, #4]
 8009a42:	e7eb      	b.n	8009a1c <HAL_SPI_Transmit_IT+0x64>
  }

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
  {
    SPI_1LINE_TX(hspi);
 8009a44:	6822      	ldr	r2, [r4, #0]
 8009a46:	6813      	ldr	r3, [r2, #0]
 8009a48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009a4c:	6013      	str	r3, [r2, #0]
 8009a4e:	68a3      	ldr	r3, [r4, #8]
 8009a50:	e7de      	b.n	8009a10 <HAL_SPI_Transmit_IT+0x58>
 8009a52:	bf00      	nop
 8009a54:	08009ddd 	.word	0x08009ddd
 8009a58:	08009e01 	.word	0x08009e01

08009a5c <HAL_SPI_Receive_IT>:
  * @param  pData: pointer to data buffer
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8009a5c:	b470      	push	{r4, r5, r6}
  HAL_StatusTypeDef errorcode = HAL_OK;

  if((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009a5e:	6885      	ldr	r5, [r0, #8]
  * @param  pData: pointer to data buffer
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8009a60:	4604      	mov	r4, r0
 8009a62:	460e      	mov	r6, r1
  HAL_StatusTypeDef errorcode = HAL_OK;

  if((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009a64:	b91d      	cbnz	r5, 8009a6e <HAL_SPI_Receive_IT+0x12>
 8009a66:	6843      	ldr	r3, [r0, #4]
 8009a68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a6c:	d014      	beq.n	8009a98 <HAL_SPI_Receive_IT+0x3c>
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
     return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009a6e:	f894 1050 	ldrb.w	r1, [r4, #80]	; 0x50
 8009a72:	2901      	cmp	r1, #1
 8009a74:	d00d      	beq.n	8009a92 <HAL_SPI_Receive_IT+0x36>

  if(hspi->State != HAL_SPI_STATE_READY)
 8009a76:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
     return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009a7a:	2301      	movs	r3, #1

  if(hspi->State != HAL_SPI_STATE_READY)
 8009a7c:	b2c0      	uxtb	r0, r0
 8009a7e:	4298      	cmp	r0, r3
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
     return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009a80:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  if(hspi->State != HAL_SPI_STATE_READY)
 8009a84:	d013      	beq.n	8009aae <HAL_SPI_Receive_IT+0x52>
  {
    errorcode = HAL_BUSY;
 8009a86:	2002      	movs	r0, #2
    __HAL_SPI_ENABLE(hspi);
  }

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009a88:	2300      	movs	r3, #0
 8009a8a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
}
 8009a8e:	bc70      	pop	{r4, r5, r6}
 8009a90:	4770      	bx	lr

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009a92:	2002      	movs	r0, #2

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
  return errorcode;
}
 8009a94:	bc70      	pop	{r4, r5, r6}
 8009a96:	4770      	bx	lr

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009a98:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
  HAL_StatusTypeDef errorcode = HAL_OK;

  if((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009a9c:	2504      	movs	r5, #4

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009a9e:	2b01      	cmp	r3, #1
{
  HAL_StatusTypeDef errorcode = HAL_OK;

  if((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009aa0:	f880 5051 	strb.w	r5, [r0, #81]	; 0x51

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009aa4:	d0f5      	beq.n	8009a92 <HAL_SPI_Receive_IT+0x36>
 8009aa6:	4613      	mov	r3, r2

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
  return errorcode;
}
 8009aa8:	bc70      	pop	{r4, r5, r6}
 8009aaa:	460a      	mov	r2, r1
 8009aac:	e4cc      	b.n	8009448 <HAL_SPI_TransmitReceive_IT.part.2>
  {
    errorcode = HAL_BUSY;
    goto error;
  }

  if((pData == NULL) || (Size == 0U))
 8009aae:	2e00      	cmp	r6, #0
 8009ab0:	d0ea      	beq.n	8009a88 <HAL_SPI_Receive_IT+0x2c>
 8009ab2:	2a00      	cmp	r2, #0
 8009ab4:	d0e8      	beq.n	8009a88 <HAL_SPI_Receive_IT+0x2c>
  hspi->TxXferSize  = 0U;
  hspi->TxXferCount = 0U;
  hspi->TxISR       = NULL;

  /* Set the function for IT treatment */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 8009ab6:	68e1      	ldr	r1, [r4, #12]
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009ab8:	63a6      	str	r6, [r4, #56]	; 0x38
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009aba:	2300      	movs	r3, #0
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009abc:	2004      	movs	r0, #4
 8009abe:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pRxBuffPtr  = (uint8_t *)pData;
  hspi->RxXferSize  = Size;
 8009ac2:	87a2      	strh	r2, [r4, #60]	; 0x3c
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009ac4:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
  hspi->RxXferSize  = Size;
  hspi->RxXferCount = Size;

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009ac6:	6323      	str	r3, [r4, #48]	; 0x30
  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pRxBuffPtr  = (uint8_t *)pData;
  hspi->RxXferSize  = Size;
  hspi->RxXferCount = Size;
 8009ac8:	87e2      	strh	r2, [r4, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
  hspi->TxXferSize  = 0U;
 8009aca:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
  hspi->TxISR       = NULL;
 8009acc:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
  hspi->TxXferSize  = 0U;
  hspi->TxXferCount = 0U;
 8009ace:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->TxISR       = NULL;

  /* Set the function for IT treatment */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 8009ad0:	b999      	cbnz	r1, 8009afa <HAL_SPI_Receive_IT+0x9e>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8009ad2:	4b0f      	ldr	r3, [pc, #60]	; (8009b10 <HAL_SPI_Receive_IT+0xb4>)
 8009ad4:	6423      	str	r3, [r4, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009ad6:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 8009ada:	d013      	beq.n	8009b04 <HAL_SPI_Receive_IT+0xa8>
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009adc:	6822      	ldr	r2, [r4, #0]
 8009ade:	6853      	ldr	r3, [r2, #4]
 8009ae0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009ae4:	6053      	str	r3, [r2, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8009ae6:	6823      	ldr	r3, [r4, #0]
 8009ae8:	6818      	ldr	r0, [r3, #0]
 8009aea:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 8009aee:	d107      	bne.n	8009b00 <HAL_SPI_Receive_IT+0xa4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009af0:	681a      	ldr	r2, [r3, #0]
 8009af2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009af6:	601a      	str	r2, [r3, #0]
 8009af8:	e7c6      	b.n	8009a88 <HAL_SPI_Receive_IT+0x2c>
  hspi->TxISR       = NULL;

  /* Set the function for IT treatment */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8009afa:	4b06      	ldr	r3, [pc, #24]	; (8009b14 <HAL_SPI_Receive_IT+0xb8>)
 8009afc:	6423      	str	r3, [r4, #64]	; 0x40
 8009afe:	e7ea      	b.n	8009ad6 <HAL_SPI_Receive_IT+0x7a>
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009b00:	2000      	movs	r0, #0
 8009b02:	e7c1      	b.n	8009a88 <HAL_SPI_Receive_IT+0x2c>
  }

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
  {
    SPI_1LINE_RX(hspi);
 8009b04:	6822      	ldr	r2, [r4, #0]
 8009b06:	6813      	ldr	r3, [r2, #0]
 8009b08:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009b0c:	6013      	str	r3, [r2, #0]
 8009b0e:	e7e5      	b.n	8009adc <HAL_SPI_Receive_IT+0x80>
 8009b10:	08009e81 	.word	0x08009e81
 8009b14:	08009ea5 	.word	0x08009ea5

08009b18 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData: pointer to reception data buffer
  * @param  Size: amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8009b18:	b410      	push	{r4}

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009b1a:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8009b1e:	2c01      	cmp	r4, #1
 8009b20:	d001      	beq.n	8009b26 <HAL_SPI_TransmitReceive_IT+0xe>

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
  return errorcode;
}
 8009b22:	bc10      	pop	{r4}
 8009b24:	e490      	b.n	8009448 <HAL_SPI_TransmitReceive_IT.part.2>
 8009b26:	2002      	movs	r0, #2
 8009b28:	bc10      	pop	{r4}
 8009b2a:	4770      	bx	lr

08009b2c <HAL_SPI_Transmit_DMA>:

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b2c:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8009b30:	2b01      	cmp	r3, #1
 8009b32:	d00e      	beq.n	8009b52 <HAL_SPI_Transmit_DMA+0x26>
  * @param  pData: pointer to data buffer
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8009b34:	b510      	push	{r4, lr}
 8009b36:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);

  if(hspi->State != HAL_SPI_STATE_READY)
 8009b38:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b3c:	2301      	movs	r3, #1

  if(hspi->State != HAL_SPI_STATE_READY)
 8009b3e:	b2c0      	uxtb	r0, r0
 8009b40:	4298      	cmp	r0, r3

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b42:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  if(hspi->State != HAL_SPI_STATE_READY)
 8009b46:	d006      	beq.n	8009b56 <HAL_SPI_Transmit_DMA+0x2a>
  {
    errorcode = HAL_BUSY;
 8009b48:	2002      	movs	r0, #2
  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8009b50:	bd10      	pop	{r4, pc}

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b52:	2002      	movs	r0, #2
 8009b54:	4770      	bx	lr
  {
    errorcode = HAL_BUSY;
    goto error;
  }

  if((pData == NULL) || (Size == 0U))
 8009b56:	2900      	cmp	r1, #0
 8009b58:	d0f7      	beq.n	8009b4a <HAL_SPI_Transmit_DMA+0x1e>
 8009b5a:	2a00      	cmp	r2, #0
 8009b5c:	d0f5      	beq.n	8009b4a <HAL_SPI_Transmit_DMA+0x1e>
  hspi->RxISR       = NULL;
  hspi->RxXferSize  = 0U;
  hspi->RxXferCount = 0U;

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b5e:	68a0      	ldr	r0, [r4, #8]
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009b60:	6321      	str	r1, [r4, #48]	; 0x30
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009b62:	2300      	movs	r3, #0
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009b64:	2103      	movs	r1, #3
  hspi->RxISR       = NULL;
  hspi->RxXferSize  = 0U;
  hspi->RxXferCount = 0U;

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b66:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009b6a:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t *)pData;
  hspi->TxXferSize  = Size;
 8009b6e:	86a2      	strh	r2, [r4, #52]	; 0x34
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009b70:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
  hspi->TxXferSize  = Size;
  hspi->TxXferCount = Size;

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009b72:	63a3      	str	r3, [r4, #56]	; 0x38
  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pTxBuffPtr  = (uint8_t *)pData;
  hspi->TxXferSize  = Size;
  hspi->TxXferCount = Size;
 8009b74:	86e2      	strh	r2, [r4, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
  hspi->TxISR       = NULL;
 8009b76:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009b78:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8009b7a:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009b7c:	87e3      	strh	r3, [r4, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b7e:	d027      	beq.n	8009bd0 <HAL_SPI_Transmit_DMA+0xa4>
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8009b80:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009b82:	4a16      	ldr	r2, [pc, #88]	; (8009bdc <HAL_SPI_Transmit_DMA+0xb0>)
 8009b84:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8009b86:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009b88:	4a15      	ldr	r2, [pc, #84]	; (8009be0 <HAL_SPI_Transmit_DMA+0xb4>)
 8009b8a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8009b8c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009b8e:	4a15      	ldr	r2, [pc, #84]	; (8009be4 <HAL_SPI_Transmit_DMA+0xb8>)
 8009b90:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8009b92:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009b94:	2200      	movs	r2, #0
 8009b96:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream */
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 8009b98:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8009b9a:	6822      	ldr	r2, [r4, #0]
 8009b9c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009b9e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8009ba0:	b29b      	uxth	r3, r3
 8009ba2:	320c      	adds	r2, #12
 8009ba4:	f7f9 fb82 	bl	80032ac <HAL_DMA_Start_IT>

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8009ba8:	6823      	ldr	r3, [r4, #0]
 8009baa:	681a      	ldr	r2, [r3, #0]
 8009bac:	0652      	lsls	r2, r2, #25
 8009bae:	d404      	bmi.n	8009bba <HAL_SPI_Transmit_DMA+0x8e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009bb0:	681a      	ldr	r2, [r3, #0]
 8009bb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009bb6:	601a      	str	r2, [r3, #0]
 8009bb8:	6823      	ldr	r3, [r4, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8009bba:	685a      	ldr	r2, [r3, #4]
 8009bbc:	f042 0220 	orr.w	r2, r2, #32
 8009bc0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8009bc2:	6822      	ldr	r2, [r4, #0]
 8009bc4:	6853      	ldr	r3, [r2, #4]
 8009bc6:	f043 0302 	orr.w	r3, r3, #2
 8009bca:	6053      	str	r3, [r2, #4]
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009bcc:	2000      	movs	r0, #0
 8009bce:	e7bc      	b.n	8009b4a <HAL_SPI_Transmit_DMA+0x1e>
  hspi->RxXferCount = 0U;

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
  {
    SPI_1LINE_TX(hspi);
 8009bd0:	6822      	ldr	r2, [r4, #0]
 8009bd2:	6813      	ldr	r3, [r2, #0]
 8009bd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009bd8:	6013      	str	r3, [r2, #0]
 8009bda:	e7d1      	b.n	8009b80 <HAL_SPI_Transmit_DMA+0x54>
 8009bdc:	08009d15 	.word	0x08009d15
 8009be0:	0800a065 	.word	0x0800a065
 8009be4:	0800a041 	.word	0x0800a041

08009be8 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8009be8:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef errorcode = HAL_OK;

  if((hspi->Init.Direction == SPI_DIRECTION_2LINES)&&(hspi->Init.Mode == SPI_MODE_MASTER))
 8009bea:	6883      	ldr	r3, [r0, #8]
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8009bec:	4604      	mov	r4, r0
 8009bee:	460d      	mov	r5, r1
  HAL_StatusTypeDef errorcode = HAL_OK;

  if((hspi->Init.Direction == SPI_DIRECTION_2LINES)&&(hspi->Init.Mode == SPI_MODE_MASTER))
 8009bf0:	b91b      	cbnz	r3, 8009bfa <HAL_SPI_Receive_DMA+0x12>
 8009bf2:	6846      	ldr	r6, [r0, #4]
 8009bf4:	f5b6 7f82 	cmp.w	r6, #260	; 0x104
 8009bf8:	d012      	beq.n	8009c20 <HAL_SPI_Receive_DMA+0x38>
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
     return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009bfa:	f894 1050 	ldrb.w	r1, [r4, #80]	; 0x50
 8009bfe:	2901      	cmp	r1, #1
 8009c00:	d00c      	beq.n	8009c1c <HAL_SPI_Receive_DMA+0x34>

  if(hspi->State != HAL_SPI_STATE_READY)
 8009c02:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
     return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009c06:	2101      	movs	r1, #1

  if(hspi->State != HAL_SPI_STATE_READY)
 8009c08:	b2c0      	uxtb	r0, r0
 8009c0a:	4288      	cmp	r0, r1
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
     return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009c0c:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50

  if(hspi->State != HAL_SPI_STATE_READY)
 8009c10:	d012      	beq.n	8009c38 <HAL_SPI_Receive_DMA+0x50>
  {
    errorcode = HAL_BUSY;
 8009c12:	2002      	movs	r0, #2
  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009c14:	2300      	movs	r3, #0
 8009c16:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
}
 8009c1a:	bd70      	pop	{r4, r5, r6, pc}

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009c1c:	2002      	movs	r0, #2
 8009c1e:	bd70      	pop	{r4, r5, r6, pc}
 8009c20:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
  HAL_StatusTypeDef errorcode = HAL_OK;

  if((hspi->Init.Direction == SPI_DIRECTION_2LINES)&&(hspi->Init.Mode == SPI_MODE_MASTER))
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009c24:	2604      	movs	r6, #4

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009c26:	2b01      	cmp	r3, #1
{
  HAL_StatusTypeDef errorcode = HAL_OK;

  if((hspi->Init.Direction == SPI_DIRECTION_2LINES)&&(hspi->Init.Mode == SPI_MODE_MASTER))
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009c28:	f880 6051 	strb.w	r6, [r0, #81]	; 0x51

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009c2c:	d0f6      	beq.n	8009c1c <HAL_SPI_Receive_DMA+0x34>
 8009c2e:	4613      	mov	r3, r2

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
  return errorcode;
}
 8009c30:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009c34:	460a      	mov	r2, r1
 8009c36:	e45d      	b.n	80094f4 <HAL_SPI_TransmitReceive_DMA.part.3>
  {
    errorcode = HAL_BUSY;
    goto error;
  }

  if((pData == NULL) || (Size == 0U))
 8009c38:	2d00      	cmp	r5, #0
 8009c3a:	d0eb      	beq.n	8009c14 <HAL_SPI_Receive_DMA+0x2c>
 8009c3c:	2a00      	cmp	r2, #0
 8009c3e:	d0e9      	beq.n	8009c14 <HAL_SPI_Receive_DMA+0x2c>
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009c40:	2100      	movs	r1, #0
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009c42:	2004      	movs	r0, #4
  hspi->TxISR       = NULL;
  hspi->TxXferSize  = 0U;
  hspi->TxXferCount = 0U;

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009c48:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009c4c:	63a5      	str	r5, [r4, #56]	; 0x38
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009c4e:	6561      	str	r1, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
  hspi->RxXferSize  = Size;
 8009c50:	87a2      	strh	r2, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009c52:	87e2      	strh	r2, [r4, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009c54:	6421      	str	r1, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009c56:	6461      	str	r1, [r4, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8009c58:	86a1      	strh	r1, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8009c5a:	86e1      	strh	r1, [r4, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c5c:	d027      	beq.n	8009cae <HAL_SPI_Receive_DMA+0xc6>
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8009c5e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009c60:	4a16      	ldr	r2, [pc, #88]	; (8009cbc <HAL_SPI_Receive_DMA+0xd4>)
 8009c62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8009c64:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009c66:	4a16      	ldr	r2, [pc, #88]	; (8009cc0 <HAL_SPI_Receive_DMA+0xd8>)
 8009c68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8009c6a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009c6c:	4a15      	ldr	r2, [pc, #84]	; (8009cc4 <HAL_SPI_Receive_DMA+0xdc>)
 8009c6e:	64da      	str	r2, [r3, #76]	; 0x4c

 /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8009c70:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009c72:	2200      	movs	r2, #0
 8009c74:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream */
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8009c76:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009c78:	6821      	ldr	r1, [r4, #0]
 8009c7a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009c7c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8009c7e:	b29b      	uxth	r3, r3
 8009c80:	310c      	adds	r1, #12
 8009c82:	f7f9 fb13 	bl	80032ac <HAL_DMA_Start_IT>

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8009c86:	6823      	ldr	r3, [r4, #0]
 8009c88:	681a      	ldr	r2, [r3, #0]
 8009c8a:	0652      	lsls	r2, r2, #25
 8009c8c:	d404      	bmi.n	8009c98 <HAL_SPI_Receive_DMA+0xb0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009c8e:	681a      	ldr	r2, [r3, #0]
 8009c90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c94:	601a      	str	r2, [r3, #0]
 8009c96:	6823      	ldr	r3, [r4, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8009c98:	685a      	ldr	r2, [r3, #4]
 8009c9a:	f042 0220 	orr.w	r2, r2, #32
 8009c9e:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009ca0:	6822      	ldr	r2, [r4, #0]
 8009ca2:	6853      	ldr	r3, [r2, #4]
 8009ca4:	f043 0301 	orr.w	r3, r3, #1
 8009ca8:	6053      	str	r3, [r2, #4]
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009caa:	2000      	movs	r0, #0
 8009cac:	e7b2      	b.n	8009c14 <HAL_SPI_Receive_DMA+0x2c>
  hspi->TxXferCount = 0U;

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
  {
    SPI_1LINE_RX(hspi);
 8009cae:	6822      	ldr	r2, [r4, #0]
 8009cb0:	6813      	ldr	r3, [r2, #0]
 8009cb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009cb6:	6013      	str	r3, [r2, #0]
 8009cb8:	e7d1      	b.n	8009c5e <HAL_SPI_Receive_DMA+0x76>
 8009cba:	bf00      	nop
 8009cbc:	08009d25 	.word	0x08009d25
 8009cc0:	0800a0d9 	.word	0x0800a0d9
 8009cc4:	0800a041 	.word	0x0800a041

08009cc8 <HAL_SPI_TransmitReceive_DMA>:
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8009cc8:	b410      	push	{r4}

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009cca:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8009cce:	2c01      	cmp	r4, #1
 8009cd0:	d001      	beq.n	8009cd6 <HAL_SPI_TransmitReceive_DMA+0xe>

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
  return errorcode;
}
 8009cd2:	bc10      	pop	{r4}
 8009cd4:	e40e      	b.n	80094f4 <HAL_SPI_TransmitReceive_DMA.part.3>
 8009cd6:	2002      	movs	r0, #2
 8009cd8:	bc10      	pop	{r4}
 8009cda:	4770      	bx	lr

08009cdc <HAL_SPI_DMAStop>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8009cdc:	b510      	push	{r4, lr}
 8009cde:	4604      	mov	r4, r0
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream */
  if(hspi->hdmatx != NULL)
 8009ce0:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8009ce2:	b108      	cbz	r0, 8009ce8 <HAL_SPI_DMAStop+0xc>
  {
    HAL_DMA_Abort(hspi->hdmatx);
 8009ce4:	f7f9 fb2c 	bl	8003340 <HAL_DMA_Abort>
  }
  /* Abort the SPI DMA rx Stream */
  if(hspi->hdmarx != NULL)
 8009ce8:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8009cea:	b108      	cbz	r0, 8009cf0 <HAL_SPI_DMAStop+0x14>
  {
    HAL_DMA_Abort(hspi->hdmarx);
 8009cec:	f7f9 fb28 	bl	8003340 <HAL_DMA_Abort>
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009cf0:	6822      	ldr	r2, [r4, #0]
 8009cf2:	6853      	ldr	r3, [r2, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8009cf4:	2101      	movs	r1, #1
  {
    HAL_DMA_Abort(hspi->hdmarx);
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009cf6:	f023 0303 	bic.w	r3, r3, #3
 8009cfa:	6053      	str	r3, [r2, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8009cfc:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  return HAL_OK;
}
 8009d00:	2000      	movs	r0, #0
 8009d02:	bd10      	pop	{r4, pc}

08009d04 <HAL_SPI_TxCpltCallback>:
 8009d04:	4770      	bx	lr
 8009d06:	bf00      	nop

08009d08 <HAL_SPI_RxCpltCallback>:
 8009d08:	4770      	bx	lr
 8009d0a:	bf00      	nop

08009d0c <HAL_SPI_TxRxCpltCallback>:
 8009d0c:	4770      	bx	lr
 8009d0e:	bf00      	nop

08009d10 <HAL_SPI_TxHalfCpltCallback>:
 8009d10:	4770      	bx	lr
 8009d12:	bf00      	nop

08009d14 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009d14:	b508      	push	{r3, lr}
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;

  HAL_SPI_TxHalfCpltCallback(hspi);
 8009d16:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8009d18:	f7ff fffa 	bl	8009d10 <HAL_SPI_TxHalfCpltCallback>
 8009d1c:	bd08      	pop	{r3, pc}
 8009d1e:	bf00      	nop

08009d20 <HAL_SPI_RxHalfCpltCallback>:
 8009d20:	4770      	bx	lr
 8009d22:	bf00      	nop

08009d24 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009d24:	b508      	push	{r3, lr}
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;

  HAL_SPI_RxHalfCpltCallback(hspi);
 8009d26:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8009d28:	f7ff fffa 	bl	8009d20 <HAL_SPI_RxHalfCpltCallback>
 8009d2c:	bd08      	pop	{r3, pc}
 8009d2e:	bf00      	nop

08009d30 <HAL_SPI_TxRxHalfCpltCallback>:
 8009d30:	4770      	bx	lr
 8009d32:	bf00      	nop

08009d34 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009d34:	b508      	push	{r3, lr}
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;

  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8009d36:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8009d38:	f7ff fffa 	bl	8009d30 <HAL_SPI_TxRxHalfCpltCallback>
 8009d3c:	bd08      	pop	{r3, pc}
 8009d3e:	bf00      	nop

08009d40 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009d40:	4770      	bx	lr
 8009d42:	bf00      	nop

08009d44 <SPI_CloseTx_ISR>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009d44:	b510      	push	{r4, lr}
  uint32_t tickstart = 0U;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24 / 1000);
 8009d46:	4b23      	ldr	r3, [pc, #140]	; (8009dd4 <SPI_CloseTx_ISR+0x90>)
 8009d48:	4a23      	ldr	r2, [pc, #140]	; (8009dd8 <SPI_CloseTx_ISR+0x94>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	fba2 2303 	umull	r2, r3, r2, r3
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009d50:	b084      	sub	sp, #16
 8009d52:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24 / 1000);
 8009d54:	2264      	movs	r2, #100	; 0x64
 8009d56:	0a5b      	lsrs	r3, r3, #9
 8009d58:	fb02 f303 	mul.w	r3, r2, r3
 8009d5c:	9302      	str	r3, [sp, #8]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009d5e:	f7f8 ffbd 	bl	8002cdc <HAL_GetTick>
 8009d62:	6821      	ldr	r1, [r4, #0]
 8009d64:	e002      	b.n	8009d6c <SPI_CloseTx_ISR+0x28>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      break;
    }
  }
  while((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8009d66:	688b      	ldr	r3, [r1, #8]
 8009d68:	079b      	lsls	r3, r3, #30
 8009d6a:	d408      	bmi.n	8009d7e <SPI_CloseTx_ISR+0x3a>
  tickstart = HAL_GetTick();

  /* Wait until TXE flag is set */
  do
  {
    if(count-- == 0)
 8009d6c:	9b02      	ldr	r3, [sp, #8]
 8009d6e:	1e5a      	subs	r2, r3, #1
 8009d70:	9202      	str	r2, [sp, #8]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d1f7      	bne.n	8009d66 <SPI_CloseTx_ISR+0x22>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009d76:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009d78:	f043 0320 	orr.w	r3, r3, #32
 8009d7c:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  while((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8009d7e:	684b      	ldr	r3, [r1, #4]
 8009d80:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009d84:	604b      	str	r3, [r1, #4]
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009d86:	2200      	movs	r2, #0
 8009d88:	9000      	str	r0, [sp, #0]
 8009d8a:	2364      	movs	r3, #100	; 0x64
 8009d8c:	2180      	movs	r1, #128	; 0x80
 8009d8e:	4620      	mov	r0, r4
 8009d90:	f7ff f9fe 	bl	8009190 <SPI_WaitFlagStateUntilTimeout>
 8009d94:	b138      	cbz	r0, 8009da6 <SPI_CloseTx_ISR+0x62>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009d96:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009d98:	f043 0320 	orr.w	r3, r3, #32
 8009d9c:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));

  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009d9e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009da0:	f043 0320 	orr.w	r3, r3, #32
 8009da4:	6563      	str	r3, [r4, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009da6:	68a3      	ldr	r3, [r4, #8]
 8009da8:	b933      	cbnz	r3, 8009db8 <SPI_CloseTx_ISR+0x74>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009daa:	6822      	ldr	r2, [r4, #0]
 8009dac:	9303      	str	r3, [sp, #12]
 8009dae:	68d3      	ldr	r3, [r2, #12]
 8009db0:	9303      	str	r3, [sp, #12]
 8009db2:	6893      	ldr	r3, [r2, #8]
 8009db4:	9303      	str	r3, [sp, #12]
 8009db6:	9b03      	ldr	r3, [sp, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009db8:	2301      	movs	r3, #1
 8009dba:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009dbe:	6d63      	ldr	r3, [r4, #84]	; 0x54
  {
    HAL_SPI_ErrorCallback(hspi);
 8009dc0:	4620      	mov	r0, r4
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
  }

  hspi->State = HAL_SPI_STATE_READY;
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009dc2:	b91b      	cbnz	r3, 8009dcc <SPI_CloseTx_ISR+0x88>
  {
    HAL_SPI_ErrorCallback(hspi);
  }
  else
  {
    HAL_SPI_TxCpltCallback(hspi);
 8009dc4:	f7ff ff9e 	bl	8009d04 <HAL_SPI_TxCpltCallback>
  }
}
 8009dc8:	b004      	add	sp, #16
 8009dca:	bd10      	pop	{r4, pc}
  }

  hspi->State = HAL_SPI_STATE_READY;
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
  {
    HAL_SPI_ErrorCallback(hspi);
 8009dcc:	f7ff ffb8 	bl	8009d40 <HAL_SPI_ErrorCallback>
  }
  else
  {
    HAL_SPI_TxCpltCallback(hspi);
  }
}
 8009dd0:	b004      	add	sp, #16
 8009dd2:	bd10      	pop	{r4, pc}
 8009dd4:	20000000 	.word	0x20000000
 8009dd8:	057619f1 	.word	0x057619f1

08009ddc <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009ddc:	b410      	push	{r4}
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8009dde:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8009de0:	6801      	ldr	r1, [r0, #0]
 8009de2:	1c54      	adds	r4, r2, #1
 8009de4:	6304      	str	r4, [r0, #48]	; 0x30
 8009de6:	7812      	ldrb	r2, [r2, #0]
 8009de8:	730a      	strb	r2, [r1, #12]
  hspi->TxXferCount--;
 8009dea:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 8009dec:	3a01      	subs	r2, #1
 8009dee:	b292      	uxth	r2, r2
 8009df0:	86c2      	strh	r2, [r0, #54]	; 0x36

  if(hspi->TxXferCount == 0U)
 8009df2:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8009df4:	b29b      	uxth	r3, r3
 8009df6:	b10b      	cbz	r3, 8009dfc <SPI_TxISR_8BIT+0x20>
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
  }
}
 8009df8:	bc10      	pop	{r4}
 8009dfa:	4770      	bx	lr
 8009dfc:	bc10      	pop	{r4}
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8009dfe:	e7a1      	b.n	8009d44 <SPI_CloseTx_ISR>

08009e00 <SPI_TxISR_16BIT>:
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e00:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8009e02:	6802      	ldr	r2, [r0, #0]
 8009e04:	8809      	ldrh	r1, [r1, #0]
 8009e06:	60d1      	str	r1, [r2, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
  hspi->TxXferCount--;
 8009e08:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e0a:	6b01      	ldr	r1, [r0, #48]	; 0x30
  hspi->TxXferCount--;
 8009e0c:	3a01      	subs	r2, #1
 8009e0e:	b292      	uxth	r2, r2
 8009e10:	86c2      	strh	r2, [r0, #54]	; 0x36

  if(hspi->TxXferCount == 0U)
 8009e12:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e14:	3102      	adds	r1, #2
  hspi->TxXferCount--;

  if(hspi->TxXferCount == 0U)
 8009e16:	b292      	uxth	r2, r2
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e18:	6301      	str	r1, [r0, #48]	; 0x30
  hspi->TxXferCount--;

  if(hspi->TxXferCount == 0U)
 8009e1a:	b102      	cbz	r2, 8009e1e <SPI_TxISR_16BIT+0x1e>
 8009e1c:	4770      	bx	lr
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8009e1e:	e791      	b.n	8009d44 <SPI_CloseTx_ISR>

08009e20 <SPI_CloseRx_ISR>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8009e20:	b500      	push	{lr}
    /* Disable RXNE and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009e22:	6802      	ldr	r2, [r0, #0]
 8009e24:	6853      	ldr	r3, [r2, #4]
 8009e26:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8009e2a:	6053      	str	r3, [r2, #4]

    /* Check the end of the transaction */
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009e2c:	6843      	ldr	r3, [r0, #4]
 8009e2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8009e32:	b083      	sub	sp, #12
    /* Disable RXNE and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));

    /* Check the end of the transaction */
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009e34:	6883      	ldr	r3, [r0, #8]
 8009e36:	d011      	beq.n	8009e5c <SPI_CloseRx_ISR+0x3c>
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
    }

    /* Clear overrun flag in 2 Lines communication mode because received is not read */
    if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009e38:	b933      	cbnz	r3, 8009e48 <SPI_CloseRx_ISR+0x28>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009e3a:	6802      	ldr	r2, [r0, #0]
 8009e3c:	9301      	str	r3, [sp, #4]
 8009e3e:	68d3      	ldr	r3, [r2, #12]
 8009e40:	9301      	str	r3, [sp, #4]
 8009e42:	6893      	ldr	r3, [r2, #8]
 8009e44:	9301      	str	r3, [sp, #4]
 8009e46:	9b01      	ldr	r3, [sp, #4]
    }
    hspi->State = HAL_SPI_STATE_READY;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
    }
    else
    {
#endif /* USE_SPI_CRC */
      if(hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8009e4e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8009e50:	b18b      	cbz	r3, 8009e76 <SPI_CloseRx_ISR+0x56>
      {
        HAL_SPI_RxCpltCallback(hspi);
      }
      else
      {
        HAL_SPI_ErrorCallback(hspi);
 8009e52:	f7ff ff75 	bl	8009d40 <HAL_SPI_ErrorCallback>
      }
#if (USE_SPI_CRC != 0U)
    }
#endif /* USE_SPI_CRC */
}
 8009e56:	b003      	add	sp, #12
 8009e58:	f85d fb04 	ldr.w	pc, [sp], #4
{
    /* Disable RXNE and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));

    /* Check the end of the transaction */
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009e5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009e60:	d002      	beq.n	8009e68 <SPI_CloseRx_ISR+0x48>
 8009e62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e66:	d1e7      	bne.n	8009e38 <SPI_CloseRx_ISR+0x18>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8009e68:	6802      	ldr	r2, [r0, #0]
 8009e6a:	6813      	ldr	r3, [r2, #0]
 8009e6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e70:	6013      	str	r3, [r2, #0]
 8009e72:	6883      	ldr	r3, [r0, #8]
 8009e74:	e7e0      	b.n	8009e38 <SPI_CloseRx_ISR+0x18>
    else
    {
#endif /* USE_SPI_CRC */
      if(hspi->ErrorCode == HAL_SPI_ERROR_NONE)
      {
        HAL_SPI_RxCpltCallback(hspi);
 8009e76:	f7ff ff47 	bl	8009d08 <HAL_SPI_RxCpltCallback>
        HAL_SPI_ErrorCallback(hspi);
      }
#if (USE_SPI_CRC != 0U)
    }
#endif /* USE_SPI_CRC */
}
 8009e7a:	b003      	add	sp, #12
 8009e7c:	f85d fb04 	ldr.w	pc, [sp], #4

08009e80 <SPI_RxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009e80:	b410      	push	{r4}
  *hspi->pRxBuffPtr++ = (*(__IO uint8_t *)&hspi->Instance->DR);
 8009e82:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8009e84:	6801      	ldr	r1, [r0, #0]
 8009e86:	1c54      	adds	r4, r2, #1
 8009e88:	6384      	str	r4, [r0, #56]	; 0x38
 8009e8a:	7b09      	ldrb	r1, [r1, #12]
 8009e8c:	7011      	strb	r1, [r2, #0]
  hspi->RxXferCount--;
 8009e8e:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 8009e90:	3a01      	subs	r2, #1
 8009e92:	b292      	uxth	r2, r2
 8009e94:	87c2      	strh	r2, [r0, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->RxXferCount == 0U)
 8009e96:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8009e98:	b29b      	uxth	r3, r3
 8009e9a:	b10b      	cbz	r3, 8009ea0 <SPI_RxISR_8BIT+0x20>
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
  }
}
 8009e9c:	bc10      	pop	{r4}
 8009e9e:	4770      	bx	lr
 8009ea0:	bc10      	pop	{r4}
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8009ea2:	e7bd      	b.n	8009e20 <SPI_CloseRx_ISR>

08009ea4 <SPI_RxISR_16BIT>:
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009ea4:	6801      	ldr	r1, [r0, #0]
 8009ea6:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8009ea8:	68c9      	ldr	r1, [r1, #12]
 8009eaa:	8011      	strh	r1, [r2, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
  hspi->RxXferCount--;
 8009eac:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009eae:	6b81      	ldr	r1, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 8009eb0:	3a01      	subs	r2, #1
 8009eb2:	b292      	uxth	r2, r2
 8009eb4:	87c2      	strh	r2, [r0, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->RxXferCount == 0U)
 8009eb6:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009eb8:	3102      	adds	r1, #2
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->RxXferCount == 0U)
 8009eba:	b292      	uxth	r2, r2
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009ebc:	6381      	str	r1, [r0, #56]	; 0x38
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->RxXferCount == 0U)
 8009ebe:	b102      	cbz	r2, 8009ec2 <SPI_RxISR_16BIT+0x1e>
 8009ec0:	4770      	bx	lr
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8009ec2:	e7ad      	b.n	8009e20 <SPI_CloseRx_ISR>

08009ec4 <SPI_CloseRxTx_ISR>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009ec4:	b510      	push	{r4, lr}
  uint32_t tickstart = 0U;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24 / 1000);
 8009ec6:	4b2a      	ldr	r3, [pc, #168]	; (8009f70 <SPI_CloseRxTx_ISR+0xac>)
 8009ec8:	4a2a      	ldr	r2, [pc, #168]	; (8009f74 <SPI_CloseRxTx_ISR+0xb0>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	fba2 2303 	umull	r2, r3, r2, r3
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009ed0:	b084      	sub	sp, #16
  uint32_t tickstart = 0U;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24 / 1000);
 8009ed2:	2264      	movs	r2, #100	; 0x64
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009ed4:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24 / 1000);
 8009ed6:	0a5b      	lsrs	r3, r3, #9
 8009ed8:	fb02 f303 	mul.w	r3, r2, r3
 8009edc:	9302      	str	r3, [sp, #8]
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009ede:	f7f8 fefd 	bl	8002cdc <HAL_GetTick>

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009ee2:	6822      	ldr	r2, [r4, #0]
 8009ee4:	6853      	ldr	r3, [r2, #4]
 8009ee6:	f023 0320 	bic.w	r3, r3, #32
 8009eea:	6053      	str	r3, [r2, #4]
 8009eec:	e003      	b.n	8009ef6 <SPI_CloseRxTx_ISR+0x32>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      break;
    }
  }
  while((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8009eee:	6823      	ldr	r3, [r4, #0]
 8009ef0:	689b      	ldr	r3, [r3, #8]
 8009ef2:	079b      	lsls	r3, r3, #30
 8009ef4:	d408      	bmi.n	8009f08 <SPI_CloseRxTx_ISR+0x44>
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);

  /* Wait until TXE flag is set */
  do
  {
    if(count-- == 0)
 8009ef6:	9b02      	ldr	r3, [sp, #8]
 8009ef8:	1e5a      	subs	r2, r3, #1
 8009efa:	9202      	str	r2, [sp, #8]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d1f6      	bne.n	8009eee <SPI_CloseRxTx_ISR+0x2a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f00:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009f02:	f043 0320 	orr.w	r3, r3, #32
 8009f06:	6563      	str	r3, [r4, #84]	; 0x54
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009f08:	9000      	str	r0, [sp, #0]
 8009f0a:	2364      	movs	r3, #100	; 0x64
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	2180      	movs	r1, #128	; 0x80
 8009f10:	4620      	mov	r0, r4
 8009f12:	f7ff f93d 	bl	8009190 <SPI_WaitFlagStateUntilTimeout>
 8009f16:	b138      	cbz	r0, 8009f28 <SPI_CloseRxTx_ISR+0x64>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f18:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009f1a:	f043 0320 	orr.w	r3, r3, #32
 8009f1e:	6563      	str	r3, [r4, #84]	; 0x54
  while((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
  
  /* Check the end of the transaction */
  if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart)!=HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f20:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009f22:	f043 0320 	orr.w	r3, r3, #32
 8009f26:	6563      	str	r3, [r4, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009f28:	68a3      	ldr	r3, [r4, #8]
 8009f2a:	b933      	cbnz	r3, 8009f3a <SPI_CloseRxTx_ISR+0x76>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009f2c:	6822      	ldr	r2, [r4, #0]
 8009f2e:	9303      	str	r3, [sp, #12]
 8009f30:	68d3      	ldr	r3, [r2, #12]
 8009f32:	9303      	str	r3, [sp, #12]
 8009f34:	6893      	ldr	r3, [r2, #8]
 8009f36:	9303      	str	r3, [sp, #12]
 8009f38:	9b03      	ldr	r3, [sp, #12]
    HAL_SPI_ErrorCallback(hspi);
  }
  else
  {
#endif /* USE_SPI_CRC */
    if(hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8009f3a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009f3c:	b963      	cbnz	r3, 8009f58 <SPI_CloseRxTx_ISR+0x94>
    {
      if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009f3e:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8009f42:	2b04      	cmp	r3, #4
      {
      	hspi->State = HAL_SPI_STATE_READY;
 8009f44:	f04f 0301 	mov.w	r3, #1
 8009f48:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        HAL_SPI_RxCpltCallback(hspi);
 8009f4c:	4620      	mov	r0, r4
  else
  {
#endif /* USE_SPI_CRC */
    if(hspi->ErrorCode == HAL_SPI_ERROR_NONE)
    {
      if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009f4e:	d00b      	beq.n	8009f68 <SPI_CloseRxTx_ISR+0xa4>
        HAL_SPI_RxCpltCallback(hspi);
      }
      else
      {
      	hspi->State = HAL_SPI_STATE_READY;
        HAL_SPI_TxRxCpltCallback(hspi);
 8009f50:	f7ff fedc 	bl	8009d0c <HAL_SPI_TxRxCpltCallback>
      HAL_SPI_ErrorCallback(hspi);
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8009f54:	b004      	add	sp, #16
 8009f56:	bd10      	pop	{r4, pc}
        HAL_SPI_TxRxCpltCallback(hspi);
      }
    }
    else
    {
      hspi->State = HAL_SPI_STATE_READY;
 8009f58:	2301      	movs	r3, #1
 8009f5a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8009f5e:	4620      	mov	r0, r4
 8009f60:	f7ff feee 	bl	8009d40 <HAL_SPI_ErrorCallback>
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8009f64:	b004      	add	sp, #16
 8009f66:	bd10      	pop	{r4, pc}
    if(hspi->ErrorCode == HAL_SPI_ERROR_NONE)
    {
      if(hspi->State == HAL_SPI_STATE_BUSY_RX)
      {
      	hspi->State = HAL_SPI_STATE_READY;
        HAL_SPI_RxCpltCallback(hspi);
 8009f68:	f7ff fece 	bl	8009d08 <HAL_SPI_RxCpltCallback>
      HAL_SPI_ErrorCallback(hspi);
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8009f6c:	b004      	add	sp, #16
 8009f6e:	bd10      	pop	{r4, pc}
 8009f70:	20000000 	.word	0x20000000
 8009f74:	057619f1 	.word	0x057619f1

08009f78 <SPI_2linesRxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009f78:	b410      	push	{r4}
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr++ = *((__IO uint8_t *)&hspi->Instance->DR);
 8009f7a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8009f7c:	6801      	ldr	r1, [r0, #0]
 8009f7e:	1c54      	adds	r4, r2, #1
 8009f80:	6384      	str	r4, [r0, #56]	; 0x38
 8009f82:	7b09      	ldrb	r1, [r1, #12]
 8009f84:	7011      	strb	r1, [r2, #0]
  hspi->RxXferCount--;
 8009f86:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 8009f88:	3a01      	subs	r2, #1
 8009f8a:	b292      	uxth	r2, r2
 8009f8c:	87c2      	strh	r2, [r0, #62]	; 0x3e

  /* check end of the reception */
  if(hspi->RxXferCount == 0U)
 8009f8e:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 8009f90:	b292      	uxth	r2, r2
 8009f92:	b93a      	cbnz	r2, 8009fa4 <SPI_2linesRxISR_8BIT+0x2c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009f94:	6801      	ldr	r1, [r0, #0]
 8009f96:	684a      	ldr	r2, [r1, #4]
 8009f98:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009f9c:	604a      	str	r2, [r1, #4]

    if(hspi->TxXferCount == 0U)
 8009f9e:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8009fa0:	b29b      	uxth	r3, r3
 8009fa2:	b10b      	cbz	r3, 8009fa8 <SPI_2linesRxISR_8BIT+0x30>
    {
      SPI_CloseRxTx_ISR(hspi);
    }
  }
}
 8009fa4:	bc10      	pop	{r4}
 8009fa6:	4770      	bx	lr
 8009fa8:	bc10      	pop	{r4}
    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));

    if(hspi->TxXferCount == 0U)
    {
      SPI_CloseRxTx_ISR(hspi);
 8009faa:	e78b      	b.n	8009ec4 <SPI_CloseRxTx_ISR>

08009fac <SPI_2linesTxISR_16BIT>:
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009fac:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8009fae:	6802      	ldr	r2, [r0, #0]
 8009fb0:	8809      	ldrh	r1, [r1, #0]
 8009fb2:	60d1      	str	r1, [r2, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
  hspi->TxXferCount--;
 8009fb4:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009fb6:	6b01      	ldr	r1, [r0, #48]	; 0x30
  hspi->TxXferCount--;
 8009fb8:	3a01      	subs	r2, #1
 8009fba:	b292      	uxth	r2, r2
 8009fbc:	86c2      	strh	r2, [r0, #54]	; 0x36

  /* Enable CRC Transmission */
  if(hspi->TxXferCount == 0U)
 8009fbe:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009fc0:	3102      	adds	r1, #2
  hspi->TxXferCount--;

  /* Enable CRC Transmission */
  if(hspi->TxXferCount == 0U)
 8009fc2:	b292      	uxth	r2, r2
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009fc4:	6301      	str	r1, [r0, #48]	; 0x30
  hspi->TxXferCount--;

  /* Enable CRC Transmission */
  if(hspi->TxXferCount == 0U)
 8009fc6:	b93a      	cbnz	r2, 8009fd8 <SPI_2linesTxISR_16BIT+0x2c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8009fc8:	6801      	ldr	r1, [r0, #0]
 8009fca:	684a      	ldr	r2, [r1, #4]
 8009fcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009fd0:	604a      	str	r2, [r1, #4]

    if(hspi->RxXferCount == 0U)
 8009fd2:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8009fd4:	b29b      	uxth	r3, r3
 8009fd6:	b103      	cbz	r3, 8009fda <SPI_2linesTxISR_16BIT+0x2e>
 8009fd8:	4770      	bx	lr
    {
      SPI_CloseRxTx_ISR(hspi);
 8009fda:	e773      	b.n	8009ec4 <SPI_CloseRxTx_ISR>

08009fdc <SPI_2linesRxISR_16BIT>:
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  /* Receive data in 16 Bit mode */
  *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009fdc:	6801      	ldr	r1, [r0, #0]
 8009fde:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8009fe0:	68c9      	ldr	r1, [r1, #12]
 8009fe2:	8011      	strh	r1, [r2, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
  hspi->RxXferCount--;
 8009fe4:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  /* Receive data in 16 Bit mode */
  *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009fe6:	6b81      	ldr	r1, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 8009fe8:	3a01      	subs	r2, #1
 8009fea:	b292      	uxth	r2, r2
 8009fec:	87c2      	strh	r2, [r0, #62]	; 0x3e

  if(hspi->RxXferCount == 0U)
 8009fee:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  /* Receive data in 16 Bit mode */
  *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009ff0:	3102      	adds	r1, #2
  hspi->RxXferCount--;

  if(hspi->RxXferCount == 0U)
 8009ff2:	b292      	uxth	r2, r2
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
  /* Receive data in 16 Bit mode */
  *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009ff4:	6381      	str	r1, [r0, #56]	; 0x38
  hspi->RxXferCount--;

  if(hspi->RxXferCount == 0U)
 8009ff6:	b93a      	cbnz	r2, 800a008 <SPI_2linesRxISR_16BIT+0x2c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8009ff8:	6801      	ldr	r1, [r0, #0]
 8009ffa:	684a      	ldr	r2, [r1, #4]
 8009ffc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a000:	604a      	str	r2, [r1, #4]

    if(hspi->TxXferCount == 0U)
 800a002:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 800a004:	b29b      	uxth	r3, r3
 800a006:	b103      	cbz	r3, 800a00a <SPI_2linesRxISR_16BIT+0x2e>
 800a008:	4770      	bx	lr
    {
      SPI_CloseRxTx_ISR(hspi);
 800a00a:	e75b      	b.n	8009ec4 <SPI_CloseRxTx_ISR>

0800a00c <SPI_2linesTxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a00c:	b410      	push	{r4}
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800a00e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800a010:	6801      	ldr	r1, [r0, #0]
 800a012:	1c54      	adds	r4, r2, #1
 800a014:	6304      	str	r4, [r0, #48]	; 0x30
 800a016:	7812      	ldrb	r2, [r2, #0]
 800a018:	730a      	strb	r2, [r1, #12]
  hspi->TxXferCount--;
 800a01a:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 800a01c:	3a01      	subs	r2, #1
 800a01e:	b292      	uxth	r2, r2
 800a020:	86c2      	strh	r2, [r0, #54]	; 0x36

  /* check the end of the transmission */
  if(hspi->TxXferCount == 0U)
 800a022:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 800a024:	b292      	uxth	r2, r2
 800a026:	b93a      	cbnz	r2, 800a038 <SPI_2linesTxISR_8BIT+0x2c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800a028:	6801      	ldr	r1, [r0, #0]
 800a02a:	684a      	ldr	r2, [r1, #4]
 800a02c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a030:	604a      	str	r2, [r1, #4]

    if(hspi->RxXferCount == 0U)
 800a032:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800a034:	b29b      	uxth	r3, r3
 800a036:	b10b      	cbz	r3, 800a03c <SPI_2linesTxISR_8BIT+0x30>
    if(hspi->RxXferCount == 0U)
    {
      SPI_CloseRxTx_ISR(hspi);
    }
  }
}
 800a038:	bc10      	pop	{r4}
 800a03a:	4770      	bx	lr
 800a03c:	bc10      	pop	{r4}
    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);

    if(hspi->RxXferCount == 0U)
    {
      SPI_CloseRxTx_ISR(hspi);
 800a03e:	e741      	b.n	8009ec4 <SPI_CloseRxTx_ISR>

0800a040 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a040:	b508      	push	{r3, lr}
  SPI_HandleTypeDef* hspi = (SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a042:	6b83      	ldr	r3, [r0, #56]	; 0x38

/* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a044:	6819      	ldr	r1, [r3, #0]
 800a046:	684a      	ldr	r2, [r1, #4]
 800a048:	f022 0203 	bic.w	r2, r2, #3
 800a04c:	604a      	str	r2, [r1, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a04e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800a050:	2101      	movs	r1, #1
  SPI_HandleTypeDef* hspi = (SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;

/* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a052:	f042 0210 	orr.w	r2, r2, #16
 800a056:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
  HAL_SPI_ErrorCallback(hspi);
 800a058:	4618      	mov	r0, r3

/* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
  hspi->State = HAL_SPI_STATE_READY;
 800a05a:	f883 1051 	strb.w	r1, [r3, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 800a05e:	f7ff fe6f 	bl	8009d40 <HAL_SPI_ErrorCallback>
 800a062:	bd08      	pop	{r3, pc}

0800a064 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a064:	b530      	push	{r4, r5, lr}
 800a066:	4605      	mov	r5, r0
 800a068:	b085      	sub	sp, #20
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a06a:	6b84      	ldr	r4, [r0, #56]	; 0x38
  uint32_t tickstart = 0U;

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a06c:	f7f8 fe36 	bl	8002cdc <HAL_GetTick>

  /* DMA Normal Mode */
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a070:	682b      	ldr	r3, [r5, #0]
 800a072:	681a      	ldr	r2, [r3, #0]
 800a074:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 800a078:	d123      	bne.n	800a0c2 <SPI_DMATransmitCplt+0x5e>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a07a:	6821      	ldr	r1, [r4, #0]
 800a07c:	684b      	ldr	r3, [r1, #4]
 800a07e:	f023 0302 	bic.w	r3, r3, #2
 800a082:	604b      	str	r3, [r1, #4]
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a084:	9000      	str	r0, [sp, #0]
 800a086:	2364      	movs	r3, #100	; 0x64
 800a088:	2180      	movs	r1, #128	; 0x80
 800a08a:	4620      	mov	r0, r4
 800a08c:	f7ff f880 	bl	8009190 <SPI_WaitFlagStateUntilTimeout>
 800a090:	b138      	cbz	r0, 800a0a2 <SPI_DMATransmitCplt+0x3e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a092:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a094:	f043 0320 	orr.w	r3, r3, #32
 800a098:	6563      	str	r3, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);

    /* Check the end of the transaction */
    if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a09a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a09c:	f043 0320 	orr.w	r3, r3, #32
 800a0a0:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a0a2:	68a3      	ldr	r3, [r4, #8]
 800a0a4:	b933      	cbnz	r3, 800a0b4 <SPI_DMATransmitCplt+0x50>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a0a6:	6822      	ldr	r2, [r4, #0]
 800a0a8:	9303      	str	r3, [sp, #12]
 800a0aa:	68d3      	ldr	r3, [r2, #12]
 800a0ac:	9303      	str	r3, [sp, #12]
 800a0ae:	6893      	ldr	r3, [r2, #8]
 800a0b0:	9303      	str	r3, [sp, #12]
 800a0b2:	9b03      	ldr	r3, [sp, #12]
    }

    hspi->TxXferCount = 0U;
    hspi->State = HAL_SPI_STATE_READY;
 800a0b4:	2301      	movs	r3, #1
    if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
    }

    hspi->TxXferCount = 0U;
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	86e2      	strh	r2, [r4, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800a0ba:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a0be:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a0c0:	b923      	cbnz	r3, 800a0cc <SPI_DMATransmitCplt+0x68>
    {
      HAL_SPI_ErrorCallback(hspi);
      return;
    }
  }
  HAL_SPI_TxCpltCallback(hspi);
 800a0c2:	4620      	mov	r0, r4
 800a0c4:	f7ff fe1e 	bl	8009d04 <HAL_SPI_TxCpltCallback>
}
 800a0c8:	b005      	add	sp, #20
 800a0ca:	bd30      	pop	{r4, r5, pc}
    hspi->TxXferCount = 0U;
    hspi->State = HAL_SPI_STATE_READY;

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
    {
      HAL_SPI_ErrorCallback(hspi);
 800a0cc:	4620      	mov	r0, r4
 800a0ce:	f7ff fe37 	bl	8009d40 <HAL_SPI_ErrorCallback>
      return;
    }
  }
  HAL_SPI_TxCpltCallback(hspi);
}
 800a0d2:	b005      	add	sp, #20
 800a0d4:	bd30      	pop	{r4, r5, pc}
 800a0d6:	bf00      	nop

0800a0d8 <SPI_DMAReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a0d8:	b508      	push	{r3, lr}

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
#endif /* USE_SPI_CRC */

  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a0da:	6803      	ldr	r3, [r0, #0]
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a0dc:	6b80      	ldr	r0, [r0, #56]	; 0x38

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
#endif /* USE_SPI_CRC */

  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	05db      	lsls	r3, r3, #23
 800a0e2:	d40f      	bmi.n	800a104 <SPI_DMAReceiveCplt+0x2c>
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a0e4:	6802      	ldr	r2, [r0, #0]
 800a0e6:	6853      	ldr	r3, [r2, #4]
 800a0e8:	f023 0303 	bic.w	r3, r3, #3
 800a0ec:	6053      	str	r3, [r2, #4]

    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a0ee:	6843      	ldr	r3, [r0, #4]
 800a0f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a0f4:	d009      	beq.n	800a10a <SPI_DMAReceiveCplt+0x32>
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
    }

    hspi->RxXferCount = 0U;
    hspi->State = HAL_SPI_STATE_READY;
 800a0f6:	2301      	movs	r3, #1
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
    }

    hspi->RxXferCount = 0U;
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	87c2      	strh	r2, [r0, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800a0fc:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a100:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800a102:	b97b      	cbnz	r3, 800a124 <SPI_DMAReceiveCplt+0x4c>
    {
      HAL_SPI_ErrorCallback(hspi);
      return;
    }
  }
  HAL_SPI_RxCpltCallback(hspi);
 800a104:	f7ff fe00 	bl	8009d08 <HAL_SPI_RxCpltCallback>
 800a108:	bd08      	pop	{r3, pc}
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);

    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a10a:	6883      	ldr	r3, [r0, #8]
 800a10c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a110:	d002      	beq.n	800a118 <SPI_DMAReceiveCplt+0x40>
 800a112:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a116:	d1ee      	bne.n	800a0f6 <SPI_DMAReceiveCplt+0x1e>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800a118:	6802      	ldr	r2, [r0, #0]
 800a11a:	6813      	ldr	r3, [r2, #0]
 800a11c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a120:	6013      	str	r3, [r2, #0]
 800a122:	e7e8      	b.n	800a0f6 <SPI_DMAReceiveCplt+0x1e>
    }
#endif /* USE_SPI_CRC */

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
    {
      HAL_SPI_ErrorCallback(hspi);
 800a124:	f7ff fe0c 	bl	8009d40 <HAL_SPI_ErrorCallback>
      return;
 800a128:	bd08      	pop	{r3, pc}
 800a12a:	bf00      	nop

0800a12c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a12c:	b530      	push	{r4, r5, lr}
 800a12e:	4605      	mov	r5, r0
 800a130:	b083      	sub	sp, #12
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a132:	6b84      	ldr	r4, [r0, #56]	; 0x38
  uint32_t tickstart = 0U;
#if (USE_SPI_CRC != 0U)
  __IO int16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a134:	f7f8 fdd2 	bl	8002cdc <HAL_GetTick>

  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a138:	682b      	ldr	r3, [r5, #0]
 800a13a:	681a      	ldr	r2, [r3, #0]
 800a13c:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 800a140:	d11b      	bne.n	800a17a <SPI_DMATransmitReceiveCplt+0x4e>
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a142:	9000      	str	r0, [sp, #0]
 800a144:	2364      	movs	r3, #100	; 0x64
 800a146:	2180      	movs	r1, #128	; 0x80
 800a148:	4620      	mov	r0, r4
 800a14a:	f7ff f821 	bl	8009190 <SPI_WaitFlagStateUntilTimeout>
 800a14e:	b138      	cbz	r0, 800a160 <SPI_DMATransmitReceiveCplt+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a150:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a152:	f043 0320 	orr.w	r3, r3, #32
 800a156:	6563      	str	r3, [r4, #84]	; 0x54
    }
#endif /* USE_SPI_CRC */
    /* Check the end of the transaction */
    if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a158:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a15a:	f043 0320 	orr.w	r3, r3, #32
 800a15e:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a160:	6821      	ldr	r1, [r4, #0]
 800a162:	684b      	ldr	r3, [r1, #4]

    hspi->TxXferCount = 0U;
 800a164:	2200      	movs	r2, #0
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a166:	f023 0303 	bic.w	r3, r3, #3

    hspi->TxXferCount = 0U;
    hspi->RxXferCount = 0U;
    hspi->State = HAL_SPI_STATE_READY;
 800a16a:	2001      	movs	r0, #1
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a16c:	604b      	str	r3, [r1, #4]

    hspi->TxXferCount = 0U;
 800a16e:	86e2      	strh	r2, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 800a170:	87e2      	strh	r2, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800a172:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a176:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a178:	b923      	cbnz	r3, 800a184 <SPI_DMATransmitReceiveCplt+0x58>
    {
      HAL_SPI_ErrorCallback(hspi);
      return;
    }
  }
  HAL_SPI_TxRxCpltCallback(hspi);
 800a17a:	4620      	mov	r0, r4
 800a17c:	f7ff fdc6 	bl	8009d0c <HAL_SPI_TxRxCpltCallback>
}
 800a180:	b003      	add	sp, #12
 800a182:	bd30      	pop	{r4, r5, pc}
    }
#endif /* USE_SPI_CRC */

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
    {
      HAL_SPI_ErrorCallback(hspi);
 800a184:	4620      	mov	r0, r4
 800a186:	f7ff fddb 	bl	8009d40 <HAL_SPI_ErrorCallback>
      return;
    }
  }
  HAL_SPI_TxRxCpltCallback(hspi);
}
 800a18a:	b003      	add	sp, #12
 800a18c:	bd30      	pop	{r4, r5, pc}
 800a18e:	bf00      	nop

0800a190 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a190:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 800a192:	6802      	ldr	r2, [r0, #0]
 800a194:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 800a196:	6893      	ldr	r3, [r2, #8]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 800a198:	f003 0541 	and.w	r5, r3, #65	; 0x41
 800a19c:	2d01      	cmp	r5, #1
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a19e:	b085      	sub	sp, #20
 800a1a0:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
  uint32_t itflag   = hspi->Instance->SR;

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 800a1a2:	d059      	beq.n	800a258 <HAL_SPI_IRQHandler+0xc8>
    hspi->RxISR(hspi);
    return;
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 800a1a4:	0798      	lsls	r0, r3, #30
 800a1a6:	d451      	bmi.n	800a24c <HAL_SPI_IRQHandler+0xbc>
    hspi->TxISR(hspi);
    return;
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 800a1a8:	f413 7fb0 	tst.w	r3, #352	; 0x160
 800a1ac:	d04c      	beq.n	800a248 <HAL_SPI_IRQHandler+0xb8>
 800a1ae:	0688      	lsls	r0, r1, #26
 800a1b0:	d54a      	bpl.n	800a248 <HAL_SPI_IRQHandler+0xb8>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
 800a1b2:	065d      	lsls	r5, r3, #25
 800a1b4:	d50e      	bpl.n	800a1d4 <HAL_SPI_IRQHandler+0x44>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a1b6:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800a1ba:	2803      	cmp	r0, #3
 800a1bc:	d055      	beq.n	800a26a <HAL_SPI_IRQHandler+0xda>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a1be:	6d60      	ldr	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a1c0:	2500      	movs	r5, #0
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a1c2:	f040 0004 	orr.w	r0, r0, #4
 800a1c6:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a1c8:	9500      	str	r5, [sp, #0]
 800a1ca:	68d0      	ldr	r0, [r2, #12]
 800a1cc:	9000      	str	r0, [sp, #0]
 800a1ce:	6890      	ldr	r0, [r2, #8]
 800a1d0:	9000      	str	r0, [sp, #0]
 800a1d2:	9800      	ldr	r0, [sp, #0]
        return;
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
 800a1d4:	0698      	lsls	r0, r3, #26
 800a1d6:	d50c      	bpl.n	800a1f2 <HAL_SPI_IRQHandler+0x62>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a1d8:	6d60      	ldr	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a1da:	2500      	movs	r5, #0
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a1dc:	f040 0001 	orr.w	r0, r0, #1
 800a1e0:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a1e2:	9502      	str	r5, [sp, #8]
 800a1e4:	6890      	ldr	r0, [r2, #8]
 800a1e6:	9002      	str	r0, [sp, #8]
 800a1e8:	6810      	ldr	r0, [r2, #0]
 800a1ea:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 800a1ee:	6010      	str	r0, [r2, #0]
 800a1f0:	9a02      	ldr	r2, [sp, #8]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
 800a1f2:	05da      	lsls	r2, r3, #23
 800a1f4:	d509      	bpl.n	800a20a <HAL_SPI_IRQHandler+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a1f6:	6d63      	ldr	r3, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a1f8:	6822      	ldr	r2, [r4, #0]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a1fa:	f043 0308 	orr.w	r3, r3, #8
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a1fe:	2000      	movs	r0, #0
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a200:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a202:	9003      	str	r0, [sp, #12]
 800a204:	6893      	ldr	r3, [r2, #8]
 800a206:	9303      	str	r3, [sp, #12]
 800a208:	9b03      	ldr	r3, [sp, #12]
    }

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a20a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a20c:	b1e3      	cbz	r3, 800a248 <HAL_SPI_IRQHandler+0xb8>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a20e:	6822      	ldr	r2, [r4, #0]
 800a210:	6853      	ldr	r3, [r2, #4]
 800a212:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800a216:	6053      	str	r3, [r2, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a218:	2001      	movs	r0, #1
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a21a:	078b      	lsls	r3, r1, #30
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);

      hspi->State = HAL_SPI_STATE_READY;
 800a21c:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a220:	d01f      	beq.n	800a262 <HAL_SPI_IRQHandler+0xd2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a222:	6822      	ldr	r2, [r4, #0]
 800a224:	6853      	ldr	r3, [r2, #4]
 800a226:	f023 0303 	bic.w	r3, r3, #3
 800a22a:	6053      	str	r3, [r2, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 800a22c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800a22e:	b123      	cbz	r3, 800a23a <HAL_SPI_IRQHandler+0xaa>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a230:	4a12      	ldr	r2, [pc, #72]	; (800a27c <HAL_SPI_IRQHandler+0xec>)
 800a232:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 800a234:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800a236:	f7f9 f8cd 	bl	80033d4 <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if(hspi->hdmatx != NULL)
 800a23a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800a23c:	b123      	cbz	r3, 800a248 <HAL_SPI_IRQHandler+0xb8>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a23e:	4a0f      	ldr	r2, [pc, #60]	; (800a27c <HAL_SPI_IRQHandler+0xec>)
 800a240:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800a242:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800a244:	f7f9 f8c6 	bl	80033d4 <HAL_DMA_Abort_IT>
        HAL_SPI_ErrorCallback(hspi);
      }
    }
    return;
  }
}
 800a248:	b005      	add	sp, #20
 800a24a:	bd30      	pop	{r4, r5, pc}
    hspi->RxISR(hspi);
    return;
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 800a24c:	060d      	lsls	r5, r1, #24
 800a24e:	d5ab      	bpl.n	800a1a8 <HAL_SPI_IRQHandler+0x18>
  {
    hspi->TxISR(hspi);
 800a250:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800a252:	4620      	mov	r0, r4
 800a254:	4798      	blx	r3
    return;
 800a256:	e7f7      	b.n	800a248 <HAL_SPI_IRQHandler+0xb8>
  uint32_t itsource = hspi->Instance->CR2;
  uint32_t itflag   = hspi->Instance->SR;

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800a258:	064d      	lsls	r5, r1, #25
 800a25a:	d5a3      	bpl.n	800a1a4 <HAL_SPI_IRQHandler+0x14>
  {
    hspi->RxISR(hspi);
 800a25c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800a25e:	4798      	blx	r3
    return;
 800a260:	e7f2      	b.n	800a248 <HAL_SPI_IRQHandler+0xb8>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 800a262:	4620      	mov	r0, r4
 800a264:	f7ff fd6c 	bl	8009d40 <HAL_SPI_ErrorCallback>
 800a268:	e7ee      	b.n	800a248 <HAL_SPI_IRQHandler+0xb8>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a26a:	2300      	movs	r3, #0
 800a26c:	9301      	str	r3, [sp, #4]
 800a26e:	68d3      	ldr	r3, [r2, #12]
 800a270:	9301      	str	r3, [sp, #4]
 800a272:	6893      	ldr	r3, [r2, #8]
 800a274:	9301      	str	r3, [sp, #4]
 800a276:	9b01      	ldr	r3, [sp, #4]
        return;
 800a278:	e7e6      	b.n	800a248 <HAL_SPI_IRQHandler+0xb8>
 800a27a:	bf00      	nop
 800a27c:	0800a281 	.word	0x0800a281

0800a280 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a280:	b508      	push	{r3, lr}
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a282:	6b83      	ldr	r3, [r0, #56]	; 0x38
  hspi->RxXferCount = 0;
 800a284:	2200      	movs	r2, #0
 800a286:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0;

  HAL_SPI_ErrorCallback(hspi);
 800a288:	4618      	mov	r0, r3
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  hspi->RxXferCount = 0;
  hspi->TxXferCount = 0;
 800a28a:	86da      	strh	r2, [r3, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 800a28c:	f7ff fd58 	bl	8009d40 <HAL_SPI_ErrorCallback>
 800a290:	bd08      	pop	{r3, pc}
 800a292:	bf00      	nop

0800a294 <HAL_SPI_GetState>:
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
  /* Return SPI handle state */
  return hspi->State;
 800a294:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 800a298:	4770      	bx	lr
 800a29a:	bf00      	nop

0800a29c <HAL_SPI_GetError>:
  * @retval SPI error code in bitmap format
  */
uint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi)
{
  /* Return SPI ErrorCode */
  return hspi->ErrorCode;
 800a29c:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 800a29e:	4770      	bx	lr

0800a2a0 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a2a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 800a2a4:	6801      	ldr	r1, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800a2a6:	68c3      	ldr	r3, [r0, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 800a2a8:	690a      	ldr	r2, [r1, #16]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800a2aa:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800a2ae:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 800a2b0:	610b      	str	r3, [r1, #16]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a2b2:	4604      	mov	r4, r0
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800a2b4:	6805      	ldr	r5, [r0, #0]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a2b6:	6886      	ldr	r6, [r0, #8]
 800a2b8:	6900      	ldr	r0, [r0, #16]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800a2ba:	68eb      	ldr	r3, [r5, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a2bc:	6961      	ldr	r1, [r4, #20]
 800a2be:	69e2      	ldr	r2, [r4, #28]
 800a2c0:	4330      	orrs	r0, r6
 800a2c2:	4301      	orrs	r1, r0

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800a2c4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a2c8:	430a      	orrs	r2, r1

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800a2ca:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a2ce:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800a2d0:	60eb      	str	r3, [r5, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 800a2d2:	6821      	ldr	r1, [r4, #0]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800a2d4:	69a3      	ldr	r3, [r4, #24]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 800a2d6:	694a      	ldr	r2, [r1, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800a2d8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800a2dc:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800a2de:	614b      	str	r3, [r1, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a2e0:	69e3      	ldr	r3, [r4, #28]
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800a2e2:	6827      	ldr	r7, [r4, #0]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a2e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a2e8:	d05e      	beq.n	800a3a8 <UART_SetConfig+0x108>
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800a2ea:	4ba5      	ldr	r3, [pc, #660]	; (800a580 <UART_SetConfig+0x2e0>)
 800a2ec:	429f      	cmp	r7, r3
 800a2ee:	f000 80fa 	beq.w	800a4e6 <UART_SetConfig+0x246>
 800a2f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a2f6:	429f      	cmp	r7, r3
 800a2f8:	f000 80f5 	beq.w	800a4e6 <UART_SetConfig+0x246>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800a2fc:	f7fe fa88 	bl	8008810 <HAL_RCC_GetPCLK1Freq>
 800a300:	6866      	ldr	r6, [r4, #4]
 800a302:	f8df 8280 	ldr.w	r8, [pc, #640]	; 800a584 <UART_SetConfig+0x2e4>
 800a306:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a30a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a30e:	00b6      	lsls	r6, r6, #2
 800a310:	fbb0 f6f6 	udiv	r6, r0, r6
 800a314:	f7fe fa7c 	bl	8008810 <HAL_RCC_GetPCLK1Freq>
 800a318:	6865      	ldr	r5, [r4, #4]
 800a31a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a31e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a322:	00ad      	lsls	r5, r5, #2
 800a324:	fbb0 f5f5 	udiv	r5, r0, r5
 800a328:	f7fe fa72 	bl	8008810 <HAL_RCC_GetPCLK1Freq>
 800a32c:	fba8 3606 	umull	r3, r6, r8, r6
 800a330:	6863      	ldr	r3, [r4, #4]
 800a332:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a336:	009b      	lsls	r3, r3, #2
 800a338:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a33c:	fbb0 f0f3 	udiv	r0, r0, r3
 800a340:	fba8 3000 	umull	r3, r0, r8, r0
 800a344:	0940      	lsrs	r0, r0, #5
 800a346:	f04f 0a64 	mov.w	sl, #100	; 0x64
 800a34a:	fb0a 5510 	mls	r5, sl, r0, r5
 800a34e:	f7fe fa5f 	bl	8008810 <HAL_RCC_GetPCLK1Freq>
 800a352:	6861      	ldr	r1, [r4, #4]
 800a354:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a358:	008a      	lsls	r2, r1, #2
 800a35a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a35e:	fbb0 f9f2 	udiv	r9, r0, r2
 800a362:	f7fe fa55 	bl	8008810 <HAL_RCC_GetPCLK1Freq>
 800a366:	012d      	lsls	r5, r5, #4
 800a368:	6862      	ldr	r2, [r4, #4]
 800a36a:	3532      	adds	r5, #50	; 0x32
 800a36c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a370:	0092      	lsls	r2, r2, #2
 800a372:	fba8 3505 	umull	r3, r5, r8, r5
 800a376:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a37a:	fbb0 f0f2 	udiv	r0, r0, r2
 800a37e:	fba8 3000 	umull	r3, r0, r8, r0
 800a382:	0976      	lsrs	r6, r6, #5
 800a384:	096d      	lsrs	r5, r5, #5
 800a386:	0940      	lsrs	r0, r0, #5
 800a388:	0136      	lsls	r6, r6, #4
 800a38a:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 800a38e:	fb0a 9210 	mls	r2, sl, r0, r9
 800a392:	0112      	lsls	r2, r2, #4
 800a394:	3232      	adds	r2, #50	; 0x32
 800a396:	fba8 2302 	umull	r2, r3, r8, r2
 800a39a:	f3c3 1343 	ubfx	r3, r3, #5, #4
 800a39e:	441d      	add	r5, r3
 800a3a0:	442e      	add	r6, r5
 800a3a2:	60be      	str	r6, [r7, #8]
 800a3a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800a3a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a3ac:	f503 4310 	add.w	r3, r3, #36864	; 0x9000
 800a3b0:	429f      	cmp	r7, r3
 800a3b2:	d059      	beq.n	800a468 <UART_SetConfig+0x1c8>
 800a3b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a3b8:	429f      	cmp	r7, r3
 800a3ba:	d055      	beq.n	800a468 <UART_SetConfig+0x1c8>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800a3bc:	f7fe fa28 	bl	8008810 <HAL_RCC_GetPCLK1Freq>
 800a3c0:	6866      	ldr	r6, [r4, #4]
 800a3c2:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a584 <UART_SetConfig+0x2e4>
 800a3c6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a3ca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a3ce:	0076      	lsls	r6, r6, #1
 800a3d0:	fbb0 f6f6 	udiv	r6, r0, r6
 800a3d4:	f7fe fa1c 	bl	8008810 <HAL_RCC_GetPCLK1Freq>
 800a3d8:	6865      	ldr	r5, [r4, #4]
 800a3da:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a3de:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a3e2:	006d      	lsls	r5, r5, #1
 800a3e4:	fbb0 f5f5 	udiv	r5, r0, r5
 800a3e8:	f7fe fa12 	bl	8008810 <HAL_RCC_GetPCLK1Freq>
 800a3ec:	6862      	ldr	r2, [r4, #4]
 800a3ee:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a3f2:	fba8 3606 	umull	r3, r6, r8, r6
 800a3f6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a3fa:	0053      	lsls	r3, r2, #1
 800a3fc:	fbb0 f3f3 	udiv	r3, r0, r3
 800a400:	fba8 2303 	umull	r2, r3, r8, r3
 800a404:	095b      	lsrs	r3, r3, #5
 800a406:	f04f 0a64 	mov.w	sl, #100	; 0x64
 800a40a:	fb0a 5513 	mls	r5, sl, r3, r5
 800a40e:	00ed      	lsls	r5, r5, #3
 800a410:	f7fe f9fe 	bl	8008810 <HAL_RCC_GetPCLK1Freq>
 800a414:	3532      	adds	r5, #50	; 0x32
 800a416:	fba8 3505 	umull	r3, r5, r8, r5
 800a41a:	6863      	ldr	r3, [r4, #4]
 800a41c:	0976      	lsrs	r6, r6, #5
 800a41e:	092d      	lsrs	r5, r5, #4
 800a420:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a424:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a428:	005a      	lsls	r2, r3, #1
 800a42a:	0136      	lsls	r6, r6, #4
 800a42c:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 800a430:	fbb0 f9f2 	udiv	r9, r0, r2
 800a434:	f7fe f9ec 	bl	8008810 <HAL_RCC_GetPCLK1Freq>
 800a438:	6861      	ldr	r1, [r4, #4]
 800a43a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a43e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a442:	0049      	lsls	r1, r1, #1
 800a444:	fbb0 f1f1 	udiv	r1, r0, r1
 800a448:	fba8 3101 	umull	r3, r1, r8, r1
 800a44c:	0949      	lsrs	r1, r1, #5
 800a44e:	fb0a 9211 	mls	r2, sl, r1, r9
 800a452:	00d2      	lsls	r2, r2, #3
 800a454:	3232      	adds	r2, #50	; 0x32
 800a456:	fba8 2302 	umull	r2, r3, r8, r2
 800a45a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800a45e:	4433      	add	r3, r6
 800a460:	441d      	add	r5, r3
 800a462:	60bd      	str	r5, [r7, #8]
 800a464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800a468:	f7fe f9ea 	bl	8008840 <HAL_RCC_GetPCLK2Freq>
 800a46c:	6866      	ldr	r6, [r4, #4]
 800a46e:	f8df 8114 	ldr.w	r8, [pc, #276]	; 800a584 <UART_SetConfig+0x2e4>
 800a472:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a476:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a47a:	0076      	lsls	r6, r6, #1
 800a47c:	fbb0 f6f6 	udiv	r6, r0, r6
 800a480:	f7fe f9de 	bl	8008840 <HAL_RCC_GetPCLK2Freq>
 800a484:	6865      	ldr	r5, [r4, #4]
 800a486:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a48a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a48e:	006d      	lsls	r5, r5, #1
 800a490:	fbb0 f5f5 	udiv	r5, r0, r5
 800a494:	f7fe f9d4 	bl	8008840 <HAL_RCC_GetPCLK2Freq>
 800a498:	6862      	ldr	r2, [r4, #4]
 800a49a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a49e:	fba8 3606 	umull	r3, r6, r8, r6
 800a4a2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a4a6:	0053      	lsls	r3, r2, #1
 800a4a8:	fbb0 f3f3 	udiv	r3, r0, r3
 800a4ac:	fba8 2303 	umull	r2, r3, r8, r3
 800a4b0:	095b      	lsrs	r3, r3, #5
 800a4b2:	f04f 0a64 	mov.w	sl, #100	; 0x64
 800a4b6:	fb0a 5513 	mls	r5, sl, r3, r5
 800a4ba:	00ed      	lsls	r5, r5, #3
 800a4bc:	f7fe f9c0 	bl	8008840 <HAL_RCC_GetPCLK2Freq>
 800a4c0:	3532      	adds	r5, #50	; 0x32
 800a4c2:	fba8 3505 	umull	r3, r5, r8, r5
 800a4c6:	6863      	ldr	r3, [r4, #4]
 800a4c8:	0976      	lsrs	r6, r6, #5
 800a4ca:	092d      	lsrs	r5, r5, #4
 800a4cc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a4d0:	005a      	lsls	r2, r3, #1
 800a4d2:	0136      	lsls	r6, r6, #4
 800a4d4:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 800a4d8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a4dc:	fbb0 f9f2 	udiv	r9, r0, r2
 800a4e0:	f7fe f9ae 	bl	8008840 <HAL_RCC_GetPCLK2Freq>
 800a4e4:	e7a8      	b.n	800a438 <UART_SetConfig+0x198>
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800a4e6:	f7fe f9ab 	bl	8008840 <HAL_RCC_GetPCLK2Freq>
 800a4ea:	6866      	ldr	r6, [r4, #4]
 800a4ec:	f8df 8094 	ldr.w	r8, [pc, #148]	; 800a584 <UART_SetConfig+0x2e4>
 800a4f0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a4f4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a4f8:	00b6      	lsls	r6, r6, #2
 800a4fa:	fbb0 f6f6 	udiv	r6, r0, r6
 800a4fe:	f7fe f99f 	bl	8008840 <HAL_RCC_GetPCLK2Freq>
 800a502:	6865      	ldr	r5, [r4, #4]
 800a504:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a508:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a50c:	00ad      	lsls	r5, r5, #2
 800a50e:	fbb0 f5f5 	udiv	r5, r0, r5
 800a512:	f7fe f995 	bl	8008840 <HAL_RCC_GetPCLK2Freq>
 800a516:	6862      	ldr	r2, [r4, #4]
 800a518:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a51c:	fba8 3606 	umull	r3, r6, r8, r6
 800a520:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a524:	0093      	lsls	r3, r2, #2
 800a526:	fbb0 f3f3 	udiv	r3, r0, r3
 800a52a:	fba8 2303 	umull	r2, r3, r8, r3
 800a52e:	095b      	lsrs	r3, r3, #5
 800a530:	f04f 0a64 	mov.w	sl, #100	; 0x64
 800a534:	fb0a 5513 	mls	r5, sl, r3, r5
 800a538:	012d      	lsls	r5, r5, #4
 800a53a:	f7fe f981 	bl	8008840 <HAL_RCC_GetPCLK2Freq>
 800a53e:	3532      	adds	r5, #50	; 0x32
 800a540:	fba8 3505 	umull	r3, r5, r8, r5
 800a544:	6863      	ldr	r3, [r4, #4]
 800a546:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a54a:	009a      	lsls	r2, r3, #2
 800a54c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a550:	fbb0 f9f2 	udiv	r9, r0, r2
 800a554:	f7fe f974 	bl	8008840 <HAL_RCC_GetPCLK2Freq>
 800a558:	6861      	ldr	r1, [r4, #4]
 800a55a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a55e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a562:	0089      	lsls	r1, r1, #2
 800a564:	fbb0 f1f1 	udiv	r1, r0, r1
 800a568:	fba8 3101 	umull	r3, r1, r8, r1
 800a56c:	0976      	lsrs	r6, r6, #5
 800a56e:	096d      	lsrs	r5, r5, #5
 800a570:	0949      	lsrs	r1, r1, #5
 800a572:	0136      	lsls	r6, r6, #4
 800a574:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 800a578:	fb0a 9211 	mls	r2, sl, r1, r9
 800a57c:	e709      	b.n	800a392 <UART_SetConfig+0xf2>
 800a57e:	bf00      	nop
 800a580:	40011000 	.word	0x40011000
 800a584:	51eb851f 	.word	0x51eb851f

0800a588 <UART_WaitOnFlagUntilTimeout.constprop.3>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 800a588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a58c:	4607      	mov	r7, r0
 800a58e:	460e      	mov	r6, r1
 800a590:	4690      	mov	r8, r2
 800a592:	461d      	mov	r5, r3
 800a594:	683c      	ldr	r4, [r7, #0]
 800a596:	e001      	b.n	800a59c <UART_WaitOnFlagUntilTimeout.constprop.3+0x14>
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800a598:	1c6b      	adds	r3, r5, #1
 800a59a:	d106      	bne.n	800a5aa <UART_WaitOnFlagUntilTimeout.constprop.3+0x22>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800a59c:	6820      	ldr	r0, [r4, #0]
 800a59e:	ea36 0300 	bics.w	r3, r6, r0
 800a5a2:	d1f9      	bne.n	800a598 <UART_WaitOnFlagUntilTimeout.constprop.3+0x10>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 800a5a4:	2000      	movs	r0, #0
}
 800a5a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800a5aa:	b135      	cbz	r5, 800a5ba <UART_WaitOnFlagUntilTimeout.constprop.3+0x32>
 800a5ac:	f7f8 fb96 	bl	8002cdc <HAL_GetTick>
 800a5b0:	ebc8 0000 	rsb	r0, r8, r0
 800a5b4:	4285      	cmp	r5, r0
 800a5b6:	d2ed      	bcs.n	800a594 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
 800a5b8:	683c      	ldr	r4, [r7, #0]
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a5ba:	68e3      	ldr	r3, [r4, #12]
 800a5bc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a5c0:	60e3      	str	r3, [r4, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5c2:	6839      	ldr	r1, [r7, #0]
 800a5c4:	694b      	ldr	r3, [r1, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800a5c6:	2220      	movs	r2, #32
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5c8:	f023 0301 	bic.w	r3, r3, #1
        
        huart->gState  = HAL_UART_STATE_READY;
        huart->RxState = HAL_UART_STATE_READY;
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a5cc:	2400      	movs	r4, #0
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5ce:	614b      	str	r3, [r1, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800a5d0:	f887 2039 	strb.w	r2, [r7, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a5d4:	f887 4038 	strb.w	r4, [r7, #56]	; 0x38
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
        
        huart->gState  = HAL_UART_STATE_READY;
        huart->RxState = HAL_UART_STATE_READY;
 800a5d8:	f887 203a 	strb.w	r2, [r7, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a5dc:	2003      	movs	r0, #3
 800a5de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5e2:	bf00      	nop
 800a5e4:	4770      	bx	lr
 800a5e6:	bf00      	nop

0800a5e8 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
 800a5e8:	b370      	cbz	r0, 800a648 <HAL_UART_Init+0x60>
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a5ea:	b510      	push	{r4, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800a5ec:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800a5f0:	4604      	mov	r4, r0
 800a5f2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a5f6:	b313      	cbz	r3, 800a63e <HAL_UART_Init+0x56>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a5f8:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a5fa:	2324      	movs	r3, #36	; 0x24
 800a5fc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a600:	68d3      	ldr	r3, [r2, #12]
 800a602:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a606:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a608:	4620      	mov	r0, r4
 800a60a:	f7ff fe49 	bl	800a2a0 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a60e:	6822      	ldr	r2, [r4, #0]
 800a610:	6913      	ldr	r3, [r2, #16]
 800a612:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800a616:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a618:	6822      	ldr	r2, [r4, #0]
 800a61a:	6953      	ldr	r3, [r2, #20]
 800a61c:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800a620:	6153      	str	r3, [r2, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a622:	6820      	ldr	r0, [r4, #0]
 800a624:	68c3      	ldr	r3, [r0, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a626:	2100      	movs	r1, #0
  huart->gState= HAL_UART_STATE_READY;
 800a628:	2220      	movs	r2, #32
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a62a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a62e:	60c3      	str	r3, [r0, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a630:	63e1      	str	r1, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800a632:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800a636:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
  
  return HAL_OK;
 800a63a:	4608      	mov	r0, r1
 800a63c:	bd10      	pop	{r4, pc}
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a63e:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800a642:	f7f8 f8cf 	bl	80027e4 <HAL_UART_MspInit>
 800a646:	e7d7      	b.n	800a5f8 <HAL_UART_Init+0x10>
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 800a648:	2001      	movs	r0, #1
 800a64a:	4770      	bx	lr

0800a64c <HAL_HalfDuplex_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
 800a64c:	2800      	cmp	r0, #0
 800a64e:	d033      	beq.n	800a6b8 <HAL_HalfDuplex_Init+0x6c>
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800a650:	b510      	push	{r4, lr}
  /* Check the parameters */ 
  assert_param(IS_UART_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if(huart->gState == HAL_UART_STATE_RESET)
 800a652:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800a656:	4604      	mov	r4, r0
 800a658:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a65c:	b33b      	cbz	r3, 800a6ae <HAL_HalfDuplex_Init+0x62>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a65e:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a660:	2324      	movs	r3, #36	; 0x24
 800a662:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a666:	68d3      	ldr	r3, [r2, #12]
 800a668:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a66c:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a66e:	4620      	mov	r0, r4
 800a670:	f7ff fe16 	bl	800a2a0 <UART_SetConfig>
  
  /* In half-duplex mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a674:	6822      	ldr	r2, [r4, #0]
 800a676:	6913      	ldr	r3, [r2, #16]
 800a678:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800a67c:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800a67e:	6822      	ldr	r2, [r4, #0]
 800a680:	6953      	ldr	r3, [r2, #20]
 800a682:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800a686:	6153      	str	r3, [r2, #20]
  
  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800a688:	6822      	ldr	r2, [r4, #0]
 800a68a:	6953      	ldr	r3, [r2, #20]
 800a68c:	f043 0308 	orr.w	r3, r3, #8
 800a690:	6153      	str	r3, [r2, #20]
 
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a692:	6820      	ldr	r0, [r4, #0]
 800a694:	68c3      	ldr	r3, [r0, #12]
  
  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a696:	2100      	movs	r1, #0
  huart->gState= HAL_UART_STATE_READY;
 800a698:	2220      	movs	r2, #32
  
  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a69a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a69e:	60c3      	str	r3, [r0, #12]
  
  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6a0:	63e1      	str	r1, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800a6a2:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800a6a6:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
  
  return HAL_OK;
 800a6aa:	4608      	mov	r0, r1
 800a6ac:	bd10      	pop	{r4, pc}
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if(huart->gState == HAL_UART_STATE_RESET)
  { 
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a6ae:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800a6b2:	f7f8 f897 	bl	80027e4 <HAL_UART_MspInit>
 800a6b6:	e7d2      	b.n	800a65e <HAL_HalfDuplex_Init+0x12>
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 800a6b8:	2001      	movs	r0, #1
 800a6ba:	4770      	bx	lr

0800a6bc <HAL_LIN_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	d03e      	beq.n	800a73e <HAL_LIN_Init+0x82>
  *            @arg UART_LINBREAKDETECTLENGTH_10B: 10-bit break detection
  *            @arg UART_LINBREAKDETECTLENGTH_11B: 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 800a6c0:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_INSTANCE(huart->Instance));
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));
  assert_param(IS_UART_LIN_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_LIN_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800a6c2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800a6c6:	4604      	mov	r4, r0
 800a6c8:	460d      	mov	r5, r1
 800a6ca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d030      	beq.n	800a734 <HAL_LIN_Init+0x78>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a6d2:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a6d4:	2324      	movs	r3, #36	; 0x24
 800a6d6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a6da:	68d3      	ldr	r3, [r2, #12]
 800a6dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a6e0:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a6e2:	4620      	mov	r0, r4
 800a6e4:	f7ff fddc 	bl	800a2a0 <UART_SetConfig>
  
  /* In LIN mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800a6e8:	6822      	ldr	r2, [r4, #0]
 800a6ea:	6913      	ldr	r3, [r2, #16]
 800a6ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a6f0:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800a6f2:	6822      	ldr	r2, [r4, #0]
 800a6f4:	6953      	ldr	r3, [r2, #20]
 800a6f6:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800a6fa:	6153      	str	r3, [r2, #20]
  
  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 800a6fc:	6822      	ldr	r2, [r4, #0]
 800a6fe:	6913      	ldr	r3, [r2, #16]
 800a700:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a704:	6113      	str	r3, [r2, #16]
  
  /* Set the USART LIN Break detection length. */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
 800a706:	6822      	ldr	r2, [r4, #0]
 800a708:	6913      	ldr	r3, [r2, #16]
 800a70a:	f023 0320 	bic.w	r3, r3, #32
 800a70e:	6113      	str	r3, [r2, #16]
  SET_BIT(huart->Instance->CR2, BreakDetectLength);
 800a710:	6823      	ldr	r3, [r4, #0]
 800a712:	6919      	ldr	r1, [r3, #16]
 800a714:	430d      	orrs	r5, r1
 800a716:	611d      	str	r5, [r3, #16]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a718:	6820      	ldr	r0, [r4, #0]
 800a71a:	68c3      	ldr	r3, [r0, #12]
  
  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a71c:	2100      	movs	r1, #0
  huart->gState= HAL_UART_STATE_READY;
 800a71e:	2220      	movs	r2, #32
  /* Set the USART LIN Break detection length. */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
  SET_BIT(huart->Instance->CR2, BreakDetectLength);
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a720:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a724:	60c3      	str	r3, [r0, #12]
  
  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a726:	63e1      	str	r1, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800a728:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800a72c:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
  
  return HAL_OK;
 800a730:	4608      	mov	r0, r1
 800a732:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_UART_LIN_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a734:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800a738:	f7f8 f854 	bl	80027e4 <HAL_UART_MspInit>
 800a73c:	e7c9      	b.n	800a6d2 <HAL_LIN_Init+0x16>
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 800a73e:	2001      	movs	r0, #1
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop

0800a744 <HAL_MultiProcessor_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
 800a744:	2800      	cmp	r0, #0
 800a746:	d043      	beq.n	800a7d0 <HAL_MultiProcessor_Init+0x8c>
  *            @arg UART_WAKEUPMETHOD_IDLELINE: Wake-up by an idle line detection
  *            @arg UART_WAKEUPMETHOD_ADDRESSMARK: Wake-up by an address mark
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 800a748:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
  assert_param(IS_UART_ADDRESS(Address));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if(huart->gState == HAL_UART_STATE_RESET)
 800a74a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800a74e:	4615      	mov	r5, r2
 800a750:	4604      	mov	r4, r0
 800a752:	460e      	mov	r6, r1
 800a754:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d034      	beq.n	800a7c6 <HAL_MultiProcessor_Init+0x82>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a75c:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a75e:	2324      	movs	r3, #36	; 0x24
 800a760:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a764:	68d3      	ldr	r3, [r2, #12]
 800a766:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a76a:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a76c:	4620      	mov	r0, r4
 800a76e:	f7ff fd97 	bl	800a2a0 <UART_SetConfig>
  
  /* In Multi-Processor mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a772:	6822      	ldr	r2, [r4, #0]
 800a774:	6913      	ldr	r3, [r2, #16]
 800a776:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800a77a:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a77c:	6822      	ldr	r2, [r4, #0]
 800a77e:	6953      	ldr	r3, [r2, #20]
 800a780:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800a784:	6153      	str	r3, [r2, #20]
  
  /* Clear the USART address */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
 800a786:	6822      	ldr	r2, [r4, #0]
 800a788:	6913      	ldr	r3, [r2, #16]
 800a78a:	f023 030f 	bic.w	r3, r3, #15
 800a78e:	6113      	str	r3, [r2, #16]
  /* Set the USART address node */
  SET_BIT(huart->Instance->CR2, Address);
 800a790:	6823      	ldr	r3, [r4, #0]
 800a792:	6919      	ldr	r1, [r3, #16]
 800a794:	430e      	orrs	r6, r1
 800a796:	611e      	str	r6, [r3, #16]
  
  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
 800a798:	6822      	ldr	r2, [r4, #0]
 800a79a:	68d3      	ldr	r3, [r2, #12]
 800a79c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a7a0:	60d3      	str	r3, [r2, #12]
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
 800a7a2:	6823      	ldr	r3, [r4, #0]
 800a7a4:	68da      	ldr	r2, [r3, #12]
 800a7a6:	4315      	orrs	r5, r2
 800a7a8:	60dd      	str	r5, [r3, #12]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a7aa:	6820      	ldr	r0, [r4, #0]
 800a7ac:	68c3      	ldr	r3, [r0, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7ae:	2100      	movs	r1, #0
  huart->gState= HAL_UART_STATE_READY;
 800a7b0:	2220      	movs	r2, #32
  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a7b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a7b6:	60c3      	str	r3, [r0, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7b8:	63e1      	str	r1, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800a7ba:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800a7be:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
  
  return HAL_OK;
 800a7c2:	4608      	mov	r0, r1
 800a7c4:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if(huart->gState == HAL_UART_STATE_RESET)
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a7c6:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800a7ca:	f7f8 f80b 	bl	80027e4 <HAL_UART_MspInit>
 800a7ce:	e7c5      	b.n	800a75c <HAL_MultiProcessor_Init+0x18>
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 800a7d0:	2001      	movs	r0, #1
 800a7d2:	4770      	bx	lr
 800a7d4:	4770      	bx	lr
 800a7d6:	bf00      	nop

0800a7d8 <HAL_UART_DeInit>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
 800a7d8:	b180      	cbz	r0, 800a7fc <HAL_UART_DeInit+0x24>
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800a7da:	b510      	push	{r4, lr}
  }
  
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800a7dc:	2324      	movs	r3, #36	; 0x24
 800a7de:	4604      	mov	r4, r0
 800a7e0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800a7e4:	f7f8 f830 	bl	8002848 <HAL_UART_MspDeInit>
  
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	63e3      	str	r3, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
  huart->RxState = HAL_UART_STATE_RESET;

  /* Process Lock */
  __HAL_UNLOCK(huart);
 800a7ec:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
  
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState = HAL_UART_STATE_RESET;
 800a7f0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 800a7f4:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a

  /* Process Lock */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 800a7fc:	2001      	movs	r0, #1
 800a7fe:	4770      	bx	lr

0800a800 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a804:	460e      	mov	r6, r1
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 800a806:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 800a80a:	2920      	cmp	r1, #32
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a80c:	b082      	sub	sp, #8
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 800a80e:	d003      	beq.n	800a818 <HAL_UART_Transmit+0x18>
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800a810:	2002      	movs	r0, #2
  }
}
 800a812:	b002      	add	sp, #8
 800a814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
  {
    if((pData == NULL ) || (Size == 0U)) 
 800a818:	2e00      	cmp	r6, #0
 800a81a:	d038      	beq.n	800a88e <HAL_UART_Transmit+0x8e>
 800a81c:	2a00      	cmp	r2, #0
 800a81e:	d036      	beq.n	800a88e <HAL_UART_Transmit+0x8e>
 800a820:	461f      	mov	r7, r3
    {
      return  HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800a822:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800a826:	2b01      	cmp	r3, #1
 800a828:	4604      	mov	r4, r0
 800a82a:	d0f1      	beq.n	800a810 <HAL_UART_Transmit+0x10>
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a82c:	2000      	movs	r0, #0
    {
      return  HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800a82e:	2101      	movs	r1, #1
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a830:	2321      	movs	r3, #33	; 0x21
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a832:	63e0      	str	r0, [r4, #60]	; 0x3c
    {
      return  HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800a834:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a838:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 800a83c:	9201      	str	r2, [sp, #4]
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a83e:	f7f8 fa4d 	bl	8002cdc <HAL_GetTick>

    huart->TxXferSize = Size;
 800a842:	9a01      	ldr	r2, [sp, #4]
 800a844:	84a2      	strh	r2, [r4, #36]	; 0x24
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a846:	4680      	mov	r8, r0

    huart->TxXferSize = Size;
 800a848:	4615      	mov	r5, r2
 800a84a:	e008      	b.n	800a85e <HAL_UART_Transmit+0x5e>
          pData +=1U;
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a84c:	f7ff fe9c 	bl	800a588 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800a850:	b9f8      	cbnz	r0, 800a892 <HAL_UART_Transmit+0x92>
        {
          return HAL_TIMEOUT;
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 800a852:	6823      	ldr	r3, [r4, #0]
 800a854:	7832      	ldrb	r2, [r6, #0]
 800a856:	605a      	str	r2, [r3, #4]
 800a858:	3601      	adds	r6, #1
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
 800a85a:	8ce5      	ldrh	r5, [r4, #38]	; 0x26
 800a85c:	b1dd      	cbz	r5, 800a896 <HAL_UART_Transmit+0x96>
    {
      huart->TxXferCount--;
 800a85e:	3d01      	subs	r5, #1
 800a860:	84e5      	strh	r5, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a862:	68a5      	ldr	r5, [r4, #8]
 800a864:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
          pData +=1U;
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a868:	463b      	mov	r3, r7
 800a86a:	4642      	mov	r2, r8
 800a86c:	f04f 0180 	mov.w	r1, #128	; 0x80
 800a870:	4620      	mov	r0, r4
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
    {
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a872:	d1eb      	bne.n	800a84c <HAL_UART_Transmit+0x4c>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a874:	f7ff fe88 	bl	800a588 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800a878:	b958      	cbnz	r0, 800a892 <HAL_UART_Transmit+0x92>
        { 
          return HAL_TIMEOUT;
        }
        tmp = (uint16_t*) pData;
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 800a87a:	8833      	ldrh	r3, [r6, #0]
 800a87c:	6822      	ldr	r2, [r4, #0]
 800a87e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a882:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800a884:	6923      	ldr	r3, [r4, #16]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d1e6      	bne.n	800a858 <HAL_UART_Transmit+0x58>
        {
          pData +=2U;
 800a88a:	3602      	adds	r6, #2
 800a88c:	e7e5      	b.n	800a85a <HAL_UART_Transmit+0x5a>
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
  {
    if((pData == NULL ) || (Size == 0U)) 
    {
      return  HAL_ERROR;
 800a88e:	2001      	movs	r0, #1
 800a890:	e7bf      	b.n	800a812 <HAL_UART_Transmit+0x12>
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
        { 
          return HAL_TIMEOUT;
 800a892:	2003      	movs	r0, #3
 800a894:	e7bd      	b.n	800a812 <HAL_UART_Transmit+0x12>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a896:	463b      	mov	r3, r7
 800a898:	4642      	mov	r2, r8
 800a89a:	2140      	movs	r1, #64	; 0x40
 800a89c:	4620      	mov	r0, r4
 800a89e:	f7ff fe73 	bl	800a588 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800a8a2:	2800      	cmp	r0, #0
 800a8a4:	d1f5      	bne.n	800a892 <HAL_UART_Transmit+0x92>
    { 
      return HAL_TIMEOUT;
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800a8a6:	2320      	movs	r3, #32
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a8a8:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    { 
      return HAL_TIMEOUT;
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800a8ac:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
    
    return HAL_OK;
 800a8b0:	e7af      	b.n	800a812 <HAL_UART_Transmit+0x12>
 800a8b2:	bf00      	nop

0800a8b4 <HAL_UART_Receive>:
  * @param  Size: Amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{ 
 800a8b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8b8:	460e      	mov	r6, r1
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 800a8ba:	f890 103a 	ldrb.w	r1, [r0, #58]	; 0x3a
 800a8be:	2920      	cmp	r1, #32
  * @param  Size: Amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{ 
 800a8c0:	b082      	sub	sp, #8
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 800a8c2:	d003      	beq.n	800a8cc <HAL_UART_Receive+0x18>
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;   
 800a8c4:	2002      	movs	r0, #2
  }
}
 800a8c6:	b002      	add	sp, #8
 800a8c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tickstart = 0U;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
  { 
    if((pData == NULL ) || (Size == 0U)) 
 800a8cc:	2e00      	cmp	r6, #0
 800a8ce:	d035      	beq.n	800a93c <HAL_UART_Receive+0x88>
 800a8d0:	2a00      	cmp	r2, #0
 800a8d2:	d033      	beq.n	800a93c <HAL_UART_Receive+0x88>
 800a8d4:	461f      	mov	r7, r3
    {
      return  HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800a8d6:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800a8da:	2b01      	cmp	r3, #1
 800a8dc:	4605      	mov	r5, r0
 800a8de:	d0f1      	beq.n	800a8c4 <HAL_UART_Receive+0x10>
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8e0:	2000      	movs	r0, #0
    {
      return  HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800a8e2:	2101      	movs	r1, #1
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a8e4:	2322      	movs	r3, #34	; 0x22
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8e6:	63e8      	str	r0, [r5, #60]	; 0x3c
    {
      return  HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800a8e8:	f885 1038 	strb.w	r1, [r5, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a8ec:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
 800a8f0:	9201      	str	r2, [sp, #4]
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a8f2:	f7f8 f9f3 	bl	8002cdc <HAL_GetTick>
        
    huart->RxXferSize = Size; 
 800a8f6:	9a01      	ldr	r2, [sp, #4]
 800a8f8:	85aa      	strh	r2, [r5, #44]	; 0x2c
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a8fa:	4680      	mov	r8, r0
        
    huart->RxXferSize = Size; 
 800a8fc:	4614      	mov	r4, r2
 800a8fe:	e005      	b.n	800a90c <HAL_UART_Receive+0x58>
        { 
          return HAL_TIMEOUT;
        }
        if(huart->Init.Parity == UART_PARITY_NONE)
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 800a900:	682b      	ldr	r3, [r5, #0]
 800a902:	685b      	ldr	r3, [r3, #4]
 800a904:	7033      	strb	r3, [r6, #0]
 800a906:	3601      	adds	r6, #1
        
    huart->RxXferSize = Size; 
    huart->RxXferCount = Size;
    
    /* Check the remain data to be received */
    while(huart->RxXferCount > 0U)
 800a908:	8dec      	ldrh	r4, [r5, #46]	; 0x2e
 800a90a:	b35c      	cbz	r4, 800a964 <HAL_UART_Receive+0xb0>
    {
      huart->RxXferCount--;
 800a90c:	3c01      	subs	r4, #1
 800a90e:	85ec      	strh	r4, [r5, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a910:	68ac      	ldr	r4, [r5, #8]
 800a912:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
        }

      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a916:	463b      	mov	r3, r7
 800a918:	4642      	mov	r2, r8
 800a91a:	f04f 0120 	mov.w	r1, #32
 800a91e:	4628      	mov	r0, r5
    
    /* Check the remain data to be received */
    while(huart->RxXferCount > 0U)
    {
      huart->RxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a920:	d00e      	beq.n	800a940 <HAL_UART_Receive+0x8c>
        }

      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a922:	f7ff fe31 	bl	800a588 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800a926:	bb20      	cbnz	r0, 800a972 <HAL_UART_Receive+0xbe>
        { 
          return HAL_TIMEOUT;
        }
        if(huart->Init.Parity == UART_PARITY_NONE)
 800a928:	692b      	ldr	r3, [r5, #16]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d0e8      	beq.n	800a900 <HAL_UART_Receive+0x4c>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 800a92e:	682b      	ldr	r3, [r5, #0]
 800a930:	685b      	ldr	r3, [r3, #4]
 800a932:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a936:	7033      	strb	r3, [r6, #0]
 800a938:	3601      	adds	r6, #1
 800a93a:	e7e5      	b.n	800a908 <HAL_UART_Receive+0x54>
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
  { 
    if((pData == NULL ) || (Size == 0U)) 
    {
      return  HAL_ERROR;
 800a93c:	2001      	movs	r0, #1
 800a93e:	e7c2      	b.n	800a8c6 <HAL_UART_Receive+0x12>
    while(huart->RxXferCount > 0U)
    {
      huart->RxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a940:	f7ff fe22 	bl	800a588 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800a944:	b9a8      	cbnz	r0, 800a972 <HAL_UART_Receive+0xbe>
        { 
          return HAL_TIMEOUT;
        }
        tmp = (uint16_t*) pData;
        if(huart->Init.Parity == UART_PARITY_NONE)
 800a946:	692b      	ldr	r3, [r5, #16]
 800a948:	b933      	cbnz	r3, 800a958 <HAL_UART_Receive+0xa4>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 800a94a:	682b      	ldr	r3, [r5, #0]
 800a94c:	685b      	ldr	r3, [r3, #4]
 800a94e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a952:	f826 3b02 	strh.w	r3, [r6], #2
 800a956:	e7d7      	b.n	800a908 <HAL_UART_Receive+0x54>
          pData +=2U;
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 800a958:	682b      	ldr	r3, [r5, #0]
 800a95a:	685b      	ldr	r3, [r3, #4]
 800a95c:	b2db      	uxtb	r3, r3
 800a95e:	f826 3b01 	strh.w	r3, [r6], #1
 800a962:	e7d1      	b.n	800a908 <HAL_UART_Receive+0x54>
        
      }
    }
    
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a964:	2320      	movs	r3, #32
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a966:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    
    return HAL_OK;
 800a96a:	4620      	mov	r0, r4
        
      }
    }
    
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a96c:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
    
    return HAL_OK;
 800a970:	e7a9      	b.n	800a8c6 <HAL_UART_Receive+0x12>
      huart->RxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
        { 
          return HAL_TIMEOUT;
 800a972:	2003      	movs	r0, #3
 800a974:	e7a7      	b.n	800a8c6 <HAL_UART_Receive+0x12>
 800a976:	bf00      	nop

0800a978 <HAL_UART_Transmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800a978:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800a97c:	2b20      	cmp	r3, #32
 800a97e:	d001      	beq.n	800a984 <HAL_UART_Transmit_IT+0xc>
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;   
 800a980:	2002      	movs	r0, #2
 800a982:	4770      	bx	lr
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U)) 
 800a984:	b1b9      	cbz	r1, 800a9b6 <HAL_UART_Transmit_IT+0x3e>
 800a986:	b1b2      	cbz	r2, 800a9b6 <HAL_UART_Transmit_IT+0x3e>
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800a988:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800a98c:	2b01      	cmp	r3, #1
 800a98e:	d0f7      	beq.n	800a980 <HAL_UART_Transmit_IT+0x8>
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a990:	b430      	push	{r4, r5}
    
    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a992:	2300      	movs	r3, #0

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit data register empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800a994:	6804      	ldr	r4, [r0, #0]
    
    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a996:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a998:	2521      	movs	r5, #33	; 0x21
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pTxBuffPtr = pData;
 800a99a:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 800a99c:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 800a99e:	84c2      	strh	r2, [r0, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a9a0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a9a4:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit data register empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800a9a8:	68e2      	ldr	r2, [r4, #12]
 800a9aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a9ae:	60e2      	str	r2, [r4, #12]
    
    return HAL_OK;
 800a9b0:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;   
  }
}
 800a9b2:	bc30      	pop	{r4, r5}
 800a9b4:	4770      	bx	lr
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U)) 
    {
      return HAL_ERROR;
 800a9b6:	2001      	movs	r0, #1
 800a9b8:	4770      	bx	lr
 800a9ba:	bf00      	nop

0800a9bc <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 800a9bc:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800a9c0:	2b20      	cmp	r3, #32
 800a9c2:	d001      	beq.n	800a9c8 <HAL_UART_Receive_IT+0xc>
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY; 
 800a9c4:	2002      	movs	r0, #2
 800a9c6:	4770      	bx	lr
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U)) 
 800a9c8:	b309      	cbz	r1, 800aa0e <HAL_UART_Receive_IT+0x52>
 800a9ca:	b302      	cbz	r2, 800aa0e <HAL_UART_Receive_IT+0x52>
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800a9cc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800a9d0:	2b01      	cmp	r3, #1
 800a9d2:	d0f7      	beq.n	800a9c4 <HAL_UART_Receive_IT+0x8>
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a9d4:	b430      	push	{r4, r5}
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9d6:	2300      	movs	r3, #0
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
        
    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a9d8:	6804      	ldr	r4, [r0, #0]
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
 800a9da:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a9dc:	2522      	movs	r5, #34	; 0x22
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9de:	63c3      	str	r3, [r0, #60]	; 0x3c
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
 800a9e0:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
 800a9e2:	85c2      	strh	r2, [r0, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a9e4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a9e8:	f880 503a 	strb.w	r5, [r0, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
        
    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a9ec:	68e2      	ldr	r2, [r4, #12]
 800a9ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a9f2:	60e2      	str	r2, [r4, #12]
    
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9f4:	6801      	ldr	r1, [r0, #0]
 800a9f6:	694a      	ldr	r2, [r1, #20]
 800a9f8:	f042 0201 	orr.w	r2, r2, #1
 800a9fc:	614a      	str	r2, [r1, #20]

    /* Enable the UART Data Register not empty Interrupt */
     SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800a9fe:	6801      	ldr	r1, [r0, #0]
 800aa00:	68ca      	ldr	r2, [r1, #12]
 800aa02:	f042 0220 	orr.w	r2, r2, #32
 800aa06:	60ca      	str	r2, [r1, #12]
    
    return HAL_OK;
 800aa08:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY; 
  }
}
 800aa0a:	bc30      	pop	{r4, r5}
 800aa0c:	4770      	bx	lr
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U)) 
    {
      return HAL_ERROR;
 800aa0e:	2001      	movs	r0, #1
 800aa10:	4770      	bx	lr
 800aa12:	bf00      	nop

0800aa14 <HAL_UART_Transmit_DMA>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800aa16:	f890 4039 	ldrb.w	r4, [r0, #57]	; 0x39
 800aa1a:	2c20      	cmp	r4, #32
 800aa1c:	d001      	beq.n	800aa22 <HAL_UART_Transmit_DMA+0xe>
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800aa1e:	2002      	movs	r0, #2
  }
}
 800aa20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U))
 800aa22:	2900      	cmp	r1, #0
 800aa24:	d02f      	beq.n	800aa86 <HAL_UART_Transmit_DMA+0x72>
 800aa26:	2a00      	cmp	r2, #0
 800aa28:	d02d      	beq.n	800aa86 <HAL_UART_Transmit_DMA+0x72>
    {
      return HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800aa2a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800aa2e:	2b01      	cmp	r3, #1
 800aa30:	d0f5      	beq.n	800aa1e <HAL_UART_Transmit_DMA+0xa>
 800aa32:	4604      	mov	r4, r0
 800aa34:	4613      	mov	r3, r2

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800aa36:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800aa38:	4814      	ldr	r0, [pc, #80]	; (800aa8c <HAL_UART_Transmit_DMA+0x78>)

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
 800aa3a:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa3c:	2500      	movs	r5, #0
    {
      return HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800aa3e:	2701      	movs	r7, #1
    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aa40:	2621      	movs	r6, #33	; 0x21
    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 800aa42:	84e3      	strh	r3, [r4, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa44:	63e5      	str	r5, [r4, #60]	; 0x3c
    }

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
 800aa46:	6221      	str	r1, [r4, #32]
    {
      return HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800aa48:	f884 7038 	strb.w	r7, [r4, #56]	; 0x38
    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aa4c:	f884 6039 	strb.w	r6, [r4, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800aa50:	63d0      	str	r0, [r2, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800aa52:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800aa54:	480e      	ldr	r0, [pc, #56]	; (800aa90 <HAL_UART_Transmit_DMA+0x7c>)
 800aa56:	6410      	str	r0, [r2, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800aa58:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800aa5a:	480e      	ldr	r0, [pc, #56]	; (800aa94 <HAL_UART_Transmit_DMA+0x80>)
 800aa5c:	64d0      	str	r0, [r2, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800aa5e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800aa60:	6515      	str	r5, [r2, #80]	; 0x50

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 800aa62:	6822      	ldr	r2, [r4, #0]
 800aa64:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800aa66:	3204      	adds	r2, #4
 800aa68:	f7f8 fc20 	bl	80032ac <HAL_DMA_Start_IT>
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800aa6c:	6823      	ldr	r3, [r4, #0]
 800aa6e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800aa72:	601a      	str	r2, [r3, #0]
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aa74:	6822      	ldr	r2, [r4, #0]
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800aa76:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aa7a:	6953      	ldr	r3, [r2, #20]
 800aa7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa80:	6153      	str	r3, [r2, #20]
    
    return HAL_OK;
 800aa82:	4628      	mov	r0, r5
 800aa84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U))
    {
      return HAL_ERROR;
 800aa86:	2001      	movs	r0, #1
 800aa88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa8a:	bf00      	nop
 800aa8c:	0800ac81 	.word	0x0800ac81
 800aa90:	0800acb1 	.word	0x0800acb1
 800aa94:	0800ad95 	.word	0x0800ad95

0800aa98 <HAL_UART_Receive_DMA>:
  * @param  Size: Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{  
 800aa98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 800aa9a:	f890 403a 	ldrb.w	r4, [r0, #58]	; 0x3a
 800aa9e:	2c20      	cmp	r4, #32
 800aaa0:	d001      	beq.n	800aaa6 <HAL_UART_Receive_DMA+0xe>
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY; 
 800aaa2:	2002      	movs	r0, #2
  }
}
 800aaa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
  {
    if((pData == NULL ) || (Size == 0U)) 
 800aaa6:	2900      	cmp	r1, #0
 800aaa8:	d034      	beq.n	800ab14 <HAL_UART_Receive_DMA+0x7c>
 800aaaa:	2a00      	cmp	r2, #0
 800aaac:	d032      	beq.n	800ab14 <HAL_UART_Receive_DMA+0x7c>
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800aaae:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	d0f5      	beq.n	800aaa2 <HAL_UART_Receive_DMA+0xa>
 800aab6:	4604      	mov	r4, r0
 800aab8:	4613      	mov	r3, r2
 800aaba:	460a      	mov	r2, r1
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
        
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800aabc:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800aabe:	4816      	ldr	r0, [pc, #88]	; (800ab18 <HAL_UART_Receive_DMA+0x80>)
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
 800aac0:	62a2      	str	r2, [r4, #40]	; 0x28
    huart->RxXferSize = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aac2:	2500      	movs	r5, #0
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800aac4:	2701      	movs	r7, #1
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aac6:	2622      	movs	r6, #34	; 0x22
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
 800aac8:	85a3      	strh	r3, [r4, #44]	; 0x2c
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aaca:	63e5      	str	r5, [r4, #60]	; 0x3c
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800aacc:	f884 7038 	strb.w	r7, [r4, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aad0:	f884 603a 	strb.w	r6, [r4, #58]	; 0x3a
        
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800aad4:	63c8      	str	r0, [r1, #60]	; 0x3c
    
    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800aad6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aad8:	4810      	ldr	r0, [pc, #64]	; (800ab1c <HAL_UART_Receive_DMA+0x84>)
 800aada:	6408      	str	r0, [r1, #64]	; 0x40
    
    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800aadc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aade:	4810      	ldr	r0, [pc, #64]	; (800ab20 <HAL_UART_Receive_DMA+0x88>)
 800aae0:	64c8      	str	r0, [r1, #76]	; 0x4c
    
    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800aae2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aae4:	650d      	str	r5, [r1, #80]	; 0x50

    /* Enable the DMA Stream */
    tmp = (uint32_t*)&pData;
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size); 
 800aae6:	6821      	ldr	r1, [r4, #0]
 800aae8:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800aaea:	3104      	adds	r1, #4
 800aaec:	f7f8 fbde 	bl	80032ac <HAL_DMA_Start_IT>

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aaf0:	6822      	ldr	r2, [r4, #0]
 800aaf2:	68d3      	ldr	r3, [r2, #12]
 800aaf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aaf8:	60d3      	str	r3, [r2, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aafa:	6822      	ldr	r2, [r4, #0]
 800aafc:	6953      	ldr	r3, [r2, #20]
 800aafe:	433b      	orrs	r3, r7
 800ab00:	6153      	str	r3, [r2, #20]
    
    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab02:	6822      	ldr	r2, [r4, #0]
 800ab04:	6953      	ldr	r3, [r2, #20]
 800ab06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab0a:	6153      	str	r3, [r2, #20]
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ab0c:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    
    return HAL_OK;
 800ab10:	4628      	mov	r0, r5
 800ab12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
  {
    if((pData == NULL ) || (Size == 0U)) 
    {
      return HAL_ERROR;
 800ab14:	2001      	movs	r0, #1
 800ab16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab18:	0800acc1 	.word	0x0800acc1
 800ab1c:	0800ad85 	.word	0x0800ad85
 800ab20:	0800ad95 	.word	0x0800ad95

0800ab24 <HAL_UART_DMAPause>:
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
   uint32_t dmarequest = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab24:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800ab28:	2b01      	cmp	r3, #1
 800ab2a:	d012      	beq.n	800ab52 <HAL_UART_DMAPause+0x2e>
 800ab2c:	2201      	movs	r2, #1
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ab2e:	6803      	ldr	r3, [r0, #0]
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
   uint32_t dmarequest = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab30:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ab34:	6959      	ldr	r1, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ab36:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
 800ab3a:	2a21      	cmp	r2, #33	; 0x21
 800ab3c:	d01c      	beq.n	800ab78 <HAL_UART_DMAPause+0x54>
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
  }
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ab3e:	6959      	ldr	r1, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ab40:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 800ab44:	2a22      	cmp	r2, #34	; 0x22
 800ab46:	d006      	beq.n	800ab56 <HAL_UART_DMAPause+0x32>
    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab48:	2300      	movs	r3, #0
 800ab4a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  
  return HAL_OK; 
 800ab4e:	4618      	mov	r0, r3
 800ab50:	4770      	bx	lr
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
   uint32_t dmarequest = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab52:	2002      	movs	r0, #2
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
  
  return HAL_OK; 
}
 800ab54:	4770      	bx	lr
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
  }
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ab56:	064a      	lsls	r2, r1, #25
 800ab58:	d5f6      	bpl.n	800ab48 <HAL_UART_DMAPause+0x24>
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ab5a:	68da      	ldr	r2, [r3, #12]
 800ab5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ab60:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab62:	6802      	ldr	r2, [r0, #0]
 800ab64:	6953      	ldr	r3, [r2, #20]
 800ab66:	f023 0301 	bic.w	r3, r3, #1
 800ab6a:	6153      	str	r3, [r2, #20]
    
    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab6c:	6802      	ldr	r2, [r0, #0]
 800ab6e:	6953      	ldr	r3, [r2, #20]
 800ab70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ab74:	6153      	str	r3, [r2, #20]
 800ab76:	e7e7      	b.n	800ab48 <HAL_UART_DMAPause+0x24>
   uint32_t dmarequest = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ab78:	0609      	lsls	r1, r1, #24
 800ab7a:	d5e0      	bpl.n	800ab3e <HAL_UART_DMAPause+0x1a>
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ab7c:	695a      	ldr	r2, [r3, #20]
 800ab7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ab82:	615a      	str	r2, [r3, #20]
 800ab84:	6803      	ldr	r3, [r0, #0]
 800ab86:	e7da      	b.n	800ab3e <HAL_UART_DMAPause+0x1a>

0800ab88 <HAL_UART_DMAResume>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
  /* Process Locked */
  __HAL_LOCK(huart);
 800ab88:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800ab8c:	2b01      	cmp	r3, #1
 800ab8e:	d00f      	beq.n	800abb0 <HAL_UART_DMAResume+0x28>
  
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800ab90:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
  /* Process Locked */
  __HAL_LOCK(huart);
 800ab94:	2201      	movs	r2, #1
  
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800ab96:	2b21      	cmp	r3, #33	; 0x21
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
  /* Process Locked */
  __HAL_LOCK(huart);
 800ab98:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800ab9c:	d027      	beq.n	800abee <HAL_UART_DMAResume+0x66>
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
  }
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ab9e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800aba2:	2b22      	cmp	r3, #34	; 0x22
 800aba4:	d006      	beq.n	800abb4 <HAL_UART_DMAResume+0x2c>
    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aba6:	2300      	movs	r3, #0
 800aba8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  
  return HAL_OK;
 800abac:	4618      	mov	r0, r3
}
 800abae:	4770      	bx	lr
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
  /* Process Locked */
  __HAL_LOCK(huart);
 800abb0:	2002      	movs	r0, #2
 800abb2:	4770      	bx	lr
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 800abb4:	b082      	sub	sp, #8
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
  }
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
 800abb6:	6803      	ldr	r3, [r0, #0]
 800abb8:	2200      	movs	r2, #0
 800abba:	9201      	str	r2, [sp, #4]
 800abbc:	681a      	ldr	r2, [r3, #0]
 800abbe:	9201      	str	r2, [sp, #4]
 800abc0:	685a      	ldr	r2, [r3, #4]
 800abc2:	9201      	str	r2, [sp, #4]
 800abc4:	9a01      	ldr	r2, [sp, #4]
    
    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abc6:	68da      	ldr	r2, [r3, #12]
 800abc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800abcc:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abce:	6802      	ldr	r2, [r0, #0]
 800abd0:	6953      	ldr	r3, [r2, #20]
 800abd2:	f043 0301 	orr.w	r3, r3, #1
 800abd6:	6153      	str	r3, [r2, #20]
    
    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800abd8:	6802      	ldr	r2, [r0, #0]
 800abda:	6953      	ldr	r3, [r2, #20]
 800abdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800abe0:	6153      	str	r3, [r2, #20]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800abe2:	2300      	movs	r3, #0
 800abe4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  
  return HAL_OK;
 800abe8:	4618      	mov	r0, r3
}
 800abea:	b002      	add	sp, #8
 800abec:	4770      	bx	lr
  __HAL_LOCK(huart);
  
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800abee:	6802      	ldr	r2, [r0, #0]
 800abf0:	6953      	ldr	r3, [r2, #20]
 800abf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abf6:	6153      	str	r3, [r2, #20]
  }
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800abf8:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800abfc:	2b22      	cmp	r3, #34	; 0x22
 800abfe:	d1d2      	bne.n	800aba6 <HAL_UART_DMAResume+0x1e>
 800ac00:	e7d8      	b.n	800abb4 <HAL_UART_DMAResume+0x2c>
 800ac02:	bf00      	nop

0800ac04 <HAL_UART_DMAStop>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800ac04:	b510      	push	{r4, lr}
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */
  
  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ac06:	6803      	ldr	r3, [r0, #0]
 800ac08:	6959      	ldr	r1, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ac0a:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
 800ac0e:	2a21      	cmp	r2, #33	; 0x21
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800ac10:	4604      	mov	r4, r0
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */
  
  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ac12:	d01f      	beq.n	800ac54 <HAL_UART_DMAStop+0x50>
    }
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ac14:	6959      	ldr	r1, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ac16:	f894 203a 	ldrb.w	r2, [r4, #58]	; 0x3a
 800ac1a:	2a22      	cmp	r2, #34	; 0x22
 800ac1c:	d001      	beq.n	800ac22 <HAL_UART_DMAStop+0x1e>
    }
    UART_EndRxTransfer(huart);
  }

  return HAL_OK;
}
 800ac1e:	2000      	movs	r0, #0
 800ac20:	bd10      	pop	{r4, pc}
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ac22:	064a      	lsls	r2, r1, #25
 800ac24:	d5fb      	bpl.n	800ac1e <HAL_UART_DMAStop+0x1a>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac26:	695a      	ldr	r2, [r3, #20]
 800ac28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac2c:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel */
    if(huart->hdmarx != NULL)
 800ac2e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800ac30:	b108      	cbz	r0, 800ac36 <HAL_UART_DMAStop+0x32>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800ac32:	f7f8 fb85 	bl	8003340 <HAL_DMA_Abort>
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ac36:	6822      	ldr	r2, [r4, #0]
 800ac38:	68d3      	ldr	r3, [r2, #12]
 800ac3a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ac3e:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac40:	6822      	ldr	r2, [r4, #0]
 800ac42:	6953      	ldr	r3, [r2, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac44:	2120      	movs	r1, #32
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac46:	f023 0301 	bic.w	r3, r3, #1
 800ac4a:	6153      	str	r3, [r2, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac4c:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
    }
    UART_EndRxTransfer(huart);
  }

  return HAL_OK;
}
 800ac50:	2000      	movs	r0, #0
 800ac52:	bd10      	pop	{r4, pc}
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */
  
  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ac54:	0609      	lsls	r1, r1, #24
 800ac56:	d5dd      	bpl.n	800ac14 <HAL_UART_DMAStop+0x10>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ac58:	695a      	ldr	r2, [r3, #20]
 800ac5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ac5e:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel */
    if(huart->hdmatx != NULL)
 800ac60:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800ac62:	b108      	cbz	r0, 800ac68 <HAL_UART_DMAStop+0x64>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800ac64:	f7f8 fb6c 	bl	8003340 <HAL_DMA_Abort>
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ac68:	6822      	ldr	r2, [r4, #0]
 800ac6a:	68d3      	ldr	r3, [r2, #12]
 800ac6c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ac70:	60d3      	str	r3, [r2, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac72:	2220      	movs	r2, #32
 800ac74:	6823      	ldr	r3, [r4, #0]
 800ac76:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
 800ac7a:	e7cb      	b.n	800ac14 <HAL_UART_DMAStop+0x10>

0800ac7c <HAL_UART_TxCpltCallback>:
 800ac7c:	4770      	bx	lr
 800ac7e:	bf00      	nop

0800ac80 <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ac80:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800ac82:	6803      	ldr	r3, [r0, #0]
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800ac84:	6b80      	ldr	r0, [r0, #56]	; 0x38
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800ac8c:	d10b      	bne.n	800aca6 <UART_DMATransmitCplt+0x26>
  {
    huart->TxXferCount = 0U;

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ac8e:	6802      	ldr	r2, [r0, #0]
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
  {
    huart->TxXferCount = 0U;
 800ac90:	84c3      	strh	r3, [r0, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ac92:	6953      	ldr	r3, [r2, #20]
 800ac94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ac98:	6153      	str	r3, [r2, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ac9a:	6802      	ldr	r2, [r0, #0]
 800ac9c:	68d3      	ldr	r3, [r2, #12]
 800ac9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aca2:	60d3      	str	r3, [r2, #12]
 800aca4:	bd08      	pop	{r3, pc}

  }
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
 800aca6:	f7ff ffe9 	bl	800ac7c <HAL_UART_TxCpltCallback>
 800acaa:	bd08      	pop	{r3, pc}

0800acac <HAL_UART_TxHalfCpltCallback>:
 800acac:	4770      	bx	lr
 800acae:	bf00      	nop

0800acb0 <UART_DMATxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800acb0:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  HAL_UART_TxHalfCpltCallback(huart);
 800acb2:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800acb4:	f7ff fffa 	bl	800acac <HAL_UART_TxHalfCpltCallback>
 800acb8:	bd08      	pop	{r3, pc}
 800acba:	bf00      	nop
 800acbc:	4770      	bx	lr
 800acbe:	bf00      	nop

0800acc0 <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800acc0:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800acc2:	6803      	ldr	r3, [r0, #0]
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800acc4:	6b80      	ldr	r0, [r0, #56]	; 0x38
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800accc:	d112      	bne.n	800acf4 <UART_DMAReceiveCplt+0x34>
  {
    huart->RxXferCount = 0U;
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800acce:	6802      	ldr	r2, [r0, #0]
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
  {
    huart->RxXferCount = 0U;
 800acd0:	85c3      	strh	r3, [r0, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800acd2:	68d3      	ldr	r3, [r2, #12]
 800acd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800acd8:	60d3      	str	r3, [r2, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800acda:	6802      	ldr	r2, [r0, #0]
 800acdc:	6953      	ldr	r3, [r2, #20]
 800acde:	f023 0301 	bic.w	r3, r3, #1
 800ace2:	6153      	str	r3, [r2, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ace4:	6802      	ldr	r2, [r0, #0]
 800ace6:	6953      	ldr	r3, [r2, #20]
	
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ace8:	2120      	movs	r1, #32
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800acea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800acee:	6153      	str	r3, [r2, #20]
	
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800acf0:	f880 103a 	strb.w	r1, [r0, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 800acf4:	f7f5 fc78 	bl	80005e8 <HAL_UART_RxCpltCallback>
 800acf8:	bd08      	pop	{r3, pc}
 800acfa:	bf00      	nop

0800acfc <UART_Receive_IT.part.1>:
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800acfc:	6883      	ldr	r3, [r0, #8]
 800acfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad02:	d029      	beq.n	800ad58 <UART_Receive_IT.part.1+0x5c>
        huart->pRxBuffPtr += 1U;
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800ad04:	6903      	ldr	r3, [r0, #16]
 800ad06:	b173      	cbz	r3, 800ad26 <UART_Receive_IT.part.1+0x2a>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 800ad08:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800ad0a:	6803      	ldr	r3, [r0, #0]
 800ad0c:	1c51      	adds	r1, r2, #1
 800ad0e:	6281      	str	r1, [r0, #40]	; 0x28
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad16:	7013      	strb	r3, [r2, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800ad18:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 800ad1a:	3b01      	subs	r3, #1
 800ad1c:	b29b      	uxth	r3, r3
 800ad1e:	85c3      	strh	r3, [r0, #46]	; 0x2e
 800ad20:	b143      	cbz	r3, 800ad34 <UART_Receive_IT.part.1+0x38>
  }
  else
  {
    return HAL_BUSY;
  }
}
 800ad22:	2000      	movs	r0, #0
 800ad24:	4770      	bx	lr
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 800ad26:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800ad28:	6802      	ldr	r2, [r0, #0]
 800ad2a:	1c59      	adds	r1, r3, #1
 800ad2c:	6281      	str	r1, [r0, #40]	; 0x28
 800ad2e:	6852      	ldr	r2, [r2, #4]
 800ad30:	701a      	strb	r2, [r3, #0]
 800ad32:	e7f1      	b.n	800ad18 <UART_Receive_IT.part.1+0x1c>
  * @brief  Receives an amount of data in non blocking mode 
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 800ad34:	b510      	push	{r4, lr}
    }

    if(--huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ad36:	6801      	ldr	r1, [r0, #0]
 800ad38:	68ca      	ldr	r2, [r1, #12]
 800ad3a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ad3e:	60ca      	str	r2, [r1, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad40:	6801      	ldr	r1, [r0, #0]
 800ad42:	694a      	ldr	r2, [r1, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad44:	2420      	movs	r4, #32
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad46:	f022 0201 	bic.w	r2, r2, #1
 800ad4a:	614a      	str	r2, [r1, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad4c:	f880 403a 	strb.w	r4, [r0, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 800ad50:	f7f5 fc4a 	bl	80005e8 <HAL_UART_RxCpltCallback>
  }
  else
  {
    return HAL_BUSY;
  }
}
 800ad54:	2000      	movs	r0, #0
 800ad56:	bd10      	pop	{r4, pc}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
 800ad58:	6902      	ldr	r2, [r0, #16]
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800ad5a:	6a83      	ldr	r3, [r0, #40]	; 0x28
      if(huart->Init.Parity == UART_PARITY_NONE)
 800ad5c:	b942      	cbnz	r2, 800ad70 <UART_Receive_IT.part.1+0x74>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 800ad5e:	6802      	ldr	r2, [r0, #0]
 800ad60:	6852      	ldr	r2, [r2, #4]
 800ad62:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ad66:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800ad68:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800ad6a:	3302      	adds	r3, #2
 800ad6c:	6283      	str	r3, [r0, #40]	; 0x28
 800ad6e:	e7d3      	b.n	800ad18 <UART_Receive_IT.part.1+0x1c>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 800ad70:	6802      	ldr	r2, [r0, #0]
 800ad72:	6852      	ldr	r2, [r2, #4]
 800ad74:	b2d2      	uxtb	r2, r2
 800ad76:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800ad78:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800ad7a:	3301      	adds	r3, #1
 800ad7c:	6283      	str	r3, [r0, #40]	; 0x28
 800ad7e:	e7cb      	b.n	800ad18 <UART_Receive_IT.part.1+0x1c>

0800ad80 <HAL_UART_RxHalfCpltCallback>:
 800ad80:	4770      	bx	lr
 800ad82:	bf00      	nop

0800ad84 <UART_DMARxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ad84:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  HAL_UART_RxHalfCpltCallback(huart); 
 800ad86:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800ad88:	f7ff fffa 	bl	800ad80 <HAL_UART_RxHalfCpltCallback>
 800ad8c:	bd08      	pop	{r3, pc}
 800ad8e:	bf00      	nop
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ad90:	4770      	bx	lr
 800ad92:	bf00      	nop

0800ad94 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ad94:	b508      	push	{r3, lr}
  uint32_t dmarequest = 0x00U;
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800ad96:	6b80      	ldr	r0, [r0, #56]	; 0x38

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ad98:	6803      	ldr	r3, [r0, #0]
 800ad9a:	6959      	ldr	r1, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ad9c:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
 800ada0:	2a21      	cmp	r2, #33	; 0x21
 800ada2:	d01c      	beq.n	800adde <UART_DMAError+0x4a>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 800ada4:	6959      	ldr	r1, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ada6:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 800adaa:	2a22      	cmp	r2, #34	; 0x22
 800adac:	d006      	beq.n	800adbc <UART_DMAError+0x28>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800adae:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800adb0:	f043 0310 	orr.w	r3, r3, #16
 800adb4:	63c3      	str	r3, [r0, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 800adb6:	f7f5 fc3b 	bl	8000630 <HAL_UART_ErrorCallback>
 800adba:	bd08      	pop	{r3, pc}
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800adbc:	064a      	lsls	r2, r1, #25
 800adbe:	d5f6      	bpl.n	800adae <UART_DMAError+0x1a>
  {
    huart->RxXferCount = 0U;
 800adc0:	2200      	movs	r2, #0
 800adc2:	85c2      	strh	r2, [r0, #46]	; 0x2e
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800adc4:	68da      	ldr	r2, [r3, #12]
 800adc6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800adca:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adcc:	6802      	ldr	r2, [r0, #0]
 800adce:	6953      	ldr	r3, [r2, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800add0:	2120      	movs	r1, #32
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800add2:	f023 0301 	bic.w	r3, r3, #1
 800add6:	6153      	str	r3, [r2, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800add8:	f880 103a 	strb.w	r1, [r0, #58]	; 0x3a
 800addc:	e7e7      	b.n	800adae <UART_DMAError+0x1a>
  uint32_t dmarequest = 0x00U;
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800adde:	0609      	lsls	r1, r1, #24
 800ade0:	d5e0      	bpl.n	800ada4 <UART_DMAError+0x10>
  {
    huart->TxXferCount = 0U;
 800ade2:	2200      	movs	r2, #0
 800ade4:	84c2      	strh	r2, [r0, #38]	; 0x26
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ade6:	68da      	ldr	r2, [r3, #12]
 800ade8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800adec:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800adee:	2220      	movs	r2, #32
 800adf0:	6803      	ldr	r3, [r0, #0]
 800adf2:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
 800adf6:	e7d5      	b.n	800ada4 <UART_DMAError+0x10>

0800adf8 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800adf8:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800adfa:	6802      	ldr	r2, [r0, #0]
 800adfc:	6813      	ldr	r3, [r2, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800adfe:	68d1      	ldr	r1, [r2, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ae00:	6955      	ldr	r5, [r2, #20]
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 800ae02:	071e      	lsls	r6, r3, #28
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ae04:	4604      	mov	r4, r0
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 800ae06:	d04a      	beq.n	800ae9e <HAL_UART_IRQHandler+0xa6>
      return;
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && ((cr3its & (USART_CR3_EIE | USART_CR1_PEIE)) != RESET))
 800ae08:	f240 1001 	movw	r0, #257	; 0x101
 800ae0c:	4028      	ands	r0, r5
 800ae0e:	2800      	cmp	r0, #0
 800ae10:	d049      	beq.n	800aea6 <HAL_UART_IRQHandler+0xae>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ae12:	07d8      	lsls	r0, r3, #31
 800ae14:	d505      	bpl.n	800ae22 <HAL_UART_IRQHandler+0x2a>
 800ae16:	05ce      	lsls	r6, r1, #23
 800ae18:	d503      	bpl.n	800ae22 <HAL_UART_IRQHandler+0x2a>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ae1a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800ae1c:	f040 0001 	orr.w	r0, r0, #1
 800ae20:	63e0      	str	r0, [r4, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ae22:	0758      	lsls	r0, r3, #29
 800ae24:	d559      	bpl.n	800aeda <HAL_UART_IRQHandler+0xe2>
 800ae26:	07ee      	lsls	r6, r5, #31
 800ae28:	f140 8081 	bpl.w	800af2e <HAL_UART_IRQHandler+0x136>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ae2c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ae2e:	079d      	lsls	r5, r3, #30
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ae30:	f040 0002 	orr.w	r0, r0, #2
 800ae34:	63e0      	str	r0, [r4, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ae36:	d573      	bpl.n	800af20 <HAL_UART_IRQHandler+0x128>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ae38:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800ae3a:	f040 0004 	orr.w	r0, r0, #4
 800ae3e:	63e0      	str	r0, [r4, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ae40:	0718      	lsls	r0, r3, #28
 800ae42:	d46f      	bmi.n	800af24 <HAL_UART_IRQHandler+0x12c>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ae44:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800ae46:	2800      	cmp	r0, #0
 800ae48:	d028      	beq.n	800ae9c <HAL_UART_IRQHandler+0xa4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ae4a:	069d      	lsls	r5, r3, #26
 800ae4c:	d501      	bpl.n	800ae52 <HAL_UART_IRQHandler+0x5a>
 800ae4e:	0688      	lsls	r0, r1, #26
 800ae50:	d474      	bmi.n	800af3c <HAL_UART_IRQHandler+0x144>
        UART_Receive_IT(huart);
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ae52:	6953      	ldr	r3, [r2, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ae54:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ae56:	0709      	lsls	r1, r1, #28
 800ae58:	d402      	bmi.n	800ae60 <HAL_UART_IRQHandler+0x68>
 800ae5a:	f013 0540 	ands.w	r5, r3, #64	; 0x40
 800ae5e:	d07f      	beq.n	800af60 <HAL_UART_IRQHandler+0x168>
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ae60:	68d3      	ldr	r3, [r2, #12]
 800ae62:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ae66:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae68:	6822      	ldr	r2, [r4, #0]
 800ae6a:	6953      	ldr	r3, [r2, #20]
 800ae6c:	f023 0301 	bic.w	r3, r3, #1
 800ae70:	6153      	str	r3, [r2, #20]
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae72:	6823      	ldr	r3, [r4, #0]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ae74:	2220      	movs	r2, #32
 800ae76:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae7a:	695a      	ldr	r2, [r3, #20]
 800ae7c:	0652      	lsls	r2, r2, #25
 800ae7e:	d56b      	bpl.n	800af58 <HAL_UART_IRQHandler+0x160>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae80:	695a      	ldr	r2, [r3, #20]
 800ae82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ae86:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800ae88:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d064      	beq.n	800af58 <HAL_UART_IRQHandler+0x160>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ae8e:	4a3e      	ldr	r2, [pc, #248]	; (800af88 <HAL_UART_IRQHandler+0x190>)
 800ae90:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ae92:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800ae94:	f7f8 fa9e 	bl	80033d4 <HAL_DMA_Abort_IT>
 800ae98:	2800      	cmp	r0, #0
 800ae9a:	d158      	bne.n	800af4e <HAL_UART_IRQHandler+0x156>
 800ae9c:	bd70      	pop	{r4, r5, r6, pc}
  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ae9e:	069e      	lsls	r6, r3, #26
 800aea0:	d501      	bpl.n	800aea6 <HAL_UART_IRQHandler+0xae>
 800aea2:	068d      	lsls	r5, r1, #26
 800aea4:	d412      	bmi.n	800aecc <HAL_UART_IRQHandler+0xd4>
    }
    return;
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800aea6:	061e      	lsls	r6, r3, #24
 800aea8:	d501      	bpl.n	800aeae <HAL_UART_IRQHandler+0xb6>
 800aeaa:	060d      	lsls	r5, r1, #24
 800aeac:	d41a      	bmi.n	800aee4 <HAL_UART_IRQHandler+0xec>
    UART_Transmit_IT(huart);
    return;
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800aeae:	0658      	lsls	r0, r3, #25
 800aeb0:	d5f4      	bpl.n	800ae9c <HAL_UART_IRQHandler+0xa4>
 800aeb2:	064b      	lsls	r3, r1, #25
 800aeb4:	d5f2      	bpl.n	800ae9c <HAL_UART_IRQHandler+0xa4>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aeb6:	68d3      	ldr	r3, [r2, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aeb8:	2120      	movs	r1, #32
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aeba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aebe:	60d3      	str	r3, [r2, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
    
  HAL_UART_TxCpltCallback(huart);
 800aec0:	4620      	mov	r0, r4
{
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aec2:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 800aec6:	f7ff fed9 	bl	800ac7c <HAL_UART_TxCpltCallback>
 800aeca:	bd70      	pop	{r4, r5, r6, pc}
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800aecc:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800aed0:	2b22      	cmp	r3, #34	; 0x22
 800aed2:	d1e3      	bne.n	800ae9c <HAL_UART_IRQHandler+0xa4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 800aed4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aed8:	e710      	b.n	800acfc <UART_Receive_IT.part.1>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800aeda:	079e      	lsls	r6, r3, #30
 800aedc:	d529      	bpl.n	800af32 <HAL_UART_IRQHandler+0x13a>
 800aede:	07ed      	lsls	r5, r5, #31
 800aee0:	d4aa      	bmi.n	800ae38 <HAL_UART_IRQHandler+0x40>
 800aee2:	e7af      	b.n	800ae44 <HAL_UART_IRQHandler+0x4c>
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800aee4:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800aee8:	2b21      	cmp	r3, #33	; 0x21
 800aeea:	d1d7      	bne.n	800ae9c <HAL_UART_IRQHandler+0xa4>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800aeec:	68a3      	ldr	r3, [r4, #8]
 800aeee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 800aef2:	6a23      	ldr	r3, [r4, #32]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800aef4:	d039      	beq.n	800af6a <HAL_UART_IRQHandler+0x172>
        huart->pTxBuffPtr += 1U;
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 800aef6:	1c59      	adds	r1, r3, #1
 800aef8:	6221      	str	r1, [r4, #32]
 800aefa:	781b      	ldrb	r3, [r3, #0]
 800aefc:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 800aefe:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800af00:	3b01      	subs	r3, #1
 800af02:	b29b      	uxth	r3, r3
 800af04:	84e3      	strh	r3, [r4, #38]	; 0x26
 800af06:	2b00      	cmp	r3, #0
 800af08:	d1c8      	bne.n	800ae9c <HAL_UART_IRQHandler+0xa4>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800af0a:	6822      	ldr	r2, [r4, #0]
 800af0c:	68d3      	ldr	r3, [r2, #12]
 800af0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800af12:	60d3      	str	r3, [r2, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800af14:	6822      	ldr	r2, [r4, #0]
 800af16:	68d3      	ldr	r3, [r2, #12]
 800af18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af1c:	60d3      	str	r3, [r2, #12]
 800af1e:	bd70      	pop	{r4, r5, r6, pc}
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800af20:	0718      	lsls	r0, r3, #28
 800af22:	d58f      	bpl.n	800ae44 <HAL_UART_IRQHandler+0x4c>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800af24:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800af26:	f040 0008 	orr.w	r0, r0, #8
 800af2a:	63e0      	str	r0, [r4, #60]	; 0x3c
 800af2c:	e78a      	b.n	800ae44 <HAL_UART_IRQHandler+0x4c>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800af2e:	079e      	lsls	r6, r3, #30
 800af30:	d488      	bmi.n	800ae44 <HAL_UART_IRQHandler+0x4c>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800af32:	0718      	lsls	r0, r3, #28
 800af34:	d586      	bpl.n	800ae44 <HAL_UART_IRQHandler+0x4c>
 800af36:	07ee      	lsls	r6, r5, #31
 800af38:	d4f4      	bmi.n	800af24 <HAL_UART_IRQHandler+0x12c>
 800af3a:	e783      	b.n	800ae44 <HAL_UART_IRQHandler+0x4c>
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800af3c:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 800af40:	2b22      	cmp	r3, #34	; 0x22
 800af42:	d186      	bne.n	800ae52 <HAL_UART_IRQHandler+0x5a>
 800af44:	4620      	mov	r0, r4
 800af46:	f7ff fed9 	bl	800acfc <UART_Receive_IT.part.1>
 800af4a:	6822      	ldr	r2, [r4, #0]
 800af4c:	e781      	b.n	800ae52 <HAL_UART_IRQHandler+0x5a>
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800af4e:	6b60      	ldr	r0, [r4, #52]	; 0x34
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 800af50:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800af54:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800af56:	4718      	bx	r3
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800af58:	4620      	mov	r0, r4
 800af5a:	f7f5 fb69 	bl	8000630 <HAL_UART_ErrorCallback>
 800af5e:	bd70      	pop	{r4, r5, r6, pc}
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800af60:	4620      	mov	r0, r4
 800af62:	f7f5 fb65 	bl	8000630 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af66:	63e5      	str	r5, [r4, #60]	; 0x3c
 800af68:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 800af6a:	881b      	ldrh	r3, [r3, #0]
 800af6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af70:	6053      	str	r3, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800af72:	6923      	ldr	r3, [r4, #16]
 800af74:	b91b      	cbnz	r3, 800af7e <HAL_UART_IRQHandler+0x186>
      {
        huart->pTxBuffPtr += 2U;
 800af76:	6a23      	ldr	r3, [r4, #32]
 800af78:	3302      	adds	r3, #2
 800af7a:	6223      	str	r3, [r4, #32]
 800af7c:	e7bf      	b.n	800aefe <HAL_UART_IRQHandler+0x106>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800af7e:	6a23      	ldr	r3, [r4, #32]
 800af80:	3301      	adds	r3, #1
 800af82:	6223      	str	r3, [r4, #32]
 800af84:	e7bb      	b.n	800aefe <HAL_UART_IRQHandler+0x106>
 800af86:	bf00      	nop
 800af88:	0800af8d 	.word	0x0800af8d

0800af8c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800af8c:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800af8e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0;
 800af90:	2300      	movs	r3, #0
 800af92:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0;
 800af94:	84c3      	strh	r3, [r0, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800af96:	f7f5 fb4b 	bl	8000630 <HAL_UART_ErrorCallback>
 800af9a:	bd08      	pop	{r3, pc}

0800af9c <HAL_LIN_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800af9c:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 800afa0:	2a01      	cmp	r2, #1
 800afa2:	d014      	beq.n	800afce <HAL_LIN_SendBreak+0x32>
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
 800afa4:	b410      	push	{r4}
 800afa6:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800afa8:	2101      	movs	r1, #1
  
  huart->gState = HAL_UART_STATE_BUSY;
  
  /* Send break characters */
  SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 800afaa:	6800      	ldr	r0, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800afac:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
  
  huart->gState = HAL_UART_STATE_BUSY;
 800afb0:	2224      	movs	r2, #36	; 0x24
 800afb2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Send break characters */
  SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 800afb6:	68c2      	ldr	r2, [r0, #12]
 
  huart->gState = HAL_UART_STATE_READY;
 800afb8:	2420      	movs	r4, #32
  __HAL_LOCK(huart);
  
  huart->gState = HAL_UART_STATE_BUSY;
  
  /* Send break characters */
  SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 800afba:	430a      	orrs	r2, r1
 
  huart->gState = HAL_UART_STATE_READY;
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800afbc:	2100      	movs	r1, #0
  __HAL_LOCK(huart);
  
  huart->gState = HAL_UART_STATE_BUSY;
  
  /* Send break characters */
  SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 800afbe:	60c2      	str	r2, [r0, #12]
 
  huart->gState = HAL_UART_STATE_READY;
 800afc0:	f883 4039 	strb.w	r4, [r3, #57]	; 0x39
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800afc4:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
  
  return HAL_OK; 
 800afc8:	4608      	mov	r0, r1
}
 800afca:	bc10      	pop	{r4}
 800afcc:	4770      	bx	lr
{
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800afce:	2002      	movs	r0, #2
 800afd0:	4770      	bx	lr
 800afd2:	bf00      	nop

0800afd4 <HAL_MultiProcessor_EnterMuteMode>:
{
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800afd4:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 800afd8:	2a01      	cmp	r2, #1
 800afda:	d015      	beq.n	800b008 <HAL_MultiProcessor_EnterMuteMode+0x34>
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
{
 800afdc:	b410      	push	{r4}
 800afde:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800afe0:	2101      	movs	r1, #1
  
  huart->gState = HAL_UART_STATE_BUSY;
  
  /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
  SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800afe2:	6800      	ldr	r0, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800afe4:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
  
  huart->gState = HAL_UART_STATE_BUSY;
 800afe8:	2224      	movs	r2, #36	; 0x24
 800afea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
  SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800afee:	68c2      	ldr	r2, [r0, #12]
  
  huart->gState = HAL_UART_STATE_READY;
 800aff0:	2420      	movs	r4, #32
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aff2:	2100      	movs	r1, #0
  __HAL_LOCK(huart);
  
  huart->gState = HAL_UART_STATE_BUSY;
  
  /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
  SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800aff4:	f042 0202 	orr.w	r2, r2, #2
 800aff8:	60c2      	str	r2, [r0, #12]
  
  huart->gState = HAL_UART_STATE_READY;
 800affa:	f883 4039 	strb.w	r4, [r3, #57]	; 0x39
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800affe:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
  
  return HAL_OK; 
 800b002:	4608      	mov	r0, r1
}
 800b004:	bc10      	pop	{r4}
 800b006:	4770      	bx	lr
{
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800b008:	2002      	movs	r0, #2
 800b00a:	4770      	bx	lr

0800b00c <HAL_MultiProcessor_ExitMuteMode>:
{
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800b00c:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 800b010:	2a01      	cmp	r2, #1
 800b012:	d015      	beq.n	800b040 <HAL_MultiProcessor_ExitMuteMode+0x34>
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart)
{
 800b014:	b410      	push	{r4}
 800b016:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800b018:	2101      	movs	r1, #1
  
  huart->gState = HAL_UART_STATE_BUSY;
  
  /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800b01a:	6800      	ldr	r0, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800b01c:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
  
  huart->gState = HAL_UART_STATE_BUSY;
 800b020:	2224      	movs	r2, #36	; 0x24
 800b022:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800b026:	68c2      	ldr	r2, [r0, #12]
  
  huart->gState = HAL_UART_STATE_READY;
 800b028:	2420      	movs	r4, #32
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b02a:	2100      	movs	r1, #0
  __HAL_LOCK(huart);
  
  huart->gState = HAL_UART_STATE_BUSY;
  
  /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800b02c:	f022 0202 	bic.w	r2, r2, #2
 800b030:	60c2      	str	r2, [r0, #12]
  
  huart->gState = HAL_UART_STATE_READY;
 800b032:	f883 4039 	strb.w	r4, [r3, #57]	; 0x39
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b036:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
  
  return HAL_OK; 
 800b03a:	4608      	mov	r0, r1
}
 800b03c:	bc10      	pop	{r4}
 800b03e:	4770      	bx	lr
{
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800b040:	2002      	movs	r0, #2
 800b042:	4770      	bx	lr

0800b044 <HAL_HalfDuplex_EnableTransmitter>:
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
 800b044:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 800b048:	2a01      	cmp	r2, #1
 800b04a:	d017      	beq.n	800b07c <HAL_HalfDuplex_EnableTransmitter+0x38>
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800b04c:	b410      	push	{r4}
 800b04e:	4603      	mov	r3, r0
  uint32_t tmpreg = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
 800b050:	2101      	movs	r1, #1
  
  huart->gState = HAL_UART_STATE_BUSY;

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800b052:	6800      	ldr	r0, [r0, #0]
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
 800b054:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
  
  huart->gState = HAL_UART_STATE_BUSY;
 800b058:	2224      	movs	r2, #36	; 0x24
 800b05a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800b05e:	68c2      	ldr	r2, [r0, #12]
  
  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800b060:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)USART_CR1_TE;
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 
  huart->gState = HAL_UART_STATE_READY;
 800b064:	2420      	movs	r4, #32
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b066:	2100      	movs	r1, #0
  
  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
  
  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 800b068:	f042 0208 	orr.w	r2, r2, #8
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800b06c:	60c2      	str	r2, [r0, #12]
 
  huart->gState = HAL_UART_STATE_READY;
 800b06e:	f883 4039 	strb.w	r4, [r3, #57]	; 0x39
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b072:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
  
  return HAL_OK; 
 800b076:	4608      	mov	r0, r1
}
 800b078:	bc10      	pop	{r4}
 800b07a:	4770      	bx	lr
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
 800b07c:	2002      	movs	r0, #2
 800b07e:	4770      	bx	lr

0800b080 <HAL_HalfDuplex_EnableReceiver>:
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
 800b080:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 800b084:	2a01      	cmp	r2, #1
 800b086:	d017      	beq.n	800b0b8 <HAL_HalfDuplex_EnableReceiver+0x38>
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 800b088:	b410      	push	{r4}
 800b08a:	4603      	mov	r3, r0
  uint32_t tmpreg = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
 800b08c:	2101      	movs	r1, #1
  
  huart->gState = HAL_UART_STATE_BUSY;

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800b08e:	6800      	ldr	r0, [r0, #0]
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
 800b090:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
  
  huart->gState = HAL_UART_STATE_BUSY;
 800b094:	2224      	movs	r2, #36	; 0x24
 800b096:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800b09a:	68c2      	ldr	r2, [r0, #12]
  
  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800b09c:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)USART_CR1_RE;
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
  
  huart->gState = HAL_UART_STATE_READY;
 800b0a0:	2420      	movs	r4, #32
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b0a2:	2100      	movs	r1, #0
  
  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
  
  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 800b0a4:	f042 0204 	orr.w	r2, r2, #4
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800b0a8:	60c2      	str	r2, [r0, #12]
  
  huart->gState = HAL_UART_STATE_READY;
 800b0aa:	f883 4039 	strb.w	r4, [r3, #57]	; 0x39
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b0ae:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
  
  return HAL_OK; 
 800b0b2:	4608      	mov	r0, r1
}
 800b0b4:	bc10      	pop	{r4}
 800b0b6:	4770      	bx	lr
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
 800b0b8:	2002      	movs	r0, #2
 800b0ba:	4770      	bx	lr

0800b0bc <HAL_UART_GetState>:
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
  uint32_t temp1= 0x00U, temp2 = 0x00U;
  temp1 = huart->gState;
 800b0bc:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
  temp2 = huart->RxState;
 800b0c0:	f890 003a 	ldrb.w	r0, [r0, #58]	; 0x3a
  
  return (HAL_UART_StateTypeDef)(temp1 | temp2);
}
 800b0c4:	4310      	orrs	r0, r2
 800b0c6:	4770      	bx	lr

0800b0c8 <HAL_UART_GetError>:
  *              the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)
{
  return huart->ErrorCode;
 800b0c8:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 800b0ca:	4770      	bx	lr

0800b0cc <FMC_NORSRAM_Init>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef* Init)
{ 
 800b0cc:	b5f0      	push	{r4, r5, r6, r7, lr}
                       FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
                       FMC_BCR1_ASYNCWAIT | FMC_BCR1_CPSIZE   | FMC_BCR1_CBURSTRW | \
                       FMC_BCR1_CCLKEN));
  
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800b0ce:	1d0d      	adds	r5, r1, #4
 800b0d0:	cde0      	ldmia	r5, {r5, r6, r7}
 800b0d2:	f101 0210 	add.w	r2, r1, #16
 800b0d6:	ca1c      	ldmia	r2, {r2, r3, r4}
 800b0d8:	4335      	orrs	r5, r6
 800b0da:	433d      	orrs	r5, r7
 800b0dc:	4315      	orrs	r5, r2
 800b0de:	f101 021c 	add.w	r2, r1, #28
 800b0e2:	431d      	orrs	r5, r3
 800b0e4:	ca8c      	ldmia	r2, {r2, r3, r7}
 800b0e6:	4325      	orrs	r5, r4
 800b0e8:	4315      	orrs	r5, r2
 800b0ea:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 800b0ec:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800b0ee:	431d      	orrs	r5, r3
 800b0f0:	433d      	orrs	r5, r7
 800b0f2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800b0f4:	680f      	ldr	r7, [r1, #0]
 800b0f6:	4325      	orrs	r5, r4
 800b0f8:	432a      	orrs	r2, r5
 800b0fa:	6b0c      	ldr	r4, [r1, #48]	; 0x30
#if defined (STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */

  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800b0fc:	f850 e027 	ldr.w	lr, [r0, r7, lsl #2]
                       FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
                       FMC_BCR1_ASYNCWAIT | FMC_BCR1_CPSIZE   | FMC_BCR1_CBURSTRW | \
                       FMC_BCR1_CCLKEN));
  
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800b100:	ea42 0503 	orr.w	r5, r2, r3
 800b104:	6b4a      	ldr	r2, [r1, #52]	; 0x34
  tmpr = Device->BTCR[Init->NSBank];

#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE, CBURSTRW and CCLKEN bits */
  tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
 800b106:	4b0d      	ldr	r3, [pc, #52]	; (800b13c <FMC_NORSRAM_Init+0x70>)
                       FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
                       FMC_BCR1_ASYNCWAIT | FMC_BCR1_CPSIZE   | FMC_BCR1_CBURSTRW | \
                       FMC_BCR1_CCLKEN));
  
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800b108:	432c      	orrs	r4, r5
 800b10a:	4322      	orrs	r2, r4
  tmpr = Device->BTCR[Init->NSBank];

#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE, CBURSTRW and CCLKEN bits */
  tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
 800b10c:	ea0e 0303 	and.w	r3, lr, r3
                       FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
                       FMC_BCR1_ASYNCWAIT | FMC_BCR1_CPSIZE   | FMC_BCR1_CBURSTRW | \
                       FMC_BCR1_CCLKEN));
  
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800b110:	4313      	orrs	r3, r2
                    Init->ContinuousClock      |\
                    Init->PageSize             |\
                    Init->WriteFifo);
#endif /*  defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) */
                    
  if(Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800b112:	2e08      	cmp	r6, #8
  {
    tmpr |= (uint32_t)FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800b114:	bf08      	it	eq
 800b116:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
  }
  
  Device->BTCR[Init->NSBank] = tmpr;
 800b11a:	f840 3027 	str.w	r3, [r0, r7, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800b11e:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800b120:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b124:	d001      	beq.n	800b12a <FMC_NORSRAM_Init+0x5e>
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);              
  }
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  
  return HAL_OK;
}
 800b126:	2000      	movs	r0, #0
 800b128:	bdf0      	pop	{r4, r5, r6, r7, pc}
  }
  
  Device->BTCR[Init->NSBank] = tmpr;

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800b12a:	680b      	ldr	r3, [r1, #0]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d0fa      	beq.n	800b126 <FMC_NORSRAM_Init+0x5a>
  { 
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 800b130:	6803      	ldr	r3, [r0, #0]
 800b132:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b136:	6003      	str	r3, [r0, #0]
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);              
  }
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  
  return HAL_OK;
}
 800b138:	2000      	movs	r0, #0
 800b13a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b13c:	ffe00080 	.word	0xffe00080

0800b140 <FMC_NORSRAM_DeInit>:
  * @param  ExDevice: Pointer to NORSRAM extended mode device instance  
  * @param  Bank: NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
{
 800b140:	b410      	push	{r4}
  assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Disable the FMC_NORSRAM device */
  __FMC_NORSRAM_DISABLE(Device, Bank);
 800b142:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800b146:	f023 0301 	bic.w	r3, r3, #1
 800b14a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800b14e:	eb00 0482 	add.w	r4, r0, r2, lsl #2
  
  /* De-initialize the FMC_NORSRAM device */
  /* FMC_NORSRAM_BANK1 */
  if(Bank == FMC_NORSRAM_BANK1)
 800b152:	b15a      	cbz	r2, 800b16c <FMC_NORSRAM_DeInit+0x2c>
    Device->BTCR[Bank] = 0x000030DBU;
  }
  /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
  else
  {   
    Device->BTCR[Bank] = 0x000030D2U;
 800b154:	f243 03d2 	movw	r3, #12498	; 0x30d2
 800b158:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }
  
  Device->BTCR[Bank + 1] = 0x0FFFFFFFU;
 800b15c:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 800b160:	6063      	str	r3, [r4, #4]
  ExDevice->BWTR[Bank]   = 0x0FFFFFFFU;
   
  return HAL_OK;
}
 800b162:	2000      	movs	r0, #0
  {   
    Device->BTCR[Bank] = 0x000030D2U;
  }
  
  Device->BTCR[Bank + 1] = 0x0FFFFFFFU;
  ExDevice->BWTR[Bank]   = 0x0FFFFFFFU;
 800b164:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
   
  return HAL_OK;
}
 800b168:	bc10      	pop	{r4}
 800b16a:	4770      	bx	lr
  
  /* De-initialize the FMC_NORSRAM device */
  /* FMC_NORSRAM_BANK1 */
  if(Bank == FMC_NORSRAM_BANK1)
  {
    Device->BTCR[Bank] = 0x000030DBU;
 800b16c:	f243 03db 	movw	r3, #12507	; 0x30db
 800b170:	6003      	str	r3, [r0, #0]
 800b172:	e7f3      	b.n	800b15c <FMC_NORSRAM_DeInit+0x1c>

0800b174 <FMC_NORSRAM_Timing_Init>:
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b174:	b4f0      	push	{r4, r5, r6, r7}
  tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
                       FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
                       FMC_BTR1_ACCMOD));
  
  /* Set FMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                   |\
 800b176:	698b      	ldr	r3, [r1, #24]
 800b178:	680f      	ldr	r7, [r1, #0]
 800b17a:	684e      	ldr	r6, [r1, #4]
 800b17c:	688d      	ldr	r5, [r1, #8]
 800b17e:	68cc      	ldr	r4, [r1, #12]
 800b180:	433b      	orrs	r3, r7
 800b182:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
 800b186:	690f      	ldr	r7, [r1, #16]
 800b188:	694e      	ldr	r6, [r1, #20]
 800b18a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800b18e:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
 800b192:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800b196:	1e7b      	subs	r3, r7, #1
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800b198:	6857      	ldr	r7, [r2, #4]
  tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
                       FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
                       FMC_BTR1_ACCMOD));
  
  /* Set FMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                   |\
 800b19a:	ea45 5403 	orr.w	r4, r5, r3, lsl #20
 800b19e:	1eb3      	subs	r3, r6, #2
 800b1a0:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
 800b1a4:	f007 4440 	and.w	r4, r7, #3221225472	; 0xc0000000
                       FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
                       FMC_BTR1_ACCMOD));
  
  /* Set FMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                   |\
 800b1a8:	4323      	orrs	r3, r4
                    ((Timing->BusTurnAroundDuration) << 16U)    |\
                    (((Timing->CLKDivision) - 1U) << 20U)         |\
                    (((Timing->DataLatency) - 2U) << 24U)         |\
                    (Timing->AccessMode));
  
  Device->BTCR[Bank + 1U] = tmpr;
 800b1aa:	6053      	str	r3, [r2, #4]
  
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800b1ac:	6803      	ldr	r3, [r0, #0]
 800b1ae:	02db      	lsls	r3, r3, #11
 800b1b0:	d507      	bpl.n	800b1c2 <FMC_NORSRAM_Timing_Init+0x4e>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~(((uint32_t)0x0FU) << 20U)); 
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << 20U);
 800b1b2:	690a      	ldr	r2, [r1, #16]
  Device->BTCR[Bank + 1U] = tmpr;
  
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~(((uint32_t)0x0FU) << 20U)); 
 800b1b4:	6843      	ldr	r3, [r0, #4]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << 20U);
 800b1b6:	3a01      	subs	r2, #1
  Device->BTCR[Bank + 1U] = tmpr;
  
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~(((uint32_t)0x0FU) << 20U)); 
 800b1b8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << 20U);
 800b1bc:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
    Device->BTCR[FMC_NORSRAM_BANK1 + 1U] = tmpr;
 800b1c0:	6043      	str	r3, [r0, #4]
  }  
  
  return HAL_OK;   
}
 800b1c2:	2000      	movs	r0, #0
 800b1c4:	bcf0      	pop	{r4, r5, r6, r7}
 800b1c6:	4770      	bx	lr

0800b1c8 <FMC_NORSRAM_Extended_Timing_Init>:
 
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
  
  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800b1c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b1cc:	d005      	beq.n	800b1da <FMC_NORSRAM_Extended_Timing_Init+0x12>

    Device->BWTR[Bank] = tmpr;
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800b1ce:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 800b1d2:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }   
  
  return HAL_OK;  
}
 800b1d6:	2000      	movs	r0, #0
 800b1d8:	4770      	bx	lr
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{  
 800b1da:	b5f0      	push	{r4, r5, r6, r7, lr}

    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
                         FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
    
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b1dc:	f8d1 e000 	ldr.w	lr, [r1]
 800b1e0:	698c      	ldr	r4, [r1, #24]
 800b1e2:	684f      	ldr	r7, [r1, #4]
 800b1e4:	688b      	ldr	r3, [r1, #8]
 800b1e6:	68ce      	ldr	r6, [r1, #12]
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));  
    
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800b1e8:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]

    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
                         FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
    
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b1ec:	ea4e 0404 	orr.w	r4, lr, r4
 800b1f0:	ea44 1107 	orr.w	r1, r4, r7, lsl #4
    
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];

    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 800b1f4:	4c05      	ldr	r4, [pc, #20]	; (800b20c <FMC_NORSRAM_Extended_Timing_Init+0x44>)
                         FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
    
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b1f6:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
 800b1fa:	ea41 4306 	orr.w	r3, r1, r6, lsl #16
    
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];

    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 800b1fe:	402c      	ands	r4, r5
                         FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
    
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b200:	4323      	orrs	r3, r4
                      ((Timing->AddressHoldTime) << 4U)          |\
                      ((Timing->DataSetupTime) << 8U)            |\
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
                      (Timing->AccessMode));

    Device->BWTR[Bank] = tmpr;
 800b202:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
  }   
  
  return HAL_OK;  
}
 800b206:	2000      	movs	r0, #0
 800b208:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b20a:	bf00      	nop
 800b20c:	cff00000 	.word	0xcff00000

0800b210 <FMC_NORSRAM_WriteOperation_Enable>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Bank: NORSRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
{
 800b210:	4602      	mov	r2, r0
  
  /* Enable write operation */
  Device->BTCR[Bank] |= FMC_WRITE_OPERATION_ENABLE; 

  return HAL_OK;  
}
 800b212:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Enable write operation */
  Device->BTCR[Bank] |= FMC_WRITE_OPERATION_ENABLE; 
 800b214:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b218:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b21c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  return HAL_OK;  
}
 800b220:	4770      	bx	lr
 800b222:	bf00      	nop

0800b224 <FMC_NORSRAM_WriteOperation_Disable>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Bank: NORSRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
{ 
 800b224:	4602      	mov	r2, r0
    
  /* Disable write operation */
  Device->BTCR[Bank] &= ~FMC_WRITE_OPERATION_ENABLE; 

  return HAL_OK;  
}
 800b226:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
    
  /* Disable write operation */
  Device->BTCR[Bank] &= ~FMC_WRITE_OPERATION_ENABLE; 
 800b228:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b22c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b230:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  return HAL_OK;  
}
 800b234:	4770      	bx	lr
 800b236:	bf00      	nop

0800b238 <FMC_NAND_Init>:
  * @param  Device: Pointer to NAND device instance
  * @param  Init: Pointer to NAND Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)
{
 800b238:	b4f0      	push	{r4, r5, r6, r7}
  tmpr &= ((uint32_t)~(FMC_PCR2_PWAITEN  | FMC_PCR2_PBKEN | FMC_PCR2_PTYP | \
                       FMC_PCR2_PWID | FMC_PCR2_ECCEN | FMC_PCR2_TCLR | \
                       FMC_PCR2_TAR | FMC_PCR2_ECCPS));  
  
  /* Set NAND device control parameters */
  tmpr |= (uint32_t)(Init->Waitfeature                 |\
 800b23a:	684b      	ldr	r3, [r1, #4]
 800b23c:	688d      	ldr	r5, [r1, #8]
  assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
  assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
  assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));   

  if(Init->NandBank == FMC_NAND_BANK2)
 800b23e:	680e      	ldr	r6, [r1, #0]
  tmpr &= ((uint32_t)~(FMC_PCR2_PWAITEN  | FMC_PCR2_PBKEN | FMC_PCR2_PTYP | \
                       FMC_PCR2_PWID | FMC_PCR2_ECCEN | FMC_PCR2_TCLR | \
                       FMC_PCR2_TAR | FMC_PCR2_ECCPS));  
  
  /* Set NAND device control parameters */
  tmpr |= (uint32_t)(Init->Waitfeature                 |\
 800b240:	68ca      	ldr	r2, [r1, #12]
 800b242:	690c      	ldr	r4, [r1, #16]
 800b244:	431d      	orrs	r5, r3
 800b246:	f045 0508 	orr.w	r5, r5, #8
 800b24a:	694b      	ldr	r3, [r1, #20]
  assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
  assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
  assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));   

  if(Init->NandBank == FMC_NAND_BANK2)
 800b24c:	2e10      	cmp	r6, #16
  tmpr &= ((uint32_t)~(FMC_PCR2_PWAITEN  | FMC_PCR2_PBKEN | FMC_PCR2_PTYP | \
                       FMC_PCR2_PWID | FMC_PCR2_ECCEN | FMC_PCR2_TCLR | \
                       FMC_PCR2_TAR | FMC_PCR2_ECCPS));  
  
  /* Set NAND device control parameters */
  tmpr |= (uint32_t)(Init->Waitfeature                 |\
 800b24e:	ea42 0205 	orr.w	r2, r2, r5
  assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));   

  if(Init->NandBank == FMC_NAND_BANK2)
  {
    /* Get the NAND bank 2 register value */
    tmpr = Device->PCR2;
 800b252:	bf0c      	ite	eq
 800b254:	6807      	ldreq	r7, [r0, #0]
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmpr = Device->PCR3;
 800b256:	6a07      	ldrne	r7, [r0, #32]
  tmpr &= ((uint32_t)~(FMC_PCR2_PWAITEN  | FMC_PCR2_PBKEN | FMC_PCR2_PTYP | \
                       FMC_PCR2_PWID | FMC_PCR2_ECCEN | FMC_PCR2_TCLR | \
                       FMC_PCR2_TAR | FMC_PCR2_ECCPS));  
  
  /* Set NAND device control parameters */
  tmpr |= (uint32_t)(Init->Waitfeature                 |\
 800b258:	698d      	ldr	r5, [r1, #24]
    /* Get the NAND bank 3 register value */
    tmpr = Device->PCR3;
  }
  
  /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
  tmpr &= ((uint32_t)~(FMC_PCR2_PWAITEN  | FMC_PCR2_PBKEN | FMC_PCR2_PTYP | \
 800b25a:	4908      	ldr	r1, [pc, #32]	; (800b27c <FMC_NAND_Init+0x44>)
                       FMC_PCR2_PWID | FMC_PCR2_ECCEN | FMC_PCR2_TCLR | \
                       FMC_PCR2_TAR | FMC_PCR2_ECCPS));  
  
  /* Set NAND device control parameters */
  tmpr |= (uint32_t)(Init->Waitfeature                 |\
 800b25c:	4322      	orrs	r2, r4
 800b25e:	ea42 2243 	orr.w	r2, r2, r3, lsl #9
 800b262:	ea42 3345 	orr.w	r3, r2, r5, lsl #13
    /* Get the NAND bank 3 register value */
    tmpr = Device->PCR3;
  }
  
  /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
  tmpr &= ((uint32_t)~(FMC_PCR2_PWAITEN  | FMC_PCR2_PBKEN | FMC_PCR2_PTYP | \
 800b266:	4039      	ands	r1, r7
                     Init->EccComputation              |\
                     Init->ECCPageSize                 |\
                     ((Init->TCLRSetupTime) << 9U)     |\
                     ((Init->TARSetupTime) << 13U));   
  
  if(Init->NandBank == FMC_NAND_BANK2)
 800b268:	2e10      	cmp	r6, #16
  tmpr &= ((uint32_t)~(FMC_PCR2_PWAITEN  | FMC_PCR2_PBKEN | FMC_PCR2_PTYP | \
                       FMC_PCR2_PWID | FMC_PCR2_ECCEN | FMC_PCR2_TCLR | \
                       FMC_PCR2_TAR | FMC_PCR2_ECCPS));  
  
  /* Set NAND device control parameters */
  tmpr |= (uint32_t)(Init->Waitfeature                 |\
 800b26a:	ea43 0301 	orr.w	r3, r3, r1
                     ((Init->TARSetupTime) << 13U));   
  
  if(Init->NandBank == FMC_NAND_BANK2)
  {
    /* NAND bank 2 registers configuration */
    Device->PCR2  = tmpr;
 800b26e:	bf0c      	ite	eq
 800b270:	6003      	streq	r3, [r0, #0]
  }
  else
  {
    /* NAND bank 3 registers configuration */
    Device->PCR3  = tmpr;
 800b272:	6203      	strne	r3, [r0, #32]
  }
  
  return HAL_OK;

}
 800b274:	bcf0      	pop	{r4, r5, r6, r7}
 800b276:	2000      	movs	r0, #0
 800b278:	4770      	bx	lr
 800b27a:	bf00      	nop
 800b27c:	fff00181 	.word	0xfff00181

0800b280 <FMC_NAND_CommonSpace_Timing_Init>:
  * @param  Timing: Pointer to NAND timing structure
  * @param  Bank: NAND bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 800b280:	b430      	push	{r4, r5}
  assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FMC_NAND_BANK(Bank));
  
  if(Bank == FMC_NAND_BANK2)
 800b282:	2a10      	cmp	r2, #16
                       FMC_PMEM2_MEMHIZ2)); 
  
  /* Set FMC_NAND device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
                       ((Timing->WaitSetupTime) << 8U)     |\
                       ((Timing->HoldSetupTime) << 16U)    |\
 800b284:	688c      	ldr	r4, [r1, #8]
 800b286:	684b      	ldr	r3, [r1, #4]
 800b288:	680a      	ldr	r2, [r1, #0]
 800b28a:	68cd      	ldr	r5, [r1, #12]
  assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FMC_NAND_BANK(Bank));
  
  if(Bank == FMC_NAND_BANK2)
 800b28c:	d00a      	beq.n	800b2a4 <FMC_NAND_CommonSpace_Timing_Init+0x24>
    tmpr = Device->PMEM2;
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmpr = Device->PMEM3;
 800b28e:	6a81      	ldr	r1, [r0, #40]	; 0x28
                       FMC_PMEM2_MEMHIZ2)); 
  
  /* Set FMC_NAND device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
                       ((Timing->WaitSetupTime) << 8U)     |\
                       ((Timing->HoldSetupTime) << 16U)    |\
 800b290:	0421      	lsls	r1, r4, #16
 800b292:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 800b296:	4313      	orrs	r3, r2
 800b298:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
    Device->PMEM2 = tmpr;
  }
  else
  {
    /* NAND bank 3 registers configuration */
    Device->PMEM3 = tmpr;
 800b29c:	6283      	str	r3, [r0, #40]	; 0x28
  }  
  
  return HAL_OK;  
}
 800b29e:	bc30      	pop	{r4, r5}
 800b2a0:	2000      	movs	r0, #0
 800b2a2:	4770      	bx	lr
  assert_param(IS_FMC_NAND_BANK(Bank));
  
  if(Bank == FMC_NAND_BANK2)
  {
    /* Get the NAND bank 2 register value */
    tmpr = Device->PMEM2;
 800b2a4:	6881      	ldr	r1, [r0, #8]
                       FMC_PMEM2_MEMHIZ2)); 
  
  /* Set FMC_NAND device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
                       ((Timing->WaitSetupTime) << 8U)     |\
                       ((Timing->HoldSetupTime) << 16U)    |\
 800b2a6:	0421      	lsls	r1, r4, #16
 800b2a8:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
                       );
                            
  if(Bank == FMC_NAND_BANK2)
  {
    /* NAND bank 2 registers configuration */
    Device->PMEM2 = tmpr;
 800b2b2:	6083      	str	r3, [r0, #8]
    /* NAND bank 3 registers configuration */
    Device->PMEM3 = tmpr;
  }  
  
  return HAL_OK;  
}
 800b2b4:	bc30      	pop	{r4, r5}
 800b2b6:	2000      	movs	r0, #0
 800b2b8:	4770      	bx	lr
 800b2ba:	bf00      	nop

0800b2bc <FMC_NAND_AttributeSpace_Timing_Init>:
  * @param  Timing: Pointer to NAND timing structure
  * @param  Bank: NAND bank number 
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 800b2bc:	b430      	push	{r4, r5}
  assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FMC_NAND_BANK(Bank));
  
  if(Bank == FMC_NAND_BANK2)
 800b2be:	2a10      	cmp	r2, #16
                       FMC_PATT2_ATTHIZ2));
  
  /* Set FMC_NAND device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                  |\
                   ((Timing->WaitSetupTime) << 8U)      |\
                   ((Timing->HoldSetupTime) << 16U)     |\
 800b2c0:	688c      	ldr	r4, [r1, #8]
 800b2c2:	684b      	ldr	r3, [r1, #4]
 800b2c4:	680a      	ldr	r2, [r1, #0]
 800b2c6:	68cd      	ldr	r5, [r1, #12]
  assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FMC_NAND_BANK(Bank));
  
  if(Bank == FMC_NAND_BANK2)
 800b2c8:	d00a      	beq.n	800b2e0 <FMC_NAND_AttributeSpace_Timing_Init+0x24>
    tmpr = Device->PATT2;
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmpr = Device->PATT3;
 800b2ca:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
                       FMC_PATT2_ATTHIZ2));
  
  /* Set FMC_NAND device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                  |\
                   ((Timing->WaitSetupTime) << 8U)      |\
                   ((Timing->HoldSetupTime) << 16U)     |\
 800b2cc:	0421      	lsls	r1, r4, #16
 800b2ce:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 800b2d2:	4313      	orrs	r3, r2
 800b2d4:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
    Device->PATT2 = tmpr;
  }
  else
  {
    /* NAND bank 3 registers configuration */
    Device->PATT3 = tmpr;
 800b2d8:	62c3      	str	r3, [r0, #44]	; 0x2c
  }   
  
  return HAL_OK;
}
 800b2da:	bc30      	pop	{r4, r5}
 800b2dc:	2000      	movs	r0, #0
 800b2de:	4770      	bx	lr
  assert_param(IS_FMC_NAND_BANK(Bank));
  
  if(Bank == FMC_NAND_BANK2)
  {
    /* Get the NAND bank 2 register value */
    tmpr = Device->PATT2;
 800b2e0:	68c1      	ldr	r1, [r0, #12]
                       FMC_PATT2_ATTHIZ2));
  
  /* Set FMC_NAND device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                  |\
                   ((Timing->WaitSetupTime) << 8U)      |\
                   ((Timing->HoldSetupTime) << 16U)     |\
 800b2e2:	0421      	lsls	r1, r4, #16
 800b2e4:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 800b2e8:	4313      	orrs	r3, r2
 800b2ea:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
                   ((Timing->HiZSetupTime) << 24U));
                       
  if(Bank == FMC_NAND_BANK2)
  {
    /* NAND bank 2 registers configuration */
    Device->PATT2 = tmpr;
 800b2ee:	60c3      	str	r3, [r0, #12]
    /* NAND bank 3 registers configuration */
    Device->PATT3 = tmpr;
  }   
  
  return HAL_OK;
}
 800b2f0:	bc30      	pop	{r4, r5}
 800b2f2:	2000      	movs	r0, #0
 800b2f4:	4770      	bx	lr
 800b2f6:	bf00      	nop

0800b2f8 <FMC_NAND_DeInit>:
  /* Check the parameters */ 
  assert_param(IS_FMC_NAND_DEVICE(Device)); 
  assert_param(IS_FMC_NAND_BANK(Bank));
      
  /* Disable the NAND Bank */
  __FMC_NAND_DISABLE(Device, Bank);
 800b2f8:	2910      	cmp	r1, #16
  * @param  Device: Pointer to NAND device instance
  * @param  Bank: NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
{
 800b2fa:	b410      	push	{r4}
  /* Check the parameters */ 
  assert_param(IS_FMC_NAND_DEVICE(Device)); 
  assert_param(IS_FMC_NAND_BANK(Bank));
      
  /* Disable the NAND Bank */
  __FMC_NAND_DISABLE(Device, Bank);
 800b2fc:	d00e      	beq.n	800b31c <FMC_NAND_DeInit+0x24>
 800b2fe:	6a03      	ldr	r3, [r0, #32]
  }
  /* FMC_Bank3_NAND */  
  else
  {
    /* Set the FMC_NAND_BANK3 registers to their reset values */
    Device->PCR3  = 0x00000018U;
 800b300:	2418      	movs	r4, #24
    Device->SR3   = 0x00000040U;
    Device->PMEM3 = 0xFCFCFCFCU;
 800b302:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
  /* Check the parameters */ 
  assert_param(IS_FMC_NAND_DEVICE(Device)); 
  assert_param(IS_FMC_NAND_BANK(Bank));
      
  /* Disable the NAND Bank */
  __FMC_NAND_DISABLE(Device, Bank);
 800b306:	f023 0304 	bic.w	r3, r3, #4
  /* FMC_Bank3_NAND */  
  else
  {
    /* Set the FMC_NAND_BANK3 registers to their reset values */
    Device->PCR3  = 0x00000018U;
    Device->SR3   = 0x00000040U;
 800b30a:	2140      	movs	r1, #64	; 0x40
  /* Check the parameters */ 
  assert_param(IS_FMC_NAND_DEVICE(Device)); 
  assert_param(IS_FMC_NAND_BANK(Bank));
      
  /* Disable the NAND Bank */
  __FMC_NAND_DISABLE(Device, Bank);
 800b30c:	6203      	str	r3, [r0, #32]
  }
  /* FMC_Bank3_NAND */  
  else
  {
    /* Set the FMC_NAND_BANK3 registers to their reset values */
    Device->PCR3  = 0x00000018U;
 800b30e:	6204      	str	r4, [r0, #32]
    Device->SR3   = 0x00000040U;
 800b310:	6241      	str	r1, [r0, #36]	; 0x24
    Device->PMEM3 = 0xFCFCFCFCU;
 800b312:	6282      	str	r2, [r0, #40]	; 0x28
    Device->PATT3 = 0xFCFCFCFCU; 
 800b314:	62c2      	str	r2, [r0, #44]	; 0x2c
  }
  
  return HAL_OK;
}
 800b316:	bc10      	pop	{r4}
 800b318:	2000      	movs	r0, #0
 800b31a:	4770      	bx	lr
  /* Check the parameters */ 
  assert_param(IS_FMC_NAND_DEVICE(Device)); 
  assert_param(IS_FMC_NAND_BANK(Bank));
      
  /* Disable the NAND Bank */
  __FMC_NAND_DISABLE(Device, Bank);
 800b31c:	6803      	ldr	r3, [r0, #0]
 
  /* De-initialize the NAND Bank */
  if(Bank == FMC_NAND_BANK2)
  {
    /* Set the FMC_NAND_BANK2 registers to their reset values */
    Device->PCR2  = 0x00000018U;
 800b31e:	2418      	movs	r4, #24
    Device->SR2   = 0x00000040U;
    Device->PMEM2 = 0xFCFCFCFCU;
 800b320:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
  /* Check the parameters */ 
  assert_param(IS_FMC_NAND_DEVICE(Device)); 
  assert_param(IS_FMC_NAND_BANK(Bank));
      
  /* Disable the NAND Bank */
  __FMC_NAND_DISABLE(Device, Bank);
 800b324:	f023 0304 	bic.w	r3, r3, #4
  /* De-initialize the NAND Bank */
  if(Bank == FMC_NAND_BANK2)
  {
    /* Set the FMC_NAND_BANK2 registers to their reset values */
    Device->PCR2  = 0x00000018U;
    Device->SR2   = 0x00000040U;
 800b328:	2140      	movs	r1, #64	; 0x40
  /* Check the parameters */ 
  assert_param(IS_FMC_NAND_DEVICE(Device)); 
  assert_param(IS_FMC_NAND_BANK(Bank));
      
  /* Disable the NAND Bank */
  __FMC_NAND_DISABLE(Device, Bank);
 800b32a:	6003      	str	r3, [r0, #0]
 
  /* De-initialize the NAND Bank */
  if(Bank == FMC_NAND_BANK2)
  {
    /* Set the FMC_NAND_BANK2 registers to their reset values */
    Device->PCR2  = 0x00000018U;
 800b32c:	6004      	str	r4, [r0, #0]
    Device->SR2   = 0x00000040U;
 800b32e:	6041      	str	r1, [r0, #4]
    Device->PMEM2 = 0xFCFCFCFCU;
 800b330:	6082      	str	r2, [r0, #8]
    Device->PATT2 = 0xFCFCFCFCU;  
 800b332:	60c2      	str	r2, [r0, #12]
    Device->PMEM3 = 0xFCFCFCFCU;
    Device->PATT3 = 0xFCFCFCFCU; 
  }
  
  return HAL_OK;
}
 800b334:	bc10      	pop	{r4}
 800b336:	2000      	movs	r0, #0
 800b338:	4770      	bx	lr
 800b33a:	bf00      	nop

0800b33c <FMC_NAND_ECC_Enable>:
  /* Check the parameters */ 
  assert_param(IS_FMC_NAND_DEVICE(Device)); 
  assert_param(IS_FMC_NAND_BANK(Bank));
    
  /* Enable ECC feature */
  if(Bank == FMC_NAND_BANK2)
 800b33c:	2910      	cmp	r1, #16
 800b33e:	d005      	beq.n	800b34c <FMC_NAND_ECC_Enable+0x10>
  {
    Device->PCR2 |= FMC_PCR2_ECCEN;
  }
  else
  {
    Device->PCR3 |= FMC_PCR3_ECCEN;
 800b340:	6a03      	ldr	r3, [r0, #32]
 800b342:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b346:	6203      	str	r3, [r0, #32]
  } 
  
  return HAL_OK;  
}
 800b348:	2000      	movs	r0, #0
 800b34a:	4770      	bx	lr
  assert_param(IS_FMC_NAND_BANK(Bank));
    
  /* Enable ECC feature */
  if(Bank == FMC_NAND_BANK2)
  {
    Device->PCR2 |= FMC_PCR2_ECCEN;
 800b34c:	6803      	ldr	r3, [r0, #0]
 800b34e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b352:	6003      	str	r3, [r0, #0]
  {
    Device->PCR3 |= FMC_PCR3_ECCEN;
  } 
  
  return HAL_OK;  
}
 800b354:	2000      	movs	r0, #0
 800b356:	4770      	bx	lr

0800b358 <FMC_NAND_ECC_Disable>:
  /* Check the parameters */ 
  assert_param(IS_FMC_NAND_DEVICE(Device)); 
  assert_param(IS_FMC_NAND_BANK(Bank));
    
  /* Disable ECC feature */
  if(Bank == FMC_NAND_BANK2)
 800b358:	2910      	cmp	r1, #16
 800b35a:	d005      	beq.n	800b368 <FMC_NAND_ECC_Disable+0x10>
  {
    Device->PCR2 &= ~FMC_PCR2_ECCEN;
  }
  else
  {
    Device->PCR3 &= ~FMC_PCR3_ECCEN;
 800b35c:	6a03      	ldr	r3, [r0, #32]
 800b35e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b362:	6203      	str	r3, [r0, #32]
  } 

  return HAL_OK;  
}
 800b364:	2000      	movs	r0, #0
 800b366:	4770      	bx	lr
  assert_param(IS_FMC_NAND_BANK(Bank));
    
  /* Disable ECC feature */
  if(Bank == FMC_NAND_BANK2)
  {
    Device->PCR2 &= ~FMC_PCR2_ECCEN;
 800b368:	6803      	ldr	r3, [r0, #0]
 800b36a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b36e:	6003      	str	r3, [r0, #0]
  {
    Device->PCR3 &= ~FMC_PCR3_ECCEN;
  } 

  return HAL_OK;  
}
 800b370:	2000      	movs	r0, #0
 800b372:	4770      	bx	lr

0800b374 <FMC_NAND_GetECC>:
  * @param  Bank: NAND bank number
  * @param  Timeout: Timeout wait value  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)
{
 800b374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b378:	4604      	mov	r4, r0
 800b37a:	460e      	mov	r6, r1
 800b37c:	4615      	mov	r5, r2
 800b37e:	461f      	mov	r7, r3
  /* Check the parameters */ 
  assert_param(IS_FMC_NAND_DEVICE(Device)); 
  assert_param(IS_FMC_NAND_BANK(Bank));

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800b380:	f7f7 fcac 	bl	8002cdc <HAL_GetTick>
 800b384:	4680      	mov	r8, r0

  /* Wait until FIFO is empty */
  while(__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 800b386:	e001      	b.n	800b38c <FMC_NAND_GetECC+0x18>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800b388:	1c7b      	adds	r3, r7, #1
 800b38a:	d110      	bne.n	800b3ae <FMC_NAND_GetECC+0x3a>

  /* Get tick */ 
  tickstart = HAL_GetTick();

  /* Wait until FIFO is empty */
  while(__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 800b38c:	2d10      	cmp	r5, #16
 800b38e:	bf0c      	ite	eq
 800b390:	6860      	ldreq	r0, [r4, #4]
 800b392:	6a60      	ldrne	r0, [r4, #36]	; 0x24
 800b394:	f080 0040 	eor.w	r0, r0, #64	; 0x40
 800b398:	f3c0 1080 	ubfx	r0, r0, #6, #1
 800b39c:	2800      	cmp	r0, #0
 800b39e:	d1f3      	bne.n	800b388 <FMC_NAND_GetECC+0x14>
        return HAL_TIMEOUT;
      }
    }  
  }
     
  if(Bank == FMC_NAND_BANK2)
 800b3a0:	2d10      	cmp	r5, #16
  {    
    /* Get the ECCR2 register value */
    *ECCval = (uint32_t)Device->ECCR2;
 800b3a2:	bf0c      	ite	eq
 800b3a4:	6963      	ldreq	r3, [r4, #20]
  }
  else
  {    
    /* Get the ECCR3 register value */
    *ECCval = (uint32_t)Device->ECCR3;
 800b3a6:	6b63      	ldrne	r3, [r4, #52]	; 0x34
 800b3a8:	6033      	str	r3, [r6, #0]
  }

  return HAL_OK;  
}
 800b3aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while(__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800b3ae:	b12f      	cbz	r7, 800b3bc <FMC_NAND_GetECC+0x48>
 800b3b0:	f7f7 fc94 	bl	8002cdc <HAL_GetTick>
 800b3b4:	ebc8 0000 	rsb	r0, r8, r0
 800b3b8:	4287      	cmp	r7, r0
 800b3ba:	d2e7      	bcs.n	800b38c <FMC_NAND_GetECC+0x18>
      {
        return HAL_TIMEOUT;
 800b3bc:	2003      	movs	r0, #3
 800b3be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3c2:	bf00      	nop

0800b3c4 <FMC_PCCARD_Init>:
  * @param  Device: Pointer to PCCARD device instance
  * @param  Init: Pointer to PCCARD Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_PCCARD_Init(FMC_PCCARD_TypeDef *Device, FMC_PCCARD_InitTypeDef *Init)
{
 800b3c4:	b430      	push	{r4, r5}
 800b3c6:	e891 0024 	ldmia.w	r1, {r2, r5}
  assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
  assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));     
  
  /* Get PCCARD control register value */
  tmpr = Device->PCR4;
 800b3ca:	6804      	ldr	r4, [r0, #0]
  /* Clear TAR, TCLR, PWAITEN and PWID bits */
  tmpr &= ((uint32_t)~(FMC_PCR4_TAR  | FMC_PCR4_TCLR | FMC_PCR4_PWAITEN | \
                       FMC_PCR4_PWID));
  
  /* Set FMC_PCCARD device control parameters */
  tmpr |= (uint32_t)(Init->Waitfeature              |\
 800b3cc:	6889      	ldr	r1, [r1, #8]
 800b3ce:	f424 33ff 	bic.w	r3, r4, #130560	; 0x1fe00
 800b3d2:	f023 0332 	bic.w	r3, r3, #50	; 0x32
 800b3d6:	f042 0210 	orr.w	r2, r2, #16
 800b3da:	431a      	orrs	r2, r3
 800b3dc:	ea42 2345 	orr.w	r3, r2, r5, lsl #9
 800b3e0:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
                     FMC_NAND_PCC_MEM_BUS_WIDTH_16  |\
                    (Init->TCLRSetupTime << 9U)     |\
                    (Init->TARSetupTime << 13U));
  
  Device->PCR4 = tmpr;
 800b3e4:	6003      	str	r3, [r0, #0]
  
  return HAL_OK;
}
 800b3e6:	bc30      	pop	{r4, r5}
 800b3e8:	2000      	movs	r0, #0
 800b3ea:	4770      	bx	lr

0800b3ec <FMC_PCCARD_CommonSpace_Timing_Init>:
  * @param  Device: Pointer to PCCARD device instance
  * @param  Timing: Pointer to PCCARD timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_PCCARD_CommonSpace_Timing_Init(FMC_PCCARD_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing)
{
 800b3ec:	b430      	push	{r4, r5}
  tmpr &= ((uint32_t)~(FMC_PMEM4_MEMSET4  | FMC_PMEM4_MEMWAIT4 | FMC_PMEM4_MEMHOLD4 | \
                       FMC_PMEM4_MEMHIZ4)); 
  /* Set PCCARD timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                  |\
                    ((Timing->WaitSetupTime) << 8U)     |\
                    ((Timing->HoldSetupTime) << 16U)    |\
 800b3ee:	e891 003c 	ldmia.w	r1, {r2, r3, r4, r5}
  assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));

  /* Get PCCARD common space timing register value */
  tmpr = Device->PMEM4;
 800b3f2:	6881      	ldr	r1, [r0, #8]
  tmpr &= ((uint32_t)~(FMC_PMEM4_MEMSET4  | FMC_PMEM4_MEMWAIT4 | FMC_PMEM4_MEMHOLD4 | \
                       FMC_PMEM4_MEMHIZ4)); 
  /* Set PCCARD timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                  |\
                    ((Timing->WaitSetupTime) << 8U)     |\
                    ((Timing->HoldSetupTime) << 16U)    |\
 800b3f4:	0421      	lsls	r1, r4, #16
 800b3f6:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 800b3fa:	4313      	orrs	r3, r2
 800b3fc:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
                    ((Timing->HiZSetupTime) << 24U)); 

  Device->PMEM4 = tmpr;
 800b400:	6083      	str	r3, [r0, #8]
  
  return HAL_OK;  
}
 800b402:	bc30      	pop	{r4, r5}
 800b404:	2000      	movs	r0, #0
 800b406:	4770      	bx	lr

0800b408 <FMC_PCCARD_AttributeSpace_Timing_Init>:
  * @param  Device: Pointer to PCCARD device instance
  * @param  Timing: Pointer to PCCARD timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_PCCARD_AttributeSpace_Timing_Init(FMC_PCCARD_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing)
{
 800b408:	b430      	push	{r4, r5}
                       FMC_PATT4_ATTHIZ4));
  
  /* Set PCCARD timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                 |\
                   ((Timing->WaitSetupTime) << 8U)     |\
                   ((Timing->HoldSetupTime) << 16U)    |\
 800b40a:	e891 003c 	ldmia.w	r1, {r2, r3, r4, r5}
  assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));

  /* Get PCCARD timing parameters */
  tmpr = Device->PATT4;
 800b40e:	68c1      	ldr	r1, [r0, #12]
                       FMC_PATT4_ATTHIZ4));
  
  /* Set PCCARD timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                 |\
                   ((Timing->WaitSetupTime) << 8U)     |\
                   ((Timing->HoldSetupTime) << 16U)    |\
 800b410:	0421      	lsls	r1, r4, #16
 800b412:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 800b416:	4313      	orrs	r3, r2
 800b418:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
                   ((Timing->HiZSetupTime) << 24U));
  Device->PATT4 = tmpr;
 800b41c:	60c3      	str	r3, [r0, #12]

  return HAL_OK;
}
 800b41e:	bc30      	pop	{r4, r5}
 800b420:	2000      	movs	r0, #0
 800b422:	4770      	bx	lr

0800b424 <FMC_PCCARD_IOSpace_Timing_Init>:
  * @param  Device: Pointer to PCCARD device instance
  * @param  Timing: Pointer to PCCARD timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_PCCARD_IOSpace_Timing_Init(FMC_PCCARD_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing)
{
 800b424:	b430      	push	{r4, r5}
                       FMC_PIO4_IOHIZ4));
  
  /* Set FMC_PCCARD device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                   |\
                     ((Timing->WaitSetupTime) << 8U)     |\
                     ((Timing->HoldSetupTime) << 16U)    |\
 800b426:	e891 003c 	ldmia.w	r1, {r2, r3, r4, r5}
  assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));

  /* Get FMC_PCCARD device timing parameters */
  tmpr = Device->PIO4;
 800b42a:	6901      	ldr	r1, [r0, #16]
                       FMC_PIO4_IOHIZ4));
  
  /* Set FMC_PCCARD device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                   |\
                     ((Timing->WaitSetupTime) << 8U)     |\
                     ((Timing->HoldSetupTime) << 16U)    |\
 800b42c:	0421      	lsls	r1, r4, #16
 800b42e:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 800b432:	4313      	orrs	r3, r2
 800b434:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
                     ((Timing->HiZSetupTime) << 24U));   
  
  Device->PIO4 = tmpr;
 800b438:	6103      	str	r3, [r0, #16]
 
  return HAL_OK;
}
 800b43a:	bc30      	pop	{r4, r5}
 800b43c:	2000      	movs	r0, #0
 800b43e:	4770      	bx	lr

0800b440 <FMC_PCCARD_DeInit>:
  * @brief  DeInitializes the FMC_PCCARD device 
  * @param  Device: Pointer to PCCARD device instance
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_PCCARD_DeInit(FMC_PCCARD_TypeDef *Device)
{
 800b440:	b430      	push	{r4, r5}
  /* Check the parameters */  
  assert_param(IS_FMC_PCCARD_DEVICE(Device));
    
  /* Disable the FMC_PCCARD device */
  __FMC_PCCARD_DISABLE(Device);
 800b442:	6801      	ldr	r1, [r0, #0]
  * @brief  DeInitializes the FMC_PCCARD device 
  * @param  Device: Pointer to PCCARD device instance
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_PCCARD_DeInit(FMC_PCCARD_TypeDef *Device)
{
 800b444:	4603      	mov	r3, r0
  /* Disable the FMC_PCCARD device */
  __FMC_PCCARD_DISABLE(Device);
  
  /* De-initialize the FMC_PCCARD device */
  Device->PCR4    = 0x00000018U; 
  Device->SR4     = 0x00000000U;	
 800b446:	2400      	movs	r4, #0
  Device->PMEM4   = 0xFCFCFCFCU;
 800b448:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
    
  /* Disable the FMC_PCCARD device */
  __FMC_PCCARD_DISABLE(Device);
  
  /* De-initialize the FMC_PCCARD device */
  Device->PCR4    = 0x00000018U; 
 800b44c:	2518      	movs	r5, #24
{
  /* Check the parameters */  
  assert_param(IS_FMC_PCCARD_DEVICE(Device));
    
  /* Disable the FMC_PCCARD device */
  __FMC_PCCARD_DISABLE(Device);
 800b44e:	f021 0104 	bic.w	r1, r1, #4
 800b452:	6001      	str	r1, [r0, #0]
  
  /* De-initialize the FMC_PCCARD device */
  Device->PCR4    = 0x00000018U; 
 800b454:	601d      	str	r5, [r3, #0]
  Device->SR4     = 0x00000000U;	
 800b456:	605c      	str	r4, [r3, #4]
  Device->PMEM4   = 0xFCFCFCFCU;
 800b458:	609a      	str	r2, [r3, #8]
  Device->PATT4   = 0xFCFCFCFCU;
 800b45a:	60da      	str	r2, [r3, #12]
  Device->PIO4    = 0xFCFCFCFCU;
 800b45c:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;
}
 800b45e:	4620      	mov	r0, r4
 800b460:	bc30      	pop	{r4, r5}
 800b462:	4770      	bx	lr

0800b464 <FMC_SDRAM_Init>:
  * @param  Device: Pointer to SDRAM device instance
  * @param  Init: Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800b464:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800b466:	680b      	ldr	r3, [r1, #0]
 800b468:	2b01      	cmp	r3, #1
 800b46a:	d01a      	beq.n	800b4a2 <FMC_SDRAM_Init+0x3e>
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b46c:	684f      	ldr	r7, [r1, #4]
 800b46e:	688c      	ldr	r4, [r1, #8]
 800b470:	68ce      	ldr	r6, [r1, #12]
 800b472:	690d      	ldr	r5, [r1, #16]
 800b474:	694a      	ldr	r2, [r1, #20]
 800b476:	698b      	ldr	r3, [r1, #24]
 800b478:	433c      	orrs	r4, r7
 800b47a:	4334      	orrs	r4, r6
 800b47c:	432c      	orrs	r4, r5
 800b47e:	69ce      	ldr	r6, [r1, #28]
 800b480:	6a0d      	ldr	r5, [r1, #32]
 800b482:	6a49      	ldr	r1, [r1, #36]	; 0x24
 800b484:	4314      	orrs	r4, r2
 800b486:	431c      	orrs	r4, r3
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800b488:	6802      	ldr	r2, [r0, #0]
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b48a:	4334      	orrs	r4, r6
 800b48c:	432c      	orrs	r4, r5
  if (Init->SDBank != FMC_SDRAM_BANK2) 
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800b48e:	f422 43ff 	bic.w	r3, r2, #32640	; 0x7f80
 800b492:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b496:	ea44 0201 	orr.w	r2, r4, r1
 800b49a:	4313      	orrs	r3, r2
                                               Init->WriteProtection    |\
                                               Init->SDClockPeriod      |\
                                               Init->ReadBurst          |\
                                               Init->ReadPipeDelay
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800b49c:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }  
  
  return HAL_OK;
}
 800b49e:	2000      	movs	r0, #0
 800b4a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b4a2:	688a      	ldr	r2, [r1, #8]
 800b4a4:	684e      	ldr	r6, [r1, #4]
 800b4a6:	68cb      	ldr	r3, [r1, #12]
 800b4a8:	694d      	ldr	r5, [r1, #20]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800b4aa:	6804      	ldr	r4, [r0, #0]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b4ac:	f8d1 c01c 	ldr.w	ip, [r1, #28]
 800b4b0:	6a0f      	ldr	r7, [r1, #32]
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b4b2:	4316      	orrs	r6, r2
 800b4b4:	431e      	orrs	r6, r3
 800b4b6:	690b      	ldr	r3, [r1, #16]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
                        Init->ReadBurst          |\
                        Init->ReadPipeDelay);  
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800b4b8:	6842      	ldr	r2, [r0, #4]
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b4ba:	431e      	orrs	r6, r3
 800b4bc:	ea46 0e05 	orr.w	lr, r6, r5
 800b4c0:	698e      	ldr	r6, [r1, #24]
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b4c2:	6a4d      	ldr	r5, [r1, #36]	; 0x24
                        Init->ReadPipeDelay);  
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800b4c4:	f422 43ff 	bic.w	r3, r2, #32640	; 0x7f80
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b4c8:	ea4c 0207 	orr.w	r2, ip, r7
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b4cc:	ea4e 0606 	orr.w	r6, lr, r6
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800b4d0:	f424 41f8 	bic.w	r1, r4, #31744	; 0x7c00
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b4d4:	432a      	orrs	r2, r5
                        Init->ReadPipeDelay);  
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800b4d6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b4da:	4333      	orrs	r3, r6
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b4dc:	430a      	orrs	r2, r1
                       Init->MemoryDataWidth    |\
                       Init->InternalBankNumber |\
                       Init->CASLatency         |\
                       Init->WriteProtection);

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800b4de:	6002      	str	r2, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800b4e0:	6043      	str	r3, [r0, #4]
  }  
  
  return HAL_OK;
}
 800b4e2:	2000      	movs	r0, #0
 800b4e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4e6:	bf00      	nop

0800b4e8 <FMC_SDRAM_Timing_Init>:
  * @param  Timing: Pointer to SDRAM Timing structure
  * @param  Bank: SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b4e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800b4ea:	2a01      	cmp	r2, #1
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800b4ec:	6887      	ldr	r7, [r0, #8]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800b4ee:	d020      	beq.n	800b532 <FMC_SDRAM_Timing_Init+0x4a>
 800b4f0:	684a      	ldr	r2, [r1, #4]
 800b4f2:	680e      	ldr	r6, [r1, #0]
 800b4f4:	690b      	ldr	r3, [r1, #16]
 800b4f6:	1e55      	subs	r5, r2, #1
 800b4f8:	688a      	ldr	r2, [r1, #8]
 800b4fa:	f007 4e70 	and.w	lr, r7, #4026531840	; 0xf0000000
 800b4fe:	3e01      	subs	r6, #1
 800b500:	ea46 070e 	orr.w	r7, r6, lr
 800b504:	1e54      	subs	r4, r2, #1
 800b506:	68ca      	ldr	r2, [r1, #12]
 800b508:	ea47 1605 	orr.w	r6, r7, r5, lsl #4
 800b50c:	ea46 2504 	orr.w	r5, r6, r4, lsl #8
 800b510:	694f      	ldr	r7, [r1, #20]
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800b512:	698e      	ldr	r6, [r1, #24]
 800b514:	1e54      	subs	r4, r2, #1
 800b516:	ea45 3404 	orr.w	r4, r5, r4, lsl #12
 800b51a:	3b01      	subs	r3, #1
 800b51c:	ea44 4103 	orr.w	r1, r4, r3, lsl #16
 800b520:	1e7b      	subs	r3, r7, #1
 800b522:	ea41 5203 	orr.w	r2, r1, r3, lsl #20
 800b526:	1e73      	subs	r3, r6, #1
 800b528:	ea42 6303 	orr.w	r3, r2, r3, lsl #24
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
                       (((Timing->RPDelay)-1U) << 20U)             |\
                       (((Timing->RCDDelay)-1U) << 24U));
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800b52c:	6083      	str	r3, [r0, #8]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  return HAL_OK;
}
 800b52e:	2000      	movs	r0, #0
 800b530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b532:	684b      	ldr	r3, [r1, #4]
 800b534:	680d      	ldr	r5, [r1, #0]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
                        (((Timing->RPDelay)-1) << 20)); 
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800b536:	68c6      	ldr	r6, [r0, #12]
 800b538:	f8d1 e008 	ldr.w	lr, [r1, #8]
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800b53c:	68ca      	ldr	r2, [r1, #12]
 800b53e:	f8d1 c010 	ldr.w	ip, [r1, #16]
 800b542:	f006 4670 	and.w	r6, r6, #4026531840	; 0xf0000000
 800b546:	1e5c      	subs	r4, r3, #1
 800b548:	3d01      	subs	r5, #1
 800b54a:	694b      	ldr	r3, [r1, #20]
 800b54c:	4335      	orrs	r5, r6
 800b54e:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
 800b552:	1e5e      	subs	r6, r3, #1
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1)           |\
 800b554:	698b      	ldr	r3, [r1, #24]
 800b556:	f10e 31ff 	add.w	r1, lr, #4294967295
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800b55a:	0535      	lsls	r5, r6, #20
 800b55c:	ea44 2101 	orr.w	r1, r4, r1, lsl #8
 800b560:	1e56      	subs	r6, r2, #1
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800b562:	f427 0770 	bic.w	r7, r7, #15728640	; 0xf00000
 800b566:	f10c 32ff 	add.w	r2, ip, #4294967295
 800b56a:	f427 4770 	bic.w	r7, r7, #61440	; 0xf000
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800b56e:	ea45 3406 	orr.w	r4, r5, r6, lsl #12
 800b572:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1)           |\
 800b576:	3b01      	subs	r3, #1
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800b578:	433c      	orrs	r4, r7
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1)           |\
 800b57a:	ea42 6303 	orr.w	r3, r2, r3, lsl #24
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
                       (((Timing->RCDDelay)-1) << 24)));   

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800b57e:	6084      	str	r4, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800b580:	60c3      	str	r3, [r0, #12]
  }
  return HAL_OK;
}
 800b582:	2000      	movs	r0, #0
 800b584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b586:	bf00      	nop

0800b588 <FMC_SDRAM_DeInit>:
  * @brief  DeInitializes the FMC_SDRAM peripheral 
  * @param  Device: Pointer to SDRAM device instance
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
{
 800b588:	b430      	push	{r4, r5}
 800b58a:	4603      	mov	r3, r0
 800b58c:	eb00 0481 	add.w	r4, r0, r1, lsl #2
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* De-initialize the SDRAM device */
  Device->SDCR[Bank] = 0x000002D0U;
 800b590:	f44f 7034 	mov.w	r0, #720	; 0x2d0
 800b594:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
  Device->SDTR[Bank] = 0x0FFFFFFFU;    
  Device->SDCMR      = 0x00000000U;
 800b598:	2200      	movs	r2, #0
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* De-initialize the SDRAM device */
  Device->SDCR[Bank] = 0x000002D0U;
  Device->SDTR[Bank] = 0x0FFFFFFFU;    
 800b59a:	f06f 4570 	mvn.w	r5, #4026531840	; 0xf0000000
 800b59e:	60a5      	str	r5, [r4, #8]
  Device->SDCMR      = 0x00000000U;
 800b5a0:	611a      	str	r2, [r3, #16]
  Device->SDRTR      = 0x00000000U;
 800b5a2:	615a      	str	r2, [r3, #20]
  Device->SDSR       = 0x00000000U;
 800b5a4:	619a      	str	r2, [r3, #24]

  return HAL_OK;
}
 800b5a6:	4610      	mov	r0, r2
 800b5a8:	bc30      	pop	{r4, r5}
 800b5aa:	4770      	bx	lr

0800b5ac <FMC_SDRAM_WriteProtection_Enable>:
  * @param  Device: Pointer to SDRAM device instance
  * @param  Bank: SDRAM bank number 
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
{ 
 800b5ac:	4602      	mov	r2, r0
  
  /* Enable write protection */
  Device->SDCR[Bank] |= FMC_SDRAM_WRITE_PROTECTION_ENABLE;
  
  return HAL_OK;  
}
 800b5ae:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Enable write protection */
  Device->SDCR[Bank] |= FMC_SDRAM_WRITE_PROTECTION_ENABLE;
 800b5b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b5b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b5b8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  
  return HAL_OK;  
}
 800b5bc:	4770      	bx	lr
 800b5be:	bf00      	nop

0800b5c0 <FMC_SDRAM_WriteProtection_Disable>:
  * @brief  Disables dynamically FMC_SDRAM write protection.
  * @param  hsdram: FMC_SDRAM handle
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
{
 800b5c0:	4602      	mov	r2, r0
  
  /* Disable write protection */
  Device->SDCR[Bank] &= ~FMC_SDRAM_WRITE_PROTECTION_ENABLE;
  
  return HAL_OK;
}
 800b5c2:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Disable write protection */
  Device->SDCR[Bank] &= ~FMC_SDRAM_WRITE_PROTECTION_ENABLE;
 800b5c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b5c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b5cc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  
  return HAL_OK;
}
 800b5d0:	4770      	bx	lr
 800b5d2:	bf00      	nop

0800b5d4 <FMC_SDRAM_SendCommand>:
  * @param  Timing: Pointer to SDRAM Timing structure
  * @param  Timeout: Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800b5d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b5d6:	680e      	ldr	r6, [r1, #0]
 800b5d8:	684c      	ldr	r4, [r1, #4]
 800b5da:	68cd      	ldr	r5, [r1, #12]
 800b5dc:	688b      	ldr	r3, [r1, #8]
 800b5de:	ea46 0104 	orr.w	r1, r6, r4
  * @param  Timing: Pointer to SDRAM Timing structure
  * @param  Timeout: Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800b5e2:	b083      	sub	sp, #12
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b5e4:	ea41 2145 	orr.w	r1, r1, r5, lsl #9
 800b5e8:	3b01      	subs	r3, #1
 800b5ea:	ea41 1343 	orr.w	r3, r1, r3, lsl #5
  * @param  Timeout: Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
  __IO uint32_t tmpr = 0U;
 800b5ee:	2700      	movs	r7, #0
 800b5f0:	9701      	str	r7, [sp, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b5f2:	9301      	str	r3, [sp, #4]
                    (Command->CommandTarget)                |\
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
                    ((Command->ModeRegisterDefinition) << 9U)
                    );
    
  Device->SDCMR = tmpr;
 800b5f4:	9b01      	ldr	r3, [sp, #4]
 800b5f6:	6103      	str	r3, [r0, #16]
  * @param  Timing: Pointer to SDRAM Timing structure
  * @param  Timeout: Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800b5f8:	4604      	mov	r4, r0
 800b5fa:	4615      	mov	r5, r2
                    );
    
  Device->SDCMR = tmpr;

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800b5fc:	f7f7 fb6e 	bl	8002cdc <HAL_GetTick>
 800b600:	4606      	mov	r6, r0

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800b602:	e001      	b.n	800b608 <FMC_SDRAM_SendCommand+0x34>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800b604:	1c6b      	adds	r3, r5, #1
 800b606:	d105      	bne.n	800b614 <FMC_SDRAM_SendCommand+0x40>

  /* Get tick */ 
  tickstart = HAL_GetTick();

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800b608:	69a0      	ldr	r0, [r4, #24]
 800b60a:	f010 0020 	ands.w	r0, r0, #32
 800b60e:	d1f9      	bne.n	800b604 <FMC_SDRAM_SendCommand+0x30>
      }
    }
  }

  return HAL_OK;
}
 800b610:	b003      	add	sp, #12
 800b612:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800b614:	b125      	cbz	r5, 800b620 <FMC_SDRAM_SendCommand+0x4c>
 800b616:	f7f7 fb61 	bl	8002cdc <HAL_GetTick>
 800b61a:	1b80      	subs	r0, r0, r6
 800b61c:	4285      	cmp	r5, r0
 800b61e:	d2f3      	bcs.n	800b608 <FMC_SDRAM_SendCommand+0x34>
      {
        return HAL_TIMEOUT;
 800b620:	2003      	movs	r0, #3
 800b622:	e7f5      	b.n	800b610 <FMC_SDRAM_SendCommand+0x3c>

0800b624 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device: Pointer to SDRAM device instance  
  * @param  RefreshRate: The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800b624:	4602      	mov	r2, r0
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
  
  return HAL_OK;   
}
 800b626:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 800b628:	6953      	ldr	r3, [r2, #20]
 800b62a:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 800b62e:	6151      	str	r1, [r2, #20]
  
  return HAL_OK;   
}
 800b630:	4770      	bx	lr
 800b632:	bf00      	nop

0800b634 <FMC_SDRAM_SetAutoRefreshNumber>:
  * @param  Device: Pointer to SDRAM device instance  
  * @param  AutoRefreshNumber: Specifies the auto Refresh number.       
  * @retval None
  */
HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNumber)
{
 800b634:	4602      	mov	r2, r0
  
  /* Set the Auto-refresh number in command register */
  Device->SDCMR |= (AutoRefreshNumber << 5U); 

  return HAL_OK;  
}
 800b636:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));
  
  /* Set the Auto-refresh number in command register */
  Device->SDCMR |= (AutoRefreshNumber << 5U); 
 800b638:	6913      	ldr	r3, [r2, #16]
 800b63a:	ea43 1141 	orr.w	r1, r3, r1, lsl #5
 800b63e:	6111      	str	r1, [r2, #16]

  return HAL_OK;  
}
 800b640:	4770      	bx	lr
 800b642:	bf00      	nop

0800b644 <FMC_SDRAM_GetModeStatus>:
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Get the corresponding bank mode */
  if(Bank == FMC_SDRAM_BANK1)
  {
    tmpreg = (uint32_t)(Device->SDSR & FMC_SDSR_MODES1); 
 800b644:	6980      	ldr	r0, [r0, #24]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Get the corresponding bank mode */
  if(Bank == FMC_SDRAM_BANK1)
 800b646:	b101      	cbz	r1, 800b64a <FMC_SDRAM_GetModeStatus+0x6>
  {
    tmpreg = (uint32_t)(Device->SDSR & FMC_SDSR_MODES1); 
  }
  else
  {
    tmpreg = ((uint32_t)(Device->SDSR & FMC_SDSR_MODES2) >> 2U);
 800b648:	0880      	lsrs	r0, r0, #2
 800b64a:	f000 0006 	and.w	r0, r0, #6
  }
  
  /* Return the mode status */
  return tmpreg;
}
 800b64e:	4770      	bx	lr

0800b650 <memchr>:
 800b650:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800b654:	2a10      	cmp	r2, #16
 800b656:	db2b      	blt.n	800b6b0 <memchr+0x60>
 800b658:	f010 0f07 	tst.w	r0, #7
 800b65c:	d008      	beq.n	800b670 <memchr+0x20>
 800b65e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b662:	3a01      	subs	r2, #1
 800b664:	428b      	cmp	r3, r1
 800b666:	d02d      	beq.n	800b6c4 <memchr+0x74>
 800b668:	f010 0f07 	tst.w	r0, #7
 800b66c:	b342      	cbz	r2, 800b6c0 <memchr+0x70>
 800b66e:	d1f6      	bne.n	800b65e <memchr+0xe>
 800b670:	b4f0      	push	{r4, r5, r6, r7}
 800b672:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 800b676:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800b67a:	f022 0407 	bic.w	r4, r2, #7
 800b67e:	f07f 0700 	mvns.w	r7, #0
 800b682:	2300      	movs	r3, #0
 800b684:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 800b688:	3c08      	subs	r4, #8
 800b68a:	ea85 0501 	eor.w	r5, r5, r1
 800b68e:	ea86 0601 	eor.w	r6, r6, r1
 800b692:	fa85 f547 	uadd8	r5, r5, r7
 800b696:	faa3 f587 	sel	r5, r3, r7
 800b69a:	fa86 f647 	uadd8	r6, r6, r7
 800b69e:	faa5 f687 	sel	r6, r5, r7
 800b6a2:	b98e      	cbnz	r6, 800b6c8 <memchr+0x78>
 800b6a4:	d1ee      	bne.n	800b684 <memchr+0x34>
 800b6a6:	bcf0      	pop	{r4, r5, r6, r7}
 800b6a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800b6ac:	f002 0207 	and.w	r2, r2, #7
 800b6b0:	b132      	cbz	r2, 800b6c0 <memchr+0x70>
 800b6b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b6b6:	3a01      	subs	r2, #1
 800b6b8:	ea83 0301 	eor.w	r3, r3, r1
 800b6bc:	b113      	cbz	r3, 800b6c4 <memchr+0x74>
 800b6be:	d1f8      	bne.n	800b6b2 <memchr+0x62>
 800b6c0:	2000      	movs	r0, #0
 800b6c2:	4770      	bx	lr
 800b6c4:	3801      	subs	r0, #1
 800b6c6:	4770      	bx	lr
 800b6c8:	2d00      	cmp	r5, #0
 800b6ca:	bf06      	itte	eq
 800b6cc:	4635      	moveq	r5, r6
 800b6ce:	3803      	subeq	r0, #3
 800b6d0:	3807      	subne	r0, #7
 800b6d2:	f015 0f01 	tst.w	r5, #1
 800b6d6:	d107      	bne.n	800b6e8 <memchr+0x98>
 800b6d8:	3001      	adds	r0, #1
 800b6da:	f415 7f80 	tst.w	r5, #256	; 0x100
 800b6de:	bf02      	ittt	eq
 800b6e0:	3001      	addeq	r0, #1
 800b6e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 800b6e6:	3001      	addeq	r0, #1
 800b6e8:	bcf0      	pop	{r4, r5, r6, r7}
 800b6ea:	3801      	subs	r0, #1
 800b6ec:	4770      	bx	lr
 800b6ee:	bf00      	nop

0800b6f0 <memcpy>:
 800b6f0:	4684      	mov	ip, r0
 800b6f2:	ea41 0300 	orr.w	r3, r1, r0
 800b6f6:	f013 0303 	ands.w	r3, r3, #3
 800b6fa:	d16d      	bne.n	800b7d8 <memcpy+0xe8>
 800b6fc:	3a40      	subs	r2, #64	; 0x40
 800b6fe:	d341      	bcc.n	800b784 <memcpy+0x94>
 800b700:	f851 3b04 	ldr.w	r3, [r1], #4
 800b704:	f840 3b04 	str.w	r3, [r0], #4
 800b708:	f851 3b04 	ldr.w	r3, [r1], #4
 800b70c:	f840 3b04 	str.w	r3, [r0], #4
 800b710:	f851 3b04 	ldr.w	r3, [r1], #4
 800b714:	f840 3b04 	str.w	r3, [r0], #4
 800b718:	f851 3b04 	ldr.w	r3, [r1], #4
 800b71c:	f840 3b04 	str.w	r3, [r0], #4
 800b720:	f851 3b04 	ldr.w	r3, [r1], #4
 800b724:	f840 3b04 	str.w	r3, [r0], #4
 800b728:	f851 3b04 	ldr.w	r3, [r1], #4
 800b72c:	f840 3b04 	str.w	r3, [r0], #4
 800b730:	f851 3b04 	ldr.w	r3, [r1], #4
 800b734:	f840 3b04 	str.w	r3, [r0], #4
 800b738:	f851 3b04 	ldr.w	r3, [r1], #4
 800b73c:	f840 3b04 	str.w	r3, [r0], #4
 800b740:	f851 3b04 	ldr.w	r3, [r1], #4
 800b744:	f840 3b04 	str.w	r3, [r0], #4
 800b748:	f851 3b04 	ldr.w	r3, [r1], #4
 800b74c:	f840 3b04 	str.w	r3, [r0], #4
 800b750:	f851 3b04 	ldr.w	r3, [r1], #4
 800b754:	f840 3b04 	str.w	r3, [r0], #4
 800b758:	f851 3b04 	ldr.w	r3, [r1], #4
 800b75c:	f840 3b04 	str.w	r3, [r0], #4
 800b760:	f851 3b04 	ldr.w	r3, [r1], #4
 800b764:	f840 3b04 	str.w	r3, [r0], #4
 800b768:	f851 3b04 	ldr.w	r3, [r1], #4
 800b76c:	f840 3b04 	str.w	r3, [r0], #4
 800b770:	f851 3b04 	ldr.w	r3, [r1], #4
 800b774:	f840 3b04 	str.w	r3, [r0], #4
 800b778:	f851 3b04 	ldr.w	r3, [r1], #4
 800b77c:	f840 3b04 	str.w	r3, [r0], #4
 800b780:	3a40      	subs	r2, #64	; 0x40
 800b782:	d2bd      	bcs.n	800b700 <memcpy+0x10>
 800b784:	3230      	adds	r2, #48	; 0x30
 800b786:	d311      	bcc.n	800b7ac <memcpy+0xbc>
 800b788:	f851 3b04 	ldr.w	r3, [r1], #4
 800b78c:	f840 3b04 	str.w	r3, [r0], #4
 800b790:	f851 3b04 	ldr.w	r3, [r1], #4
 800b794:	f840 3b04 	str.w	r3, [r0], #4
 800b798:	f851 3b04 	ldr.w	r3, [r1], #4
 800b79c:	f840 3b04 	str.w	r3, [r0], #4
 800b7a0:	f851 3b04 	ldr.w	r3, [r1], #4
 800b7a4:	f840 3b04 	str.w	r3, [r0], #4
 800b7a8:	3a10      	subs	r2, #16
 800b7aa:	d2ed      	bcs.n	800b788 <memcpy+0x98>
 800b7ac:	320c      	adds	r2, #12
 800b7ae:	d305      	bcc.n	800b7bc <memcpy+0xcc>
 800b7b0:	f851 3b04 	ldr.w	r3, [r1], #4
 800b7b4:	f840 3b04 	str.w	r3, [r0], #4
 800b7b8:	3a04      	subs	r2, #4
 800b7ba:	d2f9      	bcs.n	800b7b0 <memcpy+0xc0>
 800b7bc:	3204      	adds	r2, #4
 800b7be:	d008      	beq.n	800b7d2 <memcpy+0xe2>
 800b7c0:	07d2      	lsls	r2, r2, #31
 800b7c2:	bf1c      	itt	ne
 800b7c4:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800b7c8:	f800 3b01 	strbne.w	r3, [r0], #1
 800b7cc:	d301      	bcc.n	800b7d2 <memcpy+0xe2>
 800b7ce:	880b      	ldrh	r3, [r1, #0]
 800b7d0:	8003      	strh	r3, [r0, #0]
 800b7d2:	4660      	mov	r0, ip
 800b7d4:	4770      	bx	lr
 800b7d6:	bf00      	nop
 800b7d8:	2a08      	cmp	r2, #8
 800b7da:	d313      	bcc.n	800b804 <memcpy+0x114>
 800b7dc:	078b      	lsls	r3, r1, #30
 800b7de:	d08d      	beq.n	800b6fc <memcpy+0xc>
 800b7e0:	f010 0303 	ands.w	r3, r0, #3
 800b7e4:	d08a      	beq.n	800b6fc <memcpy+0xc>
 800b7e6:	f1c3 0304 	rsb	r3, r3, #4
 800b7ea:	1ad2      	subs	r2, r2, r3
 800b7ec:	07db      	lsls	r3, r3, #31
 800b7ee:	bf1c      	itt	ne
 800b7f0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800b7f4:	f800 3b01 	strbne.w	r3, [r0], #1
 800b7f8:	d380      	bcc.n	800b6fc <memcpy+0xc>
 800b7fa:	f831 3b02 	ldrh.w	r3, [r1], #2
 800b7fe:	f820 3b02 	strh.w	r3, [r0], #2
 800b802:	e77b      	b.n	800b6fc <memcpy+0xc>
 800b804:	3a04      	subs	r2, #4
 800b806:	d3d9      	bcc.n	800b7bc <memcpy+0xcc>
 800b808:	3a01      	subs	r2, #1
 800b80a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b80e:	f800 3b01 	strb.w	r3, [r0], #1
 800b812:	d2f9      	bcs.n	800b808 <memcpy+0x118>
 800b814:	780b      	ldrb	r3, [r1, #0]
 800b816:	7003      	strb	r3, [r0, #0]
 800b818:	784b      	ldrb	r3, [r1, #1]
 800b81a:	7043      	strb	r3, [r0, #1]
 800b81c:	788b      	ldrb	r3, [r1, #2]
 800b81e:	7083      	strb	r3, [r0, #2]
 800b820:	4660      	mov	r0, ip
 800b822:	4770      	bx	lr
	...

0800b840 <strlen>:
 800b840:	f890 f000 	pld	[r0]
 800b844:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 800b848:	f020 0107 	bic.w	r1, r0, #7
 800b84c:	f06f 0c00 	mvn.w	ip, #0
 800b850:	f010 0407 	ands.w	r4, r0, #7
 800b854:	f891 f020 	pld	[r1, #32]
 800b858:	f040 8049 	bne.w	800b8ee <strlen+0xae>
 800b85c:	f04f 0400 	mov.w	r4, #0
 800b860:	f06f 0007 	mvn.w	r0, #7
 800b864:	e9d1 2300 	ldrd	r2, r3, [r1]
 800b868:	f891 f040 	pld	[r1, #64]	; 0x40
 800b86c:	f100 0008 	add.w	r0, r0, #8
 800b870:	fa82 f24c 	uadd8	r2, r2, ip
 800b874:	faa4 f28c 	sel	r2, r4, ip
 800b878:	fa83 f34c 	uadd8	r3, r3, ip
 800b87c:	faa2 f38c 	sel	r3, r2, ip
 800b880:	bb4b      	cbnz	r3, 800b8d6 <strlen+0x96>
 800b882:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800b886:	fa82 f24c 	uadd8	r2, r2, ip
 800b88a:	f100 0008 	add.w	r0, r0, #8
 800b88e:	faa4 f28c 	sel	r2, r4, ip
 800b892:	fa83 f34c 	uadd8	r3, r3, ip
 800b896:	faa2 f38c 	sel	r3, r2, ip
 800b89a:	b9e3      	cbnz	r3, 800b8d6 <strlen+0x96>
 800b89c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 800b8a0:	fa82 f24c 	uadd8	r2, r2, ip
 800b8a4:	f100 0008 	add.w	r0, r0, #8
 800b8a8:	faa4 f28c 	sel	r2, r4, ip
 800b8ac:	fa83 f34c 	uadd8	r3, r3, ip
 800b8b0:	faa2 f38c 	sel	r3, r2, ip
 800b8b4:	b97b      	cbnz	r3, 800b8d6 <strlen+0x96>
 800b8b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 800b8ba:	f101 0120 	add.w	r1, r1, #32
 800b8be:	fa82 f24c 	uadd8	r2, r2, ip
 800b8c2:	f100 0008 	add.w	r0, r0, #8
 800b8c6:	faa4 f28c 	sel	r2, r4, ip
 800b8ca:	fa83 f34c 	uadd8	r3, r3, ip
 800b8ce:	faa2 f38c 	sel	r3, r2, ip
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d0c6      	beq.n	800b864 <strlen+0x24>
 800b8d6:	2a00      	cmp	r2, #0
 800b8d8:	bf04      	itt	eq
 800b8da:	3004      	addeq	r0, #4
 800b8dc:	461a      	moveq	r2, r3
 800b8de:	ba12      	rev	r2, r2
 800b8e0:	fab2 f282 	clz	r2, r2
 800b8e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 800b8e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 800b8ec:	4770      	bx	lr
 800b8ee:	e9d1 2300 	ldrd	r2, r3, [r1]
 800b8f2:	f004 0503 	and.w	r5, r4, #3
 800b8f6:	f1c4 0000 	rsb	r0, r4, #0
 800b8fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 800b8fe:	f014 0f04 	tst.w	r4, #4
 800b902:	f891 f040 	pld	[r1, #64]	; 0x40
 800b906:	fa0c f505 	lsl.w	r5, ip, r5
 800b90a:	ea62 0205 	orn	r2, r2, r5
 800b90e:	bf1c      	itt	ne
 800b910:	ea63 0305 	ornne	r3, r3, r5
 800b914:	4662      	movne	r2, ip
 800b916:	f04f 0400 	mov.w	r4, #0
 800b91a:	e7a9      	b.n	800b870 <strlen+0x30>

0800b91c <__aeabi_drsub>:
 800b91c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800b920:	e002      	b.n	800b928 <__adddf3>
 800b922:	bf00      	nop

0800b924 <__aeabi_dsub>:
 800b924:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800b928 <__adddf3>:
 800b928:	b530      	push	{r4, r5, lr}
 800b92a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800b92e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800b932:	ea94 0f05 	teq	r4, r5
 800b936:	bf08      	it	eq
 800b938:	ea90 0f02 	teqeq	r0, r2
 800b93c:	bf1f      	itttt	ne
 800b93e:	ea54 0c00 	orrsne.w	ip, r4, r0
 800b942:	ea55 0c02 	orrsne.w	ip, r5, r2
 800b946:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800b94a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800b94e:	f000 80e2 	beq.w	800bb16 <__adddf3+0x1ee>
 800b952:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800b956:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800b95a:	bfb8      	it	lt
 800b95c:	426d      	neglt	r5, r5
 800b95e:	dd0c      	ble.n	800b97a <__adddf3+0x52>
 800b960:	442c      	add	r4, r5
 800b962:	ea80 0202 	eor.w	r2, r0, r2
 800b966:	ea81 0303 	eor.w	r3, r1, r3
 800b96a:	ea82 0000 	eor.w	r0, r2, r0
 800b96e:	ea83 0101 	eor.w	r1, r3, r1
 800b972:	ea80 0202 	eor.w	r2, r0, r2
 800b976:	ea81 0303 	eor.w	r3, r1, r3
 800b97a:	2d36      	cmp	r5, #54	; 0x36
 800b97c:	bf88      	it	hi
 800b97e:	bd30      	pophi	{r4, r5, pc}
 800b980:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800b984:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800b988:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800b98c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800b990:	d002      	beq.n	800b998 <__adddf3+0x70>
 800b992:	4240      	negs	r0, r0
 800b994:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800b998:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800b99c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800b9a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800b9a4:	d002      	beq.n	800b9ac <__adddf3+0x84>
 800b9a6:	4252      	negs	r2, r2
 800b9a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800b9ac:	ea94 0f05 	teq	r4, r5
 800b9b0:	f000 80a7 	beq.w	800bb02 <__adddf3+0x1da>
 800b9b4:	f1a4 0401 	sub.w	r4, r4, #1
 800b9b8:	f1d5 0e20 	rsbs	lr, r5, #32
 800b9bc:	db0d      	blt.n	800b9da <__adddf3+0xb2>
 800b9be:	fa02 fc0e 	lsl.w	ip, r2, lr
 800b9c2:	fa22 f205 	lsr.w	r2, r2, r5
 800b9c6:	1880      	adds	r0, r0, r2
 800b9c8:	f141 0100 	adc.w	r1, r1, #0
 800b9cc:	fa03 f20e 	lsl.w	r2, r3, lr
 800b9d0:	1880      	adds	r0, r0, r2
 800b9d2:	fa43 f305 	asr.w	r3, r3, r5
 800b9d6:	4159      	adcs	r1, r3
 800b9d8:	e00e      	b.n	800b9f8 <__adddf3+0xd0>
 800b9da:	f1a5 0520 	sub.w	r5, r5, #32
 800b9de:	f10e 0e20 	add.w	lr, lr, #32
 800b9e2:	2a01      	cmp	r2, #1
 800b9e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 800b9e8:	bf28      	it	cs
 800b9ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 800b9ee:	fa43 f305 	asr.w	r3, r3, r5
 800b9f2:	18c0      	adds	r0, r0, r3
 800b9f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800b9f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800b9fc:	d507      	bpl.n	800ba0e <__adddf3+0xe6>
 800b9fe:	f04f 0e00 	mov.w	lr, #0
 800ba02:	f1dc 0c00 	rsbs	ip, ip, #0
 800ba06:	eb7e 0000 	sbcs.w	r0, lr, r0
 800ba0a:	eb6e 0101 	sbc.w	r1, lr, r1
 800ba0e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800ba12:	d31b      	bcc.n	800ba4c <__adddf3+0x124>
 800ba14:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800ba18:	d30c      	bcc.n	800ba34 <__adddf3+0x10c>
 800ba1a:	0849      	lsrs	r1, r1, #1
 800ba1c:	ea5f 0030 	movs.w	r0, r0, rrx
 800ba20:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800ba24:	f104 0401 	add.w	r4, r4, #1
 800ba28:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800ba2c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800ba30:	f080 809a 	bcs.w	800bb68 <__adddf3+0x240>
 800ba34:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800ba38:	bf08      	it	eq
 800ba3a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800ba3e:	f150 0000 	adcs.w	r0, r0, #0
 800ba42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800ba46:	ea41 0105 	orr.w	r1, r1, r5
 800ba4a:	bd30      	pop	{r4, r5, pc}
 800ba4c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800ba50:	4140      	adcs	r0, r0
 800ba52:	eb41 0101 	adc.w	r1, r1, r1
 800ba56:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800ba5a:	f1a4 0401 	sub.w	r4, r4, #1
 800ba5e:	d1e9      	bne.n	800ba34 <__adddf3+0x10c>
 800ba60:	f091 0f00 	teq	r1, #0
 800ba64:	bf04      	itt	eq
 800ba66:	4601      	moveq	r1, r0
 800ba68:	2000      	moveq	r0, #0
 800ba6a:	fab1 f381 	clz	r3, r1
 800ba6e:	bf08      	it	eq
 800ba70:	3320      	addeq	r3, #32
 800ba72:	f1a3 030b 	sub.w	r3, r3, #11
 800ba76:	f1b3 0220 	subs.w	r2, r3, #32
 800ba7a:	da0c      	bge.n	800ba96 <__adddf3+0x16e>
 800ba7c:	320c      	adds	r2, #12
 800ba7e:	dd08      	ble.n	800ba92 <__adddf3+0x16a>
 800ba80:	f102 0c14 	add.w	ip, r2, #20
 800ba84:	f1c2 020c 	rsb	r2, r2, #12
 800ba88:	fa01 f00c 	lsl.w	r0, r1, ip
 800ba8c:	fa21 f102 	lsr.w	r1, r1, r2
 800ba90:	e00c      	b.n	800baac <__adddf3+0x184>
 800ba92:	f102 0214 	add.w	r2, r2, #20
 800ba96:	bfd8      	it	le
 800ba98:	f1c2 0c20 	rsble	ip, r2, #32
 800ba9c:	fa01 f102 	lsl.w	r1, r1, r2
 800baa0:	fa20 fc0c 	lsr.w	ip, r0, ip
 800baa4:	bfdc      	itt	le
 800baa6:	ea41 010c 	orrle.w	r1, r1, ip
 800baaa:	4090      	lslle	r0, r2
 800baac:	1ae4      	subs	r4, r4, r3
 800baae:	bfa2      	ittt	ge
 800bab0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800bab4:	4329      	orrge	r1, r5
 800bab6:	bd30      	popge	{r4, r5, pc}
 800bab8:	ea6f 0404 	mvn.w	r4, r4
 800babc:	3c1f      	subs	r4, #31
 800babe:	da1c      	bge.n	800bafa <__adddf3+0x1d2>
 800bac0:	340c      	adds	r4, #12
 800bac2:	dc0e      	bgt.n	800bae2 <__adddf3+0x1ba>
 800bac4:	f104 0414 	add.w	r4, r4, #20
 800bac8:	f1c4 0220 	rsb	r2, r4, #32
 800bacc:	fa20 f004 	lsr.w	r0, r0, r4
 800bad0:	fa01 f302 	lsl.w	r3, r1, r2
 800bad4:	ea40 0003 	orr.w	r0, r0, r3
 800bad8:	fa21 f304 	lsr.w	r3, r1, r4
 800badc:	ea45 0103 	orr.w	r1, r5, r3
 800bae0:	bd30      	pop	{r4, r5, pc}
 800bae2:	f1c4 040c 	rsb	r4, r4, #12
 800bae6:	f1c4 0220 	rsb	r2, r4, #32
 800baea:	fa20 f002 	lsr.w	r0, r0, r2
 800baee:	fa01 f304 	lsl.w	r3, r1, r4
 800baf2:	ea40 0003 	orr.w	r0, r0, r3
 800baf6:	4629      	mov	r1, r5
 800baf8:	bd30      	pop	{r4, r5, pc}
 800bafa:	fa21 f004 	lsr.w	r0, r1, r4
 800bafe:	4629      	mov	r1, r5
 800bb00:	bd30      	pop	{r4, r5, pc}
 800bb02:	f094 0f00 	teq	r4, #0
 800bb06:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800bb0a:	bf06      	itte	eq
 800bb0c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800bb10:	3401      	addeq	r4, #1
 800bb12:	3d01      	subne	r5, #1
 800bb14:	e74e      	b.n	800b9b4 <__adddf3+0x8c>
 800bb16:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800bb1a:	bf18      	it	ne
 800bb1c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800bb20:	d029      	beq.n	800bb76 <__adddf3+0x24e>
 800bb22:	ea94 0f05 	teq	r4, r5
 800bb26:	bf08      	it	eq
 800bb28:	ea90 0f02 	teqeq	r0, r2
 800bb2c:	d005      	beq.n	800bb3a <__adddf3+0x212>
 800bb2e:	ea54 0c00 	orrs.w	ip, r4, r0
 800bb32:	bf04      	itt	eq
 800bb34:	4619      	moveq	r1, r3
 800bb36:	4610      	moveq	r0, r2
 800bb38:	bd30      	pop	{r4, r5, pc}
 800bb3a:	ea91 0f03 	teq	r1, r3
 800bb3e:	bf1e      	ittt	ne
 800bb40:	2100      	movne	r1, #0
 800bb42:	2000      	movne	r0, #0
 800bb44:	bd30      	popne	{r4, r5, pc}
 800bb46:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800bb4a:	d105      	bne.n	800bb58 <__adddf3+0x230>
 800bb4c:	0040      	lsls	r0, r0, #1
 800bb4e:	4149      	adcs	r1, r1
 800bb50:	bf28      	it	cs
 800bb52:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800bb56:	bd30      	pop	{r4, r5, pc}
 800bb58:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800bb5c:	bf3c      	itt	cc
 800bb5e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800bb62:	bd30      	popcc	{r4, r5, pc}
 800bb64:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800bb68:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800bb6c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bb70:	f04f 0000 	mov.w	r0, #0
 800bb74:	bd30      	pop	{r4, r5, pc}
 800bb76:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800bb7a:	bf1a      	itte	ne
 800bb7c:	4619      	movne	r1, r3
 800bb7e:	4610      	movne	r0, r2
 800bb80:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800bb84:	bf1c      	itt	ne
 800bb86:	460b      	movne	r3, r1
 800bb88:	4602      	movne	r2, r0
 800bb8a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800bb8e:	bf06      	itte	eq
 800bb90:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800bb94:	ea91 0f03 	teqeq	r1, r3
 800bb98:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800bb9c:	bd30      	pop	{r4, r5, pc}
 800bb9e:	bf00      	nop

0800bba0 <__aeabi_ui2d>:
 800bba0:	f090 0f00 	teq	r0, #0
 800bba4:	bf04      	itt	eq
 800bba6:	2100      	moveq	r1, #0
 800bba8:	4770      	bxeq	lr
 800bbaa:	b530      	push	{r4, r5, lr}
 800bbac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800bbb0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800bbb4:	f04f 0500 	mov.w	r5, #0
 800bbb8:	f04f 0100 	mov.w	r1, #0
 800bbbc:	e750      	b.n	800ba60 <__adddf3+0x138>
 800bbbe:	bf00      	nop

0800bbc0 <__aeabi_i2d>:
 800bbc0:	f090 0f00 	teq	r0, #0
 800bbc4:	bf04      	itt	eq
 800bbc6:	2100      	moveq	r1, #0
 800bbc8:	4770      	bxeq	lr
 800bbca:	b530      	push	{r4, r5, lr}
 800bbcc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800bbd0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800bbd4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800bbd8:	bf48      	it	mi
 800bbda:	4240      	negmi	r0, r0
 800bbdc:	f04f 0100 	mov.w	r1, #0
 800bbe0:	e73e      	b.n	800ba60 <__adddf3+0x138>
 800bbe2:	bf00      	nop

0800bbe4 <__aeabi_f2d>:
 800bbe4:	0042      	lsls	r2, r0, #1
 800bbe6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800bbea:	ea4f 0131 	mov.w	r1, r1, rrx
 800bbee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800bbf2:	bf1f      	itttt	ne
 800bbf4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800bbf8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800bbfc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800bc00:	4770      	bxne	lr
 800bc02:	f092 0f00 	teq	r2, #0
 800bc06:	bf14      	ite	ne
 800bc08:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800bc0c:	4770      	bxeq	lr
 800bc0e:	b530      	push	{r4, r5, lr}
 800bc10:	f44f 7460 	mov.w	r4, #896	; 0x380
 800bc14:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800bc18:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800bc1c:	e720      	b.n	800ba60 <__adddf3+0x138>
 800bc1e:	bf00      	nop

0800bc20 <__aeabi_ul2d>:
 800bc20:	ea50 0201 	orrs.w	r2, r0, r1
 800bc24:	bf08      	it	eq
 800bc26:	4770      	bxeq	lr
 800bc28:	b530      	push	{r4, r5, lr}
 800bc2a:	f04f 0500 	mov.w	r5, #0
 800bc2e:	e00a      	b.n	800bc46 <__aeabi_l2d+0x16>

0800bc30 <__aeabi_l2d>:
 800bc30:	ea50 0201 	orrs.w	r2, r0, r1
 800bc34:	bf08      	it	eq
 800bc36:	4770      	bxeq	lr
 800bc38:	b530      	push	{r4, r5, lr}
 800bc3a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800bc3e:	d502      	bpl.n	800bc46 <__aeabi_l2d+0x16>
 800bc40:	4240      	negs	r0, r0
 800bc42:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800bc46:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800bc4a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800bc4e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800bc52:	f43f aedc 	beq.w	800ba0e <__adddf3+0xe6>
 800bc56:	f04f 0203 	mov.w	r2, #3
 800bc5a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800bc5e:	bf18      	it	ne
 800bc60:	3203      	addne	r2, #3
 800bc62:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800bc66:	bf18      	it	ne
 800bc68:	3203      	addne	r2, #3
 800bc6a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800bc6e:	f1c2 0320 	rsb	r3, r2, #32
 800bc72:	fa00 fc03 	lsl.w	ip, r0, r3
 800bc76:	fa20 f002 	lsr.w	r0, r0, r2
 800bc7a:	fa01 fe03 	lsl.w	lr, r1, r3
 800bc7e:	ea40 000e 	orr.w	r0, r0, lr
 800bc82:	fa21 f102 	lsr.w	r1, r1, r2
 800bc86:	4414      	add	r4, r2
 800bc88:	e6c1      	b.n	800ba0e <__adddf3+0xe6>
 800bc8a:	bf00      	nop

0800bc8c <__aeabi_dmul>:
 800bc8c:	b570      	push	{r4, r5, r6, lr}
 800bc8e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800bc92:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800bc96:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800bc9a:	bf1d      	ittte	ne
 800bc9c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800bca0:	ea94 0f0c 	teqne	r4, ip
 800bca4:	ea95 0f0c 	teqne	r5, ip
 800bca8:	f000 f8de 	bleq	800be68 <__aeabi_dmul+0x1dc>
 800bcac:	442c      	add	r4, r5
 800bcae:	ea81 0603 	eor.w	r6, r1, r3
 800bcb2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800bcb6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800bcba:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800bcbe:	bf18      	it	ne
 800bcc0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800bcc4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800bcc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bccc:	d038      	beq.n	800bd40 <__aeabi_dmul+0xb4>
 800bcce:	fba0 ce02 	umull	ip, lr, r0, r2
 800bcd2:	f04f 0500 	mov.w	r5, #0
 800bcd6:	fbe1 e502 	umlal	lr, r5, r1, r2
 800bcda:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800bcde:	fbe0 e503 	umlal	lr, r5, r0, r3
 800bce2:	f04f 0600 	mov.w	r6, #0
 800bce6:	fbe1 5603 	umlal	r5, r6, r1, r3
 800bcea:	f09c 0f00 	teq	ip, #0
 800bcee:	bf18      	it	ne
 800bcf0:	f04e 0e01 	orrne.w	lr, lr, #1
 800bcf4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800bcf8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800bcfc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800bd00:	d204      	bcs.n	800bd0c <__aeabi_dmul+0x80>
 800bd02:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800bd06:	416d      	adcs	r5, r5
 800bd08:	eb46 0606 	adc.w	r6, r6, r6
 800bd0c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800bd10:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800bd14:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800bd18:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800bd1c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800bd20:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800bd24:	bf88      	it	hi
 800bd26:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800bd2a:	d81e      	bhi.n	800bd6a <__aeabi_dmul+0xde>
 800bd2c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800bd30:	bf08      	it	eq
 800bd32:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800bd36:	f150 0000 	adcs.w	r0, r0, #0
 800bd3a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800bd3e:	bd70      	pop	{r4, r5, r6, pc}
 800bd40:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800bd44:	ea46 0101 	orr.w	r1, r6, r1
 800bd48:	ea40 0002 	orr.w	r0, r0, r2
 800bd4c:	ea81 0103 	eor.w	r1, r1, r3
 800bd50:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800bd54:	bfc2      	ittt	gt
 800bd56:	ebd4 050c 	rsbsgt	r5, r4, ip
 800bd5a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800bd5e:	bd70      	popgt	{r4, r5, r6, pc}
 800bd60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800bd64:	f04f 0e00 	mov.w	lr, #0
 800bd68:	3c01      	subs	r4, #1
 800bd6a:	f300 80ab 	bgt.w	800bec4 <__aeabi_dmul+0x238>
 800bd6e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800bd72:	bfde      	ittt	le
 800bd74:	2000      	movle	r0, #0
 800bd76:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800bd7a:	bd70      	pople	{r4, r5, r6, pc}
 800bd7c:	f1c4 0400 	rsb	r4, r4, #0
 800bd80:	3c20      	subs	r4, #32
 800bd82:	da35      	bge.n	800bdf0 <__aeabi_dmul+0x164>
 800bd84:	340c      	adds	r4, #12
 800bd86:	dc1b      	bgt.n	800bdc0 <__aeabi_dmul+0x134>
 800bd88:	f104 0414 	add.w	r4, r4, #20
 800bd8c:	f1c4 0520 	rsb	r5, r4, #32
 800bd90:	fa00 f305 	lsl.w	r3, r0, r5
 800bd94:	fa20 f004 	lsr.w	r0, r0, r4
 800bd98:	fa01 f205 	lsl.w	r2, r1, r5
 800bd9c:	ea40 0002 	orr.w	r0, r0, r2
 800bda0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800bda4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800bda8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800bdac:	fa21 f604 	lsr.w	r6, r1, r4
 800bdb0:	eb42 0106 	adc.w	r1, r2, r6
 800bdb4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800bdb8:	bf08      	it	eq
 800bdba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800bdbe:	bd70      	pop	{r4, r5, r6, pc}
 800bdc0:	f1c4 040c 	rsb	r4, r4, #12
 800bdc4:	f1c4 0520 	rsb	r5, r4, #32
 800bdc8:	fa00 f304 	lsl.w	r3, r0, r4
 800bdcc:	fa20 f005 	lsr.w	r0, r0, r5
 800bdd0:	fa01 f204 	lsl.w	r2, r1, r4
 800bdd4:	ea40 0002 	orr.w	r0, r0, r2
 800bdd8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800bddc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800bde0:	f141 0100 	adc.w	r1, r1, #0
 800bde4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800bde8:	bf08      	it	eq
 800bdea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800bdee:	bd70      	pop	{r4, r5, r6, pc}
 800bdf0:	f1c4 0520 	rsb	r5, r4, #32
 800bdf4:	fa00 f205 	lsl.w	r2, r0, r5
 800bdf8:	ea4e 0e02 	orr.w	lr, lr, r2
 800bdfc:	fa20 f304 	lsr.w	r3, r0, r4
 800be00:	fa01 f205 	lsl.w	r2, r1, r5
 800be04:	ea43 0302 	orr.w	r3, r3, r2
 800be08:	fa21 f004 	lsr.w	r0, r1, r4
 800be0c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800be10:	fa21 f204 	lsr.w	r2, r1, r4
 800be14:	ea20 0002 	bic.w	r0, r0, r2
 800be18:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800be1c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800be20:	bf08      	it	eq
 800be22:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800be26:	bd70      	pop	{r4, r5, r6, pc}
 800be28:	f094 0f00 	teq	r4, #0
 800be2c:	d10f      	bne.n	800be4e <__aeabi_dmul+0x1c2>
 800be2e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800be32:	0040      	lsls	r0, r0, #1
 800be34:	eb41 0101 	adc.w	r1, r1, r1
 800be38:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800be3c:	bf08      	it	eq
 800be3e:	3c01      	subeq	r4, #1
 800be40:	d0f7      	beq.n	800be32 <__aeabi_dmul+0x1a6>
 800be42:	ea41 0106 	orr.w	r1, r1, r6
 800be46:	f095 0f00 	teq	r5, #0
 800be4a:	bf18      	it	ne
 800be4c:	4770      	bxne	lr
 800be4e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800be52:	0052      	lsls	r2, r2, #1
 800be54:	eb43 0303 	adc.w	r3, r3, r3
 800be58:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800be5c:	bf08      	it	eq
 800be5e:	3d01      	subeq	r5, #1
 800be60:	d0f7      	beq.n	800be52 <__aeabi_dmul+0x1c6>
 800be62:	ea43 0306 	orr.w	r3, r3, r6
 800be66:	4770      	bx	lr
 800be68:	ea94 0f0c 	teq	r4, ip
 800be6c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800be70:	bf18      	it	ne
 800be72:	ea95 0f0c 	teqne	r5, ip
 800be76:	d00c      	beq.n	800be92 <__aeabi_dmul+0x206>
 800be78:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800be7c:	bf18      	it	ne
 800be7e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800be82:	d1d1      	bne.n	800be28 <__aeabi_dmul+0x19c>
 800be84:	ea81 0103 	eor.w	r1, r1, r3
 800be88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800be8c:	f04f 0000 	mov.w	r0, #0
 800be90:	bd70      	pop	{r4, r5, r6, pc}
 800be92:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800be96:	bf06      	itte	eq
 800be98:	4610      	moveq	r0, r2
 800be9a:	4619      	moveq	r1, r3
 800be9c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800bea0:	d019      	beq.n	800bed6 <__aeabi_dmul+0x24a>
 800bea2:	ea94 0f0c 	teq	r4, ip
 800bea6:	d102      	bne.n	800beae <__aeabi_dmul+0x222>
 800bea8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800beac:	d113      	bne.n	800bed6 <__aeabi_dmul+0x24a>
 800beae:	ea95 0f0c 	teq	r5, ip
 800beb2:	d105      	bne.n	800bec0 <__aeabi_dmul+0x234>
 800beb4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800beb8:	bf1c      	itt	ne
 800beba:	4610      	movne	r0, r2
 800bebc:	4619      	movne	r1, r3
 800bebe:	d10a      	bne.n	800bed6 <__aeabi_dmul+0x24a>
 800bec0:	ea81 0103 	eor.w	r1, r1, r3
 800bec4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800bec8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800becc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bed0:	f04f 0000 	mov.w	r0, #0
 800bed4:	bd70      	pop	{r4, r5, r6, pc}
 800bed6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800beda:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800bede:	bd70      	pop	{r4, r5, r6, pc}

0800bee0 <__aeabi_ddiv>:
 800bee0:	b570      	push	{r4, r5, r6, lr}
 800bee2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800bee6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800beea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800beee:	bf1d      	ittte	ne
 800bef0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800bef4:	ea94 0f0c 	teqne	r4, ip
 800bef8:	ea95 0f0c 	teqne	r5, ip
 800befc:	f000 f8a7 	bleq	800c04e <__aeabi_ddiv+0x16e>
 800bf00:	eba4 0405 	sub.w	r4, r4, r5
 800bf04:	ea81 0e03 	eor.w	lr, r1, r3
 800bf08:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800bf0c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800bf10:	f000 8088 	beq.w	800c024 <__aeabi_ddiv+0x144>
 800bf14:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800bf18:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800bf1c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800bf20:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800bf24:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800bf28:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800bf2c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800bf30:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800bf34:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800bf38:	429d      	cmp	r5, r3
 800bf3a:	bf08      	it	eq
 800bf3c:	4296      	cmpeq	r6, r2
 800bf3e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800bf42:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800bf46:	d202      	bcs.n	800bf4e <__aeabi_ddiv+0x6e>
 800bf48:	085b      	lsrs	r3, r3, #1
 800bf4a:	ea4f 0232 	mov.w	r2, r2, rrx
 800bf4e:	1ab6      	subs	r6, r6, r2
 800bf50:	eb65 0503 	sbc.w	r5, r5, r3
 800bf54:	085b      	lsrs	r3, r3, #1
 800bf56:	ea4f 0232 	mov.w	r2, r2, rrx
 800bf5a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800bf5e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800bf62:	ebb6 0e02 	subs.w	lr, r6, r2
 800bf66:	eb75 0e03 	sbcs.w	lr, r5, r3
 800bf6a:	bf22      	ittt	cs
 800bf6c:	1ab6      	subcs	r6, r6, r2
 800bf6e:	4675      	movcs	r5, lr
 800bf70:	ea40 000c 	orrcs.w	r0, r0, ip
 800bf74:	085b      	lsrs	r3, r3, #1
 800bf76:	ea4f 0232 	mov.w	r2, r2, rrx
 800bf7a:	ebb6 0e02 	subs.w	lr, r6, r2
 800bf7e:	eb75 0e03 	sbcs.w	lr, r5, r3
 800bf82:	bf22      	ittt	cs
 800bf84:	1ab6      	subcs	r6, r6, r2
 800bf86:	4675      	movcs	r5, lr
 800bf88:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800bf8c:	085b      	lsrs	r3, r3, #1
 800bf8e:	ea4f 0232 	mov.w	r2, r2, rrx
 800bf92:	ebb6 0e02 	subs.w	lr, r6, r2
 800bf96:	eb75 0e03 	sbcs.w	lr, r5, r3
 800bf9a:	bf22      	ittt	cs
 800bf9c:	1ab6      	subcs	r6, r6, r2
 800bf9e:	4675      	movcs	r5, lr
 800bfa0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800bfa4:	085b      	lsrs	r3, r3, #1
 800bfa6:	ea4f 0232 	mov.w	r2, r2, rrx
 800bfaa:	ebb6 0e02 	subs.w	lr, r6, r2
 800bfae:	eb75 0e03 	sbcs.w	lr, r5, r3
 800bfb2:	bf22      	ittt	cs
 800bfb4:	1ab6      	subcs	r6, r6, r2
 800bfb6:	4675      	movcs	r5, lr
 800bfb8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800bfbc:	ea55 0e06 	orrs.w	lr, r5, r6
 800bfc0:	d018      	beq.n	800bff4 <__aeabi_ddiv+0x114>
 800bfc2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800bfc6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800bfca:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800bfce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800bfd2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800bfd6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800bfda:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800bfde:	d1c0      	bne.n	800bf62 <__aeabi_ddiv+0x82>
 800bfe0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800bfe4:	d10b      	bne.n	800bffe <__aeabi_ddiv+0x11e>
 800bfe6:	ea41 0100 	orr.w	r1, r1, r0
 800bfea:	f04f 0000 	mov.w	r0, #0
 800bfee:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800bff2:	e7b6      	b.n	800bf62 <__aeabi_ddiv+0x82>
 800bff4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800bff8:	bf04      	itt	eq
 800bffa:	4301      	orreq	r1, r0
 800bffc:	2000      	moveq	r0, #0
 800bffe:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800c002:	bf88      	it	hi
 800c004:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800c008:	f63f aeaf 	bhi.w	800bd6a <__aeabi_dmul+0xde>
 800c00c:	ebb5 0c03 	subs.w	ip, r5, r3
 800c010:	bf04      	itt	eq
 800c012:	ebb6 0c02 	subseq.w	ip, r6, r2
 800c016:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c01a:	f150 0000 	adcs.w	r0, r0, #0
 800c01e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c022:	bd70      	pop	{r4, r5, r6, pc}
 800c024:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800c028:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800c02c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800c030:	bfc2      	ittt	gt
 800c032:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c036:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c03a:	bd70      	popgt	{r4, r5, r6, pc}
 800c03c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c040:	f04f 0e00 	mov.w	lr, #0
 800c044:	3c01      	subs	r4, #1
 800c046:	e690      	b.n	800bd6a <__aeabi_dmul+0xde>
 800c048:	ea45 0e06 	orr.w	lr, r5, r6
 800c04c:	e68d      	b.n	800bd6a <__aeabi_dmul+0xde>
 800c04e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c052:	ea94 0f0c 	teq	r4, ip
 800c056:	bf08      	it	eq
 800c058:	ea95 0f0c 	teqeq	r5, ip
 800c05c:	f43f af3b 	beq.w	800bed6 <__aeabi_dmul+0x24a>
 800c060:	ea94 0f0c 	teq	r4, ip
 800c064:	d10a      	bne.n	800c07c <__aeabi_ddiv+0x19c>
 800c066:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800c06a:	f47f af34 	bne.w	800bed6 <__aeabi_dmul+0x24a>
 800c06e:	ea95 0f0c 	teq	r5, ip
 800c072:	f47f af25 	bne.w	800bec0 <__aeabi_dmul+0x234>
 800c076:	4610      	mov	r0, r2
 800c078:	4619      	mov	r1, r3
 800c07a:	e72c      	b.n	800bed6 <__aeabi_dmul+0x24a>
 800c07c:	ea95 0f0c 	teq	r5, ip
 800c080:	d106      	bne.n	800c090 <__aeabi_ddiv+0x1b0>
 800c082:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800c086:	f43f aefd 	beq.w	800be84 <__aeabi_dmul+0x1f8>
 800c08a:	4610      	mov	r0, r2
 800c08c:	4619      	mov	r1, r3
 800c08e:	e722      	b.n	800bed6 <__aeabi_dmul+0x24a>
 800c090:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c094:	bf18      	it	ne
 800c096:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c09a:	f47f aec5 	bne.w	800be28 <__aeabi_dmul+0x19c>
 800c09e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800c0a2:	f47f af0d 	bne.w	800bec0 <__aeabi_dmul+0x234>
 800c0a6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800c0aa:	f47f aeeb 	bne.w	800be84 <__aeabi_dmul+0x1f8>
 800c0ae:	e712      	b.n	800bed6 <__aeabi_dmul+0x24a>

0800c0b0 <__gedf2>:
 800c0b0:	f04f 3cff 	mov.w	ip, #4294967295
 800c0b4:	e006      	b.n	800c0c4 <__cmpdf2+0x4>
 800c0b6:	bf00      	nop

0800c0b8 <__ledf2>:
 800c0b8:	f04f 0c01 	mov.w	ip, #1
 800c0bc:	e002      	b.n	800c0c4 <__cmpdf2+0x4>
 800c0be:	bf00      	nop

0800c0c0 <__cmpdf2>:
 800c0c0:	f04f 0c01 	mov.w	ip, #1
 800c0c4:	f84d cd04 	str.w	ip, [sp, #-4]!
 800c0c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800c0cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800c0d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800c0d4:	bf18      	it	ne
 800c0d6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800c0da:	d01b      	beq.n	800c114 <__cmpdf2+0x54>
 800c0dc:	b001      	add	sp, #4
 800c0de:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800c0e2:	bf0c      	ite	eq
 800c0e4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800c0e8:	ea91 0f03 	teqne	r1, r3
 800c0ec:	bf02      	ittt	eq
 800c0ee:	ea90 0f02 	teqeq	r0, r2
 800c0f2:	2000      	moveq	r0, #0
 800c0f4:	4770      	bxeq	lr
 800c0f6:	f110 0f00 	cmn.w	r0, #0
 800c0fa:	ea91 0f03 	teq	r1, r3
 800c0fe:	bf58      	it	pl
 800c100:	4299      	cmppl	r1, r3
 800c102:	bf08      	it	eq
 800c104:	4290      	cmpeq	r0, r2
 800c106:	bf2c      	ite	cs
 800c108:	17d8      	asrcs	r0, r3, #31
 800c10a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800c10e:	f040 0001 	orr.w	r0, r0, #1
 800c112:	4770      	bx	lr
 800c114:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800c118:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800c11c:	d102      	bne.n	800c124 <__cmpdf2+0x64>
 800c11e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800c122:	d107      	bne.n	800c134 <__cmpdf2+0x74>
 800c124:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800c128:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800c12c:	d1d6      	bne.n	800c0dc <__cmpdf2+0x1c>
 800c12e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800c132:	d0d3      	beq.n	800c0dc <__cmpdf2+0x1c>
 800c134:	f85d 0b04 	ldr.w	r0, [sp], #4
 800c138:	4770      	bx	lr
 800c13a:	bf00      	nop

0800c13c <__aeabi_cdrcmple>:
 800c13c:	4684      	mov	ip, r0
 800c13e:	4610      	mov	r0, r2
 800c140:	4662      	mov	r2, ip
 800c142:	468c      	mov	ip, r1
 800c144:	4619      	mov	r1, r3
 800c146:	4663      	mov	r3, ip
 800c148:	e000      	b.n	800c14c <__aeabi_cdcmpeq>
 800c14a:	bf00      	nop

0800c14c <__aeabi_cdcmpeq>:
 800c14c:	b501      	push	{r0, lr}
 800c14e:	f7ff ffb7 	bl	800c0c0 <__cmpdf2>
 800c152:	2800      	cmp	r0, #0
 800c154:	bf48      	it	mi
 800c156:	f110 0f00 	cmnmi.w	r0, #0
 800c15a:	bd01      	pop	{r0, pc}

0800c15c <__aeabi_dcmpeq>:
 800c15c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c160:	f7ff fff4 	bl	800c14c <__aeabi_cdcmpeq>
 800c164:	bf0c      	ite	eq
 800c166:	2001      	moveq	r0, #1
 800c168:	2000      	movne	r0, #0
 800c16a:	f85d fb08 	ldr.w	pc, [sp], #8
 800c16e:	bf00      	nop

0800c170 <__aeabi_dcmplt>:
 800c170:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c174:	f7ff ffea 	bl	800c14c <__aeabi_cdcmpeq>
 800c178:	bf34      	ite	cc
 800c17a:	2001      	movcc	r0, #1
 800c17c:	2000      	movcs	r0, #0
 800c17e:	f85d fb08 	ldr.w	pc, [sp], #8
 800c182:	bf00      	nop

0800c184 <__aeabi_dcmple>:
 800c184:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c188:	f7ff ffe0 	bl	800c14c <__aeabi_cdcmpeq>
 800c18c:	bf94      	ite	ls
 800c18e:	2001      	movls	r0, #1
 800c190:	2000      	movhi	r0, #0
 800c192:	f85d fb08 	ldr.w	pc, [sp], #8
 800c196:	bf00      	nop

0800c198 <__aeabi_dcmpge>:
 800c198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c19c:	f7ff ffce 	bl	800c13c <__aeabi_cdrcmple>
 800c1a0:	bf94      	ite	ls
 800c1a2:	2001      	movls	r0, #1
 800c1a4:	2000      	movhi	r0, #0
 800c1a6:	f85d fb08 	ldr.w	pc, [sp], #8
 800c1aa:	bf00      	nop

0800c1ac <__aeabi_dcmpgt>:
 800c1ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c1b0:	f7ff ffc4 	bl	800c13c <__aeabi_cdrcmple>
 800c1b4:	bf34      	ite	cc
 800c1b6:	2001      	movcc	r0, #1
 800c1b8:	2000      	movcs	r0, #0
 800c1ba:	f85d fb08 	ldr.w	pc, [sp], #8
 800c1be:	bf00      	nop

0800c1c0 <__aeabi_dcmpun>:
 800c1c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800c1c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800c1c8:	d102      	bne.n	800c1d0 <__aeabi_dcmpun+0x10>
 800c1ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800c1ce:	d10a      	bne.n	800c1e6 <__aeabi_dcmpun+0x26>
 800c1d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800c1d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800c1d8:	d102      	bne.n	800c1e0 <__aeabi_dcmpun+0x20>
 800c1da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800c1de:	d102      	bne.n	800c1e6 <__aeabi_dcmpun+0x26>
 800c1e0:	f04f 0000 	mov.w	r0, #0
 800c1e4:	4770      	bx	lr
 800c1e6:	f04f 0001 	mov.w	r0, #1
 800c1ea:	4770      	bx	lr

0800c1ec <__aeabi_d2iz>:
 800c1ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800c1f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800c1f4:	d215      	bcs.n	800c222 <__aeabi_d2iz+0x36>
 800c1f6:	d511      	bpl.n	800c21c <__aeabi_d2iz+0x30>
 800c1f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800c1fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800c200:	d912      	bls.n	800c228 <__aeabi_d2iz+0x3c>
 800c202:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800c206:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c20a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800c20e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800c212:	fa23 f002 	lsr.w	r0, r3, r2
 800c216:	bf18      	it	ne
 800c218:	4240      	negne	r0, r0
 800c21a:	4770      	bx	lr
 800c21c:	f04f 0000 	mov.w	r0, #0
 800c220:	4770      	bx	lr
 800c222:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800c226:	d105      	bne.n	800c234 <__aeabi_d2iz+0x48>
 800c228:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800c22c:	bf08      	it	eq
 800c22e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800c232:	4770      	bx	lr
 800c234:	f04f 0000 	mov.w	r0, #0
 800c238:	4770      	bx	lr
 800c23a:	bf00      	nop

0800c23c <__aeabi_uldivmod>:
 800c23c:	b953      	cbnz	r3, 800c254 <__aeabi_uldivmod+0x18>
 800c23e:	b94a      	cbnz	r2, 800c254 <__aeabi_uldivmod+0x18>
 800c240:	2900      	cmp	r1, #0
 800c242:	bf08      	it	eq
 800c244:	2800      	cmpeq	r0, #0
 800c246:	bf1c      	itt	ne
 800c248:	f04f 31ff 	movne.w	r1, #4294967295
 800c24c:	f04f 30ff 	movne.w	r0, #4294967295
 800c250:	f000 b97e 	b.w	800c550 <__aeabi_idiv0>
 800c254:	f1ad 0c08 	sub.w	ip, sp, #8
 800c258:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800c25c:	f000 f806 	bl	800c26c <__udivmoddi4>
 800c260:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c268:	b004      	add	sp, #16
 800c26a:	4770      	bx	lr

0800c26c <__udivmoddi4>:
 800c26c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c270:	468c      	mov	ip, r1
 800c272:	460e      	mov	r6, r1
 800c274:	4604      	mov	r4, r0
 800c276:	9d08      	ldr	r5, [sp, #32]
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d150      	bne.n	800c31e <__udivmoddi4+0xb2>
 800c27c:	428a      	cmp	r2, r1
 800c27e:	4617      	mov	r7, r2
 800c280:	d96c      	bls.n	800c35c <__udivmoddi4+0xf0>
 800c282:	fab2 fe82 	clz	lr, r2
 800c286:	f1be 0f00 	cmp.w	lr, #0
 800c28a:	d00b      	beq.n	800c2a4 <__udivmoddi4+0x38>
 800c28c:	f1ce 0420 	rsb	r4, lr, #32
 800c290:	fa20 f404 	lsr.w	r4, r0, r4
 800c294:	fa01 f60e 	lsl.w	r6, r1, lr
 800c298:	ea44 0c06 	orr.w	ip, r4, r6
 800c29c:	fa02 f70e 	lsl.w	r7, r2, lr
 800c2a0:	fa00 f40e 	lsl.w	r4, r0, lr
 800c2a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800c2a8:	0c22      	lsrs	r2, r4, #16
 800c2aa:	fbbc f0f9 	udiv	r0, ip, r9
 800c2ae:	fa1f f887 	uxth.w	r8, r7
 800c2b2:	fb09 c610 	mls	r6, r9, r0, ip
 800c2b6:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 800c2ba:	fb00 f308 	mul.w	r3, r0, r8
 800c2be:	42b3      	cmp	r3, r6
 800c2c0:	d909      	bls.n	800c2d6 <__udivmoddi4+0x6a>
 800c2c2:	19f6      	adds	r6, r6, r7
 800c2c4:	f100 32ff 	add.w	r2, r0, #4294967295
 800c2c8:	f080 8122 	bcs.w	800c510 <__udivmoddi4+0x2a4>
 800c2cc:	42b3      	cmp	r3, r6
 800c2ce:	f240 811f 	bls.w	800c510 <__udivmoddi4+0x2a4>
 800c2d2:	3802      	subs	r0, #2
 800c2d4:	443e      	add	r6, r7
 800c2d6:	1af6      	subs	r6, r6, r3
 800c2d8:	b2a2      	uxth	r2, r4
 800c2da:	fbb6 f3f9 	udiv	r3, r6, r9
 800c2de:	fb09 6613 	mls	r6, r9, r3, r6
 800c2e2:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 800c2e6:	fb03 f808 	mul.w	r8, r3, r8
 800c2ea:	45a0      	cmp	r8, r4
 800c2ec:	d909      	bls.n	800c302 <__udivmoddi4+0x96>
 800c2ee:	19e4      	adds	r4, r4, r7
 800c2f0:	f103 32ff 	add.w	r2, r3, #4294967295
 800c2f4:	f080 810a 	bcs.w	800c50c <__udivmoddi4+0x2a0>
 800c2f8:	45a0      	cmp	r8, r4
 800c2fa:	f240 8107 	bls.w	800c50c <__udivmoddi4+0x2a0>
 800c2fe:	3b02      	subs	r3, #2
 800c300:	443c      	add	r4, r7
 800c302:	ebc8 0404 	rsb	r4, r8, r4
 800c306:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800c30a:	2100      	movs	r1, #0
 800c30c:	2d00      	cmp	r5, #0
 800c30e:	d062      	beq.n	800c3d6 <__udivmoddi4+0x16a>
 800c310:	fa24 f40e 	lsr.w	r4, r4, lr
 800c314:	2300      	movs	r3, #0
 800c316:	602c      	str	r4, [r5, #0]
 800c318:	606b      	str	r3, [r5, #4]
 800c31a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c31e:	428b      	cmp	r3, r1
 800c320:	d907      	bls.n	800c332 <__udivmoddi4+0xc6>
 800c322:	2d00      	cmp	r5, #0
 800c324:	d055      	beq.n	800c3d2 <__udivmoddi4+0x166>
 800c326:	2100      	movs	r1, #0
 800c328:	e885 0041 	stmia.w	r5, {r0, r6}
 800c32c:	4608      	mov	r0, r1
 800c32e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c332:	fab3 f183 	clz	r1, r3
 800c336:	2900      	cmp	r1, #0
 800c338:	f040 8090 	bne.w	800c45c <__udivmoddi4+0x1f0>
 800c33c:	42b3      	cmp	r3, r6
 800c33e:	d302      	bcc.n	800c346 <__udivmoddi4+0xda>
 800c340:	4282      	cmp	r2, r0
 800c342:	f200 80f8 	bhi.w	800c536 <__udivmoddi4+0x2ca>
 800c346:	1a84      	subs	r4, r0, r2
 800c348:	eb66 0603 	sbc.w	r6, r6, r3
 800c34c:	2001      	movs	r0, #1
 800c34e:	46b4      	mov	ip, r6
 800c350:	2d00      	cmp	r5, #0
 800c352:	d040      	beq.n	800c3d6 <__udivmoddi4+0x16a>
 800c354:	e885 1010 	stmia.w	r5, {r4, ip}
 800c358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c35c:	b912      	cbnz	r2, 800c364 <__udivmoddi4+0xf8>
 800c35e:	2701      	movs	r7, #1
 800c360:	fbb7 f7f2 	udiv	r7, r7, r2
 800c364:	fab7 fe87 	clz	lr, r7
 800c368:	f1be 0f00 	cmp.w	lr, #0
 800c36c:	d135      	bne.n	800c3da <__udivmoddi4+0x16e>
 800c36e:	1bf3      	subs	r3, r6, r7
 800c370:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800c374:	fa1f fc87 	uxth.w	ip, r7
 800c378:	2101      	movs	r1, #1
 800c37a:	fbb3 f0f8 	udiv	r0, r3, r8
 800c37e:	0c22      	lsrs	r2, r4, #16
 800c380:	fb08 3610 	mls	r6, r8, r0, r3
 800c384:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 800c388:	fb0c f300 	mul.w	r3, ip, r0
 800c38c:	42b3      	cmp	r3, r6
 800c38e:	d907      	bls.n	800c3a0 <__udivmoddi4+0x134>
 800c390:	19f6      	adds	r6, r6, r7
 800c392:	f100 32ff 	add.w	r2, r0, #4294967295
 800c396:	d202      	bcs.n	800c39e <__udivmoddi4+0x132>
 800c398:	42b3      	cmp	r3, r6
 800c39a:	f200 80ce 	bhi.w	800c53a <__udivmoddi4+0x2ce>
 800c39e:	4610      	mov	r0, r2
 800c3a0:	1af6      	subs	r6, r6, r3
 800c3a2:	b2a2      	uxth	r2, r4
 800c3a4:	fbb6 f3f8 	udiv	r3, r6, r8
 800c3a8:	fb08 6613 	mls	r6, r8, r3, r6
 800c3ac:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 800c3b0:	fb0c fc03 	mul.w	ip, ip, r3
 800c3b4:	45a4      	cmp	ip, r4
 800c3b6:	d907      	bls.n	800c3c8 <__udivmoddi4+0x15c>
 800c3b8:	19e4      	adds	r4, r4, r7
 800c3ba:	f103 32ff 	add.w	r2, r3, #4294967295
 800c3be:	d202      	bcs.n	800c3c6 <__udivmoddi4+0x15a>
 800c3c0:	45a4      	cmp	ip, r4
 800c3c2:	f200 80b5 	bhi.w	800c530 <__udivmoddi4+0x2c4>
 800c3c6:	4613      	mov	r3, r2
 800c3c8:	ebcc 0404 	rsb	r4, ip, r4
 800c3cc:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800c3d0:	e79c      	b.n	800c30c <__udivmoddi4+0xa0>
 800c3d2:	4629      	mov	r1, r5
 800c3d4:	4628      	mov	r0, r5
 800c3d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3da:	f1ce 0120 	rsb	r1, lr, #32
 800c3de:	fa06 f30e 	lsl.w	r3, r6, lr
 800c3e2:	fa07 f70e 	lsl.w	r7, r7, lr
 800c3e6:	fa20 f901 	lsr.w	r9, r0, r1
 800c3ea:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800c3ee:	40ce      	lsrs	r6, r1
 800c3f0:	ea49 0903 	orr.w	r9, r9, r3
 800c3f4:	fbb6 faf8 	udiv	sl, r6, r8
 800c3f8:	ea4f 4419 	mov.w	r4, r9, lsr #16
 800c3fc:	fb08 661a 	mls	r6, r8, sl, r6
 800c400:	fa1f fc87 	uxth.w	ip, r7
 800c404:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 800c408:	fb0a f20c 	mul.w	r2, sl, ip
 800c40c:	429a      	cmp	r2, r3
 800c40e:	fa00 f40e 	lsl.w	r4, r0, lr
 800c412:	d90a      	bls.n	800c42a <__udivmoddi4+0x1be>
 800c414:	19db      	adds	r3, r3, r7
 800c416:	f10a 31ff 	add.w	r1, sl, #4294967295
 800c41a:	f080 8087 	bcs.w	800c52c <__udivmoddi4+0x2c0>
 800c41e:	429a      	cmp	r2, r3
 800c420:	f240 8084 	bls.w	800c52c <__udivmoddi4+0x2c0>
 800c424:	f1aa 0a02 	sub.w	sl, sl, #2
 800c428:	443b      	add	r3, r7
 800c42a:	1a9b      	subs	r3, r3, r2
 800c42c:	fa1f f989 	uxth.w	r9, r9
 800c430:	fbb3 f1f8 	udiv	r1, r3, r8
 800c434:	fb08 3311 	mls	r3, r8, r1, r3
 800c438:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 800c43c:	fb01 f60c 	mul.w	r6, r1, ip
 800c440:	429e      	cmp	r6, r3
 800c442:	d907      	bls.n	800c454 <__udivmoddi4+0x1e8>
 800c444:	19db      	adds	r3, r3, r7
 800c446:	f101 32ff 	add.w	r2, r1, #4294967295
 800c44a:	d26b      	bcs.n	800c524 <__udivmoddi4+0x2b8>
 800c44c:	429e      	cmp	r6, r3
 800c44e:	d969      	bls.n	800c524 <__udivmoddi4+0x2b8>
 800c450:	3902      	subs	r1, #2
 800c452:	443b      	add	r3, r7
 800c454:	1b9b      	subs	r3, r3, r6
 800c456:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c45a:	e78e      	b.n	800c37a <__udivmoddi4+0x10e>
 800c45c:	f1c1 0e20 	rsb	lr, r1, #32
 800c460:	fa22 f40e 	lsr.w	r4, r2, lr
 800c464:	408b      	lsls	r3, r1
 800c466:	4323      	orrs	r3, r4
 800c468:	fa20 f70e 	lsr.w	r7, r0, lr
 800c46c:	fa06 f401 	lsl.w	r4, r6, r1
 800c470:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800c474:	fa26 f60e 	lsr.w	r6, r6, lr
 800c478:	433c      	orrs	r4, r7
 800c47a:	fbb6 f9fc 	udiv	r9, r6, ip
 800c47e:	0c27      	lsrs	r7, r4, #16
 800c480:	fb0c 6619 	mls	r6, ip, r9, r6
 800c484:	fa1f f883 	uxth.w	r8, r3
 800c488:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 800c48c:	fb09 f708 	mul.w	r7, r9, r8
 800c490:	42b7      	cmp	r7, r6
 800c492:	fa02 f201 	lsl.w	r2, r2, r1
 800c496:	fa00 fa01 	lsl.w	sl, r0, r1
 800c49a:	d908      	bls.n	800c4ae <__udivmoddi4+0x242>
 800c49c:	18f6      	adds	r6, r6, r3
 800c49e:	f109 30ff 	add.w	r0, r9, #4294967295
 800c4a2:	d241      	bcs.n	800c528 <__udivmoddi4+0x2bc>
 800c4a4:	42b7      	cmp	r7, r6
 800c4a6:	d93f      	bls.n	800c528 <__udivmoddi4+0x2bc>
 800c4a8:	f1a9 0902 	sub.w	r9, r9, #2
 800c4ac:	441e      	add	r6, r3
 800c4ae:	1bf6      	subs	r6, r6, r7
 800c4b0:	b2a0      	uxth	r0, r4
 800c4b2:	fbb6 f4fc 	udiv	r4, r6, ip
 800c4b6:	fb0c 6614 	mls	r6, ip, r4, r6
 800c4ba:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 800c4be:	fb04 f808 	mul.w	r8, r4, r8
 800c4c2:	45b8      	cmp	r8, r7
 800c4c4:	d907      	bls.n	800c4d6 <__udivmoddi4+0x26a>
 800c4c6:	18ff      	adds	r7, r7, r3
 800c4c8:	f104 30ff 	add.w	r0, r4, #4294967295
 800c4cc:	d228      	bcs.n	800c520 <__udivmoddi4+0x2b4>
 800c4ce:	45b8      	cmp	r8, r7
 800c4d0:	d926      	bls.n	800c520 <__udivmoddi4+0x2b4>
 800c4d2:	3c02      	subs	r4, #2
 800c4d4:	441f      	add	r7, r3
 800c4d6:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 800c4da:	ebc8 0707 	rsb	r7, r8, r7
 800c4de:	fba0 8902 	umull	r8, r9, r0, r2
 800c4e2:	454f      	cmp	r7, r9
 800c4e4:	4644      	mov	r4, r8
 800c4e6:	464e      	mov	r6, r9
 800c4e8:	d314      	bcc.n	800c514 <__udivmoddi4+0x2a8>
 800c4ea:	d029      	beq.n	800c540 <__udivmoddi4+0x2d4>
 800c4ec:	b365      	cbz	r5, 800c548 <__udivmoddi4+0x2dc>
 800c4ee:	ebba 0304 	subs.w	r3, sl, r4
 800c4f2:	eb67 0706 	sbc.w	r7, r7, r6
 800c4f6:	fa07 fe0e 	lsl.w	lr, r7, lr
 800c4fa:	40cb      	lsrs	r3, r1
 800c4fc:	40cf      	lsrs	r7, r1
 800c4fe:	ea4e 0303 	orr.w	r3, lr, r3
 800c502:	e885 0088 	stmia.w	r5, {r3, r7}
 800c506:	2100      	movs	r1, #0
 800c508:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c50c:	4613      	mov	r3, r2
 800c50e:	e6f8      	b.n	800c302 <__udivmoddi4+0x96>
 800c510:	4610      	mov	r0, r2
 800c512:	e6e0      	b.n	800c2d6 <__udivmoddi4+0x6a>
 800c514:	ebb8 0402 	subs.w	r4, r8, r2
 800c518:	eb69 0603 	sbc.w	r6, r9, r3
 800c51c:	3801      	subs	r0, #1
 800c51e:	e7e5      	b.n	800c4ec <__udivmoddi4+0x280>
 800c520:	4604      	mov	r4, r0
 800c522:	e7d8      	b.n	800c4d6 <__udivmoddi4+0x26a>
 800c524:	4611      	mov	r1, r2
 800c526:	e795      	b.n	800c454 <__udivmoddi4+0x1e8>
 800c528:	4681      	mov	r9, r0
 800c52a:	e7c0      	b.n	800c4ae <__udivmoddi4+0x242>
 800c52c:	468a      	mov	sl, r1
 800c52e:	e77c      	b.n	800c42a <__udivmoddi4+0x1be>
 800c530:	3b02      	subs	r3, #2
 800c532:	443c      	add	r4, r7
 800c534:	e748      	b.n	800c3c8 <__udivmoddi4+0x15c>
 800c536:	4608      	mov	r0, r1
 800c538:	e70a      	b.n	800c350 <__udivmoddi4+0xe4>
 800c53a:	3802      	subs	r0, #2
 800c53c:	443e      	add	r6, r7
 800c53e:	e72f      	b.n	800c3a0 <__udivmoddi4+0x134>
 800c540:	45c2      	cmp	sl, r8
 800c542:	d3e7      	bcc.n	800c514 <__udivmoddi4+0x2a8>
 800c544:	463e      	mov	r6, r7
 800c546:	e7d1      	b.n	800c4ec <__udivmoddi4+0x280>
 800c548:	4629      	mov	r1, r5
 800c54a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c54e:	bf00      	nop

0800c550 <__aeabi_idiv0>:
 800c550:	4770      	bx	lr
 800c552:	bf00      	nop

0800c554 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800c554:	f8df d034 	ldr.w	sp, [pc, #52]	; 800c58c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800c558:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800c55a:	e003      	b.n	800c564 <LoopCopyDataInit>

0800c55c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800c55c:	4b0c      	ldr	r3, [pc, #48]	; (800c590 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800c55e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800c560:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800c562:	3104      	adds	r1, #4

0800c564 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800c564:	480b      	ldr	r0, [pc, #44]	; (800c594 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800c566:	4b0c      	ldr	r3, [pc, #48]	; (800c598 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800c568:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800c56a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800c56c:	d3f6      	bcc.n	800c55c <CopyDataInit>
  ldr  r2, =_sbss
 800c56e:	4a0b      	ldr	r2, [pc, #44]	; (800c59c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800c570:	e002      	b.n	800c578 <LoopFillZerobss>

0800c572 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800c572:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800c574:	f842 3b04 	str.w	r3, [r2], #4

0800c578 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800c578:	4b09      	ldr	r3, [pc, #36]	; (800c5a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800c57a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800c57c:	d3f9      	bcc.n	800c572 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800c57e:	f7f3 fe4d 	bl	800021c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c582:	f000 f9c3 	bl	800c90c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800c586:	f000 f80f 	bl	800c5a8 <main>
  bx  lr    
 800c58a:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800c58c:	20030000 	.word	0x20030000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 800c590:	080127c4 	.word	0x080127c4
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800c594:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800c598:	200008f4 	.word	0x200008f4
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800c59c:	200008f4 	.word	0x200008f4
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800c5a0:	20000e70 	.word	0x20000e70

0800c5a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800c5a4:	e7fe      	b.n	800c5a4 <ADC_IRQHandler>
	...

0800c5a8 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b0a2      	sub	sp, #136	; 0x88
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800c5ac:	2500      	movs	r5, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800c5ae:	f7f6 fb73 	bl	8002c98 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 800c5b2:	f7f4 f857 	bl	8000664 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800c5b6:	4bb6      	ldr	r3, [pc, #728]	; (800c890 <main+0x2e8>)
 800c5b8:	9500      	str	r5, [sp, #0]
 800c5ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 800c5bc:	4cb5      	ldr	r4, [pc, #724]	; (800c894 <main+0x2ec>)
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800c5be:	48b6      	ldr	r0, [pc, #728]	; (800c898 <main+0x2f0>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800c5c0:	f042 0220 	orr.w	r2, r2, #32
 800c5c4:	631a      	str	r2, [r3, #48]	; 0x30
 800c5c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c5c8:	f002 0220 	and.w	r2, r2, #32
 800c5cc:	9200      	str	r2, [sp, #0]
 800c5ce:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c5d0:	9501      	str	r5, [sp, #4]
 800c5d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c5d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c5d8:	631a      	str	r2, [r3, #48]	; 0x30
 800c5da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c5dc:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800c5e0:	9201      	str	r2, [sp, #4]
 800c5e2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c5e4:	9502      	str	r5, [sp, #8]
 800c5e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c5e8:	f042 0204 	orr.w	r2, r2, #4
 800c5ec:	631a      	str	r2, [r3, #48]	; 0x30
 800c5ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c5f0:	f002 0204 	and.w	r2, r2, #4
 800c5f4:	9202      	str	r2, [sp, #8]
 800c5f6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c5f8:	9503      	str	r5, [sp, #12]
 800c5fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c5fc:	f042 0201 	orr.w	r2, r2, #1
 800c600:	631a      	str	r2, [r3, #48]	; 0x30
 800c602:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c604:	f002 0201 	and.w	r2, r2, #1
 800c608:	9203      	str	r2, [sp, #12]
 800c60a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800c60c:	9504      	str	r5, [sp, #16]
 800c60e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c610:	f042 0202 	orr.w	r2, r2, #2
 800c614:	631a      	str	r2, [r3, #48]	; 0x30
 800c616:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c618:	f002 0202 	and.w	r2, r2, #2
 800c61c:	9204      	str	r2, [sp, #16]
 800c61e:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800c620:	9505      	str	r5, [sp, #20]
 800c622:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c624:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c628:	631a      	str	r2, [r3, #48]	; 0x30
 800c62a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c62c:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800c630:	9205      	str	r2, [sp, #20]
 800c632:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800c634:	9506      	str	r5, [sp, #24]
 800c636:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c638:	f042 0210 	orr.w	r2, r2, #16
 800c63c:	631a      	str	r2, [r3, #48]	; 0x30
 800c63e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c640:	f002 0210 	and.w	r2, r2, #16
 800c644:	9206      	str	r2, [sp, #24]
 800c646:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c648:	9507      	str	r5, [sp, #28]
 800c64a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c64c:	f042 0208 	orr.w	r2, r2, #8
 800c650:	631a      	str	r2, [r3, #48]	; 0x30
 800c652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c654:	f003 0308 	and.w	r3, r3, #8

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800c658:	462a      	mov	r2, r5
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c65a:	9307      	str	r3, [sp, #28]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800c65c:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c660:	9b07      	ldr	r3, [sp, #28]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pins : PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c662:	2601      	movs	r6, #1
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800c664:	f7f7 ffea 	bl	800463c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800c668:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800c66c:	a915      	add	r1, sp, #84	; 0x54
 800c66e:	488a      	ldr	r0, [pc, #552]	; (800c898 <main+0x2f0>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pins : PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800c670:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c672:	9517      	str	r5, [sp, #92]	; 0x5c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c674:	9518      	str	r5, [sp, #96]	; 0x60
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pins : PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c676:	9616      	str	r6, [sp, #88]	; 0x58
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800c678:	f7f7 fe16 	bl	80042a8 <HAL_GPIO_Init>

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 800c67c:	4987      	ldr	r1, [pc, #540]	; (800c89c <main+0x2f4>)
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800c67e:	66e5      	str	r5, [r4, #108]	; 0x6c
/* USART1 init function */
static void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
 800c680:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800c684:	230c      	movs	r3, #12
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800c686:	f104 0064 	add.w	r0, r4, #100	; 0x64
{

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
 800c68a:	6725      	str	r5, [r4, #112]	; 0x70
  huart1.Init.Parity = UART_PARITY_NONE;
 800c68c:	6765      	str	r5, [r4, #116]	; 0x74
  huart1.Init.Mode = UART_MODE_TX_RX;
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800c68e:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800c690:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 800c694:	6661      	str	r1, [r4, #100]	; 0x64
  huart1.Init.BaudRate = 115200;
 800c696:	66a2      	str	r2, [r4, #104]	; 0x68
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800c698:	67a3      	str	r3, [r4, #120]	; 0x78
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800c69a:	f7fd ffa5 	bl	800a5e8 <HAL_UART_Init>
 800c69e:	b100      	cbz	r0, 800c6a2 <main+0xfa>
 800c6a0:	e7fe      	b.n	800c6a0 <main+0xf8>
{

  LTDC_LayerCfgTypeDef pLayerCfg;
  LTDC_LayerCfgTypeDef pLayerCfg1;

  hltdc.Instance = LTDC;
 800c6a2:	497f      	ldr	r1, [pc, #508]	; (800c8a0 <main+0x2f8>)
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800c6a4:	f8c4 00a8 	str.w	r0, [r4, #168]	; 0xa8
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
  hltdc.Init.HorizontalSync = 7;
 800c6a8:	2207      	movs	r2, #7
  hltdc.Init.VerticalSync = 3;
 800c6aa:	2503      	movs	r5, #3
  hltdc.Init.AccumulatedHBP = 14;
 800c6ac:	230e      	movs	r3, #14
  LTDC_LayerCfgTypeDef pLayerCfg;
  LTDC_LayerCfgTypeDef pLayerCfg1;

  hltdc.Instance = LTDC;
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800c6ae:	f8c4 00ac 	str.w	r0, [r4, #172]	; 0xac
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800c6b2:	f8c4 00b0 	str.w	r0, [r4, #176]	; 0xb0
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800c6b6:	f8c4 00b4 	str.w	r0, [r4, #180]	; 0xb4
  hltdc.Init.AccumulatedVBP = 5;
  hltdc.Init.AccumulatedActiveW = 254;
  hltdc.Init.AccumulatedActiveH = 325;
  hltdc.Init.TotalWidth = 260;
  hltdc.Init.TotalHeigh = 327;
  hltdc.Init.Backcolor.Blue = 0;
 800c6ba:	f884 00d8 	strb.w	r0, [r4, #216]	; 0xd8
  hltdc.Init.Backcolor.Green = 0;
 800c6be:	f884 00d9 	strb.w	r0, [r4, #217]	; 0xd9
  hltdc.Init.Backcolor.Red = 0;
 800c6c2:	f884 00da 	strb.w	r0, [r4, #218]	; 0xda
{

  LTDC_LayerCfgTypeDef pLayerCfg;
  LTDC_LayerCfgTypeDef pLayerCfg1;

  hltdc.Instance = LTDC;
 800c6c6:	f8c4 10a4 	str.w	r1, [r4, #164]	; 0xa4
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
  hltdc.Init.HorizontalSync = 7;
 800c6ca:	f8c4 20b8 	str.w	r2, [r4, #184]	; 0xb8
  hltdc.Init.VerticalSync = 3;
  hltdc.Init.AccumulatedHBP = 14;
  hltdc.Init.AccumulatedVBP = 5;
  hltdc.Init.AccumulatedActiveW = 254;
 800c6ce:	21fe      	movs	r1, #254	; 0xfe
  hltdc.Init.AccumulatedActiveH = 325;
 800c6d0:	f240 1245 	movw	r2, #325	; 0x145
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
  hltdc.Init.HorizontalSync = 7;
  hltdc.Init.VerticalSync = 3;
 800c6d4:	f8c4 50bc 	str.w	r5, [r4, #188]	; 0xbc
  hltdc.Init.AccumulatedHBP = 14;
 800c6d8:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
  hltdc.Init.AccumulatedVBP = 5;
 800c6dc:	2705      	movs	r7, #5
  hltdc.Init.AccumulatedActiveW = 254;
  hltdc.Init.AccumulatedActiveH = 325;
  hltdc.Init.TotalWidth = 260;
  hltdc.Init.TotalHeigh = 327;
 800c6de:	f240 1347 	movw	r3, #327	; 0x147
  hltdc.Init.VerticalSync = 3;
  hltdc.Init.AccumulatedHBP = 14;
  hltdc.Init.AccumulatedVBP = 5;
  hltdc.Init.AccumulatedActiveW = 254;
  hltdc.Init.AccumulatedActiveH = 325;
  hltdc.Init.TotalWidth = 260;
 800c6e2:	f44f 7582 	mov.w	r5, #260	; 0x104
  hltdc.Init.TotalHeigh = 327;
  hltdc.Init.Backcolor.Blue = 0;
  hltdc.Init.Backcolor.Green = 0;
  hltdc.Init.Backcolor.Red = 0;
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800c6e6:	f104 00a4 	add.w	r0, r4, #164	; 0xa4
  hltdc.Init.AccumulatedHBP = 14;
  hltdc.Init.AccumulatedVBP = 5;
  hltdc.Init.AccumulatedActiveW = 254;
  hltdc.Init.AccumulatedActiveH = 325;
  hltdc.Init.TotalWidth = 260;
  hltdc.Init.TotalHeigh = 327;
 800c6ea:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
  hltdc.Init.HorizontalSync = 7;
  hltdc.Init.VerticalSync = 3;
  hltdc.Init.AccumulatedHBP = 14;
  hltdc.Init.AccumulatedVBP = 5;
 800c6ee:	f8c4 70c4 	str.w	r7, [r4, #196]	; 0xc4
  hltdc.Init.AccumulatedActiveW = 254;
 800c6f2:	f8c4 10c8 	str.w	r1, [r4, #200]	; 0xc8
  hltdc.Init.AccumulatedActiveH = 325;
 800c6f6:	f8c4 20cc 	str.w	r2, [r4, #204]	; 0xcc
  hltdc.Init.TotalWidth = 260;
 800c6fa:	f8c4 50d0 	str.w	r5, [r4, #208]	; 0xd0
  hltdc.Init.TotalHeigh = 327;
  hltdc.Init.Backcolor.Blue = 0;
  hltdc.Init.Backcolor.Green = 0;
  hltdc.Init.Backcolor.Red = 0;
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800c6fe:	f7fa fe7b 	bl	80073f8 <HAL_LTDC_Init>
 800c702:	4603      	mov	r3, r0
 800c704:	b100      	cbz	r0, 800c708 <main+0x160>
 800c706:	e7fe      	b.n	800c706 <main+0x15e>
  pLayerCfg.ImageWidth = 0;
  pLayerCfg.ImageHeight = 0;
  pLayerCfg.Backcolor.Blue = 0;
  pLayerCfg.Backcolor.Green = 0;
  pLayerCfg.Backcolor.Red = 0;
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800c708:	4602      	mov	r2, r0
  pLayerCfg.WindowY0 = 0;
  pLayerCfg.WindowY1 = 0;
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
  pLayerCfg.Alpha = 0;
  pLayerCfg.Alpha0 = 0;
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800c70a:	f44f 6880 	mov.w	r8, #1024	; 0x400
  pLayerCfg.ImageWidth = 0;
  pLayerCfg.ImageHeight = 0;
  pLayerCfg.Backcolor.Blue = 0;
  pLayerCfg.Backcolor.Green = 0;
  pLayerCfg.Backcolor.Red = 0;
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800c70e:	a908      	add	r1, sp, #32
 800c710:	f104 00a4 	add.w	r0, r4, #164	; 0xa4
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
  {
    Error_Handler();
  }

  pLayerCfg.WindowX0 = 0;
 800c714:	9308      	str	r3, [sp, #32]
  pLayerCfg.WindowX1 = 0;
 800c716:	9309      	str	r3, [sp, #36]	; 0x24
  pLayerCfg.WindowY0 = 0;
 800c718:	930a      	str	r3, [sp, #40]	; 0x28
  pLayerCfg.WindowY1 = 0;
 800c71a:	930b      	str	r3, [sp, #44]	; 0x2c
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800c71c:	930c      	str	r3, [sp, #48]	; 0x30
  pLayerCfg.Alpha = 0;
 800c71e:	930d      	str	r3, [sp, #52]	; 0x34
  pLayerCfg.Alpha0 = 0;
 800c720:	930e      	str	r3, [sp, #56]	; 0x38
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
  pLayerCfg.FBStartAdress = 0;
 800c722:	9311      	str	r3, [sp, #68]	; 0x44
  pLayerCfg.ImageWidth = 0;
 800c724:	9312      	str	r3, [sp, #72]	; 0x48
  pLayerCfg.ImageHeight = 0;
 800c726:	9313      	str	r3, [sp, #76]	; 0x4c
  pLayerCfg.Backcolor.Blue = 0;
 800c728:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
  pLayerCfg.Backcolor.Green = 0;
 800c72c:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
  pLayerCfg.Backcolor.Red = 0;
 800c730:	f88d 3052 	strb.w	r3, [sp, #82]	; 0x52
  pLayerCfg.WindowY1 = 0;
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
  pLayerCfg.Alpha = 0;
  pLayerCfg.Alpha0 = 0;
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800c734:	9710      	str	r7, [sp, #64]	; 0x40
  pLayerCfg.WindowY0 = 0;
  pLayerCfg.WindowY1 = 0;
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
  pLayerCfg.Alpha = 0;
  pLayerCfg.Alpha0 = 0;
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800c736:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  pLayerCfg.ImageWidth = 0;
  pLayerCfg.ImageHeight = 0;
  pLayerCfg.Backcolor.Blue = 0;
  pLayerCfg.Backcolor.Green = 0;
  pLayerCfg.Backcolor.Red = 0;
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800c73a:	f7fa ff65 	bl	8007608 <HAL_LTDC_ConfigLayer>
 800c73e:	4603      	mov	r3, r0
 800c740:	b100      	cbz	r0, 800c744 <main+0x19c>
 800c742:	e7fe      	b.n	800c742 <main+0x19a>
  {
    Error_Handler();
  }

  pLayerCfg1.WindowX0 = 0;
 800c744:	9015      	str	r0, [sp, #84]	; 0x54
  pLayerCfg1.WindowX1 = 0;
 800c746:	9016      	str	r0, [sp, #88]	; 0x58
  pLayerCfg1.WindowY0 = 0;
 800c748:	9017      	str	r0, [sp, #92]	; 0x5c
  pLayerCfg1.WindowY1 = 0;
 800c74a:	9018      	str	r0, [sp, #96]	; 0x60
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800c74c:	9019      	str	r0, [sp, #100]	; 0x64
  pLayerCfg1.Alpha = 0;
 800c74e:	901a      	str	r0, [sp, #104]	; 0x68
  pLayerCfg1.Alpha0 = 0;
 800c750:	901b      	str	r0, [sp, #108]	; 0x6c
  pLayerCfg1.ImageWidth = 0;
  pLayerCfg1.ImageHeight = 0;
  pLayerCfg1.Backcolor.Blue = 0;
  pLayerCfg1.Backcolor.Green = 0;
  pLayerCfg1.Backcolor.Red = 0;
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 800c752:	4632      	mov	r2, r6
 800c754:	a915      	add	r1, sp, #84	; 0x54
 800c756:	f104 00a4 	add.w	r0, r4, #164	; 0xa4
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
  pLayerCfg1.Alpha = 0;
  pLayerCfg1.Alpha0 = 0;
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
  pLayerCfg1.FBStartAdress = 0;
 800c75a:	931e      	str	r3, [sp, #120]	; 0x78
  pLayerCfg1.ImageWidth = 0;
 800c75c:	931f      	str	r3, [sp, #124]	; 0x7c
  pLayerCfg1.ImageHeight = 0;
 800c75e:	9320      	str	r3, [sp, #128]	; 0x80
  pLayerCfg1.Backcolor.Blue = 0;
 800c760:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  pLayerCfg1.Backcolor.Green = 0;
 800c764:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
  pLayerCfg1.Backcolor.Red = 0;
 800c768:	f88d 3086 	strb.w	r3, [sp, #134]	; 0x86
  pLayerCfg1.WindowY0 = 0;
  pLayerCfg1.WindowY1 = 0;
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
  pLayerCfg1.Alpha = 0;
  pLayerCfg1.Alpha0 = 0;
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800c76c:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800c770:	971d      	str	r7, [sp, #116]	; 0x74
  pLayerCfg1.ImageWidth = 0;
  pLayerCfg1.ImageHeight = 0;
  pLayerCfg1.Backcolor.Blue = 0;
  pLayerCfg1.Backcolor.Green = 0;
  pLayerCfg1.Backcolor.Red = 0;
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 800c772:	f7fa ff49 	bl	8007608 <HAL_LTDC_ConfigLayer>
 800c776:	4603      	mov	r3, r0
 800c778:	b100      	cbz	r0, 800c77c <main+0x1d4>
 800c77a:	e7fe      	b.n	800c77a <main+0x1d2>
static void MX_DMA2D_Init(void)
{

  hdma2d.Instance = DMA2D;
  hdma2d.Init.Mode = DMA2D_M2M;
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 800c77c:	2202      	movs	r2, #2

/* DMA2D init function */
static void MX_DMA2D_Init(void)
{

  hdma2d.Instance = DMA2D;
 800c77e:	4949      	ldr	r1, [pc, #292]	; (800c8a4 <main+0x2fc>)
  hdma2d.Init.Mode = DMA2D_M2M;
 800c780:	f8c4 0150 	str.w	r0, [r4, #336]	; 0x150
  hdma2d.Init.OutputOffset = 0;
  hdma2d.LayerCfg[1].InputOffset = 0;
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
  hdma2d.LayerCfg[1].InputAlpha = 0;
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800c784:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
{

  hdma2d.Instance = DMA2D;
  hdma2d.Init.Mode = DMA2D_M2M;
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
  hdma2d.Init.OutputOffset = 0;
 800c788:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
  hdma2d.LayerCfg[1].InputOffset = 0;
 800c78c:	f8c4 3174 	str.w	r3, [r4, #372]	; 0x174
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800c790:	f8c4 317c 	str.w	r3, [r4, #380]	; 0x17c
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800c794:	f8c4 3180 	str.w	r3, [r4, #384]	; 0x180

/* DMA2D init function */
static void MX_DMA2D_Init(void)
{

  hdma2d.Instance = DMA2D;
 800c798:	f8c4 114c 	str.w	r1, [r4, #332]	; 0x14c
  hdma2d.Init.Mode = DMA2D_M2M;
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 800c79c:	f8c4 2154 	str.w	r2, [r4, #340]	; 0x154
  hdma2d.Init.OutputOffset = 0;
  hdma2d.LayerCfg[1].InputOffset = 0;
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 800c7a0:	f8c4 2178 	str.w	r2, [r4, #376]	; 0x178
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
  hdma2d.LayerCfg[1].InputAlpha = 0;
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800c7a4:	f7f7 f854 	bl	8003850 <HAL_DMA2D_Init>
 800c7a8:	b100      	cbz	r0, 800c7ac <main+0x204>
 800c7aa:	e7fe      	b.n	800c7aa <main+0x202>
  {
    Error_Handler();
  }

  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800c7ac:	4631      	mov	r1, r6
 800c7ae:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
 800c7b2:	f7f7 fc35 	bl	8004020 <HAL_DMA2D_ConfigLayer>
 800c7b6:	b100      	cbz	r0, 800c7ba <main+0x212>
 800c7b8:	e7fe      	b.n	800c7b8 <main+0x210>
  hsdram1.Instance = FMC_SDRAM_DEVICE;
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800c7ba:	2310      	movs	r3, #16
{
  FMC_SDRAM_TimingTypeDef SdramTiming;

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800c7bc:	f8df e0f4 	ldr.w	lr, [pc, #244]	; 800c8b4 <main+0x30c>
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800c7c0:	f8c4 0194 	str.w	r0, [r4, #404]	; 0x194
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
 800c7c4:	f8c4 0198 	str.w	r0, [r4, #408]	; 0x198
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800c7c8:	f8c4 01a8 	str.w	r0, [r4, #424]	; 0x1a8
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 800c7cc:	f8c4 01ac 	str.w	r0, [r4, #428]	; 0x1ac
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800c7d0:	f8c4 01b0 	str.w	r0, [r4, #432]	; 0x1b0
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800c7d4:	f8c4 01b4 	str.w	r0, [r4, #436]	; 0x1b4
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 800c7d8:	2280      	movs	r2, #128	; 0x80
  SdramTiming.RowCycleDelay = 16;
  SdramTiming.WriteRecoveryTime = 16;
  SdramTiming.RPDelay = 16;
  SdramTiming.RCDDelay = 16;

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800c7da:	a915      	add	r1, sp, #84	; 0x54
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800c7dc:	2740      	movs	r7, #64	; 0x40
  SdramTiming.RowCycleDelay = 16;
  SdramTiming.WriteRecoveryTime = 16;
  SdramTiming.RPDelay = 16;
  SdramTiming.RCDDelay = 16;

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800c7de:	f504 70c6 	add.w	r0, r4, #396	; 0x18c
  hsdram1.Instance = FMC_SDRAM_DEVICE;
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800c7e2:	f8c4 319c 	str.w	r3, [r4, #412]	; 0x19c
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 800c7e6:	9315      	str	r3, [sp, #84]	; 0x54
  SdramTiming.ExitSelfRefreshDelay = 16;
 800c7e8:	9316      	str	r3, [sp, #88]	; 0x58
  SdramTiming.SelfRefreshTime = 16;
 800c7ea:	9317      	str	r3, [sp, #92]	; 0x5c
  SdramTiming.RowCycleDelay = 16;
 800c7ec:	9318      	str	r3, [sp, #96]	; 0x60
  SdramTiming.WriteRecoveryTime = 16;
 800c7ee:	9319      	str	r3, [sp, #100]	; 0x64
  SdramTiming.RPDelay = 16;
 800c7f0:	931a      	str	r3, [sp, #104]	; 0x68
  SdramTiming.RCDDelay = 16;
 800c7f2:	931b      	str	r3, [sp, #108]	; 0x6c

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 800c7f4:	f8c4 6190 	str.w	r6, [r4, #400]	; 0x190
{
  FMC_SDRAM_TimingTypeDef SdramTiming;

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800c7f8:	f8c4 e18c 	str.w	lr, [r4, #396]	; 0x18c
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800c7fc:	f8c4 71a0 	str.w	r7, [r4, #416]	; 0x1a0
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 800c800:	f8c4 21a4 	str.w	r2, [r4, #420]	; 0x1a4
  SdramTiming.RowCycleDelay = 16;
  SdramTiming.WriteRecoveryTime = 16;
  SdramTiming.RPDelay = 16;
  SdramTiming.RCDDelay = 16;

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800c804:	f7fc faee 	bl	8008de4 <HAL_SDRAM_Init>
 800c808:	4603      	mov	r3, r0
 800c80a:	b100      	cbz	r0, 800c80e <main+0x266>
 800c80c:	e7fe      	b.n	800c80c <main+0x264>
/* I2C3 init function */
static void MX_I2C3_Init(void)
{

  hi2c3.Instance = I2C3;
  hi2c3.Init.ClockSpeed = 100000;
 800c80e:	4926      	ldr	r1, [pc, #152]	; (800c8a8 <main+0x300>)
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800c810:	f8c4 01c8 	str.w	r0, [r4, #456]	; 0x1c8
  hi2c3.Init.OwnAddress1 = 0;
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800c814:	f44f 4280 	mov.w	r2, #16384	; 0x4000

/* I2C3 init function */
static void MX_I2C3_Init(void)
{

  hi2c3.Instance = I2C3;
 800c818:	4f24      	ldr	r7, [pc, #144]	; (800c8ac <main+0x304>)
  hi2c3.Init.ClockSpeed = 100000;
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c3.Init.OwnAddress1 = 0;
 800c81a:	f8c4 31cc 	str.w	r3, [r4, #460]	; 0x1cc
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c3.Init.OwnAddress2 = 0;
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800c81e:	f504 70e0 	add.w	r0, r4, #448	; 0x1c0
  hi2c3.Instance = I2C3;
  hi2c3.Init.ClockSpeed = 100000;
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c3.Init.OwnAddress1 = 0;
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800c822:	f8c4 31d4 	str.w	r3, [r4, #468]	; 0x1d4
  hi2c3.Init.OwnAddress2 = 0;
 800c826:	f8c4 31d8 	str.w	r3, [r4, #472]	; 0x1d8
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800c82a:	f8c4 31dc 	str.w	r3, [r4, #476]	; 0x1dc
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800c82e:	f8c4 31e0 	str.w	r3, [r4, #480]	; 0x1e0

/* I2C3 init function */
static void MX_I2C3_Init(void)
{

  hi2c3.Instance = I2C3;
 800c832:	f8c4 71c0 	str.w	r7, [r4, #448]	; 0x1c0
  hi2c3.Init.ClockSpeed = 100000;
 800c836:	f8c4 11c4 	str.w	r1, [r4, #452]	; 0x1c4
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c3.Init.OwnAddress1 = 0;
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800c83a:	f8c4 21d0 	str.w	r2, [r4, #464]	; 0x1d0
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c3.Init.OwnAddress2 = 0;
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800c83e:	f7f8 f9d1 	bl	8004be4 <HAL_I2C_Init>
 800c842:	4603      	mov	r3, r0
 800c844:	b100      	cbz	r0, 800c848 <main+0x2a0>
 800c846:	e7fe      	b.n	800c846 <main+0x29e>
  hspi5.Init.Mode = SPI_MODE_MASTER;
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800c848:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi5.Init.CRCPolynomial = 10;
 800c84c:	220a      	movs	r2, #10

/* SPI5 init function */
static void MX_SPI5_Init(void)
{

  hspi5.Instance = SPI5;
 800c84e:	4f18      	ldr	r7, [pc, #96]	; (800c8b0 <main+0x308>)
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800c850:	f8c4 5218 	str.w	r5, [r4, #536]	; 0x218
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi5.Init.CRCPolynomial = 10;
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800c854:	f504 7005 	add.w	r0, r4, #532	; 0x214
static void MX_SPI5_Init(void)
{

  hspi5.Instance = SPI5;
  hspi5.Init.Mode = SPI_MODE_MASTER;
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800c858:	f8c4 321c 	str.w	r3, [r4, #540]	; 0x21c
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800c85c:	f8c4 3220 	str.w	r3, [r4, #544]	; 0x220
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800c860:	f8c4 3224 	str.w	r3, [r4, #548]	; 0x224
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 800c864:	f8c4 3228 	str.w	r3, [r4, #552]	; 0x228
  hspi5.Init.NSS = SPI_NSS_SOFT;
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c868:	f8c4 3230 	str.w	r3, [r4, #560]	; 0x230
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800c86c:	f8c4 3234 	str.w	r3, [r4, #564]	; 0x234
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800c870:	f8c4 3238 	str.w	r3, [r4, #568]	; 0x238
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c874:	f8c4 323c 	str.w	r3, [r4, #572]	; 0x23c

/* SPI5 init function */
static void MX_SPI5_Init(void)
{

  hspi5.Instance = SPI5;
 800c878:	f8c4 7214 	str.w	r7, [r4, #532]	; 0x214
  hspi5.Init.Mode = SPI_MODE_MASTER;
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800c87c:	f8c4 122c 	str.w	r1, [r4, #556]	; 0x22c
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi5.Init.CRCPolynomial = 10;
 800c880:	f8c4 2240 	str.w	r2, [r4, #576]	; 0x240
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800c884:	f7fc fec0 	bl	8009608 <HAL_SPI_Init>
 800c888:	4605      	mov	r5, r0
 800c88a:	b1a8      	cbz	r0, 800c8b8 <main+0x310>
 800c88c:	e7fe      	b.n	800c88c <main+0x2e4>
 800c88e:	bf00      	nop
 800c890:	40023800 	.word	0x40023800
 800c894:	20000910 	.word	0x20000910
 800c898:	40021800 	.word	0x40021800
 800c89c:	40011000 	.word	0x40011000
 800c8a0:	40016800 	.word	0x40016800
 800c8a4:	4002b000 	.word	0x4002b000
 800c8a8:	000186a0 	.word	0x000186a0
 800c8ac:	40005c00 	.word	0x40005c00
 800c8b0:	40015000 	.word	0x40015000
 800c8b4:	a0000140 	.word	0xa0000140

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	BSP_LCD_Init();
 800c8b8:	f7f4 fb26 	bl	8000f08 <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(LCD_BACKGROUND_LAYER, LCD_FRAME_BUFFER);
 800c8bc:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 800c8c0:	4628      	mov	r0, r5
 800c8c2:	f7f4 fc33 	bl	800112c <BSP_LCD_LayerDefaultInit>
	BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER, LCD_FRAME_BUFFER);
 800c8c6:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 800c8ca:	4630      	mov	r0, r6
 800c8cc:	f7f4 fc2e 	bl	800112c <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 800c8d0:	4630      	mov	r0, r6
 800c8d2:	f7f4 fc79 	bl	80011c8 <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 800c8d6:	f7f5 fc37 	bl	8002148 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 800c8da:	f04f 30ff 	mov.w	r0, #4294967295
 800c8de:	f7f4 fdab 	bl	8001438 <BSP_LCD_Clear>
	BSP_LCD_SetFont(&Font12);
 800c8e2:	4809      	ldr	r0, [pc, #36]	; (800c908 <main+0x360>)
 800c8e4:	f7f4 fd46 	bl	8001374 <BSP_LCD_SetFont>
	
	print_speed();
 800c8e8:	f7f6 f888 	bl	80029fc <print_speed>
	BSP_LCD_DrawLine(0, 18, 240, 18);
 800c8ec:	2312      	movs	r3, #18
 800c8ee:	4628      	mov	r0, r5
 800c8f0:	4619      	mov	r1, r3
 800c8f2:	22f0      	movs	r2, #240	; 0xf0
 800c8f4:	f7f4 ff24 	bl	8001740 <BSP_LCD_DrawLine>
	
	HAL_UART_Receive_IT(&huart1, buffer, len_receive);
 800c8f8:	2208      	movs	r2, #8
 800c8fa:	4621      	mov	r1, r4
 800c8fc:	f104 0064 	add.w	r0, r4, #100	; 0x64
 800c900:	f7fe f85c 	bl	800a9bc <HAL_UART_Receive_IT>
 800c904:	e7fe      	b.n	800c904 <main+0x35c>
 800c906:	bf00      	nop
 800c908:	20000004 	.word	0x20000004

0800c90c <__libc_init_array>:
 800c90c:	b570      	push	{r4, r5, r6, lr}
 800c90e:	4e0f      	ldr	r6, [pc, #60]	; (800c94c <__libc_init_array+0x40>)
 800c910:	4d0f      	ldr	r5, [pc, #60]	; (800c950 <__libc_init_array+0x44>)
 800c912:	1b76      	subs	r6, r6, r5
 800c914:	10b6      	asrs	r6, r6, #2
 800c916:	bf18      	it	ne
 800c918:	2400      	movne	r4, #0
 800c91a:	d005      	beq.n	800c928 <__libc_init_array+0x1c>
 800c91c:	3401      	adds	r4, #1
 800c91e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c922:	4798      	blx	r3
 800c924:	42a6      	cmp	r6, r4
 800c926:	d1f9      	bne.n	800c91c <__libc_init_array+0x10>
 800c928:	4e0a      	ldr	r6, [pc, #40]	; (800c954 <__libc_init_array+0x48>)
 800c92a:	4d0b      	ldr	r5, [pc, #44]	; (800c958 <__libc_init_array+0x4c>)
 800c92c:	1b76      	subs	r6, r6, r5
 800c92e:	f003 feb3 	bl	8010698 <_init>
 800c932:	10b6      	asrs	r6, r6, #2
 800c934:	bf18      	it	ne
 800c936:	2400      	movne	r4, #0
 800c938:	d006      	beq.n	800c948 <__libc_init_array+0x3c>
 800c93a:	3401      	adds	r4, #1
 800c93c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c940:	4798      	blx	r3
 800c942:	42a6      	cmp	r6, r4
 800c944:	d1f9      	bne.n	800c93a <__libc_init_array+0x2e>
 800c946:	bd70      	pop	{r4, r5, r6, pc}
 800c948:	bd70      	pop	{r4, r5, r6, pc}
 800c94a:	bf00      	nop
 800c94c:	080127b8 	.word	0x080127b8
 800c950:	080127b8 	.word	0x080127b8
 800c954:	080127c0 	.word	0x080127c0
 800c958:	080127b8 	.word	0x080127b8

0800c95c <memset>:
 800c95c:	b470      	push	{r4, r5, r6}
 800c95e:	0784      	lsls	r4, r0, #30
 800c960:	d046      	beq.n	800c9f0 <memset+0x94>
 800c962:	1e54      	subs	r4, r2, #1
 800c964:	2a00      	cmp	r2, #0
 800c966:	d041      	beq.n	800c9ec <memset+0x90>
 800c968:	b2cd      	uxtb	r5, r1
 800c96a:	4603      	mov	r3, r0
 800c96c:	e002      	b.n	800c974 <memset+0x18>
 800c96e:	1e62      	subs	r2, r4, #1
 800c970:	b3e4      	cbz	r4, 800c9ec <memset+0x90>
 800c972:	4614      	mov	r4, r2
 800c974:	f803 5b01 	strb.w	r5, [r3], #1
 800c978:	079a      	lsls	r2, r3, #30
 800c97a:	d1f8      	bne.n	800c96e <memset+0x12>
 800c97c:	2c03      	cmp	r4, #3
 800c97e:	d92e      	bls.n	800c9de <memset+0x82>
 800c980:	b2cd      	uxtb	r5, r1
 800c982:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800c986:	2c0f      	cmp	r4, #15
 800c988:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800c98c:	d919      	bls.n	800c9c2 <memset+0x66>
 800c98e:	f103 0210 	add.w	r2, r3, #16
 800c992:	4626      	mov	r6, r4
 800c994:	3e10      	subs	r6, #16
 800c996:	2e0f      	cmp	r6, #15
 800c998:	f842 5c10 	str.w	r5, [r2, #-16]
 800c99c:	f842 5c0c 	str.w	r5, [r2, #-12]
 800c9a0:	f842 5c08 	str.w	r5, [r2, #-8]
 800c9a4:	f842 5c04 	str.w	r5, [r2, #-4]
 800c9a8:	f102 0210 	add.w	r2, r2, #16
 800c9ac:	d8f2      	bhi.n	800c994 <memset+0x38>
 800c9ae:	f1a4 0210 	sub.w	r2, r4, #16
 800c9b2:	f022 020f 	bic.w	r2, r2, #15
 800c9b6:	f004 040f 	and.w	r4, r4, #15
 800c9ba:	3210      	adds	r2, #16
 800c9bc:	2c03      	cmp	r4, #3
 800c9be:	4413      	add	r3, r2
 800c9c0:	d90d      	bls.n	800c9de <memset+0x82>
 800c9c2:	461e      	mov	r6, r3
 800c9c4:	4622      	mov	r2, r4
 800c9c6:	3a04      	subs	r2, #4
 800c9c8:	2a03      	cmp	r2, #3
 800c9ca:	f846 5b04 	str.w	r5, [r6], #4
 800c9ce:	d8fa      	bhi.n	800c9c6 <memset+0x6a>
 800c9d0:	1f22      	subs	r2, r4, #4
 800c9d2:	f022 0203 	bic.w	r2, r2, #3
 800c9d6:	3204      	adds	r2, #4
 800c9d8:	4413      	add	r3, r2
 800c9da:	f004 0403 	and.w	r4, r4, #3
 800c9de:	b12c      	cbz	r4, 800c9ec <memset+0x90>
 800c9e0:	b2c9      	uxtb	r1, r1
 800c9e2:	441c      	add	r4, r3
 800c9e4:	f803 1b01 	strb.w	r1, [r3], #1
 800c9e8:	42a3      	cmp	r3, r4
 800c9ea:	d1fb      	bne.n	800c9e4 <memset+0x88>
 800c9ec:	bc70      	pop	{r4, r5, r6}
 800c9ee:	4770      	bx	lr
 800c9f0:	4614      	mov	r4, r2
 800c9f2:	4603      	mov	r3, r0
 800c9f4:	e7c2      	b.n	800c97c <memset+0x20>
 800c9f6:	bf00      	nop

0800c9f8 <sprintf>:
 800c9f8:	b40e      	push	{r1, r2, r3}
 800c9fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9fc:	b09c      	sub	sp, #112	; 0x70
 800c9fe:	ab21      	add	r3, sp, #132	; 0x84
 800ca00:	490f      	ldr	r1, [pc, #60]	; (800ca40 <sprintf+0x48>)
 800ca02:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca06:	9301      	str	r3, [sp, #4]
 800ca08:	4605      	mov	r5, r0
 800ca0a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 800ca0e:	6808      	ldr	r0, [r1, #0]
 800ca10:	9502      	str	r5, [sp, #8]
 800ca12:	f44f 7702 	mov.w	r7, #520	; 0x208
 800ca16:	f64f 76ff 	movw	r6, #65535	; 0xffff
 800ca1a:	a902      	add	r1, sp, #8
 800ca1c:	9506      	str	r5, [sp, #24]
 800ca1e:	f8ad 7014 	strh.w	r7, [sp, #20]
 800ca22:	9404      	str	r4, [sp, #16]
 800ca24:	9407      	str	r4, [sp, #28]
 800ca26:	f8ad 6016 	strh.w	r6, [sp, #22]
 800ca2a:	f000 f889 	bl	800cb40 <_svfprintf_r>
 800ca2e:	9b02      	ldr	r3, [sp, #8]
 800ca30:	2200      	movs	r2, #0
 800ca32:	701a      	strb	r2, [r3, #0]
 800ca34:	b01c      	add	sp, #112	; 0x70
 800ca36:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800ca3a:	b003      	add	sp, #12
 800ca3c:	4770      	bx	lr
 800ca3e:	bf00      	nop
 800ca40:	200004a8 	.word	0x200004a8

0800ca44 <strcat>:
 800ca44:	0783      	lsls	r3, r0, #30
 800ca46:	b510      	push	{r4, lr}
 800ca48:	4604      	mov	r4, r0
 800ca4a:	d110      	bne.n	800ca6e <strcat+0x2a>
 800ca4c:	6802      	ldr	r2, [r0, #0]
 800ca4e:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 800ca52:	ea23 0302 	bic.w	r3, r3, r2
 800ca56:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800ca5a:	d108      	bne.n	800ca6e <strcat+0x2a>
 800ca5c:	f850 2f04 	ldr.w	r2, [r0, #4]!
 800ca60:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 800ca64:	ea23 0302 	bic.w	r3, r3, r2
 800ca68:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800ca6c:	d0f6      	beq.n	800ca5c <strcat+0x18>
 800ca6e:	7803      	ldrb	r3, [r0, #0]
 800ca70:	b11b      	cbz	r3, 800ca7a <strcat+0x36>
 800ca72:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d1fb      	bne.n	800ca72 <strcat+0x2e>
 800ca7a:	f000 f803 	bl	800ca84 <strcpy>
 800ca7e:	4620      	mov	r0, r4
 800ca80:	bd10      	pop	{r4, pc}
 800ca82:	bf00      	nop

0800ca84 <strcpy>:
 800ca84:	ea80 0201 	eor.w	r2, r0, r1
 800ca88:	4684      	mov	ip, r0
 800ca8a:	f012 0f03 	tst.w	r2, #3
 800ca8e:	d14f      	bne.n	800cb30 <strcpy+0xac>
 800ca90:	f011 0f03 	tst.w	r1, #3
 800ca94:	d132      	bne.n	800cafc <strcpy+0x78>
 800ca96:	f84d 4d04 	str.w	r4, [sp, #-4]!
 800ca9a:	f011 0f04 	tst.w	r1, #4
 800ca9e:	f851 3b04 	ldr.w	r3, [r1], #4
 800caa2:	d00b      	beq.n	800cabc <strcpy+0x38>
 800caa4:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800caa8:	439a      	bics	r2, r3
 800caaa:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800caae:	bf04      	itt	eq
 800cab0:	f84c 3b04 	streq.w	r3, [ip], #4
 800cab4:	f851 3b04 	ldreq.w	r3, [r1], #4
 800cab8:	d116      	bne.n	800cae8 <strcpy+0x64>
 800caba:	bf00      	nop
 800cabc:	f851 4b04 	ldr.w	r4, [r1], #4
 800cac0:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800cac4:	439a      	bics	r2, r3
 800cac6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800caca:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 800cace:	d10b      	bne.n	800cae8 <strcpy+0x64>
 800cad0:	f84c 3b04 	str.w	r3, [ip], #4
 800cad4:	43a2      	bics	r2, r4
 800cad6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800cada:	bf04      	itt	eq
 800cadc:	f851 3b04 	ldreq.w	r3, [r1], #4
 800cae0:	f84c 4b04 	streq.w	r4, [ip], #4
 800cae4:	d0ea      	beq.n	800cabc <strcpy+0x38>
 800cae6:	4623      	mov	r3, r4
 800cae8:	f80c 3b01 	strb.w	r3, [ip], #1
 800caec:	f013 0fff 	tst.w	r3, #255	; 0xff
 800caf0:	ea4f 2333 	mov.w	r3, r3, ror #8
 800caf4:	d1f8      	bne.n	800cae8 <strcpy+0x64>
 800caf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cafa:	4770      	bx	lr
 800cafc:	f011 0f01 	tst.w	r1, #1
 800cb00:	d006      	beq.n	800cb10 <strcpy+0x8c>
 800cb02:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb06:	f80c 2b01 	strb.w	r2, [ip], #1
 800cb0a:	2a00      	cmp	r2, #0
 800cb0c:	bf08      	it	eq
 800cb0e:	4770      	bxeq	lr
 800cb10:	f011 0f02 	tst.w	r1, #2
 800cb14:	d0bf      	beq.n	800ca96 <strcpy+0x12>
 800cb16:	f831 2b02 	ldrh.w	r2, [r1], #2
 800cb1a:	f012 0fff 	tst.w	r2, #255	; 0xff
 800cb1e:	bf16      	itet	ne
 800cb20:	f82c 2b02 	strhne.w	r2, [ip], #2
 800cb24:	f88c 2000 	strbeq.w	r2, [ip]
 800cb28:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 800cb2c:	d1b3      	bne.n	800ca96 <strcpy+0x12>
 800cb2e:	4770      	bx	lr
 800cb30:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb34:	f80c 2b01 	strb.w	r2, [ip], #1
 800cb38:	2a00      	cmp	r2, #0
 800cb3a:	d1f9      	bne.n	800cb30 <strcpy+0xac>
 800cb3c:	4770      	bx	lr
 800cb3e:	bf00      	nop

0800cb40 <_svfprintf_r>:
 800cb40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb44:	b0c5      	sub	sp, #276	; 0x114
 800cb46:	460c      	mov	r4, r1
 800cb48:	9109      	str	r1, [sp, #36]	; 0x24
 800cb4a:	4615      	mov	r5, r2
 800cb4c:	930e      	str	r3, [sp, #56]	; 0x38
 800cb4e:	900a      	str	r0, [sp, #40]	; 0x28
 800cb50:	f002 fc6a 	bl	800f428 <_localeconv_r>
 800cb54:	6803      	ldr	r3, [r0, #0]
 800cb56:	9317      	str	r3, [sp, #92]	; 0x5c
 800cb58:	4618      	mov	r0, r3
 800cb5a:	f7fe fe71 	bl	800b840 <strlen>
 800cb5e:	89a3      	ldrh	r3, [r4, #12]
 800cb60:	9016      	str	r0, [sp, #88]	; 0x58
 800cb62:	061e      	lsls	r6, r3, #24
 800cb64:	d503      	bpl.n	800cb6e <_svfprintf_r+0x2e>
 800cb66:	6923      	ldr	r3, [r4, #16]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	f001 8132 	beq.w	800ddd2 <_svfprintf_r+0x1292>
 800cb6e:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800ce08 <_svfprintf_r+0x2c8>
 800cb72:	2300      	movs	r3, #0
 800cb74:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 800cb78:	9312      	str	r3, [sp, #72]	; 0x48
 800cb7a:	9329      	str	r3, [sp, #164]	; 0xa4
 800cb7c:	9328      	str	r3, [sp, #160]	; 0xa0
 800cb7e:	9319      	str	r3, [sp, #100]	; 0x64
 800cb80:	930b      	str	r3, [sp, #44]	; 0x2c
 800cb82:	f8df a290 	ldr.w	sl, [pc, #656]	; 800ce14 <_svfprintf_r+0x2d4>
 800cb86:	ab34      	add	r3, sp, #208	; 0xd0
 800cb88:	9327      	str	r3, [sp, #156]	; 0x9c
 800cb8a:	4699      	mov	r9, r3
 800cb8c:	46a8      	mov	r8, r5
 800cb8e:	f898 3000 	ldrb.w	r3, [r8]
 800cb92:	4644      	mov	r4, r8
 800cb94:	b1eb      	cbz	r3, 800cbd2 <_svfprintf_r+0x92>
 800cb96:	2b25      	cmp	r3, #37	; 0x25
 800cb98:	d102      	bne.n	800cba0 <_svfprintf_r+0x60>
 800cb9a:	e01a      	b.n	800cbd2 <_svfprintf_r+0x92>
 800cb9c:	2b25      	cmp	r3, #37	; 0x25
 800cb9e:	d003      	beq.n	800cba8 <_svfprintf_r+0x68>
 800cba0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d1f9      	bne.n	800cb9c <_svfprintf_r+0x5c>
 800cba8:	ebc8 0504 	rsb	r5, r8, r4
 800cbac:	b18d      	cbz	r5, 800cbd2 <_svfprintf_r+0x92>
 800cbae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800cbb0:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800cbb2:	f8c9 8000 	str.w	r8, [r9]
 800cbb6:	3301      	adds	r3, #1
 800cbb8:	442a      	add	r2, r5
 800cbba:	2b07      	cmp	r3, #7
 800cbbc:	f8c9 5004 	str.w	r5, [r9, #4]
 800cbc0:	9229      	str	r2, [sp, #164]	; 0xa4
 800cbc2:	9328      	str	r3, [sp, #160]	; 0xa0
 800cbc4:	f300 80a6 	bgt.w	800cd14 <_svfprintf_r+0x1d4>
 800cbc8:	f109 0908 	add.w	r9, r9, #8
 800cbcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cbce:	442b      	add	r3, r5
 800cbd0:	930b      	str	r3, [sp, #44]	; 0x2c
 800cbd2:	7823      	ldrb	r3, [r4, #0]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	f000 80a6 	beq.w	800cd26 <_svfprintf_r+0x1e6>
 800cbda:	2300      	movs	r3, #0
 800cbdc:	461a      	mov	r2, r3
 800cbde:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 800cbe2:	4619      	mov	r1, r3
 800cbe4:	930c      	str	r3, [sp, #48]	; 0x30
 800cbe6:	9307      	str	r3, [sp, #28]
 800cbe8:	f04f 3bff 	mov.w	fp, #4294967295
 800cbec:	7863      	ldrb	r3, [r4, #1]
 800cbee:	f104 0801 	add.w	r8, r4, #1
 800cbf2:	465d      	mov	r5, fp
 800cbf4:	f108 0801 	add.w	r8, r8, #1
 800cbf8:	f1a3 0020 	sub.w	r0, r3, #32
 800cbfc:	2858      	cmp	r0, #88	; 0x58
 800cbfe:	f200 8434 	bhi.w	800d46a <_svfprintf_r+0x92a>
 800cc02:	e8df f010 	tbh	[pc, r0, lsl #1]
 800cc06:	03a0      	.short	0x03a0
 800cc08:	04320432 	.word	0x04320432
 800cc0c:	043203a8 	.word	0x043203a8
 800cc10:	04320432 	.word	0x04320432
 800cc14:	04320432 	.word	0x04320432
 800cc18:	03af0432 	.word	0x03af0432
 800cc1c:	043203bd 	.word	0x043203bd
 800cc20:	00e2005d 	.word	0x00e2005d
 800cc24:	01090432 	.word	0x01090432
 800cc28:	01100110 	.word	0x01100110
 800cc2c:	01100110 	.word	0x01100110
 800cc30:	01100110 	.word	0x01100110
 800cc34:	01100110 	.word	0x01100110
 800cc38:	04320110 	.word	0x04320110
 800cc3c:	04320432 	.word	0x04320432
 800cc40:	04320432 	.word	0x04320432
 800cc44:	04320432 	.word	0x04320432
 800cc48:	04320432 	.word	0x04320432
 800cc4c:	01200432 	.word	0x01200432
 800cc50:	04320286 	.word	0x04320286
 800cc54:	04320286 	.word	0x04320286
 800cc58:	04320432 	.word	0x04320432
 800cc5c:	02d40432 	.word	0x02d40432
 800cc60:	04320432 	.word	0x04320432
 800cc64:	043202e5 	.word	0x043202e5
 800cc68:	04320432 	.word	0x04320432
 800cc6c:	04320432 	.word	0x04320432
 800cc70:	0432030f 	.word	0x0432030f
 800cc74:	033d0432 	.word	0x033d0432
 800cc78:	04320432 	.word	0x04320432
 800cc7c:	04320432 	.word	0x04320432
 800cc80:	04320432 	.word	0x04320432
 800cc84:	04320432 	.word	0x04320432
 800cc88:	04320432 	.word	0x04320432
 800cc8c:	0391037e 	.word	0x0391037e
 800cc90:	02860286 	.word	0x02860286
 800cc94:	03990286 	.word	0x03990286
 800cc98:	04320391 	.word	0x04320391
 800cc9c:	04070432 	.word	0x04070432
 800cca0:	04120432 	.word	0x04120432
 800cca4:	006400a3 	.word	0x006400a3
 800cca8:	043203c2 	.word	0x043203c2
 800ccac:	043203c9 	.word	0x043203c9
 800ccb0:	043203ea 	.word	0x043203ea
 800ccb4:	03f20432 	.word	0x03f20432
 800ccb8:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ccba:	930e      	str	r3, [sp, #56]	; 0x38
 800ccbc:	4240      	negs	r0, r0
 800ccbe:	900c      	str	r0, [sp, #48]	; 0x30
 800ccc0:	9b07      	ldr	r3, [sp, #28]
 800ccc2:	f043 0304 	orr.w	r3, r3, #4
 800ccc6:	9307      	str	r3, [sp, #28]
 800ccc8:	f898 3000 	ldrb.w	r3, [r8]
 800cccc:	e792      	b.n	800cbf4 <_svfprintf_r+0xb4>
 800ccce:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ccd0:	46ab      	mov	fp, r5
 800ccd2:	2100      	movs	r1, #0
 800ccd4:	6804      	ldr	r4, [r0, #0]
 800ccd6:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800ccda:	1d07      	adds	r7, r0, #4
 800ccdc:	9807      	ldr	r0, [sp, #28]
 800ccde:	2330      	movs	r3, #48	; 0x30
 800cce0:	2278      	movs	r2, #120	; 0x78
 800cce2:	458b      	cmp	fp, r1
 800cce4:	f88d 3080 	strb.w	r3, [sp, #128]	; 0x80
 800cce8:	f04f 0500 	mov.w	r5, #0
 800ccec:	f88d 2081 	strb.w	r2, [sp, #129]	; 0x81
 800ccf0:	f040 0302 	orr.w	r3, r0, #2
 800ccf4:	f2c0 83d6 	blt.w	800d4a4 <_svfprintf_r+0x964>
 800ccf8:	f020 0380 	bic.w	r3, r0, #128	; 0x80
 800ccfc:	f043 0302 	orr.w	r3, r3, #2
 800cd00:	9307      	str	r3, [sp, #28]
 800cd02:	ea54 0305 	orrs.w	r3, r4, r5
 800cd06:	970e      	str	r7, [sp, #56]	; 0x38
 800cd08:	f000 83a2 	beq.w	800d450 <_svfprintf_r+0x910>
 800cd0c:	460f      	mov	r7, r1
 800cd0e:	9211      	str	r2, [sp, #68]	; 0x44
 800cd10:	483f      	ldr	r0, [pc, #252]	; (800ce10 <_svfprintf_r+0x2d0>)
 800cd12:	e2e6      	b.n	800d2e2 <_svfprintf_r+0x7a2>
 800cd14:	aa27      	add	r2, sp, #156	; 0x9c
 800cd16:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cd18:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd1a:	f003 f967 	bl	800ffec <__ssprint_r>
 800cd1e:	b948      	cbnz	r0, 800cd34 <_svfprintf_r+0x1f4>
 800cd20:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800cd24:	e752      	b.n	800cbcc <_svfprintf_r+0x8c>
 800cd26:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800cd28:	b123      	cbz	r3, 800cd34 <_svfprintf_r+0x1f4>
 800cd2a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cd2e:	aa27      	add	r2, sp, #156	; 0x9c
 800cd30:	f003 f95c 	bl	800ffec <__ssprint_r>
 800cd34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd36:	899b      	ldrh	r3, [r3, #12]
 800cd38:	f013 0f40 	tst.w	r3, #64	; 0x40
 800cd3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd3e:	bf18      	it	ne
 800cd40:	f04f 33ff 	movne.w	r3, #4294967295
 800cd44:	4618      	mov	r0, r3
 800cd46:	b045      	add	sp, #276	; 0x114
 800cd48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd4c:	9311      	str	r3, [sp, #68]	; 0x44
 800cd4e:	46ab      	mov	fp, r5
 800cd50:	2a00      	cmp	r2, #0
 800cd52:	f041 823c 	bne.w	800e1ce <_svfprintf_r+0x168e>
 800cd56:	9a07      	ldr	r2, [sp, #28]
 800cd58:	f012 0320 	ands.w	r3, r2, #32
 800cd5c:	f000 8246 	beq.w	800d1ec <_svfprintf_r+0x6ac>
 800cd60:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800cd62:	3707      	adds	r7, #7
 800cd64:	f027 0307 	bic.w	r3, r7, #7
 800cd68:	2700      	movs	r7, #0
 800cd6a:	f103 0108 	add.w	r1, r3, #8
 800cd6e:	45bb      	cmp	fp, r7
 800cd70:	910e      	str	r1, [sp, #56]	; 0x38
 800cd72:	e9d3 4500 	ldrd	r4, r5, [r3]
 800cd76:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 800cd7a:	f2c0 875a 	blt.w	800dc32 <_svfprintf_r+0x10f2>
 800cd7e:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 800cd82:	9307      	str	r3, [sp, #28]
 800cd84:	ea54 0305 	orrs.w	r3, r4, r5
 800cd88:	f000 8384 	beq.w	800d494 <_svfprintf_r+0x954>
 800cd8c:	ae34      	add	r6, sp, #208	; 0xd0
 800cd8e:	08e2      	lsrs	r2, r4, #3
 800cd90:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800cd94:	08e9      	lsrs	r1, r5, #3
 800cd96:	f004 0307 	and.w	r3, r4, #7
 800cd9a:	460d      	mov	r5, r1
 800cd9c:	4614      	mov	r4, r2
 800cd9e:	3330      	adds	r3, #48	; 0x30
 800cda0:	ea54 0205 	orrs.w	r2, r4, r5
 800cda4:	f806 3d01 	strb.w	r3, [r6, #-1]!
 800cda8:	d1f1      	bne.n	800cd8e <_svfprintf_r+0x24e>
 800cdaa:	9a07      	ldr	r2, [sp, #28]
 800cdac:	07d1      	lsls	r1, r2, #31
 800cdae:	f140 808f 	bpl.w	800ced0 <_svfprintf_r+0x390>
 800cdb2:	2b30      	cmp	r3, #48	; 0x30
 800cdb4:	f000 808c 	beq.w	800ced0 <_svfprintf_r+0x390>
 800cdb8:	2230      	movs	r2, #48	; 0x30
 800cdba:	1e73      	subs	r3, r6, #1
 800cdbc:	f806 2c01 	strb.w	r2, [r6, #-1]
 800cdc0:	aa34      	add	r2, sp, #208	; 0xd0
 800cdc2:	1ad2      	subs	r2, r2, r3
 800cdc4:	920d      	str	r2, [sp, #52]	; 0x34
 800cdc6:	461e      	mov	r6, r3
 800cdc8:	e085      	b.n	800ced6 <_svfprintf_r+0x396>
 800cdca:	f898 3000 	ldrb.w	r3, [r8]
 800cdce:	2b2a      	cmp	r3, #42	; 0x2a
 800cdd0:	f108 0401 	add.w	r4, r8, #1
 800cdd4:	f001 81e1 	beq.w	800e19a <_svfprintf_r+0x165a>
 800cdd8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800cddc:	2809      	cmp	r0, #9
 800cdde:	bf98      	it	ls
 800cde0:	2500      	movls	r5, #0
 800cde2:	f201 8183 	bhi.w	800e0ec <_svfprintf_r+0x15ac>
 800cde6:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cdea:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800cdee:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 800cdf2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800cdf6:	2809      	cmp	r0, #9
 800cdf8:	d9f5      	bls.n	800cde6 <_svfprintf_r+0x2a6>
 800cdfa:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 800cdfe:	46a0      	mov	r8, r4
 800ce00:	e6fa      	b.n	800cbf8 <_svfprintf_r+0xb8>
 800ce02:	bf00      	nop
 800ce04:	f3af 8000 	nop.w
	...
 800ce10:	08012664 	.word	0x08012664
 800ce14:	08012684 	.word	0x08012684
 800ce18:	9b07      	ldr	r3, [sp, #28]
 800ce1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce1e:	9307      	str	r3, [sp, #28]
 800ce20:	f898 3000 	ldrb.w	r3, [r8]
 800ce24:	e6e6      	b.n	800cbf4 <_svfprintf_r+0xb4>
 800ce26:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	461c      	mov	r4, r3
 800ce2e:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ce32:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800ce36:	eb00 0444 	add.w	r4, r0, r4, lsl #1
 800ce3a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800ce3e:	2809      	cmp	r0, #9
 800ce40:	d9f5      	bls.n	800ce2e <_svfprintf_r+0x2ee>
 800ce42:	940c      	str	r4, [sp, #48]	; 0x30
 800ce44:	e6d8      	b.n	800cbf8 <_svfprintf_r+0xb8>
 800ce46:	9311      	str	r3, [sp, #68]	; 0x44
 800ce48:	46ab      	mov	fp, r5
 800ce4a:	2a00      	cmp	r2, #0
 800ce4c:	f041 81bb 	bne.w	800e1c6 <_svfprintf_r+0x1686>
 800ce50:	9b07      	ldr	r3, [sp, #28]
 800ce52:	f043 0310 	orr.w	r3, r3, #16
 800ce56:	9307      	str	r3, [sp, #28]
 800ce58:	9b07      	ldr	r3, [sp, #28]
 800ce5a:	069c      	lsls	r4, r3, #26
 800ce5c:	f140 8537 	bpl.w	800d8ce <_svfprintf_r+0xd8e>
 800ce60:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800ce62:	3707      	adds	r7, #7
 800ce64:	f027 0707 	bic.w	r7, r7, #7
 800ce68:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce6c:	f107 0108 	add.w	r1, r7, #8
 800ce70:	910e      	str	r1, [sp, #56]	; 0x38
 800ce72:	4614      	mov	r4, r2
 800ce74:	461d      	mov	r5, r3
 800ce76:	2a00      	cmp	r2, #0
 800ce78:	f173 0300 	sbcs.w	r3, r3, #0
 800ce7c:	f2c0 8562 	blt.w	800d944 <_svfprintf_r+0xe04>
 800ce80:	f1bb 0f00 	cmp.w	fp, #0
 800ce84:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 800ce88:	f2c0 853f 	blt.w	800d90a <_svfprintf_r+0xdca>
 800ce8c:	9b07      	ldr	r3, [sp, #28]
 800ce8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ce92:	9307      	str	r3, [sp, #28]
 800ce94:	ea54 0305 	orrs.w	r3, r4, r5
 800ce98:	f000 81e8 	beq.w	800d26c <_svfprintf_r+0x72c>
 800ce9c:	2d00      	cmp	r5, #0
 800ce9e:	bf08      	it	eq
 800cea0:	2c0a      	cmpeq	r4, #10
 800cea2:	f0c0 81e8 	bcc.w	800d276 <_svfprintf_r+0x736>
 800cea6:	ae34      	add	r6, sp, #208	; 0xd0
 800cea8:	4620      	mov	r0, r4
 800ceaa:	4629      	mov	r1, r5
 800ceac:	220a      	movs	r2, #10
 800ceae:	2300      	movs	r3, #0
 800ceb0:	f7ff f9c4 	bl	800c23c <__aeabi_uldivmod>
 800ceb4:	3230      	adds	r2, #48	; 0x30
 800ceb6:	f806 2d01 	strb.w	r2, [r6, #-1]!
 800ceba:	4620      	mov	r0, r4
 800cebc:	4629      	mov	r1, r5
 800cebe:	2300      	movs	r3, #0
 800cec0:	220a      	movs	r2, #10
 800cec2:	f7ff f9bb 	bl	800c23c <__aeabi_uldivmod>
 800cec6:	4604      	mov	r4, r0
 800cec8:	460d      	mov	r5, r1
 800ceca:	ea54 0305 	orrs.w	r3, r4, r5
 800cece:	d1eb      	bne.n	800cea8 <_svfprintf_r+0x368>
 800ced0:	ab34      	add	r3, sp, #208	; 0xd0
 800ced2:	1b9b      	subs	r3, r3, r6
 800ced4:	930d      	str	r3, [sp, #52]	; 0x34
 800ced6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ced8:	455b      	cmp	r3, fp
 800ceda:	bfb8      	it	lt
 800cedc:	465b      	movlt	r3, fp
 800cede:	9308      	str	r3, [sp, #32]
 800cee0:	2300      	movs	r3, #0
 800cee2:	9313      	str	r3, [sp, #76]	; 0x4c
 800cee4:	b117      	cbz	r7, 800ceec <_svfprintf_r+0x3ac>
 800cee6:	9b08      	ldr	r3, [sp, #32]
 800cee8:	3301      	adds	r3, #1
 800ceea:	9308      	str	r3, [sp, #32]
 800ceec:	9b07      	ldr	r3, [sp, #28]
 800ceee:	f013 0302 	ands.w	r3, r3, #2
 800cef2:	930f      	str	r3, [sp, #60]	; 0x3c
 800cef4:	d002      	beq.n	800cefc <_svfprintf_r+0x3bc>
 800cef6:	9b08      	ldr	r3, [sp, #32]
 800cef8:	3302      	adds	r3, #2
 800cefa:	9308      	str	r3, [sp, #32]
 800cefc:	9b07      	ldr	r3, [sp, #28]
 800cefe:	f013 0384 	ands.w	r3, r3, #132	; 0x84
 800cf02:	9310      	str	r3, [sp, #64]	; 0x40
 800cf04:	f040 82db 	bne.w	800d4be <_svfprintf_r+0x97e>
 800cf08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cf0a:	9a08      	ldr	r2, [sp, #32]
 800cf0c:	1a9d      	subs	r5, r3, r2
 800cf0e:	2d00      	cmp	r5, #0
 800cf10:	f340 82d5 	ble.w	800d4be <_svfprintf_r+0x97e>
 800cf14:	2d10      	cmp	r5, #16
 800cf16:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800cf18:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800cf1a:	4fa8      	ldr	r7, [pc, #672]	; (800d1bc <_svfprintf_r+0x67c>)
 800cf1c:	dd27      	ble.n	800cf6e <_svfprintf_r+0x42e>
 800cf1e:	9618      	str	r6, [sp, #96]	; 0x60
 800cf20:	4648      	mov	r0, r9
 800cf22:	2410      	movs	r4, #16
 800cf24:	46b9      	mov	r9, r7
 800cf26:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cf28:	462f      	mov	r7, r5
 800cf2a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800cf2c:	e004      	b.n	800cf38 <_svfprintf_r+0x3f8>
 800cf2e:	3f10      	subs	r7, #16
 800cf30:	2f10      	cmp	r7, #16
 800cf32:	f100 0008 	add.w	r0, r0, #8
 800cf36:	dd16      	ble.n	800cf66 <_svfprintf_r+0x426>
 800cf38:	3201      	adds	r2, #1
 800cf3a:	4ba0      	ldr	r3, [pc, #640]	; (800d1bc <_svfprintf_r+0x67c>)
 800cf3c:	9228      	str	r2, [sp, #160]	; 0xa0
 800cf3e:	3110      	adds	r1, #16
 800cf40:	2a07      	cmp	r2, #7
 800cf42:	9129      	str	r1, [sp, #164]	; 0xa4
 800cf44:	e880 0018 	stmia.w	r0, {r3, r4}
 800cf48:	ddf1      	ble.n	800cf2e <_svfprintf_r+0x3ee>
 800cf4a:	aa27      	add	r2, sp, #156	; 0x9c
 800cf4c:	4631      	mov	r1, r6
 800cf4e:	4628      	mov	r0, r5
 800cf50:	f003 f84c 	bl	800ffec <__ssprint_r>
 800cf54:	2800      	cmp	r0, #0
 800cf56:	f47f aeed 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800cf5a:	3f10      	subs	r7, #16
 800cf5c:	2f10      	cmp	r7, #16
 800cf5e:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800cf60:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800cf62:	a834      	add	r0, sp, #208	; 0xd0
 800cf64:	dce8      	bgt.n	800cf38 <_svfprintf_r+0x3f8>
 800cf66:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800cf68:	463d      	mov	r5, r7
 800cf6a:	464f      	mov	r7, r9
 800cf6c:	4681      	mov	r9, r0
 800cf6e:	3201      	adds	r2, #1
 800cf70:	186c      	adds	r4, r5, r1
 800cf72:	2a07      	cmp	r2, #7
 800cf74:	9429      	str	r4, [sp, #164]	; 0xa4
 800cf76:	9228      	str	r2, [sp, #160]	; 0xa0
 800cf78:	f8c9 7000 	str.w	r7, [r9]
 800cf7c:	f8c9 5004 	str.w	r5, [r9, #4]
 800cf80:	f300 842d 	bgt.w	800d7de <_svfprintf_r+0xc9e>
 800cf84:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 800cf88:	f109 0908 	add.w	r9, r9, #8
 800cf8c:	b177      	cbz	r7, 800cfac <_svfprintf_r+0x46c>
 800cf8e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800cf90:	3301      	adds	r3, #1
 800cf92:	3401      	adds	r4, #1
 800cf94:	f10d 017f 	add.w	r1, sp, #127	; 0x7f
 800cf98:	2201      	movs	r2, #1
 800cf9a:	2b07      	cmp	r3, #7
 800cf9c:	9429      	str	r4, [sp, #164]	; 0xa4
 800cf9e:	9328      	str	r3, [sp, #160]	; 0xa0
 800cfa0:	e889 0006 	stmia.w	r9, {r1, r2}
 800cfa4:	f300 83a5 	bgt.w	800d6f2 <_svfprintf_r+0xbb2>
 800cfa8:	f109 0908 	add.w	r9, r9, #8
 800cfac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cfae:	b16b      	cbz	r3, 800cfcc <_svfprintf_r+0x48c>
 800cfb0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800cfb2:	3301      	adds	r3, #1
 800cfb4:	3402      	adds	r4, #2
 800cfb6:	a920      	add	r1, sp, #128	; 0x80
 800cfb8:	2202      	movs	r2, #2
 800cfba:	2b07      	cmp	r3, #7
 800cfbc:	9429      	str	r4, [sp, #164]	; 0xa4
 800cfbe:	9328      	str	r3, [sp, #160]	; 0xa0
 800cfc0:	e889 0006 	stmia.w	r9, {r1, r2}
 800cfc4:	f300 83a1 	bgt.w	800d70a <_svfprintf_r+0xbca>
 800cfc8:	f109 0908 	add.w	r9, r9, #8
 800cfcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cfce:	2b80      	cmp	r3, #128	; 0x80
 800cfd0:	f000 82e1 	beq.w	800d596 <_svfprintf_r+0xa56>
 800cfd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cfd6:	ebc3 070b 	rsb	r7, r3, fp
 800cfda:	2f00      	cmp	r7, #0
 800cfdc:	dd33      	ble.n	800d046 <_svfprintf_r+0x506>
 800cfde:	4a78      	ldr	r2, [pc, #480]	; (800d1c0 <_svfprintf_r+0x680>)
 800cfe0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800cfe2:	920f      	str	r2, [sp, #60]	; 0x3c
 800cfe4:	2f10      	cmp	r7, #16
 800cfe6:	dd22      	ble.n	800d02e <_svfprintf_r+0x4ee>
 800cfe8:	4622      	mov	r2, r4
 800cfea:	f04f 0b10 	mov.w	fp, #16
 800cfee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800cff0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800cff2:	e004      	b.n	800cffe <_svfprintf_r+0x4be>
 800cff4:	3f10      	subs	r7, #16
 800cff6:	2f10      	cmp	r7, #16
 800cff8:	f109 0908 	add.w	r9, r9, #8
 800cffc:	dd16      	ble.n	800d02c <_svfprintf_r+0x4ec>
 800cffe:	3301      	adds	r3, #1
 800d000:	3210      	adds	r2, #16
 800d002:	2b07      	cmp	r3, #7
 800d004:	9229      	str	r2, [sp, #164]	; 0xa4
 800d006:	9328      	str	r3, [sp, #160]	; 0xa0
 800d008:	e889 0c00 	stmia.w	r9, {sl, fp}
 800d00c:	ddf2      	ble.n	800cff4 <_svfprintf_r+0x4b4>
 800d00e:	aa27      	add	r2, sp, #156	; 0x9c
 800d010:	4621      	mov	r1, r4
 800d012:	4628      	mov	r0, r5
 800d014:	f002 ffea 	bl	800ffec <__ssprint_r>
 800d018:	2800      	cmp	r0, #0
 800d01a:	f47f ae8b 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d01e:	3f10      	subs	r7, #16
 800d020:	2f10      	cmp	r7, #16
 800d022:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800d024:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d026:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800d02a:	dce8      	bgt.n	800cffe <_svfprintf_r+0x4be>
 800d02c:	4614      	mov	r4, r2
 800d02e:	3301      	adds	r3, #1
 800d030:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d032:	9328      	str	r3, [sp, #160]	; 0xa0
 800d034:	443c      	add	r4, r7
 800d036:	2b07      	cmp	r3, #7
 800d038:	9429      	str	r4, [sp, #164]	; 0xa4
 800d03a:	e889 0084 	stmia.w	r9, {r2, r7}
 800d03e:	f300 834c 	bgt.w	800d6da <_svfprintf_r+0xb9a>
 800d042:	f109 0908 	add.w	r9, r9, #8
 800d046:	9b07      	ldr	r3, [sp, #28]
 800d048:	05da      	lsls	r2, r3, #23
 800d04a:	f100 823a 	bmi.w	800d4c2 <_svfprintf_r+0x982>
 800d04e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d050:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d052:	f8c9 6000 	str.w	r6, [r9]
 800d056:	3301      	adds	r3, #1
 800d058:	440c      	add	r4, r1
 800d05a:	2b07      	cmp	r3, #7
 800d05c:	9429      	str	r4, [sp, #164]	; 0xa4
 800d05e:	f8c9 1004 	str.w	r1, [r9, #4]
 800d062:	9328      	str	r3, [sp, #160]	; 0xa0
 800d064:	f300 8323 	bgt.w	800d6ae <_svfprintf_r+0xb6e>
 800d068:	f109 0908 	add.w	r9, r9, #8
 800d06c:	9b07      	ldr	r3, [sp, #28]
 800d06e:	0759      	lsls	r1, r3, #29
 800d070:	d53f      	bpl.n	800d0f2 <_svfprintf_r+0x5b2>
 800d072:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d074:	9a08      	ldr	r2, [sp, #32]
 800d076:	1a9d      	subs	r5, r3, r2
 800d078:	2d00      	cmp	r5, #0
 800d07a:	dd3a      	ble.n	800d0f2 <_svfprintf_r+0x5b2>
 800d07c:	2d10      	cmp	r5, #16
 800d07e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d080:	4f4e      	ldr	r7, [pc, #312]	; (800d1bc <_svfprintf_r+0x67c>)
 800d082:	dd23      	ble.n	800d0cc <_svfprintf_r+0x58c>
 800d084:	4622      	mov	r2, r4
 800d086:	2610      	movs	r6, #16
 800d088:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800d08c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d08e:	e004      	b.n	800d09a <_svfprintf_r+0x55a>
 800d090:	3d10      	subs	r5, #16
 800d092:	2d10      	cmp	r5, #16
 800d094:	f109 0908 	add.w	r9, r9, #8
 800d098:	dd17      	ble.n	800d0ca <_svfprintf_r+0x58a>
 800d09a:	3301      	adds	r3, #1
 800d09c:	4947      	ldr	r1, [pc, #284]	; (800d1bc <_svfprintf_r+0x67c>)
 800d09e:	9328      	str	r3, [sp, #160]	; 0xa0
 800d0a0:	3210      	adds	r2, #16
 800d0a2:	2b07      	cmp	r3, #7
 800d0a4:	9229      	str	r2, [sp, #164]	; 0xa4
 800d0a6:	e889 0042 	stmia.w	r9, {r1, r6}
 800d0aa:	ddf1      	ble.n	800d090 <_svfprintf_r+0x550>
 800d0ac:	aa27      	add	r2, sp, #156	; 0x9c
 800d0ae:	4621      	mov	r1, r4
 800d0b0:	4658      	mov	r0, fp
 800d0b2:	f002 ff9b 	bl	800ffec <__ssprint_r>
 800d0b6:	2800      	cmp	r0, #0
 800d0b8:	f47f ae3c 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d0bc:	3d10      	subs	r5, #16
 800d0be:	2d10      	cmp	r5, #16
 800d0c0:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800d0c2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d0c4:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800d0c8:	dce7      	bgt.n	800d09a <_svfprintf_r+0x55a>
 800d0ca:	4614      	mov	r4, r2
 800d0cc:	3301      	adds	r3, #1
 800d0ce:	442c      	add	r4, r5
 800d0d0:	2b07      	cmp	r3, #7
 800d0d2:	9429      	str	r4, [sp, #164]	; 0xa4
 800d0d4:	9328      	str	r3, [sp, #160]	; 0xa0
 800d0d6:	f8c9 7000 	str.w	r7, [r9]
 800d0da:	f8c9 5004 	str.w	r5, [r9, #4]
 800d0de:	dd08      	ble.n	800d0f2 <_svfprintf_r+0x5b2>
 800d0e0:	aa27      	add	r2, sp, #156	; 0x9c
 800d0e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d0e4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d0e6:	f002 ff81 	bl	800ffec <__ssprint_r>
 800d0ea:	2800      	cmp	r0, #0
 800d0ec:	f47f ae22 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d0f0:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d0f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d0f6:	9908      	ldr	r1, [sp, #32]
 800d0f8:	428a      	cmp	r2, r1
 800d0fa:	bfac      	ite	ge
 800d0fc:	189b      	addge	r3, r3, r2
 800d0fe:	185b      	addlt	r3, r3, r1
 800d100:	930b      	str	r3, [sp, #44]	; 0x2c
 800d102:	2c00      	cmp	r4, #0
 800d104:	f040 82df 	bne.w	800d6c6 <_svfprintf_r+0xb86>
 800d108:	2300      	movs	r3, #0
 800d10a:	9328      	str	r3, [sp, #160]	; 0xa0
 800d10c:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800d110:	e53d      	b.n	800cb8e <_svfprintf_r+0x4e>
 800d112:	9311      	str	r3, [sp, #68]	; 0x44
 800d114:	46ab      	mov	fp, r5
 800d116:	2a00      	cmp	r2, #0
 800d118:	f041 8051 	bne.w	800e1be <_svfprintf_r+0x167e>
 800d11c:	9b07      	ldr	r3, [sp, #28]
 800d11e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800d120:	071a      	lsls	r2, r3, #28
 800d122:	f107 0707 	add.w	r7, r7, #7
 800d126:	f140 8567 	bpl.w	800dbf8 <_svfprintf_r+0x10b8>
 800d12a:	f027 0307 	bic.w	r3, r7, #7
 800d12e:	ed93 7b00 	vldr	d7, [r3]
 800d132:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 800d136:	f103 0208 	add.w	r2, r3, #8
 800d13a:	920e      	str	r2, [sp, #56]	; 0x38
 800d13c:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 800d140:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800d144:	911a      	str	r1, [sp, #104]	; 0x68
 800d146:	931b      	str	r3, [sp, #108]	; 0x6c
 800d148:	e9dd 451a 	ldrd	r4, r5, [sp, #104]	; 0x68
 800d14c:	f04f 32ff 	mov.w	r2, #4294967295
 800d150:	4620      	mov	r0, r4
 800d152:	4629      	mov	r1, r5
 800d154:	4b1b      	ldr	r3, [pc, #108]	; (800d1c4 <_svfprintf_r+0x684>)
 800d156:	f7ff f833 	bl	800c1c0 <__aeabi_dcmpun>
 800d15a:	2800      	cmp	r0, #0
 800d15c:	f040 84cb 	bne.w	800daf6 <_svfprintf_r+0xfb6>
 800d160:	f04f 32ff 	mov.w	r2, #4294967295
 800d164:	4b17      	ldr	r3, [pc, #92]	; (800d1c4 <_svfprintf_r+0x684>)
 800d166:	4620      	mov	r0, r4
 800d168:	4629      	mov	r1, r5
 800d16a:	f7ff f80b 	bl	800c184 <__aeabi_dcmple>
 800d16e:	2800      	cmp	r0, #0
 800d170:	f040 84c1 	bne.w	800daf6 <_svfprintf_r+0xfb6>
 800d174:	2200      	movs	r2, #0
 800d176:	2300      	movs	r3, #0
 800d178:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800d17c:	f7fe fff8 	bl	800c170 <__aeabi_dcmplt>
 800d180:	2800      	cmp	r0, #0
 800d182:	f040 8738 	bne.w	800dff6 <_svfprintf_r+0x14b6>
 800d186:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 800d18a:	4e0f      	ldr	r6, [pc, #60]	; (800d1c8 <_svfprintf_r+0x688>)
 800d18c:	4b0f      	ldr	r3, [pc, #60]	; (800d1cc <_svfprintf_r+0x68c>)
 800d18e:	9907      	ldr	r1, [sp, #28]
 800d190:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800d194:	9107      	str	r1, [sp, #28]
 800d196:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d198:	2203      	movs	r2, #3
 800d19a:	f04f 0b00 	mov.w	fp, #0
 800d19e:	9208      	str	r2, [sp, #32]
 800d1a0:	2947      	cmp	r1, #71	; 0x47
 800d1a2:	bfd8      	it	le
 800d1a4:	461e      	movle	r6, r3
 800d1a6:	920d      	str	r2, [sp, #52]	; 0x34
 800d1a8:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
 800d1ac:	e69a      	b.n	800cee4 <_svfprintf_r+0x3a4>
 800d1ae:	9b07      	ldr	r3, [sp, #28]
 800d1b0:	f043 0308 	orr.w	r3, r3, #8
 800d1b4:	9307      	str	r3, [sp, #28]
 800d1b6:	f898 3000 	ldrb.w	r3, [r8]
 800d1ba:	e51b      	b.n	800cbf4 <_svfprintf_r+0xb4>
 800d1bc:	08012630 	.word	0x08012630
 800d1c0:	08012684 	.word	0x08012684
 800d1c4:	7fefffff 	.word	0x7fefffff
 800d1c8:	08012644 	.word	0x08012644
 800d1cc:	08012640 	.word	0x08012640
 800d1d0:	9311      	str	r3, [sp, #68]	; 0x44
 800d1d2:	46ab      	mov	fp, r5
 800d1d4:	2a00      	cmp	r2, #0
 800d1d6:	f040 87ee 	bne.w	800e1b6 <_svfprintf_r+0x1676>
 800d1da:	9b07      	ldr	r3, [sp, #28]
 800d1dc:	f043 0310 	orr.w	r3, r3, #16
 800d1e0:	9307      	str	r3, [sp, #28]
 800d1e2:	9a07      	ldr	r2, [sp, #28]
 800d1e4:	f012 0320 	ands.w	r3, r2, #32
 800d1e8:	f47f adba 	bne.w	800cd60 <_svfprintf_r+0x220>
 800d1ec:	9907      	ldr	r1, [sp, #28]
 800d1ee:	f011 0210 	ands.w	r2, r1, #16
 800d1f2:	f000 850c 	beq.w	800dc0e <_svfprintf_r+0x10ce>
 800d1f6:	980e      	ldr	r0, [sp, #56]	; 0x38
 800d1f8:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 800d1fc:	f1bb 0f00 	cmp.w	fp, #0
 800d200:	6804      	ldr	r4, [r0, #0]
 800d202:	f100 0704 	add.w	r7, r0, #4
 800d206:	f04f 0500 	mov.w	r5, #0
 800d20a:	f2c0 8511 	blt.w	800dc30 <_svfprintf_r+0x10f0>
 800d20e:	460a      	mov	r2, r1
 800d210:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d214:	9207      	str	r2, [sp, #28]
 800d216:	ea54 0205 	orrs.w	r2, r4, r5
 800d21a:	970e      	str	r7, [sp, #56]	; 0x38
 800d21c:	f000 813a 	beq.w	800d494 <_svfprintf_r+0x954>
 800d220:	461f      	mov	r7, r3
 800d222:	e5b3      	b.n	800cd8c <_svfprintf_r+0x24c>
 800d224:	9311      	str	r3, [sp, #68]	; 0x44
 800d226:	46ab      	mov	fp, r5
 800d228:	2a00      	cmp	r2, #0
 800d22a:	f040 87dc 	bne.w	800e1e6 <_svfprintf_r+0x16a6>
 800d22e:	9b07      	ldr	r3, [sp, #28]
 800d230:	f043 0310 	orr.w	r3, r3, #16
 800d234:	9307      	str	r3, [sp, #28]
 800d236:	9a07      	ldr	r2, [sp, #28]
 800d238:	f012 0320 	ands.w	r3, r2, #32
 800d23c:	f000 832c 	beq.w	800d898 <_svfprintf_r+0xd58>
 800d240:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800d242:	3707      	adds	r7, #7
 800d244:	f027 0307 	bic.w	r3, r7, #7
 800d248:	2700      	movs	r7, #0
 800d24a:	f103 0108 	add.w	r1, r3, #8
 800d24e:	45bb      	cmp	fp, r7
 800d250:	910e      	str	r1, [sp, #56]	; 0x38
 800d252:	e9d3 4500 	ldrd	r4, r5, [r3]
 800d256:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 800d25a:	f2c0 8356 	blt.w	800d90a <_svfprintf_r+0xdca>
 800d25e:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 800d262:	9307      	str	r3, [sp, #28]
 800d264:	ea54 0305 	orrs.w	r3, r4, r5
 800d268:	f47f ae18 	bne.w	800ce9c <_svfprintf_r+0x35c>
 800d26c:	f1bb 0f00 	cmp.w	fp, #0
 800d270:	f000 80f5 	beq.w	800d45e <_svfprintf_r+0x91e>
 800d274:	2400      	movs	r4, #0
 800d276:	ae44      	add	r6, sp, #272	; 0x110
 800d278:	3430      	adds	r4, #48	; 0x30
 800d27a:	f806 4d41 	strb.w	r4, [r6, #-65]!
 800d27e:	e627      	b.n	800ced0 <_svfprintf_r+0x390>
 800d280:	9311      	str	r3, [sp, #68]	; 0x44
 800d282:	46ab      	mov	fp, r5
 800d284:	2a00      	cmp	r2, #0
 800d286:	f040 87aa 	bne.w	800e1de <_svfprintf_r+0x169e>
 800d28a:	9b07      	ldr	r3, [sp, #28]
 800d28c:	48af      	ldr	r0, [pc, #700]	; (800d54c <_svfprintf_r+0xa0c>)
 800d28e:	069d      	lsls	r5, r3, #26
 800d290:	f140 80b5 	bpl.w	800d3fe <_svfprintf_r+0x8be>
 800d294:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800d296:	3707      	adds	r7, #7
 800d298:	f027 0307 	bic.w	r3, r7, #7
 800d29c:	e9d3 4500 	ldrd	r4, r5, [r3]
 800d2a0:	f103 0208 	add.w	r2, r3, #8
 800d2a4:	920e      	str	r2, [sp, #56]	; 0x38
 800d2a6:	9a07      	ldr	r2, [sp, #28]
 800d2a8:	f012 0701 	ands.w	r7, r2, #1
 800d2ac:	f000 8239 	beq.w	800d722 <_svfprintf_r+0xbe2>
 800d2b0:	ea54 0305 	orrs.w	r3, r4, r5
 800d2b4:	f000 84ea 	beq.w	800dc8c <_svfprintf_r+0x114c>
 800d2b8:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 800d2bc:	f88d 2081 	strb.w	r2, [sp, #129]	; 0x81
 800d2c0:	2700      	movs	r7, #0
 800d2c2:	9a07      	ldr	r2, [sp, #28]
 800d2c4:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 800d2c8:	2330      	movs	r3, #48	; 0x30
 800d2ca:	45bb      	cmp	fp, r7
 800d2cc:	f88d 3080 	strb.w	r3, [sp, #128]	; 0x80
 800d2d0:	f042 0302 	orr.w	r3, r2, #2
 800d2d4:	f2c0 8697 	blt.w	800e006 <_svfprintf_r+0x14c6>
 800d2d8:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 800d2dc:	f043 0302 	orr.w	r3, r3, #2
 800d2e0:	9307      	str	r3, [sp, #28]
 800d2e2:	ae34      	add	r6, sp, #208	; 0xd0
 800d2e4:	0923      	lsrs	r3, r4, #4
 800d2e6:	f004 010f 	and.w	r1, r4, #15
 800d2ea:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800d2ee:	092a      	lsrs	r2, r5, #4
 800d2f0:	461c      	mov	r4, r3
 800d2f2:	4615      	mov	r5, r2
 800d2f4:	5c43      	ldrb	r3, [r0, r1]
 800d2f6:	f806 3d01 	strb.w	r3, [r6, #-1]!
 800d2fa:	ea54 0305 	orrs.w	r3, r4, r5
 800d2fe:	d1f1      	bne.n	800d2e4 <_svfprintf_r+0x7a4>
 800d300:	e5e6      	b.n	800ced0 <_svfprintf_r+0x390>
 800d302:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d304:	9311      	str	r3, [sp, #68]	; 0x44
 800d306:	680a      	ldr	r2, [r1, #0]
 800d308:	f88d 20a8 	strb.w	r2, [sp, #168]	; 0xa8
 800d30c:	2300      	movs	r3, #0
 800d30e:	460a      	mov	r2, r1
 800d310:	461f      	mov	r7, r3
 800d312:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 800d316:	3204      	adds	r2, #4
 800d318:	2301      	movs	r3, #1
 800d31a:	9308      	str	r3, [sp, #32]
 800d31c:	46bb      	mov	fp, r7
 800d31e:	9713      	str	r7, [sp, #76]	; 0x4c
 800d320:	920e      	str	r2, [sp, #56]	; 0x38
 800d322:	930d      	str	r3, [sp, #52]	; 0x34
 800d324:	ae2a      	add	r6, sp, #168	; 0xa8
 800d326:	e5e1      	b.n	800ceec <_svfprintf_r+0x3ac>
 800d328:	9311      	str	r3, [sp, #68]	; 0x44
 800d32a:	46ab      	mov	fp, r5
 800d32c:	2a00      	cmp	r2, #0
 800d32e:	f43f ad93 	beq.w	800ce58 <_svfprintf_r+0x318>
 800d332:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800d336:	e58f      	b.n	800ce58 <_svfprintf_r+0x318>
 800d338:	9b07      	ldr	r3, [sp, #28]
 800d33a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d33e:	9307      	str	r3, [sp, #28]
 800d340:	f898 3000 	ldrb.w	r3, [r8]
 800d344:	e456      	b.n	800cbf4 <_svfprintf_r+0xb4>
 800d346:	f898 3000 	ldrb.w	r3, [r8]
 800d34a:	2900      	cmp	r1, #0
 800d34c:	f47f ac52 	bne.w	800cbf4 <_svfprintf_r+0xb4>
 800d350:	2201      	movs	r2, #1
 800d352:	2120      	movs	r1, #32
 800d354:	e44e      	b.n	800cbf4 <_svfprintf_r+0xb4>
 800d356:	9b07      	ldr	r3, [sp, #28]
 800d358:	f043 0301 	orr.w	r3, r3, #1
 800d35c:	9307      	str	r3, [sp, #28]
 800d35e:	f898 3000 	ldrb.w	r3, [r8]
 800d362:	e447      	b.n	800cbf4 <_svfprintf_r+0xb4>
 800d364:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800d366:	6823      	ldr	r3, [r4, #0]
 800d368:	930c      	str	r3, [sp, #48]	; 0x30
 800d36a:	4618      	mov	r0, r3
 800d36c:	2800      	cmp	r0, #0
 800d36e:	4623      	mov	r3, r4
 800d370:	f103 0304 	add.w	r3, r3, #4
 800d374:	f6ff aca0 	blt.w	800ccb8 <_svfprintf_r+0x178>
 800d378:	930e      	str	r3, [sp, #56]	; 0x38
 800d37a:	f898 3000 	ldrb.w	r3, [r8]
 800d37e:	e439      	b.n	800cbf4 <_svfprintf_r+0xb4>
 800d380:	f898 3000 	ldrb.w	r3, [r8]
 800d384:	2201      	movs	r2, #1
 800d386:	212b      	movs	r1, #43	; 0x2b
 800d388:	e434      	b.n	800cbf4 <_svfprintf_r+0xb4>
 800d38a:	9b07      	ldr	r3, [sp, #28]
 800d38c:	f043 0320 	orr.w	r3, r3, #32
 800d390:	9307      	str	r3, [sp, #28]
 800d392:	f898 3000 	ldrb.w	r3, [r8]
 800d396:	e42d      	b.n	800cbf4 <_svfprintf_r+0xb4>
 800d398:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d39a:	9311      	str	r3, [sp, #68]	; 0x44
 800d39c:	6816      	ldr	r6, [r2, #0]
 800d39e:	2400      	movs	r4, #0
 800d3a0:	f88d 407f 	strb.w	r4, [sp, #127]	; 0x7f
 800d3a4:	1d17      	adds	r7, r2, #4
 800d3a6:	2e00      	cmp	r6, #0
 800d3a8:	f000 8607 	beq.w	800dfba <_svfprintf_r+0x147a>
 800d3ac:	2d00      	cmp	r5, #0
 800d3ae:	f2c0 8576 	blt.w	800de9e <_svfprintf_r+0x135e>
 800d3b2:	462a      	mov	r2, r5
 800d3b4:	4621      	mov	r1, r4
 800d3b6:	4630      	mov	r0, r6
 800d3b8:	f7fe f94a 	bl	800b650 <memchr>
 800d3bc:	2800      	cmp	r0, #0
 800d3be:	f000 864f 	beq.w	800e060 <_svfprintf_r+0x1520>
 800d3c2:	1b83      	subs	r3, r0, r6
 800d3c4:	930d      	str	r3, [sp, #52]	; 0x34
 800d3c6:	46a3      	mov	fp, r4
 800d3c8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d3cc:	970e      	str	r7, [sp, #56]	; 0x38
 800d3ce:	9308      	str	r3, [sp, #32]
 800d3d0:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
 800d3d4:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 800d3d8:	e584      	b.n	800cee4 <_svfprintf_r+0x3a4>
 800d3da:	9311      	str	r3, [sp, #68]	; 0x44
 800d3dc:	46ab      	mov	fp, r5
 800d3de:	2a00      	cmp	r2, #0
 800d3e0:	f43f af29 	beq.w	800d236 <_svfprintf_r+0x6f6>
 800d3e4:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800d3e8:	e725      	b.n	800d236 <_svfprintf_r+0x6f6>
 800d3ea:	9311      	str	r3, [sp, #68]	; 0x44
 800d3ec:	46ab      	mov	fp, r5
 800d3ee:	2a00      	cmp	r2, #0
 800d3f0:	f040 870b 	bne.w	800e20a <_svfprintf_r+0x16ca>
 800d3f4:	9b07      	ldr	r3, [sp, #28]
 800d3f6:	4856      	ldr	r0, [pc, #344]	; (800d550 <_svfprintf_r+0xa10>)
 800d3f8:	069d      	lsls	r5, r3, #26
 800d3fa:	f53f af4b 	bmi.w	800d294 <_svfprintf_r+0x754>
 800d3fe:	9b07      	ldr	r3, [sp, #28]
 800d400:	06dc      	lsls	r4, r3, #27
 800d402:	f140 8353 	bpl.w	800daac <_svfprintf_r+0xf6c>
 800d406:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d408:	4613      	mov	r3, r2
 800d40a:	3304      	adds	r3, #4
 800d40c:	6814      	ldr	r4, [r2, #0]
 800d40e:	930e      	str	r3, [sp, #56]	; 0x38
 800d410:	2500      	movs	r5, #0
 800d412:	e748      	b.n	800d2a6 <_svfprintf_r+0x766>
 800d414:	f898 3000 	ldrb.w	r3, [r8]
 800d418:	2b6c      	cmp	r3, #108	; 0x6c
 800d41a:	f000 84b8 	beq.w	800dd8e <_svfprintf_r+0x124e>
 800d41e:	9807      	ldr	r0, [sp, #28]
 800d420:	f040 0010 	orr.w	r0, r0, #16
 800d424:	9007      	str	r0, [sp, #28]
 800d426:	f7ff bbe5 	b.w	800cbf4 <_svfprintf_r+0xb4>
 800d42a:	2a00      	cmp	r2, #0
 800d42c:	f040 86e9 	bne.w	800e202 <_svfprintf_r+0x16c2>
 800d430:	9b07      	ldr	r3, [sp, #28]
 800d432:	069b      	lsls	r3, r3, #26
 800d434:	f140 8348 	bpl.w	800dac8 <_svfprintf_r+0xf88>
 800d438:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d43a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d43c:	6813      	ldr	r3, [r2, #0]
 800d43e:	17cd      	asrs	r5, r1, #31
 800d440:	4608      	mov	r0, r1
 800d442:	3204      	adds	r2, #4
 800d444:	4629      	mov	r1, r5
 800d446:	920e      	str	r2, [sp, #56]	; 0x38
 800d448:	e9c3 0100 	strd	r0, r1, [r3]
 800d44c:	f7ff bb9f 	b.w	800cb8e <_svfprintf_r+0x4e>
 800d450:	483f      	ldr	r0, [pc, #252]	; (800d550 <_svfprintf_r+0xa10>)
 800d452:	9211      	str	r2, [sp, #68]	; 0x44
 800d454:	f1bb 0f00 	cmp.w	fp, #0
 800d458:	f040 8174 	bne.w	800d744 <_svfprintf_r+0xc04>
 800d45c:	465f      	mov	r7, fp
 800d45e:	f04f 0b00 	mov.w	fp, #0
 800d462:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800d466:	ae34      	add	r6, sp, #208	; 0xd0
 800d468:	e535      	b.n	800ced6 <_svfprintf_r+0x396>
 800d46a:	9311      	str	r3, [sp, #68]	; 0x44
 800d46c:	2a00      	cmp	r2, #0
 800d46e:	f040 86b2 	bne.w	800e1d6 <_svfprintf_r+0x1696>
 800d472:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d474:	2a00      	cmp	r2, #0
 800d476:	f43f ac56 	beq.w	800cd26 <_svfprintf_r+0x1e6>
 800d47a:	2300      	movs	r3, #0
 800d47c:	2101      	movs	r1, #1
 800d47e:	461f      	mov	r7, r3
 800d480:	9108      	str	r1, [sp, #32]
 800d482:	f88d 20a8 	strb.w	r2, [sp, #168]	; 0xa8
 800d486:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 800d48a:	469b      	mov	fp, r3
 800d48c:	9313      	str	r3, [sp, #76]	; 0x4c
 800d48e:	910d      	str	r1, [sp, #52]	; 0x34
 800d490:	ae2a      	add	r6, sp, #168	; 0xa8
 800d492:	e52b      	b.n	800ceec <_svfprintf_r+0x3ac>
 800d494:	f1bb 0f00 	cmp.w	fp, #0
 800d498:	f000 860b 	beq.w	800e0b2 <_svfprintf_r+0x1572>
 800d49c:	2700      	movs	r7, #0
 800d49e:	2400      	movs	r4, #0
 800d4a0:	2500      	movs	r5, #0
 800d4a2:	e473      	b.n	800cd8c <_svfprintf_r+0x24c>
 800d4a4:	482a      	ldr	r0, [pc, #168]	; (800d550 <_svfprintf_r+0xa10>)
 800d4a6:	9307      	str	r3, [sp, #28]
 800d4a8:	9211      	str	r2, [sp, #68]	; 0x44
 800d4aa:	ea54 0305 	orrs.w	r3, r4, r5
 800d4ae:	970e      	str	r7, [sp, #56]	; 0x38
 800d4b0:	f04f 0700 	mov.w	r7, #0
 800d4b4:	f47f af15 	bne.w	800d2e2 <_svfprintf_r+0x7a2>
 800d4b8:	2400      	movs	r4, #0
 800d4ba:	2500      	movs	r5, #0
 800d4bc:	e711      	b.n	800d2e2 <_svfprintf_r+0x7a2>
 800d4be:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d4c0:	e564      	b.n	800cf8c <_svfprintf_r+0x44c>
 800d4c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d4c4:	2b65      	cmp	r3, #101	; 0x65
 800d4c6:	f340 80aa 	ble.w	800d61e <_svfprintf_r+0xade>
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800d4d2:	f7fe fe43 	bl	800c15c <__aeabi_dcmpeq>
 800d4d6:	2800      	cmp	r0, #0
 800d4d8:	f000 8136 	beq.w	800d748 <_svfprintf_r+0xc08>
 800d4dc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d4de:	4a1d      	ldr	r2, [pc, #116]	; (800d554 <_svfprintf_r+0xa14>)
 800d4e0:	f8c9 2000 	str.w	r2, [r9]
 800d4e4:	3301      	adds	r3, #1
 800d4e6:	3401      	adds	r4, #1
 800d4e8:	2201      	movs	r2, #1
 800d4ea:	2b07      	cmp	r3, #7
 800d4ec:	9429      	str	r4, [sp, #164]	; 0xa4
 800d4ee:	9328      	str	r3, [sp, #160]	; 0xa0
 800d4f0:	f8c9 2004 	str.w	r2, [r9, #4]
 800d4f4:	f300 83d8 	bgt.w	800dca8 <_svfprintf_r+0x1168>
 800d4f8:	f109 0908 	add.w	r9, r9, #8
 800d4fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d4fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d500:	4293      	cmp	r3, r2
 800d502:	db03      	blt.n	800d50c <_svfprintf_r+0x9cc>
 800d504:	9b07      	ldr	r3, [sp, #28]
 800d506:	07db      	lsls	r3, r3, #31
 800d508:	f57f adb0 	bpl.w	800d06c <_svfprintf_r+0x52c>
 800d50c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d50e:	9916      	ldr	r1, [sp, #88]	; 0x58
 800d510:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d512:	f8c9 2000 	str.w	r2, [r9]
 800d516:	3301      	adds	r3, #1
 800d518:	440c      	add	r4, r1
 800d51a:	2b07      	cmp	r3, #7
 800d51c:	9429      	str	r4, [sp, #164]	; 0xa4
 800d51e:	f8c9 1004 	str.w	r1, [r9, #4]
 800d522:	9328      	str	r3, [sp, #160]	; 0xa0
 800d524:	f300 843d 	bgt.w	800dda2 <_svfprintf_r+0x1262>
 800d528:	f109 0908 	add.w	r9, r9, #8
 800d52c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d52e:	1e5d      	subs	r5, r3, #1
 800d530:	2d00      	cmp	r5, #0
 800d532:	f77f ad9b 	ble.w	800d06c <_svfprintf_r+0x52c>
 800d536:	4a08      	ldr	r2, [pc, #32]	; (800d558 <_svfprintf_r+0xa18>)
 800d538:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d53a:	920f      	str	r2, [sp, #60]	; 0x3c
 800d53c:	2d10      	cmp	r5, #16
 800d53e:	f340 81e9 	ble.w	800d914 <_svfprintf_r+0xdd4>
 800d542:	2610      	movs	r6, #16
 800d544:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800d546:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800d54a:	e00d      	b.n	800d568 <_svfprintf_r+0xa28>
 800d54c:	08012650 	.word	0x08012650
 800d550:	08012664 	.word	0x08012664
 800d554:	08012680 	.word	0x08012680
 800d558:	08012684 	.word	0x08012684
 800d55c:	f109 0908 	add.w	r9, r9, #8
 800d560:	3d10      	subs	r5, #16
 800d562:	2d10      	cmp	r5, #16
 800d564:	f340 81d6 	ble.w	800d914 <_svfprintf_r+0xdd4>
 800d568:	3301      	adds	r3, #1
 800d56a:	3410      	adds	r4, #16
 800d56c:	2b07      	cmp	r3, #7
 800d56e:	9429      	str	r4, [sp, #164]	; 0xa4
 800d570:	9328      	str	r3, [sp, #160]	; 0xa0
 800d572:	f8c9 a000 	str.w	sl, [r9]
 800d576:	f8c9 6004 	str.w	r6, [r9, #4]
 800d57a:	ddef      	ble.n	800d55c <_svfprintf_r+0xa1c>
 800d57c:	aa27      	add	r2, sp, #156	; 0x9c
 800d57e:	4659      	mov	r1, fp
 800d580:	4638      	mov	r0, r7
 800d582:	f002 fd33 	bl	800ffec <__ssprint_r>
 800d586:	2800      	cmp	r0, #0
 800d588:	f47f abd4 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d58c:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d58e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d590:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800d594:	e7e4      	b.n	800d560 <_svfprintf_r+0xa20>
 800d596:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d598:	9a08      	ldr	r2, [sp, #32]
 800d59a:	1a9f      	subs	r7, r3, r2
 800d59c:	2f00      	cmp	r7, #0
 800d59e:	f77f ad19 	ble.w	800cfd4 <_svfprintf_r+0x494>
 800d5a2:	4abc      	ldr	r2, [pc, #752]	; (800d894 <_svfprintf_r+0xd54>)
 800d5a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d5a6:	920f      	str	r2, [sp, #60]	; 0x3c
 800d5a8:	2f10      	cmp	r7, #16
 800d5aa:	dd2b      	ble.n	800d604 <_svfprintf_r+0xac4>
 800d5ac:	464a      	mov	r2, r9
 800d5ae:	4621      	mov	r1, r4
 800d5b0:	46b9      	mov	r9, r7
 800d5b2:	2510      	movs	r5, #16
 800d5b4:	4637      	mov	r7, r6
 800d5b6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d5b8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d5ba:	e006      	b.n	800d5ca <_svfprintf_r+0xa8a>
 800d5bc:	f1a9 0910 	sub.w	r9, r9, #16
 800d5c0:	f1b9 0f10 	cmp.w	r9, #16
 800d5c4:	f102 0208 	add.w	r2, r2, #8
 800d5c8:	dd18      	ble.n	800d5fc <_svfprintf_r+0xabc>
 800d5ca:	3301      	adds	r3, #1
 800d5cc:	3110      	adds	r1, #16
 800d5ce:	2b07      	cmp	r3, #7
 800d5d0:	9129      	str	r1, [sp, #164]	; 0xa4
 800d5d2:	9328      	str	r3, [sp, #160]	; 0xa0
 800d5d4:	f8c2 a000 	str.w	sl, [r2]
 800d5d8:	6055      	str	r5, [r2, #4]
 800d5da:	ddef      	ble.n	800d5bc <_svfprintf_r+0xa7c>
 800d5dc:	aa27      	add	r2, sp, #156	; 0x9c
 800d5de:	4631      	mov	r1, r6
 800d5e0:	4620      	mov	r0, r4
 800d5e2:	f002 fd03 	bl	800ffec <__ssprint_r>
 800d5e6:	2800      	cmp	r0, #0
 800d5e8:	f47f aba4 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d5ec:	f1a9 0910 	sub.w	r9, r9, #16
 800d5f0:	f1b9 0f10 	cmp.w	r9, #16
 800d5f4:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800d5f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d5f8:	aa34      	add	r2, sp, #208	; 0xd0
 800d5fa:	dce6      	bgt.n	800d5ca <_svfprintf_r+0xa8a>
 800d5fc:	463e      	mov	r6, r7
 800d5fe:	460c      	mov	r4, r1
 800d600:	464f      	mov	r7, r9
 800d602:	4691      	mov	r9, r2
 800d604:	3301      	adds	r3, #1
 800d606:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d608:	9328      	str	r3, [sp, #160]	; 0xa0
 800d60a:	443c      	add	r4, r7
 800d60c:	2b07      	cmp	r3, #7
 800d60e:	9429      	str	r4, [sp, #164]	; 0xa4
 800d610:	e889 0084 	stmia.w	r9, {r2, r7}
 800d614:	f300 823d 	bgt.w	800da92 <_svfprintf_r+0xf52>
 800d618:	f109 0908 	add.w	r9, r9, #8
 800d61c:	e4da      	b.n	800cfd4 <_svfprintf_r+0x494>
 800d61e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d620:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800d622:	2b01      	cmp	r3, #1
 800d624:	f340 820a 	ble.w	800da3c <_svfprintf_r+0xefc>
 800d628:	3501      	adds	r5, #1
 800d62a:	3401      	adds	r4, #1
 800d62c:	2301      	movs	r3, #1
 800d62e:	2d07      	cmp	r5, #7
 800d630:	9429      	str	r4, [sp, #164]	; 0xa4
 800d632:	9528      	str	r5, [sp, #160]	; 0xa0
 800d634:	f8c9 6000 	str.w	r6, [r9]
 800d638:	f8c9 3004 	str.w	r3, [r9, #4]
 800d63c:	f300 820f 	bgt.w	800da5e <_svfprintf_r+0xf1e>
 800d640:	f109 0908 	add.w	r9, r9, #8
 800d644:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d646:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d648:	f8c9 3000 	str.w	r3, [r9]
 800d64c:	3501      	adds	r5, #1
 800d64e:	4414      	add	r4, r2
 800d650:	2d07      	cmp	r5, #7
 800d652:	9429      	str	r4, [sp, #164]	; 0xa4
 800d654:	9528      	str	r5, [sp, #160]	; 0xa0
 800d656:	f8c9 2004 	str.w	r2, [r9, #4]
 800d65a:	f300 820d 	bgt.w	800da78 <_svfprintf_r+0xf38>
 800d65e:	f109 0908 	add.w	r9, r9, #8
 800d662:	2300      	movs	r3, #0
 800d664:	2200      	movs	r2, #0
 800d666:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800d66a:	f7fe fd77 	bl	800c15c <__aeabi_dcmpeq>
 800d66e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d670:	2800      	cmp	r0, #0
 800d672:	f040 80c3 	bne.w	800d7fc <_svfprintf_r+0xcbc>
 800d676:	3b01      	subs	r3, #1
 800d678:	3501      	adds	r5, #1
 800d67a:	3601      	adds	r6, #1
 800d67c:	441c      	add	r4, r3
 800d67e:	2d07      	cmp	r5, #7
 800d680:	9528      	str	r5, [sp, #160]	; 0xa0
 800d682:	9429      	str	r4, [sp, #164]	; 0xa4
 800d684:	f8c9 6000 	str.w	r6, [r9]
 800d688:	f8c9 3004 	str.w	r3, [r9, #4]
 800d68c:	f300 80f5 	bgt.w	800d87a <_svfprintf_r+0xd3a>
 800d690:	f109 0908 	add.w	r9, r9, #8
 800d694:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d696:	f8c9 2004 	str.w	r2, [r9, #4]
 800d69a:	3501      	adds	r5, #1
 800d69c:	4414      	add	r4, r2
 800d69e:	ab23      	add	r3, sp, #140	; 0x8c
 800d6a0:	2d07      	cmp	r5, #7
 800d6a2:	9429      	str	r4, [sp, #164]	; 0xa4
 800d6a4:	9528      	str	r5, [sp, #160]	; 0xa0
 800d6a6:	f8c9 3000 	str.w	r3, [r9]
 800d6aa:	f77f acdd 	ble.w	800d068 <_svfprintf_r+0x528>
 800d6ae:	aa27      	add	r2, sp, #156	; 0x9c
 800d6b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d6b2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d6b4:	f002 fc9a 	bl	800ffec <__ssprint_r>
 800d6b8:	2800      	cmp	r0, #0
 800d6ba:	f47f ab3b 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d6be:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d6c0:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800d6c4:	e4d2      	b.n	800d06c <_svfprintf_r+0x52c>
 800d6c6:	aa27      	add	r2, sp, #156	; 0x9c
 800d6c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d6ca:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d6cc:	f002 fc8e 	bl	800ffec <__ssprint_r>
 800d6d0:	2800      	cmp	r0, #0
 800d6d2:	f43f ad19 	beq.w	800d108 <_svfprintf_r+0x5c8>
 800d6d6:	f7ff bb2d 	b.w	800cd34 <_svfprintf_r+0x1f4>
 800d6da:	aa27      	add	r2, sp, #156	; 0x9c
 800d6dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d6de:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d6e0:	f002 fc84 	bl	800ffec <__ssprint_r>
 800d6e4:	2800      	cmp	r0, #0
 800d6e6:	f47f ab25 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d6ea:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d6ec:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800d6f0:	e4a9      	b.n	800d046 <_svfprintf_r+0x506>
 800d6f2:	aa27      	add	r2, sp, #156	; 0x9c
 800d6f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d6f6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d6f8:	f002 fc78 	bl	800ffec <__ssprint_r>
 800d6fc:	2800      	cmp	r0, #0
 800d6fe:	f47f ab19 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d702:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d704:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800d708:	e450      	b.n	800cfac <_svfprintf_r+0x46c>
 800d70a:	aa27      	add	r2, sp, #156	; 0x9c
 800d70c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d70e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d710:	f002 fc6c 	bl	800ffec <__ssprint_r>
 800d714:	2800      	cmp	r0, #0
 800d716:	f47f ab0d 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d71a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d71c:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800d720:	e454      	b.n	800cfcc <_svfprintf_r+0x48c>
 800d722:	f1bb 0f00 	cmp.w	fp, #0
 800d726:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 800d72a:	f2c0 831c 	blt.w	800dd66 <_svfprintf_r+0x1226>
 800d72e:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 800d732:	9307      	str	r3, [sp, #28]
 800d734:	ea54 0305 	orrs.w	r3, r4, r5
 800d738:	f47f add3 	bne.w	800d2e2 <_svfprintf_r+0x7a2>
 800d73c:	f1bb 0f00 	cmp.w	fp, #0
 800d740:	f43f ae8c 	beq.w	800d45c <_svfprintf_r+0x91c>
 800d744:	2700      	movs	r7, #0
 800d746:	e6b7      	b.n	800d4b8 <_svfprintf_r+0x978>
 800d748:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800d74a:	2d00      	cmp	r5, #0
 800d74c:	f340 82b8 	ble.w	800dcc0 <_svfprintf_r+0x1180>
 800d750:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d752:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d754:	4293      	cmp	r3, r2
 800d756:	bfa8      	it	ge
 800d758:	4613      	movge	r3, r2
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	461d      	mov	r5, r3
 800d75e:	dd0d      	ble.n	800d77c <_svfprintf_r+0xc3c>
 800d760:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d762:	f8c9 6000 	str.w	r6, [r9]
 800d766:	3301      	adds	r3, #1
 800d768:	442c      	add	r4, r5
 800d76a:	2b07      	cmp	r3, #7
 800d76c:	9429      	str	r4, [sp, #164]	; 0xa4
 800d76e:	f8c9 5004 	str.w	r5, [r9, #4]
 800d772:	9328      	str	r3, [sp, #160]	; 0xa0
 800d774:	f300 83a4 	bgt.w	800dec0 <_svfprintf_r+0x1380>
 800d778:	f109 0908 	add.w	r9, r9, #8
 800d77c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d77e:	2d00      	cmp	r5, #0
 800d780:	bfa8      	it	ge
 800d782:	1b5b      	subge	r3, r3, r5
 800d784:	2b00      	cmp	r3, #0
 800d786:	461d      	mov	r5, r3
 800d788:	f340 80f8 	ble.w	800d97c <_svfprintf_r+0xe3c>
 800d78c:	4a41      	ldr	r2, [pc, #260]	; (800d894 <_svfprintf_r+0xd54>)
 800d78e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d790:	920f      	str	r2, [sp, #60]	; 0x3c
 800d792:	2d10      	cmp	r5, #16
 800d794:	f340 826d 	ble.w	800dc72 <_svfprintf_r+0x1132>
 800d798:	4622      	mov	r2, r4
 800d79a:	2710      	movs	r7, #16
 800d79c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800d7a0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d7a2:	e005      	b.n	800d7b0 <_svfprintf_r+0xc70>
 800d7a4:	f109 0908 	add.w	r9, r9, #8
 800d7a8:	3d10      	subs	r5, #16
 800d7aa:	2d10      	cmp	r5, #16
 800d7ac:	f340 8260 	ble.w	800dc70 <_svfprintf_r+0x1130>
 800d7b0:	3301      	adds	r3, #1
 800d7b2:	3210      	adds	r2, #16
 800d7b4:	2b07      	cmp	r3, #7
 800d7b6:	9229      	str	r2, [sp, #164]	; 0xa4
 800d7b8:	9328      	str	r3, [sp, #160]	; 0xa0
 800d7ba:	f8c9 a000 	str.w	sl, [r9]
 800d7be:	f8c9 7004 	str.w	r7, [r9, #4]
 800d7c2:	ddef      	ble.n	800d7a4 <_svfprintf_r+0xc64>
 800d7c4:	aa27      	add	r2, sp, #156	; 0x9c
 800d7c6:	4621      	mov	r1, r4
 800d7c8:	4658      	mov	r0, fp
 800d7ca:	f002 fc0f 	bl	800ffec <__ssprint_r>
 800d7ce:	2800      	cmp	r0, #0
 800d7d0:	f47f aab0 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d7d4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800d7d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d7d8:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800d7dc:	e7e4      	b.n	800d7a8 <_svfprintf_r+0xc68>
 800d7de:	aa27      	add	r2, sp, #156	; 0x9c
 800d7e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d7e2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d7e4:	f002 fc02 	bl	800ffec <__ssprint_r>
 800d7e8:	2800      	cmp	r0, #0
 800d7ea:	f47f aaa3 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d7ee:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 800d7f2:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d7f4:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800d7f8:	f7ff bbc8 	b.w	800cf8c <_svfprintf_r+0x44c>
 800d7fc:	1e5e      	subs	r6, r3, #1
 800d7fe:	2e00      	cmp	r6, #0
 800d800:	f77f af48 	ble.w	800d694 <_svfprintf_r+0xb54>
 800d804:	4b23      	ldr	r3, [pc, #140]	; (800d894 <_svfprintf_r+0xd54>)
 800d806:	930f      	str	r3, [sp, #60]	; 0x3c
 800d808:	2e10      	cmp	r6, #16
 800d80a:	dd2c      	ble.n	800d866 <_svfprintf_r+0xd26>
 800d80c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800d810:	2710      	movs	r7, #16
 800d812:	46b0      	mov	r8, r6
 800d814:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800d818:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d81a:	e006      	b.n	800d82a <_svfprintf_r+0xcea>
 800d81c:	f1a8 0810 	sub.w	r8, r8, #16
 800d820:	f1b8 0f10 	cmp.w	r8, #16
 800d824:	f109 0908 	add.w	r9, r9, #8
 800d828:	dd1a      	ble.n	800d860 <_svfprintf_r+0xd20>
 800d82a:	3501      	adds	r5, #1
 800d82c:	3410      	adds	r4, #16
 800d82e:	2d07      	cmp	r5, #7
 800d830:	9429      	str	r4, [sp, #164]	; 0xa4
 800d832:	9528      	str	r5, [sp, #160]	; 0xa0
 800d834:	f8c9 a000 	str.w	sl, [r9]
 800d838:	f8c9 7004 	str.w	r7, [r9, #4]
 800d83c:	ddee      	ble.n	800d81c <_svfprintf_r+0xcdc>
 800d83e:	aa27      	add	r2, sp, #156	; 0x9c
 800d840:	4631      	mov	r1, r6
 800d842:	4658      	mov	r0, fp
 800d844:	f002 fbd2 	bl	800ffec <__ssprint_r>
 800d848:	2800      	cmp	r0, #0
 800d84a:	f47f aa73 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d84e:	f1a8 0810 	sub.w	r8, r8, #16
 800d852:	f1b8 0f10 	cmp.w	r8, #16
 800d856:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d858:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800d85a:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800d85e:	dce4      	bgt.n	800d82a <_svfprintf_r+0xcea>
 800d860:	4646      	mov	r6, r8
 800d862:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800d866:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d868:	3501      	adds	r5, #1
 800d86a:	4434      	add	r4, r6
 800d86c:	2d07      	cmp	r5, #7
 800d86e:	9429      	str	r4, [sp, #164]	; 0xa4
 800d870:	9528      	str	r5, [sp, #160]	; 0xa0
 800d872:	e889 0048 	stmia.w	r9, {r3, r6}
 800d876:	f77f af0b 	ble.w	800d690 <_svfprintf_r+0xb50>
 800d87a:	aa27      	add	r2, sp, #156	; 0x9c
 800d87c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d87e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d880:	f002 fbb4 	bl	800ffec <__ssprint_r>
 800d884:	2800      	cmp	r0, #0
 800d886:	f47f aa55 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d88a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d88c:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800d88e:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800d892:	e6ff      	b.n	800d694 <_svfprintf_r+0xb54>
 800d894:	08012684 	.word	0x08012684
 800d898:	9907      	ldr	r1, [sp, #28]
 800d89a:	f011 0210 	ands.w	r2, r1, #16
 800d89e:	f000 81cb 	beq.w	800dc38 <_svfprintf_r+0x10f8>
 800d8a2:	980e      	ldr	r0, [sp, #56]	; 0x38
 800d8a4:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 800d8a8:	f1bb 0f00 	cmp.w	fp, #0
 800d8ac:	6804      	ldr	r4, [r0, #0]
 800d8ae:	f100 0704 	add.w	r7, r0, #4
 800d8b2:	f04f 0500 	mov.w	r5, #0
 800d8b6:	db26      	blt.n	800d906 <_svfprintf_r+0xdc6>
 800d8b8:	460a      	mov	r2, r1
 800d8ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d8be:	9207      	str	r2, [sp, #28]
 800d8c0:	ea54 0205 	orrs.w	r2, r4, r5
 800d8c4:	970e      	str	r7, [sp, #56]	; 0x38
 800d8c6:	461f      	mov	r7, r3
 800d8c8:	f47f aae8 	bne.w	800ce9c <_svfprintf_r+0x35c>
 800d8cc:	e4ce      	b.n	800d26c <_svfprintf_r+0x72c>
 800d8ce:	9b07      	ldr	r3, [sp, #28]
 800d8d0:	06d8      	lsls	r0, r3, #27
 800d8d2:	d42a      	bmi.n	800d92a <_svfprintf_r+0xdea>
 800d8d4:	9b07      	ldr	r3, [sp, #28]
 800d8d6:	0659      	lsls	r1, r3, #25
 800d8d8:	d527      	bpl.n	800d92a <_svfprintf_r+0xdea>
 800d8da:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d8dc:	f9b1 4000 	ldrsh.w	r4, [r1]
 800d8e0:	3104      	adds	r1, #4
 800d8e2:	17e5      	asrs	r5, r4, #31
 800d8e4:	4622      	mov	r2, r4
 800d8e6:	462b      	mov	r3, r5
 800d8e8:	910e      	str	r1, [sp, #56]	; 0x38
 800d8ea:	f7ff bac4 	b.w	800ce76 <_svfprintf_r+0x336>
 800d8ee:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d8f0:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 800d8f4:	f1bb 0f00 	cmp.w	fp, #0
 800d8f8:	680c      	ldr	r4, [r1, #0]
 800d8fa:	f101 0704 	add.w	r7, r1, #4
 800d8fe:	f04f 0500 	mov.w	r5, #0
 800d902:	f280 8242 	bge.w	800dd8a <_svfprintf_r+0x124a>
 800d906:	970e      	str	r7, [sp, #56]	; 0x38
 800d908:	461f      	mov	r7, r3
 800d90a:	ea54 0305 	orrs.w	r3, r4, r5
 800d90e:	f47f aac5 	bne.w	800ce9c <_svfprintf_r+0x35c>
 800d912:	e4b0      	b.n	800d276 <_svfprintf_r+0x736>
 800d914:	3301      	adds	r3, #1
 800d916:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d918:	9328      	str	r3, [sp, #160]	; 0xa0
 800d91a:	442c      	add	r4, r5
 800d91c:	2b07      	cmp	r3, #7
 800d91e:	9429      	str	r4, [sp, #164]	; 0xa4
 800d920:	e889 0024 	stmia.w	r9, {r2, r5}
 800d924:	f77f aba0 	ble.w	800d068 <_svfprintf_r+0x528>
 800d928:	e6c1      	b.n	800d6ae <_svfprintf_r+0xb6e>
 800d92a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d92c:	6814      	ldr	r4, [r2, #0]
 800d92e:	4613      	mov	r3, r2
 800d930:	3304      	adds	r3, #4
 800d932:	17e5      	asrs	r5, r4, #31
 800d934:	4622      	mov	r2, r4
 800d936:	930e      	str	r3, [sp, #56]	; 0x38
 800d938:	2a00      	cmp	r2, #0
 800d93a:	462b      	mov	r3, r5
 800d93c:	f173 0300 	sbcs.w	r3, r3, #0
 800d940:	f6bf aa9e 	bge.w	800ce80 <_svfprintf_r+0x340>
 800d944:	4264      	negs	r4, r4
 800d946:	f04f 072d 	mov.w	r7, #45	; 0x2d
 800d94a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800d94e:	f1bb 0f00 	cmp.w	fp, #0
 800d952:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 800d956:	f6ff aaa1 	blt.w	800ce9c <_svfprintf_r+0x35c>
 800d95a:	9b07      	ldr	r3, [sp, #28]
 800d95c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d960:	9307      	str	r3, [sp, #28]
 800d962:	f7ff ba9b 	b.w	800ce9c <_svfprintf_r+0x35c>
 800d966:	aa27      	add	r2, sp, #156	; 0x9c
 800d968:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d96a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d96c:	f002 fb3e 	bl	800ffec <__ssprint_r>
 800d970:	2800      	cmp	r0, #0
 800d972:	f47f a9df 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800d976:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d978:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800d97c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d97e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d980:	4432      	add	r2, r6
 800d982:	4617      	mov	r7, r2
 800d984:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d986:	4293      	cmp	r3, r2
 800d988:	db47      	blt.n	800da1a <_svfprintf_r+0xeda>
 800d98a:	9a07      	ldr	r2, [sp, #28]
 800d98c:	07d5      	lsls	r5, r2, #31
 800d98e:	d444      	bmi.n	800da1a <_svfprintf_r+0xeda>
 800d990:	9912      	ldr	r1, [sp, #72]	; 0x48
 800d992:	440e      	add	r6, r1
 800d994:	1bf5      	subs	r5, r6, r7
 800d996:	1acb      	subs	r3, r1, r3
 800d998:	429d      	cmp	r5, r3
 800d99a:	bfa8      	it	ge
 800d99c:	461d      	movge	r5, r3
 800d99e:	2d00      	cmp	r5, #0
 800d9a0:	462e      	mov	r6, r5
 800d9a2:	dd0d      	ble.n	800d9c0 <_svfprintf_r+0xe80>
 800d9a4:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800d9a6:	f8c9 7000 	str.w	r7, [r9]
 800d9aa:	3201      	adds	r2, #1
 800d9ac:	442c      	add	r4, r5
 800d9ae:	2a07      	cmp	r2, #7
 800d9b0:	9429      	str	r4, [sp, #164]	; 0xa4
 800d9b2:	f8c9 5004 	str.w	r5, [r9, #4]
 800d9b6:	9228      	str	r2, [sp, #160]	; 0xa0
 800d9b8:	f300 830e 	bgt.w	800dfd8 <_svfprintf_r+0x1498>
 800d9bc:	f109 0908 	add.w	r9, r9, #8
 800d9c0:	2e00      	cmp	r6, #0
 800d9c2:	bfac      	ite	ge
 800d9c4:	1b9d      	subge	r5, r3, r6
 800d9c6:	461d      	movlt	r5, r3
 800d9c8:	2d00      	cmp	r5, #0
 800d9ca:	f77f ab4f 	ble.w	800d06c <_svfprintf_r+0x52c>
 800d9ce:	4ab5      	ldr	r2, [pc, #724]	; (800dca4 <_svfprintf_r+0x1164>)
 800d9d0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d9d2:	920f      	str	r2, [sp, #60]	; 0x3c
 800d9d4:	2d10      	cmp	r5, #16
 800d9d6:	dd9d      	ble.n	800d914 <_svfprintf_r+0xdd4>
 800d9d8:	2610      	movs	r6, #16
 800d9da:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800d9dc:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800d9e0:	e004      	b.n	800d9ec <_svfprintf_r+0xeac>
 800d9e2:	f109 0908 	add.w	r9, r9, #8
 800d9e6:	3d10      	subs	r5, #16
 800d9e8:	2d10      	cmp	r5, #16
 800d9ea:	dd93      	ble.n	800d914 <_svfprintf_r+0xdd4>
 800d9ec:	3301      	adds	r3, #1
 800d9ee:	3410      	adds	r4, #16
 800d9f0:	2b07      	cmp	r3, #7
 800d9f2:	9429      	str	r4, [sp, #164]	; 0xa4
 800d9f4:	9328      	str	r3, [sp, #160]	; 0xa0
 800d9f6:	f8c9 a000 	str.w	sl, [r9]
 800d9fa:	f8c9 6004 	str.w	r6, [r9, #4]
 800d9fe:	ddf0      	ble.n	800d9e2 <_svfprintf_r+0xea2>
 800da00:	aa27      	add	r2, sp, #156	; 0x9c
 800da02:	4659      	mov	r1, fp
 800da04:	4638      	mov	r0, r7
 800da06:	f002 faf1 	bl	800ffec <__ssprint_r>
 800da0a:	2800      	cmp	r0, #0
 800da0c:	f47f a992 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800da10:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800da12:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800da14:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800da18:	e7e5      	b.n	800d9e6 <_svfprintf_r+0xea6>
 800da1a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800da1c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800da1e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800da20:	f8c9 1000 	str.w	r1, [r9]
 800da24:	3201      	adds	r2, #1
 800da26:	4404      	add	r4, r0
 800da28:	2a07      	cmp	r2, #7
 800da2a:	9429      	str	r4, [sp, #164]	; 0xa4
 800da2c:	f8c9 0004 	str.w	r0, [r9, #4]
 800da30:	9228      	str	r2, [sp, #160]	; 0xa0
 800da32:	f300 82b5 	bgt.w	800dfa0 <_svfprintf_r+0x1460>
 800da36:	f109 0908 	add.w	r9, r9, #8
 800da3a:	e7a9      	b.n	800d990 <_svfprintf_r+0xe50>
 800da3c:	9b07      	ldr	r3, [sp, #28]
 800da3e:	07d8      	lsls	r0, r3, #31
 800da40:	f53f adf2 	bmi.w	800d628 <_svfprintf_r+0xae8>
 800da44:	3501      	adds	r5, #1
 800da46:	3401      	adds	r4, #1
 800da48:	2301      	movs	r3, #1
 800da4a:	2d07      	cmp	r5, #7
 800da4c:	9429      	str	r4, [sp, #164]	; 0xa4
 800da4e:	9528      	str	r5, [sp, #160]	; 0xa0
 800da50:	f8c9 6000 	str.w	r6, [r9]
 800da54:	f8c9 3004 	str.w	r3, [r9, #4]
 800da58:	f77f ae1a 	ble.w	800d690 <_svfprintf_r+0xb50>
 800da5c:	e70d      	b.n	800d87a <_svfprintf_r+0xd3a>
 800da5e:	aa27      	add	r2, sp, #156	; 0x9c
 800da60:	9909      	ldr	r1, [sp, #36]	; 0x24
 800da62:	980a      	ldr	r0, [sp, #40]	; 0x28
 800da64:	f002 fac2 	bl	800ffec <__ssprint_r>
 800da68:	2800      	cmp	r0, #0
 800da6a:	f47f a963 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800da6e:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800da70:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800da72:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800da76:	e5e5      	b.n	800d644 <_svfprintf_r+0xb04>
 800da78:	aa27      	add	r2, sp, #156	; 0x9c
 800da7a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800da7c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800da7e:	f002 fab5 	bl	800ffec <__ssprint_r>
 800da82:	2800      	cmp	r0, #0
 800da84:	f47f a956 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800da88:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800da8a:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800da8c:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800da90:	e5e7      	b.n	800d662 <_svfprintf_r+0xb22>
 800da92:	aa27      	add	r2, sp, #156	; 0x9c
 800da94:	9909      	ldr	r1, [sp, #36]	; 0x24
 800da96:	980a      	ldr	r0, [sp, #40]	; 0x28
 800da98:	f002 faa8 	bl	800ffec <__ssprint_r>
 800da9c:	2800      	cmp	r0, #0
 800da9e:	f47f a949 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800daa2:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800daa4:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800daa8:	f7ff ba94 	b.w	800cfd4 <_svfprintf_r+0x494>
 800daac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800daae:	9b07      	ldr	r3, [sp, #28]
 800dab0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800dab4:	4613      	mov	r3, r2
 800dab6:	f103 0304 	add.w	r3, r3, #4
 800daba:	bf0c      	ite	eq
 800dabc:	6814      	ldreq	r4, [r2, #0]
 800dabe:	8814      	ldrhne	r4, [r2, #0]
 800dac0:	930e      	str	r3, [sp, #56]	; 0x38
 800dac2:	2500      	movs	r5, #0
 800dac4:	f7ff bbef 	b.w	800d2a6 <_svfprintf_r+0x766>
 800dac8:	9b07      	ldr	r3, [sp, #28]
 800daca:	06df      	lsls	r7, r3, #27
 800dacc:	d40b      	bmi.n	800dae6 <_svfprintf_r+0xfa6>
 800dace:	9b07      	ldr	r3, [sp, #28]
 800dad0:	065e      	lsls	r6, r3, #25
 800dad2:	d508      	bpl.n	800dae6 <_svfprintf_r+0xfa6>
 800dad4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dad6:	6813      	ldr	r3, [r2, #0]
 800dad8:	3204      	adds	r2, #4
 800dada:	920e      	str	r2, [sp, #56]	; 0x38
 800dadc:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
 800dae0:	801a      	strh	r2, [r3, #0]
 800dae2:	f7ff b854 	b.w	800cb8e <_svfprintf_r+0x4e>
 800dae6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dae8:	6813      	ldr	r3, [r2, #0]
 800daea:	3204      	adds	r2, #4
 800daec:	920e      	str	r2, [sp, #56]	; 0x38
 800daee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800daf0:	601a      	str	r2, [r3, #0]
 800daf2:	f7ff b84c 	b.w	800cb8e <_svfprintf_r+0x4e>
 800daf6:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800dafa:	4602      	mov	r2, r0
 800dafc:	460b      	mov	r3, r1
 800dafe:	f7fe fb5f 	bl	800c1c0 <__aeabi_dcmpun>
 800db02:	2800      	cmp	r0, #0
 800db04:	f040 8317 	bne.w	800e136 <_svfprintf_r+0x15f6>
 800db08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800db0a:	f1bb 3fff 	cmp.w	fp, #4294967295
 800db0e:	f023 0720 	bic.w	r7, r3, #32
 800db12:	f000 8275 	beq.w	800e000 <_svfprintf_r+0x14c0>
 800db16:	2f47      	cmp	r7, #71	; 0x47
 800db18:	f000 8195 	beq.w	800de46 <_svfprintf_r+0x1306>
 800db1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db1e:	9a07      	ldr	r2, [sp, #28]
 800db20:	2b00      	cmp	r3, #0
 800db22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800db26:	920f      	str	r2, [sp, #60]	; 0x3c
 800db28:	f2c0 8284 	blt.w	800e034 <_svfprintf_r+0x14f4>
 800db2c:	ed9d 7b14 	vldr	d7, [sp, #80]	; 0x50
 800db30:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
 800db34:	2300      	movs	r3, #0
 800db36:	9308      	str	r3, [sp, #32]
 800db38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800db3a:	2b66      	cmp	r3, #102	; 0x66
 800db3c:	f000 8266 	beq.w	800e00c <_svfprintf_r+0x14cc>
 800db40:	2b46      	cmp	r3, #70	; 0x46
 800db42:	f000 8155 	beq.w	800ddf0 <_svfprintf_r+0x12b0>
 800db46:	2f45      	cmp	r7, #69	; 0x45
 800db48:	bf0c      	ite	eq
 800db4a:	f10b 0501 	addeq.w	r5, fp, #1
 800db4e:	465d      	movne	r5, fp
 800db50:	a825      	add	r0, sp, #148	; 0x94
 800db52:	a922      	add	r1, sp, #136	; 0x88
 800db54:	aa21      	add	r2, sp, #132	; 0x84
 800db56:	2302      	movs	r3, #2
 800db58:	9004      	str	r0, [sp, #16]
 800db5a:	9202      	str	r2, [sp, #8]
 800db5c:	9300      	str	r3, [sp, #0]
 800db5e:	9501      	str	r5, [sp, #4]
 800db60:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	; 0x70
 800db64:	9103      	str	r1, [sp, #12]
 800db66:	980a      	ldr	r0, [sp, #40]	; 0x28
 800db68:	f000 fbfe 	bl	800e368 <_dtoa_r>
 800db6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800db6e:	2b67      	cmp	r3, #103	; 0x67
 800db70:	4606      	mov	r6, r0
 800db72:	f040 8280 	bne.w	800e076 <_svfprintf_r+0x1536>
 800db76:	9b07      	ldr	r3, [sp, #28]
 800db78:	07da      	lsls	r2, r3, #31
 800db7a:	f140 82cc 	bpl.w	800e116 <_svfprintf_r+0x15d6>
 800db7e:	1974      	adds	r4, r6, r5
 800db80:	2200      	movs	r2, #0
 800db82:	2300      	movs	r3, #0
 800db84:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
 800db88:	f7fe fae8 	bl	800c15c <__aeabi_dcmpeq>
 800db8c:	2800      	cmp	r0, #0
 800db8e:	f040 8195 	bne.w	800debc <_svfprintf_r+0x137c>
 800db92:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800db94:	429c      	cmp	r4, r3
 800db96:	d906      	bls.n	800dba6 <_svfprintf_r+0x1066>
 800db98:	2130      	movs	r1, #48	; 0x30
 800db9a:	1c5a      	adds	r2, r3, #1
 800db9c:	9225      	str	r2, [sp, #148]	; 0x94
 800db9e:	7019      	strb	r1, [r3, #0]
 800dba0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800dba2:	429c      	cmp	r4, r3
 800dba4:	d8f9      	bhi.n	800db9a <_svfprintf_r+0x105a>
 800dba6:	1b9b      	subs	r3, r3, r6
 800dba8:	2f47      	cmp	r7, #71	; 0x47
 800dbaa:	9312      	str	r3, [sp, #72]	; 0x48
 800dbac:	f000 817f 	beq.w	800deae <_svfprintf_r+0x136e>
 800dbb0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dbb2:	2b65      	cmp	r3, #101	; 0x65
 800dbb4:	f340 826e 	ble.w	800e094 <_svfprintf_r+0x1554>
 800dbb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dbba:	2b66      	cmp	r3, #102	; 0x66
 800dbbc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dbbe:	9313      	str	r3, [sp, #76]	; 0x4c
 800dbc0:	f000 826a 	beq.w	800e098 <_svfprintf_r+0x1558>
 800dbc4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800dbc6:	9912      	ldr	r1, [sp, #72]	; 0x48
 800dbc8:	428a      	cmp	r2, r1
 800dbca:	f2c0 823c 	blt.w	800e046 <_svfprintf_r+0x1506>
 800dbce:	9b07      	ldr	r3, [sp, #28]
 800dbd0:	07d9      	lsls	r1, r3, #31
 800dbd2:	f100 8297 	bmi.w	800e104 <_svfprintf_r+0x15c4>
 800dbd6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dbda:	920d      	str	r2, [sp, #52]	; 0x34
 800dbdc:	2267      	movs	r2, #103	; 0x67
 800dbde:	9211      	str	r2, [sp, #68]	; 0x44
 800dbe0:	9a08      	ldr	r2, [sp, #32]
 800dbe2:	2a00      	cmp	r2, #0
 800dbe4:	f040 8151 	bne.w	800de8a <_svfprintf_r+0x134a>
 800dbe8:	9308      	str	r3, [sp, #32]
 800dbea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbec:	9307      	str	r3, [sp, #28]
 800dbee:	4693      	mov	fp, r2
 800dbf0:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 800dbf4:	f7ff b976 	b.w	800cee4 <_svfprintf_r+0x3a4>
 800dbf8:	f027 0707 	bic.w	r7, r7, #7
 800dbfc:	ed97 7b00 	vldr	d7, [r7]
 800dc00:	f107 0308 	add.w	r3, r7, #8
 800dc04:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 800dc08:	930e      	str	r3, [sp, #56]	; 0x38
 800dc0a:	f7ff ba97 	b.w	800d13c <_svfprintf_r+0x5fc>
 800dc0e:	9907      	ldr	r1, [sp, #28]
 800dc10:	f011 0340 	ands.w	r3, r1, #64	; 0x40
 800dc14:	f000 80aa 	beq.w	800dd6c <_svfprintf_r+0x122c>
 800dc18:	980e      	ldr	r0, [sp, #56]	; 0x38
 800dc1a:	f88d 207f 	strb.w	r2, [sp, #127]	; 0x7f
 800dc1e:	f1bb 0f00 	cmp.w	fp, #0
 800dc22:	8804      	ldrh	r4, [r0, #0]
 800dc24:	f100 0704 	add.w	r7, r0, #4
 800dc28:	f04f 0500 	mov.w	r5, #0
 800dc2c:	f280 80c6 	bge.w	800ddbc <_svfprintf_r+0x127c>
 800dc30:	970e      	str	r7, [sp, #56]	; 0x38
 800dc32:	2700      	movs	r7, #0
 800dc34:	f7ff b8aa 	b.w	800cd8c <_svfprintf_r+0x24c>
 800dc38:	9907      	ldr	r1, [sp, #28]
 800dc3a:	f011 0340 	ands.w	r3, r1, #64	; 0x40
 800dc3e:	f43f ae56 	beq.w	800d8ee <_svfprintf_r+0xdae>
 800dc42:	980e      	ldr	r0, [sp, #56]	; 0x38
 800dc44:	f88d 207f 	strb.w	r2, [sp, #127]	; 0x7f
 800dc48:	f1bb 0f00 	cmp.w	fp, #0
 800dc4c:	8804      	ldrh	r4, [r0, #0]
 800dc4e:	f100 0704 	add.w	r7, r0, #4
 800dc52:	f04f 0500 	mov.w	r5, #0
 800dc56:	f2c0 80fc 	blt.w	800de52 <_svfprintf_r+0x1312>
 800dc5a:	f021 0380 	bic.w	r3, r1, #128	; 0x80
 800dc5e:	9307      	str	r3, [sp, #28]
 800dc60:	ea54 0305 	orrs.w	r3, r4, r5
 800dc64:	970e      	str	r7, [sp, #56]	; 0x38
 800dc66:	4617      	mov	r7, r2
 800dc68:	f47f a918 	bne.w	800ce9c <_svfprintf_r+0x35c>
 800dc6c:	f7ff bafe 	b.w	800d26c <_svfprintf_r+0x72c>
 800dc70:	4614      	mov	r4, r2
 800dc72:	3301      	adds	r3, #1
 800dc74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dc76:	9328      	str	r3, [sp, #160]	; 0xa0
 800dc78:	442c      	add	r4, r5
 800dc7a:	2b07      	cmp	r3, #7
 800dc7c:	9429      	str	r4, [sp, #164]	; 0xa4
 800dc7e:	e889 0024 	stmia.w	r9, {r2, r5}
 800dc82:	f73f ae70 	bgt.w	800d966 <_svfprintf_r+0xe26>
 800dc86:	f109 0908 	add.w	r9, r9, #8
 800dc8a:	e677      	b.n	800d97c <_svfprintf_r+0xe3c>
 800dc8c:	2700      	movs	r7, #0
 800dc8e:	45bb      	cmp	fp, r7
 800dc90:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 800dc94:	f6ff ac10 	blt.w	800d4b8 <_svfprintf_r+0x978>
 800dc98:	9b07      	ldr	r3, [sp, #28]
 800dc9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dc9e:	9307      	str	r3, [sp, #28]
 800dca0:	f7ff bbd8 	b.w	800d454 <_svfprintf_r+0x914>
 800dca4:	08012684 	.word	0x08012684
 800dca8:	aa27      	add	r2, sp, #156	; 0x9c
 800dcaa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dcac:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dcae:	f002 f99d 	bl	800ffec <__ssprint_r>
 800dcb2:	2800      	cmp	r0, #0
 800dcb4:	f47f a83e 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800dcb8:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800dcba:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800dcbe:	e41d      	b.n	800d4fc <_svfprintf_r+0x9bc>
 800dcc0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800dcc2:	4ab4      	ldr	r2, [pc, #720]	; (800df94 <_svfprintf_r+0x1454>)
 800dcc4:	f8c9 2000 	str.w	r2, [r9]
 800dcc8:	3301      	adds	r3, #1
 800dcca:	3401      	adds	r4, #1
 800dccc:	2201      	movs	r2, #1
 800dcce:	2b07      	cmp	r3, #7
 800dcd0:	9429      	str	r4, [sp, #164]	; 0xa4
 800dcd2:	9328      	str	r3, [sp, #160]	; 0xa0
 800dcd4:	f8c9 2004 	str.w	r2, [r9, #4]
 800dcd8:	f300 80a8 	bgt.w	800de2c <_svfprintf_r+0x12ec>
 800dcdc:	f109 0908 	add.w	r9, r9, #8
 800dce0:	b92d      	cbnz	r5, 800dcee <_svfprintf_r+0x11ae>
 800dce2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dce4:	b91b      	cbnz	r3, 800dcee <_svfprintf_r+0x11ae>
 800dce6:	9b07      	ldr	r3, [sp, #28]
 800dce8:	07df      	lsls	r7, r3, #31
 800dcea:	f57f a9bf 	bpl.w	800d06c <_svfprintf_r+0x52c>
 800dcee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800dcf0:	9916      	ldr	r1, [sp, #88]	; 0x58
 800dcf2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800dcf4:	f8c9 2000 	str.w	r2, [r9]
 800dcf8:	3301      	adds	r3, #1
 800dcfa:	440c      	add	r4, r1
 800dcfc:	2b07      	cmp	r3, #7
 800dcfe:	9429      	str	r4, [sp, #164]	; 0xa4
 800dd00:	f8c9 1004 	str.w	r1, [r9, #4]
 800dd04:	9328      	str	r3, [sp, #160]	; 0xa0
 800dd06:	f300 81e3 	bgt.w	800e0d0 <_svfprintf_r+0x1590>
 800dd0a:	f109 0908 	add.w	r9, r9, #8
 800dd0e:	426d      	negs	r5, r5
 800dd10:	2d00      	cmp	r5, #0
 800dd12:	f340 80ad 	ble.w	800de70 <_svfprintf_r+0x1330>
 800dd16:	4aa0      	ldr	r2, [pc, #640]	; (800df98 <_svfprintf_r+0x1458>)
 800dd18:	920f      	str	r2, [sp, #60]	; 0x3c
 800dd1a:	2d10      	cmp	r5, #16
 800dd1c:	f340 80dd 	ble.w	800deda <_svfprintf_r+0x139a>
 800dd20:	4622      	mov	r2, r4
 800dd22:	2710      	movs	r7, #16
 800dd24:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800dd28:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800dd2a:	e005      	b.n	800dd38 <_svfprintf_r+0x11f8>
 800dd2c:	f109 0908 	add.w	r9, r9, #8
 800dd30:	3d10      	subs	r5, #16
 800dd32:	2d10      	cmp	r5, #16
 800dd34:	f340 80d0 	ble.w	800ded8 <_svfprintf_r+0x1398>
 800dd38:	3301      	adds	r3, #1
 800dd3a:	3210      	adds	r2, #16
 800dd3c:	2b07      	cmp	r3, #7
 800dd3e:	9229      	str	r2, [sp, #164]	; 0xa4
 800dd40:	9328      	str	r3, [sp, #160]	; 0xa0
 800dd42:	f8c9 a000 	str.w	sl, [r9]
 800dd46:	f8c9 7004 	str.w	r7, [r9, #4]
 800dd4a:	ddef      	ble.n	800dd2c <_svfprintf_r+0x11ec>
 800dd4c:	aa27      	add	r2, sp, #156	; 0x9c
 800dd4e:	4621      	mov	r1, r4
 800dd50:	4658      	mov	r0, fp
 800dd52:	f002 f94b 	bl	800ffec <__ssprint_r>
 800dd56:	2800      	cmp	r0, #0
 800dd58:	f47e afec 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800dd5c:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800dd5e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800dd60:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800dd64:	e7e4      	b.n	800dd30 <_svfprintf_r+0x11f0>
 800dd66:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800dd68:	f7ff bb9f 	b.w	800d4aa <_svfprintf_r+0x96a>
 800dd6c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800dd6e:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 800dd72:	f1bb 0f00 	cmp.w	fp, #0
 800dd76:	680c      	ldr	r4, [r1, #0]
 800dd78:	f101 0704 	add.w	r7, r1, #4
 800dd7c:	f04f 0500 	mov.w	r5, #0
 800dd80:	f6ff af56 	blt.w	800dc30 <_svfprintf_r+0x10f0>
 800dd84:	9a07      	ldr	r2, [sp, #28]
 800dd86:	f7ff ba43 	b.w	800d210 <_svfprintf_r+0x6d0>
 800dd8a:	9a07      	ldr	r2, [sp, #28]
 800dd8c:	e595      	b.n	800d8ba <_svfprintf_r+0xd7a>
 800dd8e:	9b07      	ldr	r3, [sp, #28]
 800dd90:	f043 0320 	orr.w	r3, r3, #32
 800dd94:	9307      	str	r3, [sp, #28]
 800dd96:	f108 0801 	add.w	r8, r8, #1
 800dd9a:	f898 3000 	ldrb.w	r3, [r8]
 800dd9e:	f7fe bf29 	b.w	800cbf4 <_svfprintf_r+0xb4>
 800dda2:	aa27      	add	r2, sp, #156	; 0x9c
 800dda4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dda6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dda8:	f002 f920 	bl	800ffec <__ssprint_r>
 800ddac:	2800      	cmp	r0, #0
 800ddae:	f47e afc1 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800ddb2:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800ddb4:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800ddb8:	f7ff bbb8 	b.w	800d52c <_svfprintf_r+0x9ec>
 800ddbc:	f021 0380 	bic.w	r3, r1, #128	; 0x80
 800ddc0:	9307      	str	r3, [sp, #28]
 800ddc2:	ea54 0305 	orrs.w	r3, r4, r5
 800ddc6:	970e      	str	r7, [sp, #56]	; 0x38
 800ddc8:	f43f ab64 	beq.w	800d494 <_svfprintf_r+0x954>
 800ddcc:	4617      	mov	r7, r2
 800ddce:	f7fe bfdd 	b.w	800cd8c <_svfprintf_r+0x24c>
 800ddd2:	2140      	movs	r1, #64	; 0x40
 800ddd4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddd6:	f001 fb2b 	bl	800f430 <_malloc_r>
 800ddda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dddc:	6010      	str	r0, [r2, #0]
 800ddde:	6110      	str	r0, [r2, #16]
 800dde0:	2800      	cmp	r0, #0
 800dde2:	f000 8204 	beq.w	800e1ee <_svfprintf_r+0x16ae>
 800dde6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dde8:	2340      	movs	r3, #64	; 0x40
 800ddea:	6153      	str	r3, [r2, #20]
 800ddec:	f7fe bebf 	b.w	800cb6e <_svfprintf_r+0x2e>
 800ddf0:	a825      	add	r0, sp, #148	; 0x94
 800ddf2:	a922      	add	r1, sp, #136	; 0x88
 800ddf4:	aa21      	add	r2, sp, #132	; 0x84
 800ddf6:	2303      	movs	r3, #3
 800ddf8:	9004      	str	r0, [sp, #16]
 800ddfa:	9202      	str	r2, [sp, #8]
 800ddfc:	9300      	str	r3, [sp, #0]
 800ddfe:	f8cd b004 	str.w	fp, [sp, #4]
 800de02:	9103      	str	r1, [sp, #12]
 800de04:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	; 0x70
 800de08:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de0a:	f000 faad 	bl	800e368 <_dtoa_r>
 800de0e:	465d      	mov	r5, fp
 800de10:	4606      	mov	r6, r0
 800de12:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800de14:	2b46      	cmp	r3, #70	; 0x46
 800de16:	eb06 0405 	add.w	r4, r6, r5
 800de1a:	f47f aeb1 	bne.w	800db80 <_svfprintf_r+0x1040>
 800de1e:	7833      	ldrb	r3, [r6, #0]
 800de20:	2b30      	cmp	r3, #48	; 0x30
 800de22:	f000 817a 	beq.w	800e11a <_svfprintf_r+0x15da>
 800de26:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800de28:	442c      	add	r4, r5
 800de2a:	e6a9      	b.n	800db80 <_svfprintf_r+0x1040>
 800de2c:	aa27      	add	r2, sp, #156	; 0x9c
 800de2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800de30:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de32:	f002 f8db 	bl	800ffec <__ssprint_r>
 800de36:	2800      	cmp	r0, #0
 800de38:	f47e af7c 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800de3c:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800de3e:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800de40:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800de44:	e74c      	b.n	800dce0 <_svfprintf_r+0x11a0>
 800de46:	f1bb 0f00 	cmp.w	fp, #0
 800de4a:	bf08      	it	eq
 800de4c:	f04f 0b01 	moveq.w	fp, #1
 800de50:	e664      	b.n	800db1c <_svfprintf_r+0xfdc>
 800de52:	970e      	str	r7, [sp, #56]	; 0x38
 800de54:	4617      	mov	r7, r2
 800de56:	e558      	b.n	800d90a <_svfprintf_r+0xdca>
 800de58:	aa27      	add	r2, sp, #156	; 0x9c
 800de5a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800de5c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de5e:	f002 f8c5 	bl	800ffec <__ssprint_r>
 800de62:	2800      	cmp	r0, #0
 800de64:	f47e af66 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800de68:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800de6a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800de6c:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800de70:	9912      	ldr	r1, [sp, #72]	; 0x48
 800de72:	f8c9 6000 	str.w	r6, [r9]
 800de76:	3301      	adds	r3, #1
 800de78:	440c      	add	r4, r1
 800de7a:	2b07      	cmp	r3, #7
 800de7c:	9429      	str	r4, [sp, #164]	; 0xa4
 800de7e:	9328      	str	r3, [sp, #160]	; 0xa0
 800de80:	f8c9 1004 	str.w	r1, [r9, #4]
 800de84:	f77f a8f0 	ble.w	800d068 <_svfprintf_r+0x528>
 800de88:	e411      	b.n	800d6ae <_svfprintf_r+0xb6e>
 800de8a:	272d      	movs	r7, #45	; 0x2d
 800de8c:	9308      	str	r3, [sp, #32]
 800de8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800de90:	9307      	str	r3, [sp, #28]
 800de92:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 800de96:	f04f 0b00 	mov.w	fp, #0
 800de9a:	f7ff b824 	b.w	800cee6 <_svfprintf_r+0x3a6>
 800de9e:	4630      	mov	r0, r6
 800dea0:	f7fd fcce 	bl	800b840 <strlen>
 800dea4:	46a3      	mov	fp, r4
 800dea6:	4603      	mov	r3, r0
 800dea8:	900d      	str	r0, [sp, #52]	; 0x34
 800deaa:	f7ff ba8d 	b.w	800d3c8 <_svfprintf_r+0x888>
 800deae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800deb0:	1cdd      	adds	r5, r3, #3
 800deb2:	db1e      	blt.n	800def2 <_svfprintf_r+0x13b2>
 800deb4:	459b      	cmp	fp, r3
 800deb6:	db1c      	blt.n	800def2 <_svfprintf_r+0x13b2>
 800deb8:	9313      	str	r3, [sp, #76]	; 0x4c
 800deba:	e683      	b.n	800dbc4 <_svfprintf_r+0x1084>
 800debc:	4623      	mov	r3, r4
 800debe:	e672      	b.n	800dba6 <_svfprintf_r+0x1066>
 800dec0:	aa27      	add	r2, sp, #156	; 0x9c
 800dec2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dec4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dec6:	f002 f891 	bl	800ffec <__ssprint_r>
 800deca:	2800      	cmp	r0, #0
 800decc:	f47e af32 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800ded0:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800ded2:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800ded6:	e451      	b.n	800d77c <_svfprintf_r+0xc3c>
 800ded8:	4614      	mov	r4, r2
 800deda:	3301      	adds	r3, #1
 800dedc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dede:	9328      	str	r3, [sp, #160]	; 0xa0
 800dee0:	442c      	add	r4, r5
 800dee2:	2b07      	cmp	r3, #7
 800dee4:	9429      	str	r4, [sp, #164]	; 0xa4
 800dee6:	e889 0024 	stmia.w	r9, {r2, r5}
 800deea:	dcb5      	bgt.n	800de58 <_svfprintf_r+0x1318>
 800deec:	f109 0908 	add.w	r9, r9, #8
 800def0:	e7be      	b.n	800de70 <_svfprintf_r+0x1330>
 800def2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800def4:	3a02      	subs	r2, #2
 800def6:	9211      	str	r2, [sp, #68]	; 0x44
 800def8:	3b01      	subs	r3, #1
 800defa:	2b00      	cmp	r3, #0
 800defc:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 800df00:	9321      	str	r3, [sp, #132]	; 0x84
 800df02:	bfb8      	it	lt
 800df04:	425b      	neglt	r3, r3
 800df06:	f88d 208c 	strb.w	r2, [sp, #140]	; 0x8c
 800df0a:	bfb4      	ite	lt
 800df0c:	222d      	movlt	r2, #45	; 0x2d
 800df0e:	222b      	movge	r2, #43	; 0x2b
 800df10:	2b09      	cmp	r3, #9
 800df12:	f88d 208d 	strb.w	r2, [sp, #141]	; 0x8d
 800df16:	f340 80ed 	ble.w	800e0f4 <_svfprintf_r+0x15b4>
 800df1a:	f10d 009b 	add.w	r0, sp, #155	; 0x9b
 800df1e:	4604      	mov	r4, r0
 800df20:	4a1e      	ldr	r2, [pc, #120]	; (800df9c <_svfprintf_r+0x145c>)
 800df22:	fb82 2103 	smull	r2, r1, r2, r3
 800df26:	17da      	asrs	r2, r3, #31
 800df28:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 800df2c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800df30:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 800df34:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800df38:	2a09      	cmp	r2, #9
 800df3a:	4613      	mov	r3, r2
 800df3c:	f804 1d01 	strb.w	r1, [r4, #-1]!
 800df40:	dcee      	bgt.n	800df20 <_svfprintf_r+0x13e0>
 800df42:	4621      	mov	r1, r4
 800df44:	3330      	adds	r3, #48	; 0x30
 800df46:	b2da      	uxtb	r2, r3
 800df48:	f801 2d01 	strb.w	r2, [r1, #-1]!
 800df4c:	4288      	cmp	r0, r1
 800df4e:	f240 8155 	bls.w	800e1fc <_svfprintf_r+0x16bc>
 800df52:	f10d 018e 	add.w	r1, sp, #142	; 0x8e
 800df56:	4623      	mov	r3, r4
 800df58:	e001      	b.n	800df5e <_svfprintf_r+0x141e>
 800df5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df5e:	f801 2b01 	strb.w	r2, [r1], #1
 800df62:	4298      	cmp	r0, r3
 800df64:	d1f9      	bne.n	800df5a <_svfprintf_r+0x141a>
 800df66:	1c43      	adds	r3, r0, #1
 800df68:	1b1b      	subs	r3, r3, r4
 800df6a:	f10d 028e 	add.w	r2, sp, #142	; 0x8e
 800df6e:	4413      	add	r3, r2
 800df70:	aa23      	add	r2, sp, #140	; 0x8c
 800df72:	1a9b      	subs	r3, r3, r2
 800df74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800df76:	9319      	str	r3, [sp, #100]	; 0x64
 800df78:	2a01      	cmp	r2, #1
 800df7a:	4413      	add	r3, r2
 800df7c:	930d      	str	r3, [sp, #52]	; 0x34
 800df7e:	f340 80e9 	ble.w	800e154 <_svfprintf_r+0x1614>
 800df82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800df84:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800df86:	4413      	add	r3, r2
 800df88:	2200      	movs	r2, #0
 800df8a:	930d      	str	r3, [sp, #52]	; 0x34
 800df8c:	9213      	str	r2, [sp, #76]	; 0x4c
 800df8e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800df92:	e625      	b.n	800dbe0 <_svfprintf_r+0x10a0>
 800df94:	08012680 	.word	0x08012680
 800df98:	08012684 	.word	0x08012684
 800df9c:	66666667 	.word	0x66666667
 800dfa0:	aa27      	add	r2, sp, #156	; 0x9c
 800dfa2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dfa4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dfa6:	f002 f821 	bl	800ffec <__ssprint_r>
 800dfaa:	2800      	cmp	r0, #0
 800dfac:	f47e aec2 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800dfb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dfb2:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800dfb4:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800dfb8:	e4ea      	b.n	800d990 <_svfprintf_r+0xe50>
 800dfba:	2d06      	cmp	r5, #6
 800dfbc:	462b      	mov	r3, r5
 800dfbe:	bf28      	it	cs
 800dfc0:	2306      	movcs	r3, #6
 800dfc2:	930d      	str	r3, [sp, #52]	; 0x34
 800dfc4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800dfc8:	46b3      	mov	fp, r6
 800dfca:	970e      	str	r7, [sp, #56]	; 0x38
 800dfcc:	9613      	str	r6, [sp, #76]	; 0x4c
 800dfce:	4637      	mov	r7, r6
 800dfd0:	9308      	str	r3, [sp, #32]
 800dfd2:	4e90      	ldr	r6, [pc, #576]	; (800e214 <_svfprintf_r+0x16d4>)
 800dfd4:	f7fe bf86 	b.w	800cee4 <_svfprintf_r+0x3a4>
 800dfd8:	aa27      	add	r2, sp, #156	; 0x9c
 800dfda:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dfdc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dfde:	f002 f805 	bl	800ffec <__ssprint_r>
 800dfe2:	2800      	cmp	r0, #0
 800dfe4:	f47e aea6 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800dfe8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dfea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dfec:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800dfee:	1ad3      	subs	r3, r2, r3
 800dff0:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800dff4:	e4e4      	b.n	800d9c0 <_svfprintf_r+0xe80>
 800dff6:	272d      	movs	r7, #45	; 0x2d
 800dff8:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 800dffc:	f7ff b8c5 	b.w	800d18a <_svfprintf_r+0x64a>
 800e000:	f04f 0b06 	mov.w	fp, #6
 800e004:	e58a      	b.n	800db1c <_svfprintf_r+0xfdc>
 800e006:	9307      	str	r3, [sp, #28]
 800e008:	f7ff b96b 	b.w	800d2e2 <_svfprintf_r+0x7a2>
 800e00c:	a825      	add	r0, sp, #148	; 0x94
 800e00e:	a922      	add	r1, sp, #136	; 0x88
 800e010:	aa21      	add	r2, sp, #132	; 0x84
 800e012:	2303      	movs	r3, #3
 800e014:	9004      	str	r0, [sp, #16]
 800e016:	9202      	str	r2, [sp, #8]
 800e018:	9300      	str	r3, [sp, #0]
 800e01a:	f8cd b004 	str.w	fp, [sp, #4]
 800e01e:	9103      	str	r1, [sp, #12]
 800e020:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	; 0x70
 800e024:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e026:	f000 f99f 	bl	800e368 <_dtoa_r>
 800e02a:	465d      	mov	r5, fp
 800e02c:	4606      	mov	r6, r0
 800e02e:	eb00 040b 	add.w	r4, r0, fp
 800e032:	e6f4      	b.n	800de1e <_svfprintf_r+0x12de>
 800e034:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 800e038:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
 800e03c:	931d      	str	r3, [sp, #116]	; 0x74
 800e03e:	232d      	movs	r3, #45	; 0x2d
 800e040:	911c      	str	r1, [sp, #112]	; 0x70
 800e042:	9308      	str	r3, [sp, #32]
 800e044:	e578      	b.n	800db38 <_svfprintf_r+0xff8>
 800e046:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e048:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e04a:	4413      	add	r3, r2
 800e04c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e04e:	930d      	str	r3, [sp, #52]	; 0x34
 800e050:	2a00      	cmp	r2, #0
 800e052:	f340 8089 	ble.w	800e168 <_svfprintf_r+0x1628>
 800e056:	2267      	movs	r2, #103	; 0x67
 800e058:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e05c:	9211      	str	r2, [sp, #68]	; 0x44
 800e05e:	e5bf      	b.n	800dbe0 <_svfprintf_r+0x10a0>
 800e060:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 800e064:	970e      	str	r7, [sp, #56]	; 0x38
 800e066:	9308      	str	r3, [sp, #32]
 800e068:	950d      	str	r5, [sp, #52]	; 0x34
 800e06a:	4683      	mov	fp, r0
 800e06c:	9013      	str	r0, [sp, #76]	; 0x4c
 800e06e:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 800e072:	f7fe bf37 	b.w	800cee4 <_svfprintf_r+0x3a4>
 800e076:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e078:	2b47      	cmp	r3, #71	; 0x47
 800e07a:	f47f ad80 	bne.w	800db7e <_svfprintf_r+0x103e>
 800e07e:	9b07      	ldr	r3, [sp, #28]
 800e080:	07db      	lsls	r3, r3, #31
 800e082:	f53f aec6 	bmi.w	800de12 <_svfprintf_r+0x12d2>
 800e086:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800e088:	2f47      	cmp	r7, #71	; 0x47
 800e08a:	eba3 0306 	sub.w	r3, r3, r6
 800e08e:	9312      	str	r3, [sp, #72]	; 0x48
 800e090:	f43f af0d 	beq.w	800deae <_svfprintf_r+0x136e>
 800e094:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e096:	e72f      	b.n	800def8 <_svfprintf_r+0x13b8>
 800e098:	2b00      	cmp	r3, #0
 800e09a:	dd6d      	ble.n	800e178 <_svfprintf_r+0x1638>
 800e09c:	f1bb 0f00 	cmp.w	fp, #0
 800e0a0:	d14f      	bne.n	800e142 <_svfprintf_r+0x1602>
 800e0a2:	9a07      	ldr	r2, [sp, #28]
 800e0a4:	07d4      	lsls	r4, r2, #31
 800e0a6:	d44c      	bmi.n	800e142 <_svfprintf_r+0x1602>
 800e0a8:	461a      	mov	r2, r3
 800e0aa:	920d      	str	r2, [sp, #52]	; 0x34
 800e0ac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e0b0:	e596      	b.n	800dbe0 <_svfprintf_r+0x10a0>
 800e0b2:	9b07      	ldr	r3, [sp, #28]
 800e0b4:	07db      	lsls	r3, r3, #31
 800e0b6:	465f      	mov	r7, fp
 800e0b8:	d505      	bpl.n	800e0c6 <_svfprintf_r+0x1586>
 800e0ba:	ae44      	add	r6, sp, #272	; 0x110
 800e0bc:	2330      	movs	r3, #48	; 0x30
 800e0be:	f806 3d41 	strb.w	r3, [r6, #-65]!
 800e0c2:	f7fe bf05 	b.w	800ced0 <_svfprintf_r+0x390>
 800e0c6:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800e0ca:	ae34      	add	r6, sp, #208	; 0xd0
 800e0cc:	f7fe bf03 	b.w	800ced6 <_svfprintf_r+0x396>
 800e0d0:	aa27      	add	r2, sp, #156	; 0x9c
 800e0d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e0d4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e0d6:	f001 ff89 	bl	800ffec <__ssprint_r>
 800e0da:	2800      	cmp	r0, #0
 800e0dc:	f47e ae2a 	bne.w	800cd34 <_svfprintf_r+0x1f4>
 800e0e0:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800e0e2:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800e0e4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e0e6:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800e0ea:	e610      	b.n	800dd0e <_svfprintf_r+0x11ce>
 800e0ec:	46a0      	mov	r8, r4
 800e0ee:	2500      	movs	r5, #0
 800e0f0:	f7fe bd82 	b.w	800cbf8 <_svfprintf_r+0xb8>
 800e0f4:	3330      	adds	r3, #48	; 0x30
 800e0f6:	2230      	movs	r2, #48	; 0x30
 800e0f8:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 800e0fc:	f88d 208e 	strb.w	r2, [sp, #142]	; 0x8e
 800e100:	ab24      	add	r3, sp, #144	; 0x90
 800e102:	e735      	b.n	800df70 <_svfprintf_r+0x1430>
 800e104:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e106:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e108:	4413      	add	r3, r2
 800e10a:	2267      	movs	r2, #103	; 0x67
 800e10c:	930d      	str	r3, [sp, #52]	; 0x34
 800e10e:	9211      	str	r2, [sp, #68]	; 0x44
 800e110:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e114:	e564      	b.n	800dbe0 <_svfprintf_r+0x10a0>
 800e116:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800e118:	e545      	b.n	800dba6 <_svfprintf_r+0x1066>
 800e11a:	2200      	movs	r2, #0
 800e11c:	2300      	movs	r3, #0
 800e11e:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
 800e122:	f7fe f81b 	bl	800c15c <__aeabi_dcmpeq>
 800e126:	2800      	cmp	r0, #0
 800e128:	f47f ae7d 	bne.w	800de26 <_svfprintf_r+0x12e6>
 800e12c:	f1c5 0501 	rsb	r5, r5, #1
 800e130:	9521      	str	r5, [sp, #132]	; 0x84
 800e132:	442c      	add	r4, r5
 800e134:	e524      	b.n	800db80 <_svfprintf_r+0x1040>
 800e136:	4e38      	ldr	r6, [pc, #224]	; (800e218 <_svfprintf_r+0x16d8>)
 800e138:	4b38      	ldr	r3, [pc, #224]	; (800e21c <_svfprintf_r+0x16dc>)
 800e13a:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 800e13e:	f7ff b826 	b.w	800d18e <_svfprintf_r+0x64e>
 800e142:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e144:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e146:	189d      	adds	r5, r3, r2
 800e148:	eb05 030b 	add.w	r3, r5, fp
 800e14c:	930d      	str	r3, [sp, #52]	; 0x34
 800e14e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e152:	e545      	b.n	800dbe0 <_svfprintf_r+0x10a0>
 800e154:	9b07      	ldr	r3, [sp, #28]
 800e156:	f013 0301 	ands.w	r3, r3, #1
 800e15a:	f47f af12 	bne.w	800df82 <_svfprintf_r+0x1442>
 800e15e:	9313      	str	r3, [sp, #76]	; 0x4c
 800e160:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e162:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e166:	e53b      	b.n	800dbe0 <_svfprintf_r+0x10a0>
 800e168:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e16a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e16c:	f1c3 0301 	rsb	r3, r3, #1
 800e170:	441a      	add	r2, r3
 800e172:	4613      	mov	r3, r2
 800e174:	920d      	str	r2, [sp, #52]	; 0x34
 800e176:	e76e      	b.n	800e056 <_svfprintf_r+0x1516>
 800e178:	f1bb 0f00 	cmp.w	fp, #0
 800e17c:	d102      	bne.n	800e184 <_svfprintf_r+0x1644>
 800e17e:	9b07      	ldr	r3, [sp, #28]
 800e180:	07d8      	lsls	r0, r3, #31
 800e182:	d507      	bpl.n	800e194 <_svfprintf_r+0x1654>
 800e184:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e186:	1c5d      	adds	r5, r3, #1
 800e188:	eb05 030b 	add.w	r3, r5, fp
 800e18c:	930d      	str	r3, [sp, #52]	; 0x34
 800e18e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e192:	e525      	b.n	800dbe0 <_svfprintf_r+0x10a0>
 800e194:	2301      	movs	r3, #1
 800e196:	930d      	str	r3, [sp, #52]	; 0x34
 800e198:	e522      	b.n	800dbe0 <_svfprintf_r+0x10a0>
 800e19a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800e19c:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e1a0:	6805      	ldr	r5, [r0, #0]
 800e1a2:	3004      	adds	r0, #4
 800e1a4:	2d00      	cmp	r5, #0
 800e1a6:	900e      	str	r0, [sp, #56]	; 0x38
 800e1a8:	46a0      	mov	r8, r4
 800e1aa:	f6be ad23 	bge.w	800cbf4 <_svfprintf_r+0xb4>
 800e1ae:	f04f 35ff 	mov.w	r5, #4294967295
 800e1b2:	f7fe bd1f 	b.w	800cbf4 <_svfprintf_r+0xb4>
 800e1b6:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800e1ba:	f7ff b80e 	b.w	800d1da <_svfprintf_r+0x69a>
 800e1be:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800e1c2:	f7fe bfab 	b.w	800d11c <_svfprintf_r+0x5dc>
 800e1c6:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800e1ca:	f7fe be41 	b.w	800ce50 <_svfprintf_r+0x310>
 800e1ce:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800e1d2:	f7fe bdc0 	b.w	800cd56 <_svfprintf_r+0x216>
 800e1d6:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800e1da:	f7ff b94a 	b.w	800d472 <_svfprintf_r+0x932>
 800e1de:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800e1e2:	f7ff b852 	b.w	800d28a <_svfprintf_r+0x74a>
 800e1e6:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800e1ea:	f7ff b820 	b.w	800d22e <_svfprintf_r+0x6ee>
 800e1ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e1f0:	230c      	movs	r3, #12
 800e1f2:	6013      	str	r3, [r2, #0]
 800e1f4:	f04f 30ff 	mov.w	r0, #4294967295
 800e1f8:	f7fe bda5 	b.w	800cd46 <_svfprintf_r+0x206>
 800e1fc:	f10d 038e 	add.w	r3, sp, #142	; 0x8e
 800e200:	e6b6      	b.n	800df70 <_svfprintf_r+0x1430>
 800e202:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800e206:	f7ff b913 	b.w	800d430 <_svfprintf_r+0x8f0>
 800e20a:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800e20e:	f7ff b8f1 	b.w	800d3f4 <_svfprintf_r+0x8b4>
 800e212:	bf00      	nop
 800e214:	08012678 	.word	0x08012678
 800e218:	0801264c 	.word	0x0801264c
 800e21c:	08012648 	.word	0x08012648

0800e220 <register_fini>:
 800e220:	4b02      	ldr	r3, [pc, #8]	; (800e22c <register_fini+0xc>)
 800e222:	b113      	cbz	r3, 800e22a <register_fini+0xa>
 800e224:	4802      	ldr	r0, [pc, #8]	; (800e230 <register_fini+0x10>)
 800e226:	f000 b805 	b.w	800e234 <atexit>
 800e22a:	4770      	bx	lr
 800e22c:	00000000 	.word	0x00000000
 800e230:	0800f195 	.word	0x0800f195

0800e234 <atexit>:
 800e234:	2300      	movs	r3, #0
 800e236:	4601      	mov	r1, r0
 800e238:	461a      	mov	r2, r3
 800e23a:	4618      	mov	r0, r3
 800e23c:	f001 bf56 	b.w	80100ec <__register_exitproc>

0800e240 <quorem>:
 800e240:	6902      	ldr	r2, [r0, #16]
 800e242:	690b      	ldr	r3, [r1, #16]
 800e244:	4293      	cmp	r3, r2
 800e246:	f300 808d 	bgt.w	800e364 <quorem+0x124>
 800e24a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e24e:	f103 38ff 	add.w	r8, r3, #4294967295
 800e252:	f101 0714 	add.w	r7, r1, #20
 800e256:	f100 0b14 	add.w	fp, r0, #20
 800e25a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
 800e25e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
 800e262:	ea4f 0488 	mov.w	r4, r8, lsl #2
 800e266:	b083      	sub	sp, #12
 800e268:	3201      	adds	r2, #1
 800e26a:	fbb3 f9f2 	udiv	r9, r3, r2
 800e26e:	eb0b 0304 	add.w	r3, fp, r4
 800e272:	9400      	str	r4, [sp, #0]
 800e274:	eb07 0a04 	add.w	sl, r7, r4
 800e278:	9301      	str	r3, [sp, #4]
 800e27a:	f1b9 0f00 	cmp.w	r9, #0
 800e27e:	d039      	beq.n	800e2f4 <quorem+0xb4>
 800e280:	2500      	movs	r5, #0
 800e282:	46bc      	mov	ip, r7
 800e284:	46de      	mov	lr, fp
 800e286:	462b      	mov	r3, r5
 800e288:	f85c 6b04 	ldr.w	r6, [ip], #4
 800e28c:	f8de 2000 	ldr.w	r2, [lr]
 800e290:	b2b4      	uxth	r4, r6
 800e292:	fb09 5504 	mla	r5, r9, r4, r5
 800e296:	0c36      	lsrs	r6, r6, #16
 800e298:	0c2c      	lsrs	r4, r5, #16
 800e29a:	fb09 4406 	mla	r4, r9, r6, r4
 800e29e:	b2ad      	uxth	r5, r5
 800e2a0:	1b5b      	subs	r3, r3, r5
 800e2a2:	b2a6      	uxth	r6, r4
 800e2a4:	fa13 f382 	uxtah	r3, r3, r2
 800e2a8:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
 800e2ac:	eb06 4623 	add.w	r6, r6, r3, asr #16
 800e2b0:	b29b      	uxth	r3, r3
 800e2b2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800e2b6:	45e2      	cmp	sl, ip
 800e2b8:	f84e 3b04 	str.w	r3, [lr], #4
 800e2bc:	ea4f 4514 	mov.w	r5, r4, lsr #16
 800e2c0:	ea4f 4326 	mov.w	r3, r6, asr #16
 800e2c4:	d2e0      	bcs.n	800e288 <quorem+0x48>
 800e2c6:	9b00      	ldr	r3, [sp, #0]
 800e2c8:	f85b 3003 	ldr.w	r3, [fp, r3]
 800e2cc:	b993      	cbnz	r3, 800e2f4 <quorem+0xb4>
 800e2ce:	9c01      	ldr	r4, [sp, #4]
 800e2d0:	1f23      	subs	r3, r4, #4
 800e2d2:	459b      	cmp	fp, r3
 800e2d4:	d20c      	bcs.n	800e2f0 <quorem+0xb0>
 800e2d6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800e2da:	b94b      	cbnz	r3, 800e2f0 <quorem+0xb0>
 800e2dc:	f1a4 0308 	sub.w	r3, r4, #8
 800e2e0:	e002      	b.n	800e2e8 <quorem+0xa8>
 800e2e2:	681a      	ldr	r2, [r3, #0]
 800e2e4:	3b04      	subs	r3, #4
 800e2e6:	b91a      	cbnz	r2, 800e2f0 <quorem+0xb0>
 800e2e8:	459b      	cmp	fp, r3
 800e2ea:	f108 38ff 	add.w	r8, r8, #4294967295
 800e2ee:	d3f8      	bcc.n	800e2e2 <quorem+0xa2>
 800e2f0:	f8c0 8010 	str.w	r8, [r0, #16]
 800e2f4:	4604      	mov	r4, r0
 800e2f6:	f001 fd5f 	bl	800fdb8 <__mcmp>
 800e2fa:	2800      	cmp	r0, #0
 800e2fc:	db2e      	blt.n	800e35c <quorem+0x11c>
 800e2fe:	f109 0901 	add.w	r9, r9, #1
 800e302:	465d      	mov	r5, fp
 800e304:	2300      	movs	r3, #0
 800e306:	f857 1b04 	ldr.w	r1, [r7], #4
 800e30a:	6828      	ldr	r0, [r5, #0]
 800e30c:	b28a      	uxth	r2, r1
 800e30e:	1a9a      	subs	r2, r3, r2
 800e310:	0c09      	lsrs	r1, r1, #16
 800e312:	fa12 f280 	uxtah	r2, r2, r0
 800e316:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
 800e31a:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800e31e:	b291      	uxth	r1, r2
 800e320:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800e324:	45ba      	cmp	sl, r7
 800e326:	f845 1b04 	str.w	r1, [r5], #4
 800e32a:	ea4f 4323 	mov.w	r3, r3, asr #16
 800e32e:	d2ea      	bcs.n	800e306 <quorem+0xc6>
 800e330:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
 800e334:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
 800e338:	b982      	cbnz	r2, 800e35c <quorem+0x11c>
 800e33a:	1f1a      	subs	r2, r3, #4
 800e33c:	4593      	cmp	fp, r2
 800e33e:	d20b      	bcs.n	800e358 <quorem+0x118>
 800e340:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800e344:	b942      	cbnz	r2, 800e358 <quorem+0x118>
 800e346:	3b08      	subs	r3, #8
 800e348:	e002      	b.n	800e350 <quorem+0x110>
 800e34a:	681a      	ldr	r2, [r3, #0]
 800e34c:	3b04      	subs	r3, #4
 800e34e:	b91a      	cbnz	r2, 800e358 <quorem+0x118>
 800e350:	459b      	cmp	fp, r3
 800e352:	f108 38ff 	add.w	r8, r8, #4294967295
 800e356:	d3f8      	bcc.n	800e34a <quorem+0x10a>
 800e358:	f8c4 8010 	str.w	r8, [r4, #16]
 800e35c:	4648      	mov	r0, r9
 800e35e:	b003      	add	sp, #12
 800e360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e364:	2000      	movs	r0, #0
 800e366:	4770      	bx	lr

0800e368 <_dtoa_r>:
 800e368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e36c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800e36e:	b099      	sub	sp, #100	; 0x64
 800e370:	4681      	mov	r9, r0
 800e372:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800e374:	4692      	mov	sl, r2
 800e376:	469b      	mov	fp, r3
 800e378:	b149      	cbz	r1, 800e38e <_dtoa_r+0x26>
 800e37a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e37c:	604a      	str	r2, [r1, #4]
 800e37e:	2301      	movs	r3, #1
 800e380:	4093      	lsls	r3, r2
 800e382:	608b      	str	r3, [r1, #8]
 800e384:	f001 fb36 	bl	800f9f4 <_Bfree>
 800e388:	2300      	movs	r3, #0
 800e38a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800e38e:	f1bb 0f00 	cmp.w	fp, #0
 800e392:	46d8      	mov	r8, fp
 800e394:	db33      	blt.n	800e3fe <_dtoa_r+0x96>
 800e396:	2300      	movs	r3, #0
 800e398:	6023      	str	r3, [r4, #0]
 800e39a:	4ba3      	ldr	r3, [pc, #652]	; (800e628 <_dtoa_r+0x2c0>)
 800e39c:	461a      	mov	r2, r3
 800e39e:	ea08 0303 	and.w	r3, r8, r3
 800e3a2:	4293      	cmp	r3, r2
 800e3a4:	d014      	beq.n	800e3d0 <_dtoa_r+0x68>
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	2300      	movs	r3, #0
 800e3aa:	4650      	mov	r0, sl
 800e3ac:	4659      	mov	r1, fp
 800e3ae:	f7fd fed5 	bl	800c15c <__aeabi_dcmpeq>
 800e3b2:	4605      	mov	r5, r0
 800e3b4:	b348      	cbz	r0, 800e40a <_dtoa_r+0xa2>
 800e3b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800e3b8:	2301      	movs	r3, #1
 800e3ba:	6013      	str	r3, [r2, #0]
 800e3bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	f000 80c2 	beq.w	800e548 <_dtoa_r+0x1e0>
 800e3c4:	4899      	ldr	r0, [pc, #612]	; (800e62c <_dtoa_r+0x2c4>)
 800e3c6:	6018      	str	r0, [r3, #0]
 800e3c8:	3801      	subs	r0, #1
 800e3ca:	b019      	add	sp, #100	; 0x64
 800e3cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3d0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800e3d2:	f242 730f 	movw	r3, #9999	; 0x270f
 800e3d6:	6013      	str	r3, [r2, #0]
 800e3d8:	f1ba 0f00 	cmp.w	sl, #0
 800e3dc:	f000 809f 	beq.w	800e51e <_dtoa_r+0x1b6>
 800e3e0:	4893      	ldr	r0, [pc, #588]	; (800e630 <_dtoa_r+0x2c8>)
 800e3e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d0f0      	beq.n	800e3ca <_dtoa_r+0x62>
 800e3e8:	78c3      	ldrb	r3, [r0, #3]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	f000 80ae 	beq.w	800e54c <_dtoa_r+0x1e4>
 800e3f0:	f100 0308 	add.w	r3, r0, #8
 800e3f4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e3f6:	6013      	str	r3, [r2, #0]
 800e3f8:	b019      	add	sp, #100	; 0x64
 800e3fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3fe:	2301      	movs	r3, #1
 800e400:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
 800e404:	6023      	str	r3, [r4, #0]
 800e406:	46c3      	mov	fp, r8
 800e408:	e7c7      	b.n	800e39a <_dtoa_r+0x32>
 800e40a:	aa16      	add	r2, sp, #88	; 0x58
 800e40c:	ab17      	add	r3, sp, #92	; 0x5c
 800e40e:	9201      	str	r2, [sp, #4]
 800e410:	9300      	str	r3, [sp, #0]
 800e412:	4652      	mov	r2, sl
 800e414:	465b      	mov	r3, fp
 800e416:	4648      	mov	r0, r9
 800e418:	f001 fd7a 	bl	800ff10 <__d2b>
 800e41c:	ea5f 5418 	movs.w	r4, r8, lsr #20
 800e420:	9008      	str	r0, [sp, #32]
 800e422:	f040 8085 	bne.w	800e530 <_dtoa_r+0x1c8>
 800e426:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800e428:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800e42a:	442c      	add	r4, r5
 800e42c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800e430:	2b20      	cmp	r3, #32
 800e432:	f340 8289 	ble.w	800e948 <_dtoa_r+0x5e0>
 800e436:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800e43a:	f204 4012 	addw	r0, r4, #1042	; 0x412
 800e43e:	fa08 f803 	lsl.w	r8, r8, r3
 800e442:	fa2a f000 	lsr.w	r0, sl, r0
 800e446:	ea40 0008 	orr.w	r0, r0, r8
 800e44a:	f7fd fba9 	bl	800bba0 <__aeabi_ui2d>
 800e44e:	2301      	movs	r3, #1
 800e450:	3c01      	subs	r4, #1
 800e452:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800e456:	930d      	str	r3, [sp, #52]	; 0x34
 800e458:	2200      	movs	r2, #0
 800e45a:	4b76      	ldr	r3, [pc, #472]	; (800e634 <_dtoa_r+0x2cc>)
 800e45c:	f7fd fa62 	bl	800b924 <__aeabi_dsub>
 800e460:	a36b      	add	r3, pc, #428	; (adr r3, 800e610 <_dtoa_r+0x2a8>)
 800e462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e466:	f7fd fc11 	bl	800bc8c <__aeabi_dmul>
 800e46a:	a36b      	add	r3, pc, #428	; (adr r3, 800e618 <_dtoa_r+0x2b0>)
 800e46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e470:	f7fd fa5a 	bl	800b928 <__adddf3>
 800e474:	4606      	mov	r6, r0
 800e476:	4620      	mov	r0, r4
 800e478:	460f      	mov	r7, r1
 800e47a:	f7fd fba1 	bl	800bbc0 <__aeabi_i2d>
 800e47e:	a368      	add	r3, pc, #416	; (adr r3, 800e620 <_dtoa_r+0x2b8>)
 800e480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e484:	f7fd fc02 	bl	800bc8c <__aeabi_dmul>
 800e488:	4602      	mov	r2, r0
 800e48a:	460b      	mov	r3, r1
 800e48c:	4630      	mov	r0, r6
 800e48e:	4639      	mov	r1, r7
 800e490:	f7fd fa4a 	bl	800b928 <__adddf3>
 800e494:	4606      	mov	r6, r0
 800e496:	460f      	mov	r7, r1
 800e498:	f7fd fea8 	bl	800c1ec <__aeabi_d2iz>
 800e49c:	2200      	movs	r2, #0
 800e49e:	9004      	str	r0, [sp, #16]
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	4630      	mov	r0, r6
 800e4a4:	4639      	mov	r1, r7
 800e4a6:	f7fd fe63 	bl	800c170 <__aeabi_dcmplt>
 800e4aa:	2800      	cmp	r0, #0
 800e4ac:	f040 8227 	bne.w	800e8fe <_dtoa_r+0x596>
 800e4b0:	9e04      	ldr	r6, [sp, #16]
 800e4b2:	2e16      	cmp	r6, #22
 800e4b4:	f200 8220 	bhi.w	800e8f8 <_dtoa_r+0x590>
 800e4b8:	4b5f      	ldr	r3, [pc, #380]	; (800e638 <_dtoa_r+0x2d0>)
 800e4ba:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e4be:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e4c2:	4652      	mov	r2, sl
 800e4c4:	465b      	mov	r3, fp
 800e4c6:	f7fd fe71 	bl	800c1ac <__aeabi_dcmpgt>
 800e4ca:	2800      	cmp	r0, #0
 800e4cc:	f000 8241 	beq.w	800e952 <_dtoa_r+0x5ea>
 800e4d0:	1e73      	subs	r3, r6, #1
 800e4d2:	9304      	str	r3, [sp, #16]
 800e4d4:	2300      	movs	r3, #0
 800e4d6:	930b      	str	r3, [sp, #44]	; 0x2c
 800e4d8:	1b2c      	subs	r4, r5, r4
 800e4da:	f1b4 0801 	subs.w	r8, r4, #1
 800e4de:	f100 8229 	bmi.w	800e934 <_dtoa_r+0x5cc>
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	9305      	str	r3, [sp, #20]
 800e4e6:	9b04      	ldr	r3, [sp, #16]
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	f2c0 821a 	blt.w	800e922 <_dtoa_r+0x5ba>
 800e4ee:	4498      	add	r8, r3
 800e4f0:	930a      	str	r3, [sp, #40]	; 0x28
 800e4f2:	2300      	movs	r3, #0
 800e4f4:	9302      	str	r3, [sp, #8]
 800e4f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e4f8:	2b09      	cmp	r3, #9
 800e4fa:	d829      	bhi.n	800e550 <_dtoa_r+0x1e8>
 800e4fc:	2b05      	cmp	r3, #5
 800e4fe:	f340 8643 	ble.w	800f188 <_dtoa_r+0xe20>
 800e502:	3b04      	subs	r3, #4
 800e504:	9322      	str	r3, [sp, #136]	; 0x88
 800e506:	2500      	movs	r5, #0
 800e508:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e50a:	3b02      	subs	r3, #2
 800e50c:	2b03      	cmp	r3, #3
 800e50e:	f200 8622 	bhi.w	800f156 <_dtoa_r+0xdee>
 800e512:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e516:	032a      	.short	0x032a
 800e518:	03350223 	.word	0x03350223
 800e51c:	044f      	.short	0x044f
 800e51e:	4b44      	ldr	r3, [pc, #272]	; (800e630 <_dtoa_r+0x2c8>)
 800e520:	4a46      	ldr	r2, [pc, #280]	; (800e63c <_dtoa_r+0x2d4>)
 800e522:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800e526:	2800      	cmp	r0, #0
 800e528:	bf14      	ite	ne
 800e52a:	4618      	movne	r0, r3
 800e52c:	4610      	moveq	r0, r2
 800e52e:	e758      	b.n	800e3e2 <_dtoa_r+0x7a>
 800e530:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e534:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800e538:	950d      	str	r5, [sp, #52]	; 0x34
 800e53a:	4650      	mov	r0, sl
 800e53c:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800e540:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800e544:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800e546:	e787      	b.n	800e458 <_dtoa_r+0xf0>
 800e548:	483d      	ldr	r0, [pc, #244]	; (800e640 <_dtoa_r+0x2d8>)
 800e54a:	e73e      	b.n	800e3ca <_dtoa_r+0x62>
 800e54c:	1cc3      	adds	r3, r0, #3
 800e54e:	e751      	b.n	800e3f4 <_dtoa_r+0x8c>
 800e550:	2100      	movs	r1, #0
 800e552:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800e556:	4648      	mov	r0, r9
 800e558:	9122      	str	r1, [sp, #136]	; 0x88
 800e55a:	f001 fa25 	bl	800f9a8 <_Balloc>
 800e55e:	f04f 33ff 	mov.w	r3, #4294967295
 800e562:	9306      	str	r3, [sp, #24]
 800e564:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e566:	930c      	str	r3, [sp, #48]	; 0x30
 800e568:	2301      	movs	r3, #1
 800e56a:	9007      	str	r0, [sp, #28]
 800e56c:	9223      	str	r2, [sp, #140]	; 0x8c
 800e56e:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800e572:	9309      	str	r3, [sp, #36]	; 0x24
 800e574:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e576:	2b00      	cmp	r3, #0
 800e578:	f2c0 80d0 	blt.w	800e71c <_dtoa_r+0x3b4>
 800e57c:	9a04      	ldr	r2, [sp, #16]
 800e57e:	2a0e      	cmp	r2, #14
 800e580:	f300 80cc 	bgt.w	800e71c <_dtoa_r+0x3b4>
 800e584:	4b2c      	ldr	r3, [pc, #176]	; (800e638 <_dtoa_r+0x2d0>)
 800e586:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e58a:	ed93 7b00 	vldr	d7, [r3]
 800e58e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e590:	2b00      	cmp	r3, #0
 800e592:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e596:	f2c0 82fe 	blt.w	800eb96 <_dtoa_r+0x82e>
 800e59a:	4656      	mov	r6, sl
 800e59c:	465f      	mov	r7, fp
 800e59e:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
 800e5a2:	4630      	mov	r0, r6
 800e5a4:	4652      	mov	r2, sl
 800e5a6:	465b      	mov	r3, fp
 800e5a8:	4639      	mov	r1, r7
 800e5aa:	f7fd fc99 	bl	800bee0 <__aeabi_ddiv>
 800e5ae:	f7fd fe1d 	bl	800c1ec <__aeabi_d2iz>
 800e5b2:	4604      	mov	r4, r0
 800e5b4:	f7fd fb04 	bl	800bbc0 <__aeabi_i2d>
 800e5b8:	4652      	mov	r2, sl
 800e5ba:	465b      	mov	r3, fp
 800e5bc:	f7fd fb66 	bl	800bc8c <__aeabi_dmul>
 800e5c0:	460b      	mov	r3, r1
 800e5c2:	4602      	mov	r2, r0
 800e5c4:	4639      	mov	r1, r7
 800e5c6:	4630      	mov	r0, r6
 800e5c8:	f7fd f9ac 	bl	800b924 <__aeabi_dsub>
 800e5cc:	9d07      	ldr	r5, [sp, #28]
 800e5ce:	f104 0330 	add.w	r3, r4, #48	; 0x30
 800e5d2:	702b      	strb	r3, [r5, #0]
 800e5d4:	9b06      	ldr	r3, [sp, #24]
 800e5d6:	2b01      	cmp	r3, #1
 800e5d8:	4606      	mov	r6, r0
 800e5da:	460f      	mov	r7, r1
 800e5dc:	f105 0501 	add.w	r5, r5, #1
 800e5e0:	d061      	beq.n	800e6a6 <_dtoa_r+0x33e>
 800e5e2:	2200      	movs	r2, #0
 800e5e4:	4b17      	ldr	r3, [pc, #92]	; (800e644 <_dtoa_r+0x2dc>)
 800e5e6:	f7fd fb51 	bl	800bc8c <__aeabi_dmul>
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	4606      	mov	r6, r0
 800e5f0:	460f      	mov	r7, r1
 800e5f2:	f7fd fdb3 	bl	800c15c <__aeabi_dcmpeq>
 800e5f6:	2800      	cmp	r0, #0
 800e5f8:	d17d      	bne.n	800e6f6 <_dtoa_r+0x38e>
 800e5fa:	f8cd 9014 	str.w	r9, [sp, #20]
 800e5fe:	f8dd a018 	ldr.w	sl, [sp, #24]
 800e602:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800e606:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800e60a:	e028      	b.n	800e65e <_dtoa_r+0x2f6>
 800e60c:	f3af 8000 	nop.w
 800e610:	636f4361 	.word	0x636f4361
 800e614:	3fd287a7 	.word	0x3fd287a7
 800e618:	8b60c8b3 	.word	0x8b60c8b3
 800e61c:	3fc68a28 	.word	0x3fc68a28
 800e620:	509f79fb 	.word	0x509f79fb
 800e624:	3fd34413 	.word	0x3fd34413
 800e628:	7ff00000 	.word	0x7ff00000
 800e62c:	08012681 	.word	0x08012681
 800e630:	080126a0 	.word	0x080126a0
 800e634:	3ff80000 	.word	0x3ff80000
 800e638:	080126c0 	.word	0x080126c0
 800e63c:	08012694 	.word	0x08012694
 800e640:	08012680 	.word	0x08012680
 800e644:	40240000 	.word	0x40240000
 800e648:	f7fd fb20 	bl	800bc8c <__aeabi_dmul>
 800e64c:	2200      	movs	r2, #0
 800e64e:	2300      	movs	r3, #0
 800e650:	4606      	mov	r6, r0
 800e652:	460f      	mov	r7, r1
 800e654:	f7fd fd82 	bl	800c15c <__aeabi_dcmpeq>
 800e658:	2800      	cmp	r0, #0
 800e65a:	f040 83ae 	bne.w	800edba <_dtoa_r+0xa52>
 800e65e:	4642      	mov	r2, r8
 800e660:	464b      	mov	r3, r9
 800e662:	4630      	mov	r0, r6
 800e664:	4639      	mov	r1, r7
 800e666:	f7fd fc3b 	bl	800bee0 <__aeabi_ddiv>
 800e66a:	f7fd fdbf 	bl	800c1ec <__aeabi_d2iz>
 800e66e:	4604      	mov	r4, r0
 800e670:	f7fd faa6 	bl	800bbc0 <__aeabi_i2d>
 800e674:	4642      	mov	r2, r8
 800e676:	464b      	mov	r3, r9
 800e678:	f7fd fb08 	bl	800bc8c <__aeabi_dmul>
 800e67c:	4602      	mov	r2, r0
 800e67e:	460b      	mov	r3, r1
 800e680:	4630      	mov	r0, r6
 800e682:	4639      	mov	r1, r7
 800e684:	f7fd f94e 	bl	800b924 <__aeabi_dsub>
 800e688:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800e68c:	f805 eb01 	strb.w	lr, [r5], #1
 800e690:	ebcb 0e05 	rsb	lr, fp, r5
 800e694:	45d6      	cmp	lr, sl
 800e696:	4606      	mov	r6, r0
 800e698:	460f      	mov	r7, r1
 800e69a:	f04f 0200 	mov.w	r2, #0
 800e69e:	4bae      	ldr	r3, [pc, #696]	; (800e958 <_dtoa_r+0x5f0>)
 800e6a0:	d1d2      	bne.n	800e648 <_dtoa_r+0x2e0>
 800e6a2:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800e6a6:	4632      	mov	r2, r6
 800e6a8:	463b      	mov	r3, r7
 800e6aa:	4630      	mov	r0, r6
 800e6ac:	4639      	mov	r1, r7
 800e6ae:	f7fd f93b 	bl	800b928 <__adddf3>
 800e6b2:	4606      	mov	r6, r0
 800e6b4:	460f      	mov	r7, r1
 800e6b6:	4602      	mov	r2, r0
 800e6b8:	460b      	mov	r3, r1
 800e6ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e6be:	f7fd fd57 	bl	800c170 <__aeabi_dcmplt>
 800e6c2:	b940      	cbnz	r0, 800e6d6 <_dtoa_r+0x36e>
 800e6c4:	4632      	mov	r2, r6
 800e6c6:	463b      	mov	r3, r7
 800e6c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e6cc:	f7fd fd46 	bl	800c15c <__aeabi_dcmpeq>
 800e6d0:	b188      	cbz	r0, 800e6f6 <_dtoa_r+0x38e>
 800e6d2:	07e3      	lsls	r3, r4, #31
 800e6d4:	d50f      	bpl.n	800e6f6 <_dtoa_r+0x38e>
 800e6d6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
 800e6da:	9a07      	ldr	r2, [sp, #28]
 800e6dc:	1e6b      	subs	r3, r5, #1
 800e6de:	e004      	b.n	800e6ea <_dtoa_r+0x382>
 800e6e0:	429a      	cmp	r2, r3
 800e6e2:	f000 83fc 	beq.w	800eede <_dtoa_r+0xb76>
 800e6e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e6ea:	2c39      	cmp	r4, #57	; 0x39
 800e6ec:	f103 0501 	add.w	r5, r3, #1
 800e6f0:	d0f6      	beq.n	800e6e0 <_dtoa_r+0x378>
 800e6f2:	3401      	adds	r4, #1
 800e6f4:	701c      	strb	r4, [r3, #0]
 800e6f6:	9908      	ldr	r1, [sp, #32]
 800e6f8:	4648      	mov	r0, r9
 800e6fa:	f001 f97b 	bl	800f9f4 <_Bfree>
 800e6fe:	2200      	movs	r2, #0
 800e700:	9b04      	ldr	r3, [sp, #16]
 800e702:	702a      	strb	r2, [r5, #0]
 800e704:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800e706:	3301      	adds	r3, #1
 800e708:	6013      	str	r3, [r2, #0]
 800e70a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	f000 839b 	beq.w	800ee48 <_dtoa_r+0xae0>
 800e712:	9807      	ldr	r0, [sp, #28]
 800e714:	601d      	str	r5, [r3, #0]
 800e716:	b019      	add	sp, #100	; 0x64
 800e718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e71c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e71e:	2a00      	cmp	r2, #0
 800e720:	f000 810e 	beq.w	800e940 <_dtoa_r+0x5d8>
 800e724:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e726:	2a01      	cmp	r2, #1
 800e728:	f340 8257 	ble.w	800ebda <_dtoa_r+0x872>
 800e72c:	9b06      	ldr	r3, [sp, #24]
 800e72e:	9a02      	ldr	r2, [sp, #8]
 800e730:	1e5f      	subs	r7, r3, #1
 800e732:	42ba      	cmp	r2, r7
 800e734:	f2c0 838b 	blt.w	800ee4e <_dtoa_r+0xae6>
 800e738:	1bd7      	subs	r7, r2, r7
 800e73a:	9b06      	ldr	r3, [sp, #24]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	f2c0 8480 	blt.w	800f042 <_dtoa_r+0xcda>
 800e742:	9d05      	ldr	r5, [sp, #20]
 800e744:	9b06      	ldr	r3, [sp, #24]
 800e746:	9a05      	ldr	r2, [sp, #20]
 800e748:	2101      	movs	r1, #1
 800e74a:	441a      	add	r2, r3
 800e74c:	4648      	mov	r0, r9
 800e74e:	9205      	str	r2, [sp, #20]
 800e750:	4498      	add	r8, r3
 800e752:	f001 f9e7 	bl	800fb24 <__i2b>
 800e756:	4606      	mov	r6, r0
 800e758:	b165      	cbz	r5, 800e774 <_dtoa_r+0x40c>
 800e75a:	f1b8 0f00 	cmp.w	r8, #0
 800e75e:	dd09      	ble.n	800e774 <_dtoa_r+0x40c>
 800e760:	4545      	cmp	r5, r8
 800e762:	9a05      	ldr	r2, [sp, #20]
 800e764:	462b      	mov	r3, r5
 800e766:	bfa8      	it	ge
 800e768:	4643      	movge	r3, r8
 800e76a:	1ad2      	subs	r2, r2, r3
 800e76c:	9205      	str	r2, [sp, #20]
 800e76e:	1aed      	subs	r5, r5, r3
 800e770:	ebc3 0808 	rsb	r8, r3, r8
 800e774:	9b02      	ldr	r3, [sp, #8]
 800e776:	2b00      	cmp	r3, #0
 800e778:	f340 82f5 	ble.w	800ed66 <_dtoa_r+0x9fe>
 800e77c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e77e:	2a00      	cmp	r2, #0
 800e780:	f000 8202 	beq.w	800eb88 <_dtoa_r+0x820>
 800e784:	2f00      	cmp	r7, #0
 800e786:	f000 81ff 	beq.w	800eb88 <_dtoa_r+0x820>
 800e78a:	4631      	mov	r1, r6
 800e78c:	463a      	mov	r2, r7
 800e78e:	4648      	mov	r0, r9
 800e790:	f001 fa6a 	bl	800fc68 <__pow5mult>
 800e794:	9a08      	ldr	r2, [sp, #32]
 800e796:	4601      	mov	r1, r0
 800e798:	4606      	mov	r6, r0
 800e79a:	4648      	mov	r0, r9
 800e79c:	f001 f9cc 	bl	800fb38 <__multiply>
 800e7a0:	9908      	ldr	r1, [sp, #32]
 800e7a2:	4604      	mov	r4, r0
 800e7a4:	4648      	mov	r0, r9
 800e7a6:	f001 f925 	bl	800f9f4 <_Bfree>
 800e7aa:	9b02      	ldr	r3, [sp, #8]
 800e7ac:	1bdb      	subs	r3, r3, r7
 800e7ae:	9302      	str	r3, [sp, #8]
 800e7b0:	f040 81e9 	bne.w	800eb86 <_dtoa_r+0x81e>
 800e7b4:	2101      	movs	r1, #1
 800e7b6:	4648      	mov	r0, r9
 800e7b8:	f001 f9b4 	bl	800fb24 <__i2b>
 800e7bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7be:	9002      	str	r0, [sp, #8]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	f000 8215 	beq.w	800ebf0 <_dtoa_r+0x888>
 800e7c6:	4601      	mov	r1, r0
 800e7c8:	461a      	mov	r2, r3
 800e7ca:	4648      	mov	r0, r9
 800e7cc:	f001 fa4c 	bl	800fc68 <__pow5mult>
 800e7d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e7d2:	9002      	str	r0, [sp, #8]
 800e7d4:	2b01      	cmp	r3, #1
 800e7d6:	f340 82f3 	ble.w	800edc0 <_dtoa_r+0xa58>
 800e7da:	2700      	movs	r7, #0
 800e7dc:	9a02      	ldr	r2, [sp, #8]
 800e7de:	6913      	ldr	r3, [r2, #16]
 800e7e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e7e4:	6918      	ldr	r0, [r3, #16]
 800e7e6:	f001 f94f 	bl	800fa88 <__hi0bits>
 800e7ea:	f1c0 0020 	rsb	r0, r0, #32
 800e7ee:	4440      	add	r0, r8
 800e7f0:	f010 001f 	ands.w	r0, r0, #31
 800e7f4:	f000 81fa 	beq.w	800ebec <_dtoa_r+0x884>
 800e7f8:	f1c0 0320 	rsb	r3, r0, #32
 800e7fc:	2b04      	cmp	r3, #4
 800e7fe:	f340 84bd 	ble.w	800f17c <_dtoa_r+0xe14>
 800e802:	f1c0 001c 	rsb	r0, r0, #28
 800e806:	9b05      	ldr	r3, [sp, #20]
 800e808:	4403      	add	r3, r0
 800e80a:	9305      	str	r3, [sp, #20]
 800e80c:	4405      	add	r5, r0
 800e80e:	4480      	add	r8, r0
 800e810:	9b05      	ldr	r3, [sp, #20]
 800e812:	2b00      	cmp	r3, #0
 800e814:	dd05      	ble.n	800e822 <_dtoa_r+0x4ba>
 800e816:	4621      	mov	r1, r4
 800e818:	461a      	mov	r2, r3
 800e81a:	4648      	mov	r0, r9
 800e81c:	f001 fa74 	bl	800fd08 <__lshift>
 800e820:	4604      	mov	r4, r0
 800e822:	f1b8 0f00 	cmp.w	r8, #0
 800e826:	dd05      	ble.n	800e834 <_dtoa_r+0x4cc>
 800e828:	4642      	mov	r2, r8
 800e82a:	9902      	ldr	r1, [sp, #8]
 800e82c:	4648      	mov	r0, r9
 800e82e:	f001 fa6b 	bl	800fd08 <__lshift>
 800e832:	9002      	str	r0, [sp, #8]
 800e834:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e836:	2b00      	cmp	r3, #0
 800e838:	f040 827a 	bne.w	800ed30 <_dtoa_r+0x9c8>
 800e83c:	9b06      	ldr	r3, [sp, #24]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	f340 8293 	ble.w	800ed6a <_dtoa_r+0xa02>
 800e844:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e846:	2b00      	cmp	r3, #0
 800e848:	f040 81f4 	bne.w	800ec34 <_dtoa_r+0x8cc>
 800e84c:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800e850:	9f06      	ldr	r7, [sp, #24]
 800e852:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e856:	465d      	mov	r5, fp
 800e858:	e002      	b.n	800e860 <_dtoa_r+0x4f8>
 800e85a:	f001 f8d5 	bl	800fa08 <__multadd>
 800e85e:	4604      	mov	r4, r0
 800e860:	4641      	mov	r1, r8
 800e862:	4620      	mov	r0, r4
 800e864:	f7ff fcec 	bl	800e240 <quorem>
 800e868:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e86c:	f805 ab01 	strb.w	sl, [r5], #1
 800e870:	ebcb 0305 	rsb	r3, fp, r5
 800e874:	42bb      	cmp	r3, r7
 800e876:	f04f 020a 	mov.w	r2, #10
 800e87a:	f04f 0300 	mov.w	r3, #0
 800e87e:	4621      	mov	r1, r4
 800e880:	4648      	mov	r0, r9
 800e882:	dbea      	blt.n	800e85a <_dtoa_r+0x4f2>
 800e884:	9b07      	ldr	r3, [sp, #28]
 800e886:	9a06      	ldr	r2, [sp, #24]
 800e888:	2a01      	cmp	r2, #1
 800e88a:	bfac      	ite	ge
 800e88c:	189b      	addge	r3, r3, r2
 800e88e:	3301      	addlt	r3, #1
 800e890:	461d      	mov	r5, r3
 800e892:	f04f 0b00 	mov.w	fp, #0
 800e896:	4621      	mov	r1, r4
 800e898:	2201      	movs	r2, #1
 800e89a:	4648      	mov	r0, r9
 800e89c:	f001 fa34 	bl	800fd08 <__lshift>
 800e8a0:	9902      	ldr	r1, [sp, #8]
 800e8a2:	9008      	str	r0, [sp, #32]
 800e8a4:	f001 fa88 	bl	800fdb8 <__mcmp>
 800e8a8:	2800      	cmp	r0, #0
 800e8aa:	f340 8305 	ble.w	800eeb8 <_dtoa_r+0xb50>
 800e8ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e8b2:	9907      	ldr	r1, [sp, #28]
 800e8b4:	1e6b      	subs	r3, r5, #1
 800e8b6:	e004      	b.n	800e8c2 <_dtoa_r+0x55a>
 800e8b8:	428b      	cmp	r3, r1
 800e8ba:	f000 8274 	beq.w	800eda6 <_dtoa_r+0xa3e>
 800e8be:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e8c2:	2a39      	cmp	r2, #57	; 0x39
 800e8c4:	f103 0501 	add.w	r5, r3, #1
 800e8c8:	d0f6      	beq.n	800e8b8 <_dtoa_r+0x550>
 800e8ca:	3201      	adds	r2, #1
 800e8cc:	701a      	strb	r2, [r3, #0]
 800e8ce:	9902      	ldr	r1, [sp, #8]
 800e8d0:	4648      	mov	r0, r9
 800e8d2:	f001 f88f 	bl	800f9f4 <_Bfree>
 800e8d6:	2e00      	cmp	r6, #0
 800e8d8:	f43f af0d 	beq.w	800e6f6 <_dtoa_r+0x38e>
 800e8dc:	f1bb 0f00 	cmp.w	fp, #0
 800e8e0:	d005      	beq.n	800e8ee <_dtoa_r+0x586>
 800e8e2:	45b3      	cmp	fp, r6
 800e8e4:	d003      	beq.n	800e8ee <_dtoa_r+0x586>
 800e8e6:	4659      	mov	r1, fp
 800e8e8:	4648      	mov	r0, r9
 800e8ea:	f001 f883 	bl	800f9f4 <_Bfree>
 800e8ee:	4631      	mov	r1, r6
 800e8f0:	4648      	mov	r0, r9
 800e8f2:	f001 f87f 	bl	800f9f4 <_Bfree>
 800e8f6:	e6fe      	b.n	800e6f6 <_dtoa_r+0x38e>
 800e8f8:	2301      	movs	r3, #1
 800e8fa:	930b      	str	r3, [sp, #44]	; 0x2c
 800e8fc:	e5ec      	b.n	800e4d8 <_dtoa_r+0x170>
 800e8fe:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800e902:	4640      	mov	r0, r8
 800e904:	f7fd f95c 	bl	800bbc0 <__aeabi_i2d>
 800e908:	4602      	mov	r2, r0
 800e90a:	460b      	mov	r3, r1
 800e90c:	4630      	mov	r0, r6
 800e90e:	4639      	mov	r1, r7
 800e910:	f7fd fc24 	bl	800c15c <__aeabi_dcmpeq>
 800e914:	2800      	cmp	r0, #0
 800e916:	f47f adcb 	bne.w	800e4b0 <_dtoa_r+0x148>
 800e91a:	f108 33ff 	add.w	r3, r8, #4294967295
 800e91e:	9304      	str	r3, [sp, #16]
 800e920:	e5c6      	b.n	800e4b0 <_dtoa_r+0x148>
 800e922:	9a05      	ldr	r2, [sp, #20]
 800e924:	9b04      	ldr	r3, [sp, #16]
 800e926:	1ad2      	subs	r2, r2, r3
 800e928:	425b      	negs	r3, r3
 800e92a:	9302      	str	r3, [sp, #8]
 800e92c:	2300      	movs	r3, #0
 800e92e:	9205      	str	r2, [sp, #20]
 800e930:	930a      	str	r3, [sp, #40]	; 0x28
 800e932:	e5e0      	b.n	800e4f6 <_dtoa_r+0x18e>
 800e934:	f1c8 0300 	rsb	r3, r8, #0
 800e938:	9305      	str	r3, [sp, #20]
 800e93a:	f04f 0800 	mov.w	r8, #0
 800e93e:	e5d2      	b.n	800e4e6 <_dtoa_r+0x17e>
 800e940:	9f02      	ldr	r7, [sp, #8]
 800e942:	9d05      	ldr	r5, [sp, #20]
 800e944:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800e946:	e707      	b.n	800e758 <_dtoa_r+0x3f0>
 800e948:	f1c3 0820 	rsb	r8, r3, #32
 800e94c:	fa0a f008 	lsl.w	r0, sl, r8
 800e950:	e57b      	b.n	800e44a <_dtoa_r+0xe2>
 800e952:	900b      	str	r0, [sp, #44]	; 0x2c
 800e954:	e5c0      	b.n	800e4d8 <_dtoa_r+0x170>
 800e956:	bf00      	nop
 800e958:	40240000 	.word	0x40240000
 800e95c:	2300      	movs	r3, #0
 800e95e:	9309      	str	r3, [sp, #36]	; 0x24
 800e960:	9b04      	ldr	r3, [sp, #16]
 800e962:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800e964:	4413      	add	r3, r2
 800e966:	930c      	str	r3, [sp, #48]	; 0x30
 800e968:	3301      	adds	r3, #1
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	9306      	str	r3, [sp, #24]
 800e96e:	f340 827d 	ble.w	800ee6c <_dtoa_r+0xb04>
 800e972:	9c06      	ldr	r4, [sp, #24]
 800e974:	4626      	mov	r6, r4
 800e976:	2100      	movs	r1, #0
 800e978:	2e17      	cmp	r6, #23
 800e97a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800e97e:	d90b      	bls.n	800e998 <_dtoa_r+0x630>
 800e980:	2201      	movs	r2, #1
 800e982:	2304      	movs	r3, #4
 800e984:	005b      	lsls	r3, r3, #1
 800e986:	f103 0014 	add.w	r0, r3, #20
 800e98a:	42b0      	cmp	r0, r6
 800e98c:	4611      	mov	r1, r2
 800e98e:	f102 0201 	add.w	r2, r2, #1
 800e992:	d9f7      	bls.n	800e984 <_dtoa_r+0x61c>
 800e994:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800e998:	4648      	mov	r0, r9
 800e99a:	f001 f805 	bl	800f9a8 <_Balloc>
 800e99e:	2c0e      	cmp	r4, #14
 800e9a0:	9007      	str	r0, [sp, #28]
 800e9a2:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800e9a6:	f63f ade5 	bhi.w	800e574 <_dtoa_r+0x20c>
 800e9aa:	2d00      	cmp	r5, #0
 800e9ac:	f43f ade2 	beq.w	800e574 <_dtoa_r+0x20c>
 800e9b0:	9904      	ldr	r1, [sp, #16]
 800e9b2:	2900      	cmp	r1, #0
 800e9b4:	e9cd ab0e 	strd	sl, fp, [sp, #56]	; 0x38
 800e9b8:	f340 829a 	ble.w	800eef0 <_dtoa_r+0xb88>
 800e9bc:	4b90      	ldr	r3, [pc, #576]	; (800ec00 <_dtoa_r+0x898>)
 800e9be:	f001 020f 	and.w	r2, r1, #15
 800e9c2:	110e      	asrs	r6, r1, #4
 800e9c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e9c8:	06f0      	lsls	r0, r6, #27
 800e9ca:	e9d3 4500 	ldrd	r4, r5, [r3]
 800e9ce:	f140 8246 	bpl.w	800ee5e <_dtoa_r+0xaf6>
 800e9d2:	4b8c      	ldr	r3, [pc, #560]	; (800ec04 <_dtoa_r+0x89c>)
 800e9d4:	4650      	mov	r0, sl
 800e9d6:	4659      	mov	r1, fp
 800e9d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e9dc:	f7fd fa80 	bl	800bee0 <__aeabi_ddiv>
 800e9e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e9e4:	f006 060f 	and.w	r6, r6, #15
 800e9e8:	f04f 0a03 	mov.w	sl, #3
 800e9ec:	b186      	cbz	r6, 800ea10 <_dtoa_r+0x6a8>
 800e9ee:	4f85      	ldr	r7, [pc, #532]	; (800ec04 <_dtoa_r+0x89c>)
 800e9f0:	07f1      	lsls	r1, r6, #31
 800e9f2:	d509      	bpl.n	800ea08 <_dtoa_r+0x6a0>
 800e9f4:	4620      	mov	r0, r4
 800e9f6:	4629      	mov	r1, r5
 800e9f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e9fc:	f7fd f946 	bl	800bc8c <__aeabi_dmul>
 800ea00:	f10a 0a01 	add.w	sl, sl, #1
 800ea04:	4604      	mov	r4, r0
 800ea06:	460d      	mov	r5, r1
 800ea08:	1076      	asrs	r6, r6, #1
 800ea0a:	f107 0708 	add.w	r7, r7, #8
 800ea0e:	d1ef      	bne.n	800e9f0 <_dtoa_r+0x688>
 800ea10:	4622      	mov	r2, r4
 800ea12:	462b      	mov	r3, r5
 800ea14:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ea18:	f7fd fa62 	bl	800bee0 <__aeabi_ddiv>
 800ea1c:	4606      	mov	r6, r0
 800ea1e:	460f      	mov	r7, r1
 800ea20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea22:	b143      	cbz	r3, 800ea36 <_dtoa_r+0x6ce>
 800ea24:	2200      	movs	r2, #0
 800ea26:	4b78      	ldr	r3, [pc, #480]	; (800ec08 <_dtoa_r+0x8a0>)
 800ea28:	4630      	mov	r0, r6
 800ea2a:	4639      	mov	r1, r7
 800ea2c:	f7fd fba0 	bl	800c170 <__aeabi_dcmplt>
 800ea30:	2800      	cmp	r0, #0
 800ea32:	f040 831a 	bne.w	800f06a <_dtoa_r+0xd02>
 800ea36:	4650      	mov	r0, sl
 800ea38:	f7fd f8c2 	bl	800bbc0 <__aeabi_i2d>
 800ea3c:	4632      	mov	r2, r6
 800ea3e:	463b      	mov	r3, r7
 800ea40:	f7fd f924 	bl	800bc8c <__aeabi_dmul>
 800ea44:	4b71      	ldr	r3, [pc, #452]	; (800ec0c <_dtoa_r+0x8a4>)
 800ea46:	2200      	movs	r2, #0
 800ea48:	f7fc ff6e 	bl	800b928 <__adddf3>
 800ea4c:	9b06      	ldr	r3, [sp, #24]
 800ea4e:	4604      	mov	r4, r0
 800ea50:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	f000 81db 	beq.w	800ee10 <_dtoa_r+0xaa8>
 800ea5a:	9b04      	ldr	r3, [sp, #16]
 800ea5c:	9314      	str	r3, [sp, #80]	; 0x50
 800ea5e:	9b06      	ldr	r3, [sp, #24]
 800ea60:	9310      	str	r3, [sp, #64]	; 0x40
 800ea62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	f000 8294 	beq.w	800ef92 <_dtoa_r+0xc2a>
 800ea6a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ea6c:	4b64      	ldr	r3, [pc, #400]	; (800ec00 <_dtoa_r+0x898>)
 800ea6e:	4968      	ldr	r1, [pc, #416]	; (800ec10 <_dtoa_r+0x8a8>)
 800ea70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ea74:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ea78:	2000      	movs	r0, #0
 800ea7a:	f7fd fa31 	bl	800bee0 <__aeabi_ddiv>
 800ea7e:	4622      	mov	r2, r4
 800ea80:	462b      	mov	r3, r5
 800ea82:	f7fc ff4f 	bl	800b924 <__aeabi_dsub>
 800ea86:	4682      	mov	sl, r0
 800ea88:	468b      	mov	fp, r1
 800ea8a:	4630      	mov	r0, r6
 800ea8c:	4639      	mov	r1, r7
 800ea8e:	f7fd fbad 	bl	800c1ec <__aeabi_d2iz>
 800ea92:	4604      	mov	r4, r0
 800ea94:	f7fd f894 	bl	800bbc0 <__aeabi_i2d>
 800ea98:	4602      	mov	r2, r0
 800ea9a:	460b      	mov	r3, r1
 800ea9c:	4630      	mov	r0, r6
 800ea9e:	4639      	mov	r1, r7
 800eaa0:	f7fc ff40 	bl	800b924 <__aeabi_dsub>
 800eaa4:	3430      	adds	r4, #48	; 0x30
 800eaa6:	9d07      	ldr	r5, [sp, #28]
 800eaa8:	b2e4      	uxtb	r4, r4
 800eaaa:	4606      	mov	r6, r0
 800eaac:	460f      	mov	r7, r1
 800eaae:	702c      	strb	r4, [r5, #0]
 800eab0:	4602      	mov	r2, r0
 800eab2:	460b      	mov	r3, r1
 800eab4:	4650      	mov	r0, sl
 800eab6:	4659      	mov	r1, fp
 800eab8:	3501      	adds	r5, #1
 800eaba:	f7fd fb77 	bl	800c1ac <__aeabi_dcmpgt>
 800eabe:	2800      	cmp	r0, #0
 800eac0:	d150      	bne.n	800eb64 <_dtoa_r+0x7fc>
 800eac2:	4632      	mov	r2, r6
 800eac4:	463b      	mov	r3, r7
 800eac6:	2000      	movs	r0, #0
 800eac8:	494f      	ldr	r1, [pc, #316]	; (800ec08 <_dtoa_r+0x8a0>)
 800eaca:	f7fc ff2b 	bl	800b924 <__aeabi_dsub>
 800eace:	4602      	mov	r2, r0
 800ead0:	460b      	mov	r3, r1
 800ead2:	4650      	mov	r0, sl
 800ead4:	4659      	mov	r1, fp
 800ead6:	f7fd fb69 	bl	800c1ac <__aeabi_dcmpgt>
 800eada:	2800      	cmp	r0, #0
 800eadc:	f040 8308 	bne.w	800f0f0 <_dtoa_r+0xd88>
 800eae0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800eae2:	2a01      	cmp	r2, #1
 800eae4:	f340 81f7 	ble.w	800eed6 <_dtoa_r+0xb6e>
 800eae8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800eaea:	9a07      	ldr	r2, [sp, #28]
 800eaec:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800eaf0:	4413      	add	r3, r2
 800eaf2:	4698      	mov	r8, r3
 800eaf4:	e00d      	b.n	800eb12 <_dtoa_r+0x7aa>
 800eaf6:	2000      	movs	r0, #0
 800eaf8:	4943      	ldr	r1, [pc, #268]	; (800ec08 <_dtoa_r+0x8a0>)
 800eafa:	f7fc ff13 	bl	800b924 <__aeabi_dsub>
 800eafe:	4652      	mov	r2, sl
 800eb00:	465b      	mov	r3, fp
 800eb02:	f7fd fb35 	bl	800c170 <__aeabi_dcmplt>
 800eb06:	2800      	cmp	r0, #0
 800eb08:	f040 82f2 	bne.w	800f0f0 <_dtoa_r+0xd88>
 800eb0c:	4545      	cmp	r5, r8
 800eb0e:	f000 81e0 	beq.w	800eed2 <_dtoa_r+0xb6a>
 800eb12:	4650      	mov	r0, sl
 800eb14:	4659      	mov	r1, fp
 800eb16:	2200      	movs	r2, #0
 800eb18:	4b3e      	ldr	r3, [pc, #248]	; (800ec14 <_dtoa_r+0x8ac>)
 800eb1a:	f7fd f8b7 	bl	800bc8c <__aeabi_dmul>
 800eb1e:	2200      	movs	r2, #0
 800eb20:	4b3c      	ldr	r3, [pc, #240]	; (800ec14 <_dtoa_r+0x8ac>)
 800eb22:	4682      	mov	sl, r0
 800eb24:	468b      	mov	fp, r1
 800eb26:	4630      	mov	r0, r6
 800eb28:	4639      	mov	r1, r7
 800eb2a:	f7fd f8af 	bl	800bc8c <__aeabi_dmul>
 800eb2e:	460f      	mov	r7, r1
 800eb30:	4606      	mov	r6, r0
 800eb32:	f7fd fb5b 	bl	800c1ec <__aeabi_d2iz>
 800eb36:	4604      	mov	r4, r0
 800eb38:	f7fd f842 	bl	800bbc0 <__aeabi_i2d>
 800eb3c:	4602      	mov	r2, r0
 800eb3e:	460b      	mov	r3, r1
 800eb40:	4630      	mov	r0, r6
 800eb42:	4639      	mov	r1, r7
 800eb44:	f7fc feee 	bl	800b924 <__aeabi_dsub>
 800eb48:	3430      	adds	r4, #48	; 0x30
 800eb4a:	b2e4      	uxtb	r4, r4
 800eb4c:	4652      	mov	r2, sl
 800eb4e:	465b      	mov	r3, fp
 800eb50:	f805 4b01 	strb.w	r4, [r5], #1
 800eb54:	4606      	mov	r6, r0
 800eb56:	460f      	mov	r7, r1
 800eb58:	f7fd fb0a 	bl	800c170 <__aeabi_dcmplt>
 800eb5c:	4632      	mov	r2, r6
 800eb5e:	463b      	mov	r3, r7
 800eb60:	2800      	cmp	r0, #0
 800eb62:	d0c8      	beq.n	800eaf6 <_dtoa_r+0x78e>
 800eb64:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800eb66:	9304      	str	r3, [sp, #16]
 800eb68:	e5c5      	b.n	800e6f6 <_dtoa_r+0x38e>
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	9309      	str	r3, [sp, #36]	; 0x24
 800eb6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	f340 8180 	ble.w	800ee76 <_dtoa_r+0xb0e>
 800eb76:	461e      	mov	r6, r3
 800eb78:	461c      	mov	r4, r3
 800eb7a:	930c      	str	r3, [sp, #48]	; 0x30
 800eb7c:	9306      	str	r3, [sp, #24]
 800eb7e:	e6fa      	b.n	800e976 <_dtoa_r+0x60e>
 800eb80:	2301      	movs	r3, #1
 800eb82:	9309      	str	r3, [sp, #36]	; 0x24
 800eb84:	e7f3      	b.n	800eb6e <_dtoa_r+0x806>
 800eb86:	9408      	str	r4, [sp, #32]
 800eb88:	9a02      	ldr	r2, [sp, #8]
 800eb8a:	9908      	ldr	r1, [sp, #32]
 800eb8c:	4648      	mov	r0, r9
 800eb8e:	f001 f86b 	bl	800fc68 <__pow5mult>
 800eb92:	4604      	mov	r4, r0
 800eb94:	e60e      	b.n	800e7b4 <_dtoa_r+0x44c>
 800eb96:	9b06      	ldr	r3, [sp, #24]
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	f73f acfe 	bgt.w	800e59a <_dtoa_r+0x232>
 800eb9e:	f040 814f 	bne.w	800ee40 <_dtoa_r+0xad8>
 800eba2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eba6:	2200      	movs	r2, #0
 800eba8:	4b1b      	ldr	r3, [pc, #108]	; (800ec18 <_dtoa_r+0x8b0>)
 800ebaa:	f7fd f86f 	bl	800bc8c <__aeabi_dmul>
 800ebae:	465b      	mov	r3, fp
 800ebb0:	4652      	mov	r2, sl
 800ebb2:	f7fd faf1 	bl	800c198 <__aeabi_dcmpge>
 800ebb6:	9b06      	ldr	r3, [sp, #24]
 800ebb8:	9302      	str	r3, [sp, #8]
 800ebba:	461e      	mov	r6, r3
 800ebbc:	2800      	cmp	r0, #0
 800ebbe:	f000 80ea 	beq.w	800ed96 <_dtoa_r+0xa2e>
 800ebc2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ebc4:	9d07      	ldr	r5, [sp, #28]
 800ebc6:	43db      	mvns	r3, r3
 800ebc8:	9304      	str	r3, [sp, #16]
 800ebca:	9902      	ldr	r1, [sp, #8]
 800ebcc:	4648      	mov	r0, r9
 800ebce:	f000 ff11 	bl	800f9f4 <_Bfree>
 800ebd2:	2e00      	cmp	r6, #0
 800ebd4:	f43f ad8f 	beq.w	800e6f6 <_dtoa_r+0x38e>
 800ebd8:	e689      	b.n	800e8ee <_dtoa_r+0x586>
 800ebda:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ebdc:	2a00      	cmp	r2, #0
 800ebde:	f000 8238 	beq.w	800f052 <_dtoa_r+0xcea>
 800ebe2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ebe6:	9f02      	ldr	r7, [sp, #8]
 800ebe8:	9d05      	ldr	r5, [sp, #20]
 800ebea:	e5ac      	b.n	800e746 <_dtoa_r+0x3de>
 800ebec:	201c      	movs	r0, #28
 800ebee:	e60a      	b.n	800e806 <_dtoa_r+0x49e>
 800ebf0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ebf2:	2b01      	cmp	r3, #1
 800ebf4:	f340 8280 	ble.w	800f0f8 <_dtoa_r+0xd90>
 800ebf8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800ebfa:	2001      	movs	r0, #1
 800ebfc:	e5f7      	b.n	800e7ee <_dtoa_r+0x486>
 800ebfe:	bf00      	nop
 800ec00:	080126c0 	.word	0x080126c0
 800ec04:	08012788 	.word	0x08012788
 800ec08:	3ff00000 	.word	0x3ff00000
 800ec0c:	401c0000 	.word	0x401c0000
 800ec10:	3fe00000 	.word	0x3fe00000
 800ec14:	40240000 	.word	0x40240000
 800ec18:	40140000 	.word	0x40140000
 800ec1c:	4631      	mov	r1, r6
 800ec1e:	2300      	movs	r3, #0
 800ec20:	220a      	movs	r2, #10
 800ec22:	4648      	mov	r0, r9
 800ec24:	f000 fef0 	bl	800fa08 <__multadd>
 800ec28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	4606      	mov	r6, r0
 800ec2e:	f340 828d 	ble.w	800f14c <_dtoa_r+0xde4>
 800ec32:	9306      	str	r3, [sp, #24]
 800ec34:	2d00      	cmp	r5, #0
 800ec36:	dd05      	ble.n	800ec44 <_dtoa_r+0x8dc>
 800ec38:	4631      	mov	r1, r6
 800ec3a:	462a      	mov	r2, r5
 800ec3c:	4648      	mov	r0, r9
 800ec3e:	f001 f863 	bl	800fd08 <__lshift>
 800ec42:	4606      	mov	r6, r0
 800ec44:	2f00      	cmp	r7, #0
 800ec46:	f040 817c 	bne.w	800ef42 <_dtoa_r+0xbda>
 800ec4a:	46b0      	mov	r8, r6
 800ec4c:	9b06      	ldr	r3, [sp, #24]
 800ec4e:	9a07      	ldr	r2, [sp, #28]
 800ec50:	3b01      	subs	r3, #1
 800ec52:	18d3      	adds	r3, r2, r3
 800ec54:	9308      	str	r3, [sp, #32]
 800ec56:	f00a 0301 	and.w	r3, sl, #1
 800ec5a:	9309      	str	r3, [sp, #36]	; 0x24
 800ec5c:	4617      	mov	r7, r2
 800ec5e:	f8dd b008 	ldr.w	fp, [sp, #8]
 800ec62:	4620      	mov	r0, r4
 800ec64:	4659      	mov	r1, fp
 800ec66:	f7ff faeb 	bl	800e240 <quorem>
 800ec6a:	4631      	mov	r1, r6
 800ec6c:	4605      	mov	r5, r0
 800ec6e:	4620      	mov	r0, r4
 800ec70:	f001 f8a2 	bl	800fdb8 <__mcmp>
 800ec74:	4642      	mov	r2, r8
 800ec76:	4659      	mov	r1, fp
 800ec78:	4682      	mov	sl, r0
 800ec7a:	4648      	mov	r0, r9
 800ec7c:	f001 f8be 	bl	800fdfc <__mdiff>
 800ec80:	68c2      	ldr	r2, [r0, #12]
 800ec82:	4683      	mov	fp, r0
 800ec84:	f105 0330 	add.w	r3, r5, #48	; 0x30
 800ec88:	2a00      	cmp	r2, #0
 800ec8a:	d149      	bne.n	800ed20 <_dtoa_r+0x9b8>
 800ec8c:	4601      	mov	r1, r0
 800ec8e:	4620      	mov	r0, r4
 800ec90:	9306      	str	r3, [sp, #24]
 800ec92:	f001 f891 	bl	800fdb8 <__mcmp>
 800ec96:	4659      	mov	r1, fp
 800ec98:	9005      	str	r0, [sp, #20]
 800ec9a:	4648      	mov	r0, r9
 800ec9c:	f000 feaa 	bl	800f9f4 <_Bfree>
 800eca0:	9a05      	ldr	r2, [sp, #20]
 800eca2:	9b06      	ldr	r3, [sp, #24]
 800eca4:	b92a      	cbnz	r2, 800ecb2 <_dtoa_r+0x94a>
 800eca6:	9922      	ldr	r1, [sp, #136]	; 0x88
 800eca8:	b919      	cbnz	r1, 800ecb2 <_dtoa_r+0x94a>
 800ecaa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ecac:	2900      	cmp	r1, #0
 800ecae:	f000 8235 	beq.w	800f11c <_dtoa_r+0xdb4>
 800ecb2:	f1ba 0f00 	cmp.w	sl, #0
 800ecb6:	f2c0 80e3 	blt.w	800ee80 <_dtoa_r+0xb18>
 800ecba:	d105      	bne.n	800ecc8 <_dtoa_r+0x960>
 800ecbc:	9922      	ldr	r1, [sp, #136]	; 0x88
 800ecbe:	b919      	cbnz	r1, 800ecc8 <_dtoa_r+0x960>
 800ecc0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ecc2:	2900      	cmp	r1, #0
 800ecc4:	f000 80dc 	beq.w	800ee80 <_dtoa_r+0xb18>
 800ecc8:	2a00      	cmp	r2, #0
 800ecca:	f300 814e 	bgt.w	800ef6a <_dtoa_r+0xc02>
 800ecce:	9a08      	ldr	r2, [sp, #32]
 800ecd0:	703b      	strb	r3, [r7, #0]
 800ecd2:	f107 0a01 	add.w	sl, r7, #1
 800ecd6:	4297      	cmp	r7, r2
 800ecd8:	4655      	mov	r5, sl
 800ecda:	f000 8152 	beq.w	800ef82 <_dtoa_r+0xc1a>
 800ecde:	4621      	mov	r1, r4
 800ece0:	2300      	movs	r3, #0
 800ece2:	220a      	movs	r2, #10
 800ece4:	4648      	mov	r0, r9
 800ece6:	f000 fe8f 	bl	800fa08 <__multadd>
 800ecea:	4546      	cmp	r6, r8
 800ecec:	4604      	mov	r4, r0
 800ecee:	4631      	mov	r1, r6
 800ecf0:	f04f 0300 	mov.w	r3, #0
 800ecf4:	f04f 020a 	mov.w	r2, #10
 800ecf8:	4648      	mov	r0, r9
 800ecfa:	d00b      	beq.n	800ed14 <_dtoa_r+0x9ac>
 800ecfc:	f000 fe84 	bl	800fa08 <__multadd>
 800ed00:	4641      	mov	r1, r8
 800ed02:	4606      	mov	r6, r0
 800ed04:	2300      	movs	r3, #0
 800ed06:	220a      	movs	r2, #10
 800ed08:	4648      	mov	r0, r9
 800ed0a:	f000 fe7d 	bl	800fa08 <__multadd>
 800ed0e:	4657      	mov	r7, sl
 800ed10:	4680      	mov	r8, r0
 800ed12:	e7a4      	b.n	800ec5e <_dtoa_r+0x8f6>
 800ed14:	f000 fe78 	bl	800fa08 <__multadd>
 800ed18:	4657      	mov	r7, sl
 800ed1a:	4606      	mov	r6, r0
 800ed1c:	4680      	mov	r8, r0
 800ed1e:	e79e      	b.n	800ec5e <_dtoa_r+0x8f6>
 800ed20:	4601      	mov	r1, r0
 800ed22:	4648      	mov	r0, r9
 800ed24:	9305      	str	r3, [sp, #20]
 800ed26:	f000 fe65 	bl	800f9f4 <_Bfree>
 800ed2a:	2201      	movs	r2, #1
 800ed2c:	9b05      	ldr	r3, [sp, #20]
 800ed2e:	e7c0      	b.n	800ecb2 <_dtoa_r+0x94a>
 800ed30:	9902      	ldr	r1, [sp, #8]
 800ed32:	4620      	mov	r0, r4
 800ed34:	f001 f840 	bl	800fdb8 <__mcmp>
 800ed38:	2800      	cmp	r0, #0
 800ed3a:	f6bf ad7f 	bge.w	800e83c <_dtoa_r+0x4d4>
 800ed3e:	4621      	mov	r1, r4
 800ed40:	9c04      	ldr	r4, [sp, #16]
 800ed42:	2300      	movs	r3, #0
 800ed44:	3c01      	subs	r4, #1
 800ed46:	220a      	movs	r2, #10
 800ed48:	4648      	mov	r0, r9
 800ed4a:	9404      	str	r4, [sp, #16]
 800ed4c:	f000 fe5c 	bl	800fa08 <__multadd>
 800ed50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed52:	4604      	mov	r4, r0
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	f47f af61 	bne.w	800ec1c <_dtoa_r+0x8b4>
 800ed5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	f340 81ed 	ble.w	800f13c <_dtoa_r+0xdd4>
 800ed62:	9306      	str	r3, [sp, #24]
 800ed64:	e572      	b.n	800e84c <_dtoa_r+0x4e4>
 800ed66:	9c08      	ldr	r4, [sp, #32]
 800ed68:	e524      	b.n	800e7b4 <_dtoa_r+0x44c>
 800ed6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ed6c:	2b02      	cmp	r3, #2
 800ed6e:	f77f ad69 	ble.w	800e844 <_dtoa_r+0x4dc>
 800ed72:	9b06      	ldr	r3, [sp, #24]
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	f040 819d 	bne.w	800f0b4 <_dtoa_r+0xd4c>
 800ed7a:	9902      	ldr	r1, [sp, #8]
 800ed7c:	2205      	movs	r2, #5
 800ed7e:	4648      	mov	r0, r9
 800ed80:	f000 fe42 	bl	800fa08 <__multadd>
 800ed84:	4601      	mov	r1, r0
 800ed86:	9002      	str	r0, [sp, #8]
 800ed88:	4620      	mov	r0, r4
 800ed8a:	f001 f815 	bl	800fdb8 <__mcmp>
 800ed8e:	2800      	cmp	r0, #0
 800ed90:	9408      	str	r4, [sp, #32]
 800ed92:	f77f af16 	ble.w	800ebc2 <_dtoa_r+0x85a>
 800ed96:	9a04      	ldr	r2, [sp, #16]
 800ed98:	9907      	ldr	r1, [sp, #28]
 800ed9a:	2331      	movs	r3, #49	; 0x31
 800ed9c:	3201      	adds	r2, #1
 800ed9e:	9204      	str	r2, [sp, #16]
 800eda0:	700b      	strb	r3, [r1, #0]
 800eda2:	1c4d      	adds	r5, r1, #1
 800eda4:	e711      	b.n	800ebca <_dtoa_r+0x862>
 800eda6:	9a04      	ldr	r2, [sp, #16]
 800eda8:	3201      	adds	r2, #1
 800edaa:	9204      	str	r2, [sp, #16]
 800edac:	9a07      	ldr	r2, [sp, #28]
 800edae:	2331      	movs	r3, #49	; 0x31
 800edb0:	7013      	strb	r3, [r2, #0]
 800edb2:	e58c      	b.n	800e8ce <_dtoa_r+0x566>
 800edb4:	2301      	movs	r3, #1
 800edb6:	9309      	str	r3, [sp, #36]	; 0x24
 800edb8:	e5d2      	b.n	800e960 <_dtoa_r+0x5f8>
 800edba:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800edbe:	e49a      	b.n	800e6f6 <_dtoa_r+0x38e>
 800edc0:	f1ba 0f00 	cmp.w	sl, #0
 800edc4:	f47f ad09 	bne.w	800e7da <_dtoa_r+0x472>
 800edc8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800edcc:	2b00      	cmp	r3, #0
 800edce:	f040 813e 	bne.w	800f04e <_dtoa_r+0xce6>
 800edd2:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800edd6:	0d3f      	lsrs	r7, r7, #20
 800edd8:	053f      	lsls	r7, r7, #20
 800edda:	b12f      	cbz	r7, 800ede8 <_dtoa_r+0xa80>
 800eddc:	9b05      	ldr	r3, [sp, #20]
 800edde:	3301      	adds	r3, #1
 800ede0:	9305      	str	r3, [sp, #20]
 800ede2:	f108 0801 	add.w	r8, r8, #1
 800ede6:	2701      	movs	r7, #1
 800ede8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800edea:	2001      	movs	r0, #1
 800edec:	2b00      	cmp	r3, #0
 800edee:	f43f acfe 	beq.w	800e7ee <_dtoa_r+0x486>
 800edf2:	e4f3      	b.n	800e7dc <_dtoa_r+0x474>
 800edf4:	4650      	mov	r0, sl
 800edf6:	f7fc fee3 	bl	800bbc0 <__aeabi_i2d>
 800edfa:	4632      	mov	r2, r6
 800edfc:	463b      	mov	r3, r7
 800edfe:	f7fc ff45 	bl	800bc8c <__aeabi_dmul>
 800ee02:	2200      	movs	r2, #0
 800ee04:	4bbf      	ldr	r3, [pc, #764]	; (800f104 <_dtoa_r+0xd9c>)
 800ee06:	f7fc fd8f 	bl	800b928 <__adddf3>
 800ee0a:	4604      	mov	r4, r0
 800ee0c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800ee10:	4630      	mov	r0, r6
 800ee12:	4639      	mov	r1, r7
 800ee14:	2200      	movs	r2, #0
 800ee16:	4bbc      	ldr	r3, [pc, #752]	; (800f108 <_dtoa_r+0xda0>)
 800ee18:	f7fc fd84 	bl	800b924 <__aeabi_dsub>
 800ee1c:	4622      	mov	r2, r4
 800ee1e:	462b      	mov	r3, r5
 800ee20:	4606      	mov	r6, r0
 800ee22:	460f      	mov	r7, r1
 800ee24:	f7fd f9c2 	bl	800c1ac <__aeabi_dcmpgt>
 800ee28:	2800      	cmp	r0, #0
 800ee2a:	f040 80ae 	bne.w	800ef8a <_dtoa_r+0xc22>
 800ee2e:	4622      	mov	r2, r4
 800ee30:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800ee34:	4630      	mov	r0, r6
 800ee36:	4639      	mov	r1, r7
 800ee38:	f7fd f99a 	bl	800c170 <__aeabi_dcmplt>
 800ee3c:	2800      	cmp	r0, #0
 800ee3e:	d04a      	beq.n	800eed6 <_dtoa_r+0xb6e>
 800ee40:	2300      	movs	r3, #0
 800ee42:	9302      	str	r3, [sp, #8]
 800ee44:	461e      	mov	r6, r3
 800ee46:	e6bc      	b.n	800ebc2 <_dtoa_r+0x85a>
 800ee48:	9807      	ldr	r0, [sp, #28]
 800ee4a:	f7ff babe 	b.w	800e3ca <_dtoa_r+0x62>
 800ee4e:	9b02      	ldr	r3, [sp, #8]
 800ee50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ee52:	9702      	str	r7, [sp, #8]
 800ee54:	1afb      	subs	r3, r7, r3
 800ee56:	441a      	add	r2, r3
 800ee58:	920a      	str	r2, [sp, #40]	; 0x28
 800ee5a:	2700      	movs	r7, #0
 800ee5c:	e46d      	b.n	800e73a <_dtoa_r+0x3d2>
 800ee5e:	ed9d 7b0e 	vldr	d7, [sp, #56]	; 0x38
 800ee62:	f04f 0a02 	mov.w	sl, #2
 800ee66:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800ee6a:	e5bf      	b.n	800e9ec <_dtoa_r+0x684>
 800ee6c:	461c      	mov	r4, r3
 800ee6e:	2100      	movs	r1, #0
 800ee70:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800ee74:	e590      	b.n	800e998 <_dtoa_r+0x630>
 800ee76:	2401      	movs	r4, #1
 800ee78:	9423      	str	r4, [sp, #140]	; 0x8c
 800ee7a:	940c      	str	r4, [sp, #48]	; 0x30
 800ee7c:	9406      	str	r4, [sp, #24]
 800ee7e:	e7f6      	b.n	800ee6e <_dtoa_r+0xb06>
 800ee80:	2a00      	cmp	r2, #0
 800ee82:	469a      	mov	sl, r3
 800ee84:	dd11      	ble.n	800eeaa <_dtoa_r+0xb42>
 800ee86:	4621      	mov	r1, r4
 800ee88:	2201      	movs	r2, #1
 800ee8a:	4648      	mov	r0, r9
 800ee8c:	f000 ff3c 	bl	800fd08 <__lshift>
 800ee90:	9902      	ldr	r1, [sp, #8]
 800ee92:	4604      	mov	r4, r0
 800ee94:	f000 ff90 	bl	800fdb8 <__mcmp>
 800ee98:	2800      	cmp	r0, #0
 800ee9a:	f340 8148 	ble.w	800f12e <_dtoa_r+0xdc6>
 800ee9e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800eea2:	f000 8109 	beq.w	800f0b8 <_dtoa_r+0xd50>
 800eea6:	f105 0a31 	add.w	sl, r5, #49	; 0x31
 800eeaa:	46b3      	mov	fp, r6
 800eeac:	f887 a000 	strb.w	sl, [r7]
 800eeb0:	1c7d      	adds	r5, r7, #1
 800eeb2:	4646      	mov	r6, r8
 800eeb4:	9408      	str	r4, [sp, #32]
 800eeb6:	e50a      	b.n	800e8ce <_dtoa_r+0x566>
 800eeb8:	d104      	bne.n	800eec4 <_dtoa_r+0xb5c>
 800eeba:	f01a 0f01 	tst.w	sl, #1
 800eebe:	d001      	beq.n	800eec4 <_dtoa_r+0xb5c>
 800eec0:	e4f5      	b.n	800e8ae <_dtoa_r+0x546>
 800eec2:	4615      	mov	r5, r2
 800eec4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800eec8:	2b30      	cmp	r3, #48	; 0x30
 800eeca:	f105 32ff 	add.w	r2, r5, #4294967295
 800eece:	d0f8      	beq.n	800eec2 <_dtoa_r+0xb5a>
 800eed0:	e4fd      	b.n	800e8ce <_dtoa_r+0x566>
 800eed2:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 800eed6:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
 800eeda:	f7ff bb4b 	b.w	800e574 <_dtoa_r+0x20c>
 800eede:	9907      	ldr	r1, [sp, #28]
 800eee0:	2230      	movs	r2, #48	; 0x30
 800eee2:	700a      	strb	r2, [r1, #0]
 800eee4:	9a04      	ldr	r2, [sp, #16]
 800eee6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
 800eeea:	3201      	adds	r2, #1
 800eeec:	9204      	str	r2, [sp, #16]
 800eeee:	e400      	b.n	800e6f2 <_dtoa_r+0x38a>
 800eef0:	9b04      	ldr	r3, [sp, #16]
 800eef2:	425c      	negs	r4, r3
 800eef4:	2c00      	cmp	r4, #0
 800eef6:	f000 80b3 	beq.w	800f060 <_dtoa_r+0xcf8>
 800eefa:	4b84      	ldr	r3, [pc, #528]	; (800f10c <_dtoa_r+0xda4>)
 800eefc:	f004 020f 	and.w	r2, r4, #15
 800ef00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ef04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef08:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ef0c:	f7fc febe 	bl	800bc8c <__aeabi_dmul>
 800ef10:	1124      	asrs	r4, r4, #4
 800ef12:	4606      	mov	r6, r0
 800ef14:	460f      	mov	r7, r1
 800ef16:	f000 8116 	beq.w	800f146 <_dtoa_r+0xdde>
 800ef1a:	4d7d      	ldr	r5, [pc, #500]	; (800f110 <_dtoa_r+0xda8>)
 800ef1c:	f04f 0a02 	mov.w	sl, #2
 800ef20:	07e2      	lsls	r2, r4, #31
 800ef22:	d509      	bpl.n	800ef38 <_dtoa_r+0xbd0>
 800ef24:	4630      	mov	r0, r6
 800ef26:	4639      	mov	r1, r7
 800ef28:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ef2c:	f7fc feae 	bl	800bc8c <__aeabi_dmul>
 800ef30:	f10a 0a01 	add.w	sl, sl, #1
 800ef34:	4606      	mov	r6, r0
 800ef36:	460f      	mov	r7, r1
 800ef38:	1064      	asrs	r4, r4, #1
 800ef3a:	f105 0508 	add.w	r5, r5, #8
 800ef3e:	d1ef      	bne.n	800ef20 <_dtoa_r+0xbb8>
 800ef40:	e56e      	b.n	800ea20 <_dtoa_r+0x6b8>
 800ef42:	6871      	ldr	r1, [r6, #4]
 800ef44:	4648      	mov	r0, r9
 800ef46:	f000 fd2f 	bl	800f9a8 <_Balloc>
 800ef4a:	6933      	ldr	r3, [r6, #16]
 800ef4c:	1c9a      	adds	r2, r3, #2
 800ef4e:	4605      	mov	r5, r0
 800ef50:	0092      	lsls	r2, r2, #2
 800ef52:	f106 010c 	add.w	r1, r6, #12
 800ef56:	300c      	adds	r0, #12
 800ef58:	f7fc fbca 	bl	800b6f0 <memcpy>
 800ef5c:	4629      	mov	r1, r5
 800ef5e:	2201      	movs	r2, #1
 800ef60:	4648      	mov	r0, r9
 800ef62:	f000 fed1 	bl	800fd08 <__lshift>
 800ef66:	4680      	mov	r8, r0
 800ef68:	e670      	b.n	800ec4c <_dtoa_r+0x8e4>
 800ef6a:	2b39      	cmp	r3, #57	; 0x39
 800ef6c:	f000 80a4 	beq.w	800f0b8 <_dtoa_r+0xd50>
 800ef70:	f103 0a01 	add.w	sl, r3, #1
 800ef74:	46b3      	mov	fp, r6
 800ef76:	f887 a000 	strb.w	sl, [r7]
 800ef7a:	1c7d      	adds	r5, r7, #1
 800ef7c:	4646      	mov	r6, r8
 800ef7e:	9408      	str	r4, [sp, #32]
 800ef80:	e4a5      	b.n	800e8ce <_dtoa_r+0x566>
 800ef82:	46b3      	mov	fp, r6
 800ef84:	469a      	mov	sl, r3
 800ef86:	4646      	mov	r6, r8
 800ef88:	e485      	b.n	800e896 <_dtoa_r+0x52e>
 800ef8a:	2300      	movs	r3, #0
 800ef8c:	9302      	str	r3, [sp, #8]
 800ef8e:	461e      	mov	r6, r3
 800ef90:	e701      	b.n	800ed96 <_dtoa_r+0xa2e>
 800ef92:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ef94:	495d      	ldr	r1, [pc, #372]	; (800f10c <_dtoa_r+0xda4>)
 800ef96:	1e5a      	subs	r2, r3, #1
 800ef98:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800ef9c:	462b      	mov	r3, r5
 800ef9e:	9215      	str	r2, [sp, #84]	; 0x54
 800efa0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800efa4:	4622      	mov	r2, r4
 800efa6:	f7fc fe71 	bl	800bc8c <__aeabi_dmul>
 800efaa:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800efae:	4639      	mov	r1, r7
 800efb0:	4630      	mov	r0, r6
 800efb2:	f7fd f91b 	bl	800c1ec <__aeabi_d2iz>
 800efb6:	4604      	mov	r4, r0
 800efb8:	f7fc fe02 	bl	800bbc0 <__aeabi_i2d>
 800efbc:	460b      	mov	r3, r1
 800efbe:	4602      	mov	r2, r0
 800efc0:	4639      	mov	r1, r7
 800efc2:	4630      	mov	r0, r6
 800efc4:	f7fc fcae 	bl	800b924 <__aeabi_dsub>
 800efc8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800efca:	460f      	mov	r7, r1
 800efcc:	9907      	ldr	r1, [sp, #28]
 800efce:	3430      	adds	r4, #48	; 0x30
 800efd0:	2b01      	cmp	r3, #1
 800efd2:	4606      	mov	r6, r0
 800efd4:	700c      	strb	r4, [r1, #0]
 800efd6:	f101 0501 	add.w	r5, r1, #1
 800efda:	d020      	beq.n	800f01e <_dtoa_r+0xcb6>
 800efdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800efde:	9a07      	ldr	r2, [sp, #28]
 800efe0:	4413      	add	r3, r2
 800efe2:	469a      	mov	sl, r3
 800efe4:	46ab      	mov	fp, r5
 800efe6:	2200      	movs	r2, #0
 800efe8:	4b4a      	ldr	r3, [pc, #296]	; (800f114 <_dtoa_r+0xdac>)
 800efea:	4630      	mov	r0, r6
 800efec:	4639      	mov	r1, r7
 800efee:	f7fc fe4d 	bl	800bc8c <__aeabi_dmul>
 800eff2:	460f      	mov	r7, r1
 800eff4:	4606      	mov	r6, r0
 800eff6:	f7fd f8f9 	bl	800c1ec <__aeabi_d2iz>
 800effa:	4604      	mov	r4, r0
 800effc:	f7fc fde0 	bl	800bbc0 <__aeabi_i2d>
 800f000:	3430      	adds	r4, #48	; 0x30
 800f002:	4602      	mov	r2, r0
 800f004:	460b      	mov	r3, r1
 800f006:	4630      	mov	r0, r6
 800f008:	4639      	mov	r1, r7
 800f00a:	f7fc fc8b 	bl	800b924 <__aeabi_dsub>
 800f00e:	f80b 4b01 	strb.w	r4, [fp], #1
 800f012:	45da      	cmp	sl, fp
 800f014:	4606      	mov	r6, r0
 800f016:	460f      	mov	r7, r1
 800f018:	d1e5      	bne.n	800efe6 <_dtoa_r+0xc7e>
 800f01a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f01c:	441d      	add	r5, r3
 800f01e:	2200      	movs	r2, #0
 800f020:	4b3d      	ldr	r3, [pc, #244]	; (800f118 <_dtoa_r+0xdb0>)
 800f022:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800f026:	f7fc fc7f 	bl	800b928 <__adddf3>
 800f02a:	4632      	mov	r2, r6
 800f02c:	463b      	mov	r3, r7
 800f02e:	f7fd f89f 	bl	800c170 <__aeabi_dcmplt>
 800f032:	2800      	cmp	r0, #0
 800f034:	d048      	beq.n	800f0c8 <_dtoa_r+0xd60>
 800f036:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f038:	9304      	str	r3, [sp, #16]
 800f03a:	f815 4c01 	ldrb.w	r4, [r5, #-1]
 800f03e:	f7ff bb4c 	b.w	800e6da <_dtoa_r+0x372>
 800f042:	9b05      	ldr	r3, [sp, #20]
 800f044:	9a06      	ldr	r2, [sp, #24]
 800f046:	1a9d      	subs	r5, r3, r2
 800f048:	2300      	movs	r3, #0
 800f04a:	f7ff bb7c 	b.w	800e746 <_dtoa_r+0x3de>
 800f04e:	2700      	movs	r7, #0
 800f050:	e6ca      	b.n	800ede8 <_dtoa_r+0xa80>
 800f052:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f054:	9f02      	ldr	r7, [sp, #8]
 800f056:	9d05      	ldr	r5, [sp, #20]
 800f058:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f05c:	f7ff bb73 	b.w	800e746 <_dtoa_r+0x3de>
 800f060:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
 800f064:	f04f 0a02 	mov.w	sl, #2
 800f068:	e4da      	b.n	800ea20 <_dtoa_r+0x6b8>
 800f06a:	9b06      	ldr	r3, [sp, #24]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	f43f aec1 	beq.w	800edf4 <_dtoa_r+0xa8c>
 800f072:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f074:	2b00      	cmp	r3, #0
 800f076:	f77f af2e 	ble.w	800eed6 <_dtoa_r+0xb6e>
 800f07a:	2200      	movs	r2, #0
 800f07c:	4b25      	ldr	r3, [pc, #148]	; (800f114 <_dtoa_r+0xdac>)
 800f07e:	4630      	mov	r0, r6
 800f080:	4639      	mov	r1, r7
 800f082:	f7fc fe03 	bl	800bc8c <__aeabi_dmul>
 800f086:	4606      	mov	r6, r0
 800f088:	460f      	mov	r7, r1
 800f08a:	f10a 0001 	add.w	r0, sl, #1
 800f08e:	f7fc fd97 	bl	800bbc0 <__aeabi_i2d>
 800f092:	4632      	mov	r2, r6
 800f094:	463b      	mov	r3, r7
 800f096:	f7fc fdf9 	bl	800bc8c <__aeabi_dmul>
 800f09a:	2200      	movs	r2, #0
 800f09c:	4b19      	ldr	r3, [pc, #100]	; (800f104 <_dtoa_r+0xd9c>)
 800f09e:	f7fc fc43 	bl	800b928 <__adddf3>
 800f0a2:	9a04      	ldr	r2, [sp, #16]
 800f0a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f0a6:	9310      	str	r3, [sp, #64]	; 0x40
 800f0a8:	3a01      	subs	r2, #1
 800f0aa:	4604      	mov	r4, r0
 800f0ac:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800f0b0:	9214      	str	r2, [sp, #80]	; 0x50
 800f0b2:	e4d6      	b.n	800ea62 <_dtoa_r+0x6fa>
 800f0b4:	9408      	str	r4, [sp, #32]
 800f0b6:	e584      	b.n	800ebc2 <_dtoa_r+0x85a>
 800f0b8:	2239      	movs	r2, #57	; 0x39
 800f0ba:	46b3      	mov	fp, r6
 800f0bc:	9408      	str	r4, [sp, #32]
 800f0be:	4646      	mov	r6, r8
 800f0c0:	703a      	strb	r2, [r7, #0]
 800f0c2:	1c7d      	adds	r5, r7, #1
 800f0c4:	f7ff bbf5 	b.w	800e8b2 <_dtoa_r+0x54a>
 800f0c8:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800f0cc:	2000      	movs	r0, #0
 800f0ce:	4912      	ldr	r1, [pc, #72]	; (800f118 <_dtoa_r+0xdb0>)
 800f0d0:	f7fc fc28 	bl	800b924 <__aeabi_dsub>
 800f0d4:	4632      	mov	r2, r6
 800f0d6:	463b      	mov	r3, r7
 800f0d8:	f7fd f868 	bl	800c1ac <__aeabi_dcmpgt>
 800f0dc:	b908      	cbnz	r0, 800f0e2 <_dtoa_r+0xd7a>
 800f0de:	e6fa      	b.n	800eed6 <_dtoa_r+0xb6e>
 800f0e0:	4615      	mov	r5, r2
 800f0e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f0e6:	2b30      	cmp	r3, #48	; 0x30
 800f0e8:	f105 32ff 	add.w	r2, r5, #4294967295
 800f0ec:	d0f8      	beq.n	800f0e0 <_dtoa_r+0xd78>
 800f0ee:	e539      	b.n	800eb64 <_dtoa_r+0x7fc>
 800f0f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f0f2:	9304      	str	r3, [sp, #16]
 800f0f4:	f7ff baf1 	b.w	800e6da <_dtoa_r+0x372>
 800f0f8:	f1ba 0f00 	cmp.w	sl, #0
 800f0fc:	f47f ad7c 	bne.w	800ebf8 <_dtoa_r+0x890>
 800f100:	e662      	b.n	800edc8 <_dtoa_r+0xa60>
 800f102:	bf00      	nop
 800f104:	401c0000 	.word	0x401c0000
 800f108:	40140000 	.word	0x40140000
 800f10c:	080126c0 	.word	0x080126c0
 800f110:	08012788 	.word	0x08012788
 800f114:	40240000 	.word	0x40240000
 800f118:	3fe00000 	.word	0x3fe00000
 800f11c:	2b39      	cmp	r3, #57	; 0x39
 800f11e:	46d3      	mov	fp, sl
 800f120:	469a      	mov	sl, r3
 800f122:	d0c9      	beq.n	800f0b8 <_dtoa_r+0xd50>
 800f124:	f1bb 0f00 	cmp.w	fp, #0
 800f128:	f73f aebd 	bgt.w	800eea6 <_dtoa_r+0xb3e>
 800f12c:	e6bd      	b.n	800eeaa <_dtoa_r+0xb42>
 800f12e:	f47f aebc 	bne.w	800eeaa <_dtoa_r+0xb42>
 800f132:	f01a 0f01 	tst.w	sl, #1
 800f136:	f43f aeb8 	beq.w	800eeaa <_dtoa_r+0xb42>
 800f13a:	e6b0      	b.n	800ee9e <_dtoa_r+0xb36>
 800f13c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f13e:	2b02      	cmp	r3, #2
 800f140:	dc25      	bgt.n	800f18e <_dtoa_r+0xe26>
 800f142:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f144:	e60d      	b.n	800ed62 <_dtoa_r+0x9fa>
 800f146:	f04f 0a02 	mov.w	sl, #2
 800f14a:	e469      	b.n	800ea20 <_dtoa_r+0x6b8>
 800f14c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f14e:	2b02      	cmp	r3, #2
 800f150:	dc1d      	bgt.n	800f18e <_dtoa_r+0xe26>
 800f152:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f154:	e56d      	b.n	800ec32 <_dtoa_r+0x8ca>
 800f156:	2400      	movs	r4, #0
 800f158:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 800f15c:	4621      	mov	r1, r4
 800f15e:	4648      	mov	r0, r9
 800f160:	f000 fc22 	bl	800f9a8 <_Balloc>
 800f164:	f04f 33ff 	mov.w	r3, #4294967295
 800f168:	9306      	str	r3, [sp, #24]
 800f16a:	930c      	str	r3, [sp, #48]	; 0x30
 800f16c:	2301      	movs	r3, #1
 800f16e:	9007      	str	r0, [sp, #28]
 800f170:	9423      	str	r4, [sp, #140]	; 0x8c
 800f172:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800f176:	9309      	str	r3, [sp, #36]	; 0x24
 800f178:	f7ff b9fc 	b.w	800e574 <_dtoa_r+0x20c>
 800f17c:	f43f ab48 	beq.w	800e810 <_dtoa_r+0x4a8>
 800f180:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800f184:	f7ff bb3f 	b.w	800e806 <_dtoa_r+0x49e>
 800f188:	2501      	movs	r5, #1
 800f18a:	f7ff b9bd 	b.w	800e508 <_dtoa_r+0x1a0>
 800f18e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f190:	9306      	str	r3, [sp, #24]
 800f192:	e5ee      	b.n	800ed72 <_dtoa_r+0xa0a>

0800f194 <__libc_fini_array>:
 800f194:	b538      	push	{r3, r4, r5, lr}
 800f196:	4d07      	ldr	r5, [pc, #28]	; (800f1b4 <__libc_fini_array+0x20>)
 800f198:	4c07      	ldr	r4, [pc, #28]	; (800f1b8 <__libc_fini_array+0x24>)
 800f19a:	1b2c      	subs	r4, r5, r4
 800f19c:	10a4      	asrs	r4, r4, #2
 800f19e:	d005      	beq.n	800f1ac <__libc_fini_array+0x18>
 800f1a0:	3c01      	subs	r4, #1
 800f1a2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800f1a6:	4798      	blx	r3
 800f1a8:	2c00      	cmp	r4, #0
 800f1aa:	d1f9      	bne.n	800f1a0 <__libc_fini_array+0xc>
 800f1ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f1b0:	f001 ba78 	b.w	80106a4 <_fini>
 800f1b4:	080127c4 	.word	0x080127c4
 800f1b8:	080127c0 	.word	0x080127c0

0800f1bc <_malloc_trim_r>:
 800f1bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f1be:	4f23      	ldr	r7, [pc, #140]	; (800f24c <_malloc_trim_r+0x90>)
 800f1c0:	460c      	mov	r4, r1
 800f1c2:	4606      	mov	r6, r0
 800f1c4:	f000 fbec 	bl	800f9a0 <__malloc_lock>
 800f1c8:	68bb      	ldr	r3, [r7, #8]
 800f1ca:	685d      	ldr	r5, [r3, #4]
 800f1cc:	f025 0503 	bic.w	r5, r5, #3
 800f1d0:	1b29      	subs	r1, r5, r4
 800f1d2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
 800f1d6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 800f1da:	f021 010f 	bic.w	r1, r1, #15
 800f1de:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 800f1e2:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800f1e6:	db07      	blt.n	800f1f8 <_malloc_trim_r+0x3c>
 800f1e8:	2100      	movs	r1, #0
 800f1ea:	4630      	mov	r0, r6
 800f1ec:	f000 feec 	bl	800ffc8 <_sbrk_r>
 800f1f0:	68bb      	ldr	r3, [r7, #8]
 800f1f2:	442b      	add	r3, r5
 800f1f4:	4298      	cmp	r0, r3
 800f1f6:	d004      	beq.n	800f202 <_malloc_trim_r+0x46>
 800f1f8:	4630      	mov	r0, r6
 800f1fa:	f000 fbd3 	bl	800f9a4 <__malloc_unlock>
 800f1fe:	2000      	movs	r0, #0
 800f200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f202:	4261      	negs	r1, r4
 800f204:	4630      	mov	r0, r6
 800f206:	f000 fedf 	bl	800ffc8 <_sbrk_r>
 800f20a:	3001      	adds	r0, #1
 800f20c:	d00d      	beq.n	800f22a <_malloc_trim_r+0x6e>
 800f20e:	4b10      	ldr	r3, [pc, #64]	; (800f250 <_malloc_trim_r+0x94>)
 800f210:	68ba      	ldr	r2, [r7, #8]
 800f212:	6819      	ldr	r1, [r3, #0]
 800f214:	1b2d      	subs	r5, r5, r4
 800f216:	f045 0501 	orr.w	r5, r5, #1
 800f21a:	4630      	mov	r0, r6
 800f21c:	1b09      	subs	r1, r1, r4
 800f21e:	6055      	str	r5, [r2, #4]
 800f220:	6019      	str	r1, [r3, #0]
 800f222:	f000 fbbf 	bl	800f9a4 <__malloc_unlock>
 800f226:	2001      	movs	r0, #1
 800f228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f22a:	2100      	movs	r1, #0
 800f22c:	4630      	mov	r0, r6
 800f22e:	f000 fecb 	bl	800ffc8 <_sbrk_r>
 800f232:	68ba      	ldr	r2, [r7, #8]
 800f234:	1a83      	subs	r3, r0, r2
 800f236:	2b0f      	cmp	r3, #15
 800f238:	ddde      	ble.n	800f1f8 <_malloc_trim_r+0x3c>
 800f23a:	4c06      	ldr	r4, [pc, #24]	; (800f254 <_malloc_trim_r+0x98>)
 800f23c:	4904      	ldr	r1, [pc, #16]	; (800f250 <_malloc_trim_r+0x94>)
 800f23e:	6824      	ldr	r4, [r4, #0]
 800f240:	f043 0301 	orr.w	r3, r3, #1
 800f244:	1b00      	subs	r0, r0, r4
 800f246:	6053      	str	r3, [r2, #4]
 800f248:	6008      	str	r0, [r1, #0]
 800f24a:	e7d5      	b.n	800f1f8 <_malloc_trim_r+0x3c>
 800f24c:	200004e4 	.word	0x200004e4
 800f250:	20000e44 	.word	0x20000e44
 800f254:	200008f0 	.word	0x200008f0

0800f258 <_free_r>:
 800f258:	2900      	cmp	r1, #0
 800f25a:	d045      	beq.n	800f2e8 <_free_r+0x90>
 800f25c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f260:	460d      	mov	r5, r1
 800f262:	4680      	mov	r8, r0
 800f264:	f000 fb9c 	bl	800f9a0 <__malloc_lock>
 800f268:	f855 7c04 	ldr.w	r7, [r5, #-4]
 800f26c:	496a      	ldr	r1, [pc, #424]	; (800f418 <_free_r+0x1c0>)
 800f26e:	f027 0301 	bic.w	r3, r7, #1
 800f272:	f1a5 0408 	sub.w	r4, r5, #8
 800f276:	18e2      	adds	r2, r4, r3
 800f278:	688e      	ldr	r6, [r1, #8]
 800f27a:	6850      	ldr	r0, [r2, #4]
 800f27c:	42b2      	cmp	r2, r6
 800f27e:	f020 0003 	bic.w	r0, r0, #3
 800f282:	d062      	beq.n	800f34a <_free_r+0xf2>
 800f284:	07fe      	lsls	r6, r7, #31
 800f286:	6050      	str	r0, [r2, #4]
 800f288:	d40b      	bmi.n	800f2a2 <_free_r+0x4a>
 800f28a:	f855 7c08 	ldr.w	r7, [r5, #-8]
 800f28e:	1be4      	subs	r4, r4, r7
 800f290:	f101 0e08 	add.w	lr, r1, #8
 800f294:	68a5      	ldr	r5, [r4, #8]
 800f296:	4575      	cmp	r5, lr
 800f298:	443b      	add	r3, r7
 800f29a:	d06f      	beq.n	800f37c <_free_r+0x124>
 800f29c:	68e7      	ldr	r7, [r4, #12]
 800f29e:	60ef      	str	r7, [r5, #12]
 800f2a0:	60bd      	str	r5, [r7, #8]
 800f2a2:	1815      	adds	r5, r2, r0
 800f2a4:	686d      	ldr	r5, [r5, #4]
 800f2a6:	07ed      	lsls	r5, r5, #31
 800f2a8:	d542      	bpl.n	800f330 <_free_r+0xd8>
 800f2aa:	f043 0201 	orr.w	r2, r3, #1
 800f2ae:	6062      	str	r2, [r4, #4]
 800f2b0:	50e3      	str	r3, [r4, r3]
 800f2b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f2b6:	d218      	bcs.n	800f2ea <_free_r+0x92>
 800f2b8:	08db      	lsrs	r3, r3, #3
 800f2ba:	1c5a      	adds	r2, r3, #1
 800f2bc:	684d      	ldr	r5, [r1, #4]
 800f2be:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
 800f2c2:	60a7      	str	r7, [r4, #8]
 800f2c4:	2001      	movs	r0, #1
 800f2c6:	109b      	asrs	r3, r3, #2
 800f2c8:	fa00 f303 	lsl.w	r3, r0, r3
 800f2cc:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
 800f2d0:	431d      	orrs	r5, r3
 800f2d2:	3808      	subs	r0, #8
 800f2d4:	60e0      	str	r0, [r4, #12]
 800f2d6:	604d      	str	r5, [r1, #4]
 800f2d8:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
 800f2dc:	60fc      	str	r4, [r7, #12]
 800f2de:	4640      	mov	r0, r8
 800f2e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f2e4:	f000 bb5e 	b.w	800f9a4 <__malloc_unlock>
 800f2e8:	4770      	bx	lr
 800f2ea:	0a5a      	lsrs	r2, r3, #9
 800f2ec:	2a04      	cmp	r2, #4
 800f2ee:	d853      	bhi.n	800f398 <_free_r+0x140>
 800f2f0:	099a      	lsrs	r2, r3, #6
 800f2f2:	f102 0739 	add.w	r7, r2, #57	; 0x39
 800f2f6:	007f      	lsls	r7, r7, #1
 800f2f8:	f102 0538 	add.w	r5, r2, #56	; 0x38
 800f2fc:	eb01 0087 	add.w	r0, r1, r7, lsl #2
 800f300:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
 800f304:	4944      	ldr	r1, [pc, #272]	; (800f418 <_free_r+0x1c0>)
 800f306:	3808      	subs	r0, #8
 800f308:	4290      	cmp	r0, r2
 800f30a:	d04d      	beq.n	800f3a8 <_free_r+0x150>
 800f30c:	6851      	ldr	r1, [r2, #4]
 800f30e:	f021 0103 	bic.w	r1, r1, #3
 800f312:	428b      	cmp	r3, r1
 800f314:	d202      	bcs.n	800f31c <_free_r+0xc4>
 800f316:	6892      	ldr	r2, [r2, #8]
 800f318:	4290      	cmp	r0, r2
 800f31a:	d1f7      	bne.n	800f30c <_free_r+0xb4>
 800f31c:	68d0      	ldr	r0, [r2, #12]
 800f31e:	60e0      	str	r0, [r4, #12]
 800f320:	60a2      	str	r2, [r4, #8]
 800f322:	6084      	str	r4, [r0, #8]
 800f324:	60d4      	str	r4, [r2, #12]
 800f326:	4640      	mov	r0, r8
 800f328:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f32c:	f000 bb3a 	b.w	800f9a4 <__malloc_unlock>
 800f330:	6895      	ldr	r5, [r2, #8]
 800f332:	4f3a      	ldr	r7, [pc, #232]	; (800f41c <_free_r+0x1c4>)
 800f334:	42bd      	cmp	r5, r7
 800f336:	4403      	add	r3, r0
 800f338:	d03f      	beq.n	800f3ba <_free_r+0x162>
 800f33a:	68d0      	ldr	r0, [r2, #12]
 800f33c:	60e8      	str	r0, [r5, #12]
 800f33e:	f043 0201 	orr.w	r2, r3, #1
 800f342:	6085      	str	r5, [r0, #8]
 800f344:	6062      	str	r2, [r4, #4]
 800f346:	50e3      	str	r3, [r4, r3]
 800f348:	e7b3      	b.n	800f2b2 <_free_r+0x5a>
 800f34a:	07ff      	lsls	r7, r7, #31
 800f34c:	4403      	add	r3, r0
 800f34e:	d407      	bmi.n	800f360 <_free_r+0x108>
 800f350:	f855 2c08 	ldr.w	r2, [r5, #-8]
 800f354:	1aa4      	subs	r4, r4, r2
 800f356:	4413      	add	r3, r2
 800f358:	68a0      	ldr	r0, [r4, #8]
 800f35a:	68e2      	ldr	r2, [r4, #12]
 800f35c:	60c2      	str	r2, [r0, #12]
 800f35e:	6090      	str	r0, [r2, #8]
 800f360:	4a2f      	ldr	r2, [pc, #188]	; (800f420 <_free_r+0x1c8>)
 800f362:	6812      	ldr	r2, [r2, #0]
 800f364:	f043 0001 	orr.w	r0, r3, #1
 800f368:	4293      	cmp	r3, r2
 800f36a:	6060      	str	r0, [r4, #4]
 800f36c:	608c      	str	r4, [r1, #8]
 800f36e:	d3b6      	bcc.n	800f2de <_free_r+0x86>
 800f370:	4b2c      	ldr	r3, [pc, #176]	; (800f424 <_free_r+0x1cc>)
 800f372:	4640      	mov	r0, r8
 800f374:	6819      	ldr	r1, [r3, #0]
 800f376:	f7ff ff21 	bl	800f1bc <_malloc_trim_r>
 800f37a:	e7b0      	b.n	800f2de <_free_r+0x86>
 800f37c:	1811      	adds	r1, r2, r0
 800f37e:	6849      	ldr	r1, [r1, #4]
 800f380:	07c9      	lsls	r1, r1, #31
 800f382:	d444      	bmi.n	800f40e <_free_r+0x1b6>
 800f384:	6891      	ldr	r1, [r2, #8]
 800f386:	68d2      	ldr	r2, [r2, #12]
 800f388:	60ca      	str	r2, [r1, #12]
 800f38a:	4403      	add	r3, r0
 800f38c:	f043 0001 	orr.w	r0, r3, #1
 800f390:	6091      	str	r1, [r2, #8]
 800f392:	6060      	str	r0, [r4, #4]
 800f394:	50e3      	str	r3, [r4, r3]
 800f396:	e7a2      	b.n	800f2de <_free_r+0x86>
 800f398:	2a14      	cmp	r2, #20
 800f39a:	d817      	bhi.n	800f3cc <_free_r+0x174>
 800f39c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
 800f3a0:	007f      	lsls	r7, r7, #1
 800f3a2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
 800f3a6:	e7a9      	b.n	800f2fc <_free_r+0xa4>
 800f3a8:	10aa      	asrs	r2, r5, #2
 800f3aa:	684b      	ldr	r3, [r1, #4]
 800f3ac:	2501      	movs	r5, #1
 800f3ae:	fa05 f202 	lsl.w	r2, r5, r2
 800f3b2:	4313      	orrs	r3, r2
 800f3b4:	604b      	str	r3, [r1, #4]
 800f3b6:	4602      	mov	r2, r0
 800f3b8:	e7b1      	b.n	800f31e <_free_r+0xc6>
 800f3ba:	f043 0201 	orr.w	r2, r3, #1
 800f3be:	614c      	str	r4, [r1, #20]
 800f3c0:	610c      	str	r4, [r1, #16]
 800f3c2:	60e5      	str	r5, [r4, #12]
 800f3c4:	60a5      	str	r5, [r4, #8]
 800f3c6:	6062      	str	r2, [r4, #4]
 800f3c8:	50e3      	str	r3, [r4, r3]
 800f3ca:	e788      	b.n	800f2de <_free_r+0x86>
 800f3cc:	2a54      	cmp	r2, #84	; 0x54
 800f3ce:	d806      	bhi.n	800f3de <_free_r+0x186>
 800f3d0:	0b1a      	lsrs	r2, r3, #12
 800f3d2:	f102 076f 	add.w	r7, r2, #111	; 0x6f
 800f3d6:	007f      	lsls	r7, r7, #1
 800f3d8:	f102 056e 	add.w	r5, r2, #110	; 0x6e
 800f3dc:	e78e      	b.n	800f2fc <_free_r+0xa4>
 800f3de:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800f3e2:	d806      	bhi.n	800f3f2 <_free_r+0x19a>
 800f3e4:	0bda      	lsrs	r2, r3, #15
 800f3e6:	f102 0778 	add.w	r7, r2, #120	; 0x78
 800f3ea:	007f      	lsls	r7, r7, #1
 800f3ec:	f102 0577 	add.w	r5, r2, #119	; 0x77
 800f3f0:	e784      	b.n	800f2fc <_free_r+0xa4>
 800f3f2:	f240 5054 	movw	r0, #1364	; 0x554
 800f3f6:	4282      	cmp	r2, r0
 800f3f8:	d806      	bhi.n	800f408 <_free_r+0x1b0>
 800f3fa:	0c9a      	lsrs	r2, r3, #18
 800f3fc:	f102 077d 	add.w	r7, r2, #125	; 0x7d
 800f400:	007f      	lsls	r7, r7, #1
 800f402:	f102 057c 	add.w	r5, r2, #124	; 0x7c
 800f406:	e779      	b.n	800f2fc <_free_r+0xa4>
 800f408:	27fe      	movs	r7, #254	; 0xfe
 800f40a:	257e      	movs	r5, #126	; 0x7e
 800f40c:	e776      	b.n	800f2fc <_free_r+0xa4>
 800f40e:	f043 0201 	orr.w	r2, r3, #1
 800f412:	6062      	str	r2, [r4, #4]
 800f414:	50e3      	str	r3, [r4, r3]
 800f416:	e762      	b.n	800f2de <_free_r+0x86>
 800f418:	200004e4 	.word	0x200004e4
 800f41c:	200004ec 	.word	0x200004ec
 800f420:	200008ec 	.word	0x200008ec
 800f424:	20000e40 	.word	0x20000e40

0800f428 <_localeconv_r>:
 800f428:	4800      	ldr	r0, [pc, #0]	; (800f42c <_localeconv_r+0x4>)
 800f42a:	4770      	bx	lr
 800f42c:	200004ac 	.word	0x200004ac

0800f430 <_malloc_r>:
 800f430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f434:	f101 050b 	add.w	r5, r1, #11
 800f438:	2d16      	cmp	r5, #22
 800f43a:	b083      	sub	sp, #12
 800f43c:	4606      	mov	r6, r0
 800f43e:	f240 809f 	bls.w	800f580 <_malloc_r+0x150>
 800f442:	f035 0507 	bics.w	r5, r5, #7
 800f446:	f100 80bf 	bmi.w	800f5c8 <_malloc_r+0x198>
 800f44a:	42a9      	cmp	r1, r5
 800f44c:	f200 80bc 	bhi.w	800f5c8 <_malloc_r+0x198>
 800f450:	f000 faa6 	bl	800f9a0 <__malloc_lock>
 800f454:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 800f458:	f0c0 829c 	bcc.w	800f994 <_malloc_r+0x564>
 800f45c:	0a6b      	lsrs	r3, r5, #9
 800f45e:	f000 80ba 	beq.w	800f5d6 <_malloc_r+0x1a6>
 800f462:	2b04      	cmp	r3, #4
 800f464:	f200 8183 	bhi.w	800f76e <_malloc_r+0x33e>
 800f468:	09a8      	lsrs	r0, r5, #6
 800f46a:	f100 0e39 	add.w	lr, r0, #57	; 0x39
 800f46e:	ea4f 034e 	mov.w	r3, lr, lsl #1
 800f472:	3038      	adds	r0, #56	; 0x38
 800f474:	4fc4      	ldr	r7, [pc, #784]	; (800f788 <_malloc_r+0x358>)
 800f476:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800f47a:	f1a3 0108 	sub.w	r1, r3, #8
 800f47e:	685c      	ldr	r4, [r3, #4]
 800f480:	42a1      	cmp	r1, r4
 800f482:	d107      	bne.n	800f494 <_malloc_r+0x64>
 800f484:	e0ac      	b.n	800f5e0 <_malloc_r+0x1b0>
 800f486:	2a00      	cmp	r2, #0
 800f488:	f280 80ac 	bge.w	800f5e4 <_malloc_r+0x1b4>
 800f48c:	68e4      	ldr	r4, [r4, #12]
 800f48e:	42a1      	cmp	r1, r4
 800f490:	f000 80a6 	beq.w	800f5e0 <_malloc_r+0x1b0>
 800f494:	6863      	ldr	r3, [r4, #4]
 800f496:	f023 0303 	bic.w	r3, r3, #3
 800f49a:	1b5a      	subs	r2, r3, r5
 800f49c:	2a0f      	cmp	r2, #15
 800f49e:	ddf2      	ble.n	800f486 <_malloc_r+0x56>
 800f4a0:	49b9      	ldr	r1, [pc, #740]	; (800f788 <_malloc_r+0x358>)
 800f4a2:	693c      	ldr	r4, [r7, #16]
 800f4a4:	f101 0e08 	add.w	lr, r1, #8
 800f4a8:	4574      	cmp	r4, lr
 800f4aa:	f000 81b3 	beq.w	800f814 <_malloc_r+0x3e4>
 800f4ae:	6863      	ldr	r3, [r4, #4]
 800f4b0:	f023 0303 	bic.w	r3, r3, #3
 800f4b4:	1b5a      	subs	r2, r3, r5
 800f4b6:	2a0f      	cmp	r2, #15
 800f4b8:	f300 8199 	bgt.w	800f7ee <_malloc_r+0x3be>
 800f4bc:	2a00      	cmp	r2, #0
 800f4be:	f8c1 e014 	str.w	lr, [r1, #20]
 800f4c2:	f8c1 e010 	str.w	lr, [r1, #16]
 800f4c6:	f280 809e 	bge.w	800f606 <_malloc_r+0x1d6>
 800f4ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f4ce:	f080 8167 	bcs.w	800f7a0 <_malloc_r+0x370>
 800f4d2:	08db      	lsrs	r3, r3, #3
 800f4d4:	f103 0c01 	add.w	ip, r3, #1
 800f4d8:	2201      	movs	r2, #1
 800f4da:	109b      	asrs	r3, r3, #2
 800f4dc:	fa02 f303 	lsl.w	r3, r2, r3
 800f4e0:	684a      	ldr	r2, [r1, #4]
 800f4e2:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
 800f4e6:	f8c4 8008 	str.w	r8, [r4, #8]
 800f4ea:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
 800f4ee:	431a      	orrs	r2, r3
 800f4f0:	f1a9 0308 	sub.w	r3, r9, #8
 800f4f4:	60e3      	str	r3, [r4, #12]
 800f4f6:	604a      	str	r2, [r1, #4]
 800f4f8:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
 800f4fc:	f8c8 400c 	str.w	r4, [r8, #12]
 800f500:	1083      	asrs	r3, r0, #2
 800f502:	2401      	movs	r4, #1
 800f504:	409c      	lsls	r4, r3
 800f506:	4294      	cmp	r4, r2
 800f508:	f200 808a 	bhi.w	800f620 <_malloc_r+0x1f0>
 800f50c:	4214      	tst	r4, r2
 800f50e:	d106      	bne.n	800f51e <_malloc_r+0xee>
 800f510:	f020 0003 	bic.w	r0, r0, #3
 800f514:	0064      	lsls	r4, r4, #1
 800f516:	4214      	tst	r4, r2
 800f518:	f100 0004 	add.w	r0, r0, #4
 800f51c:	d0fa      	beq.n	800f514 <_malloc_r+0xe4>
 800f51e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 800f522:	46cc      	mov	ip, r9
 800f524:	4680      	mov	r8, r0
 800f526:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800f52a:	458c      	cmp	ip, r1
 800f52c:	d107      	bne.n	800f53e <_malloc_r+0x10e>
 800f52e:	e173      	b.n	800f818 <_malloc_r+0x3e8>
 800f530:	2a00      	cmp	r2, #0
 800f532:	f280 8181 	bge.w	800f838 <_malloc_r+0x408>
 800f536:	68c9      	ldr	r1, [r1, #12]
 800f538:	458c      	cmp	ip, r1
 800f53a:	f000 816d 	beq.w	800f818 <_malloc_r+0x3e8>
 800f53e:	684b      	ldr	r3, [r1, #4]
 800f540:	f023 0303 	bic.w	r3, r3, #3
 800f544:	1b5a      	subs	r2, r3, r5
 800f546:	2a0f      	cmp	r2, #15
 800f548:	ddf2      	ble.n	800f530 <_malloc_r+0x100>
 800f54a:	460c      	mov	r4, r1
 800f54c:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 800f550:	f854 8f08 	ldr.w	r8, [r4, #8]!
 800f554:	194b      	adds	r3, r1, r5
 800f556:	f045 0501 	orr.w	r5, r5, #1
 800f55a:	604d      	str	r5, [r1, #4]
 800f55c:	f042 0101 	orr.w	r1, r2, #1
 800f560:	f8c8 c00c 	str.w	ip, [r8, #12]
 800f564:	4630      	mov	r0, r6
 800f566:	f8cc 8008 	str.w	r8, [ip, #8]
 800f56a:	617b      	str	r3, [r7, #20]
 800f56c:	613b      	str	r3, [r7, #16]
 800f56e:	f8c3 e00c 	str.w	lr, [r3, #12]
 800f572:	f8c3 e008 	str.w	lr, [r3, #8]
 800f576:	6059      	str	r1, [r3, #4]
 800f578:	509a      	str	r2, [r3, r2]
 800f57a:	f000 fa13 	bl	800f9a4 <__malloc_unlock>
 800f57e:	e01f      	b.n	800f5c0 <_malloc_r+0x190>
 800f580:	2910      	cmp	r1, #16
 800f582:	d821      	bhi.n	800f5c8 <_malloc_r+0x198>
 800f584:	f000 fa0c 	bl	800f9a0 <__malloc_lock>
 800f588:	2510      	movs	r5, #16
 800f58a:	2306      	movs	r3, #6
 800f58c:	2002      	movs	r0, #2
 800f58e:	4f7e      	ldr	r7, [pc, #504]	; (800f788 <_malloc_r+0x358>)
 800f590:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800f594:	f1a3 0208 	sub.w	r2, r3, #8
 800f598:	685c      	ldr	r4, [r3, #4]
 800f59a:	4294      	cmp	r4, r2
 800f59c:	f000 8145 	beq.w	800f82a <_malloc_r+0x3fa>
 800f5a0:	6863      	ldr	r3, [r4, #4]
 800f5a2:	68e1      	ldr	r1, [r4, #12]
 800f5a4:	68a5      	ldr	r5, [r4, #8]
 800f5a6:	f023 0303 	bic.w	r3, r3, #3
 800f5aa:	4423      	add	r3, r4
 800f5ac:	4630      	mov	r0, r6
 800f5ae:	685a      	ldr	r2, [r3, #4]
 800f5b0:	60e9      	str	r1, [r5, #12]
 800f5b2:	f042 0201 	orr.w	r2, r2, #1
 800f5b6:	608d      	str	r5, [r1, #8]
 800f5b8:	605a      	str	r2, [r3, #4]
 800f5ba:	f000 f9f3 	bl	800f9a4 <__malloc_unlock>
 800f5be:	3408      	adds	r4, #8
 800f5c0:	4620      	mov	r0, r4
 800f5c2:	b003      	add	sp, #12
 800f5c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5c8:	2400      	movs	r4, #0
 800f5ca:	230c      	movs	r3, #12
 800f5cc:	4620      	mov	r0, r4
 800f5ce:	6033      	str	r3, [r6, #0]
 800f5d0:	b003      	add	sp, #12
 800f5d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5d6:	2380      	movs	r3, #128	; 0x80
 800f5d8:	f04f 0e40 	mov.w	lr, #64	; 0x40
 800f5dc:	203f      	movs	r0, #63	; 0x3f
 800f5de:	e749      	b.n	800f474 <_malloc_r+0x44>
 800f5e0:	4670      	mov	r0, lr
 800f5e2:	e75d      	b.n	800f4a0 <_malloc_r+0x70>
 800f5e4:	4423      	add	r3, r4
 800f5e6:	68e1      	ldr	r1, [r4, #12]
 800f5e8:	685a      	ldr	r2, [r3, #4]
 800f5ea:	68a5      	ldr	r5, [r4, #8]
 800f5ec:	f042 0201 	orr.w	r2, r2, #1
 800f5f0:	60e9      	str	r1, [r5, #12]
 800f5f2:	4630      	mov	r0, r6
 800f5f4:	608d      	str	r5, [r1, #8]
 800f5f6:	605a      	str	r2, [r3, #4]
 800f5f8:	f000 f9d4 	bl	800f9a4 <__malloc_unlock>
 800f5fc:	3408      	adds	r4, #8
 800f5fe:	4620      	mov	r0, r4
 800f600:	b003      	add	sp, #12
 800f602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f606:	4423      	add	r3, r4
 800f608:	4630      	mov	r0, r6
 800f60a:	685a      	ldr	r2, [r3, #4]
 800f60c:	f042 0201 	orr.w	r2, r2, #1
 800f610:	605a      	str	r2, [r3, #4]
 800f612:	f000 f9c7 	bl	800f9a4 <__malloc_unlock>
 800f616:	3408      	adds	r4, #8
 800f618:	4620      	mov	r0, r4
 800f61a:	b003      	add	sp, #12
 800f61c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f620:	68bc      	ldr	r4, [r7, #8]
 800f622:	6863      	ldr	r3, [r4, #4]
 800f624:	f023 0803 	bic.w	r8, r3, #3
 800f628:	45a8      	cmp	r8, r5
 800f62a:	d304      	bcc.n	800f636 <_malloc_r+0x206>
 800f62c:	ebc5 0308 	rsb	r3, r5, r8
 800f630:	2b0f      	cmp	r3, #15
 800f632:	f300 808c 	bgt.w	800f74e <_malloc_r+0x31e>
 800f636:	4b55      	ldr	r3, [pc, #340]	; (800f78c <_malloc_r+0x35c>)
 800f638:	f8df 9160 	ldr.w	r9, [pc, #352]	; 800f79c <_malloc_r+0x36c>
 800f63c:	681a      	ldr	r2, [r3, #0]
 800f63e:	f8d9 3000 	ldr.w	r3, [r9]
 800f642:	3301      	adds	r3, #1
 800f644:	442a      	add	r2, r5
 800f646:	eb04 0a08 	add.w	sl, r4, r8
 800f64a:	f000 8160 	beq.w	800f90e <_malloc_r+0x4de>
 800f64e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f652:	320f      	adds	r2, #15
 800f654:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 800f658:	f022 020f 	bic.w	r2, r2, #15
 800f65c:	4611      	mov	r1, r2
 800f65e:	4630      	mov	r0, r6
 800f660:	9201      	str	r2, [sp, #4]
 800f662:	f000 fcb1 	bl	800ffc8 <_sbrk_r>
 800f666:	f1b0 3fff 	cmp.w	r0, #4294967295
 800f66a:	4683      	mov	fp, r0
 800f66c:	9a01      	ldr	r2, [sp, #4]
 800f66e:	f000 8158 	beq.w	800f922 <_malloc_r+0x4f2>
 800f672:	4582      	cmp	sl, r0
 800f674:	f200 80fc 	bhi.w	800f870 <_malloc_r+0x440>
 800f678:	4b45      	ldr	r3, [pc, #276]	; (800f790 <_malloc_r+0x360>)
 800f67a:	6819      	ldr	r1, [r3, #0]
 800f67c:	45da      	cmp	sl, fp
 800f67e:	4411      	add	r1, r2
 800f680:	6019      	str	r1, [r3, #0]
 800f682:	f000 8153 	beq.w	800f92c <_malloc_r+0x4fc>
 800f686:	f8d9 0000 	ldr.w	r0, [r9]
 800f68a:	f8df e110 	ldr.w	lr, [pc, #272]	; 800f79c <_malloc_r+0x36c>
 800f68e:	3001      	adds	r0, #1
 800f690:	bf1b      	ittet	ne
 800f692:	ebca 0a0b 	rsbne	sl, sl, fp
 800f696:	4451      	addne	r1, sl
 800f698:	f8ce b000 	streq.w	fp, [lr]
 800f69c:	6019      	strne	r1, [r3, #0]
 800f69e:	f01b 0107 	ands.w	r1, fp, #7
 800f6a2:	f000 8117 	beq.w	800f8d4 <_malloc_r+0x4a4>
 800f6a6:	f1c1 0008 	rsb	r0, r1, #8
 800f6aa:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 800f6ae:	4483      	add	fp, r0
 800f6b0:	3108      	adds	r1, #8
 800f6b2:	445a      	add	r2, fp
 800f6b4:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800f6b8:	ebc2 0901 	rsb	r9, r2, r1
 800f6bc:	4649      	mov	r1, r9
 800f6be:	4630      	mov	r0, r6
 800f6c0:	9301      	str	r3, [sp, #4]
 800f6c2:	f000 fc81 	bl	800ffc8 <_sbrk_r>
 800f6c6:	1c43      	adds	r3, r0, #1
 800f6c8:	9b01      	ldr	r3, [sp, #4]
 800f6ca:	f000 813f 	beq.w	800f94c <_malloc_r+0x51c>
 800f6ce:	ebcb 0200 	rsb	r2, fp, r0
 800f6d2:	444a      	add	r2, r9
 800f6d4:	f042 0201 	orr.w	r2, r2, #1
 800f6d8:	6819      	ldr	r1, [r3, #0]
 800f6da:	f8c7 b008 	str.w	fp, [r7, #8]
 800f6de:	4449      	add	r1, r9
 800f6e0:	42bc      	cmp	r4, r7
 800f6e2:	f8cb 2004 	str.w	r2, [fp, #4]
 800f6e6:	6019      	str	r1, [r3, #0]
 800f6e8:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 800f790 <_malloc_r+0x360>
 800f6ec:	d016      	beq.n	800f71c <_malloc_r+0x2ec>
 800f6ee:	f1b8 0f0f 	cmp.w	r8, #15
 800f6f2:	f240 80fd 	bls.w	800f8f0 <_malloc_r+0x4c0>
 800f6f6:	6862      	ldr	r2, [r4, #4]
 800f6f8:	f1a8 030c 	sub.w	r3, r8, #12
 800f6fc:	f023 0307 	bic.w	r3, r3, #7
 800f700:	18e0      	adds	r0, r4, r3
 800f702:	f002 0201 	and.w	r2, r2, #1
 800f706:	f04f 0e05 	mov.w	lr, #5
 800f70a:	431a      	orrs	r2, r3
 800f70c:	2b0f      	cmp	r3, #15
 800f70e:	6062      	str	r2, [r4, #4]
 800f710:	f8c0 e004 	str.w	lr, [r0, #4]
 800f714:	f8c0 e008 	str.w	lr, [r0, #8]
 800f718:	f200 811c 	bhi.w	800f954 <_malloc_r+0x524>
 800f71c:	4b1d      	ldr	r3, [pc, #116]	; (800f794 <_malloc_r+0x364>)
 800f71e:	68bc      	ldr	r4, [r7, #8]
 800f720:	681a      	ldr	r2, [r3, #0]
 800f722:	4291      	cmp	r1, r2
 800f724:	bf88      	it	hi
 800f726:	6019      	strhi	r1, [r3, #0]
 800f728:	4b1b      	ldr	r3, [pc, #108]	; (800f798 <_malloc_r+0x368>)
 800f72a:	681a      	ldr	r2, [r3, #0]
 800f72c:	4291      	cmp	r1, r2
 800f72e:	6862      	ldr	r2, [r4, #4]
 800f730:	bf88      	it	hi
 800f732:	6019      	strhi	r1, [r3, #0]
 800f734:	f022 0203 	bic.w	r2, r2, #3
 800f738:	4295      	cmp	r5, r2
 800f73a:	eba2 0305 	sub.w	r3, r2, r5
 800f73e:	d801      	bhi.n	800f744 <_malloc_r+0x314>
 800f740:	2b0f      	cmp	r3, #15
 800f742:	dc04      	bgt.n	800f74e <_malloc_r+0x31e>
 800f744:	4630      	mov	r0, r6
 800f746:	f000 f92d 	bl	800f9a4 <__malloc_unlock>
 800f74a:	2400      	movs	r4, #0
 800f74c:	e738      	b.n	800f5c0 <_malloc_r+0x190>
 800f74e:	1962      	adds	r2, r4, r5
 800f750:	f043 0301 	orr.w	r3, r3, #1
 800f754:	f045 0501 	orr.w	r5, r5, #1
 800f758:	6065      	str	r5, [r4, #4]
 800f75a:	4630      	mov	r0, r6
 800f75c:	60ba      	str	r2, [r7, #8]
 800f75e:	6053      	str	r3, [r2, #4]
 800f760:	f000 f920 	bl	800f9a4 <__malloc_unlock>
 800f764:	3408      	adds	r4, #8
 800f766:	4620      	mov	r0, r4
 800f768:	b003      	add	sp, #12
 800f76a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f76e:	2b14      	cmp	r3, #20
 800f770:	d971      	bls.n	800f856 <_malloc_r+0x426>
 800f772:	2b54      	cmp	r3, #84	; 0x54
 800f774:	f200 80a4 	bhi.w	800f8c0 <_malloc_r+0x490>
 800f778:	0b28      	lsrs	r0, r5, #12
 800f77a:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
 800f77e:	ea4f 034e 	mov.w	r3, lr, lsl #1
 800f782:	306e      	adds	r0, #110	; 0x6e
 800f784:	e676      	b.n	800f474 <_malloc_r+0x44>
 800f786:	bf00      	nop
 800f788:	200004e4 	.word	0x200004e4
 800f78c:	20000e40 	.word	0x20000e40
 800f790:	20000e44 	.word	0x20000e44
 800f794:	20000e3c 	.word	0x20000e3c
 800f798:	20000e38 	.word	0x20000e38
 800f79c:	200008f0 	.word	0x200008f0
 800f7a0:	0a5a      	lsrs	r2, r3, #9
 800f7a2:	2a04      	cmp	r2, #4
 800f7a4:	d95e      	bls.n	800f864 <_malloc_r+0x434>
 800f7a6:	2a14      	cmp	r2, #20
 800f7a8:	f200 80b3 	bhi.w	800f912 <_malloc_r+0x4e2>
 800f7ac:	f102 015c 	add.w	r1, r2, #92	; 0x5c
 800f7b0:	0049      	lsls	r1, r1, #1
 800f7b2:	325b      	adds	r2, #91	; 0x5b
 800f7b4:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
 800f7b8:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800f7bc:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 800f99c <_malloc_r+0x56c>
 800f7c0:	f1ac 0c08 	sub.w	ip, ip, #8
 800f7c4:	458c      	cmp	ip, r1
 800f7c6:	f000 8088 	beq.w	800f8da <_malloc_r+0x4aa>
 800f7ca:	684a      	ldr	r2, [r1, #4]
 800f7cc:	f022 0203 	bic.w	r2, r2, #3
 800f7d0:	4293      	cmp	r3, r2
 800f7d2:	d202      	bcs.n	800f7da <_malloc_r+0x3aa>
 800f7d4:	6889      	ldr	r1, [r1, #8]
 800f7d6:	458c      	cmp	ip, r1
 800f7d8:	d1f7      	bne.n	800f7ca <_malloc_r+0x39a>
 800f7da:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 800f7de:	687a      	ldr	r2, [r7, #4]
 800f7e0:	f8c4 c00c 	str.w	ip, [r4, #12]
 800f7e4:	60a1      	str	r1, [r4, #8]
 800f7e6:	f8cc 4008 	str.w	r4, [ip, #8]
 800f7ea:	60cc      	str	r4, [r1, #12]
 800f7ec:	e688      	b.n	800f500 <_malloc_r+0xd0>
 800f7ee:	1963      	adds	r3, r4, r5
 800f7f0:	f042 0701 	orr.w	r7, r2, #1
 800f7f4:	f045 0501 	orr.w	r5, r5, #1
 800f7f8:	6065      	str	r5, [r4, #4]
 800f7fa:	4630      	mov	r0, r6
 800f7fc:	614b      	str	r3, [r1, #20]
 800f7fe:	610b      	str	r3, [r1, #16]
 800f800:	f8c3 e00c 	str.w	lr, [r3, #12]
 800f804:	f8c3 e008 	str.w	lr, [r3, #8]
 800f808:	605f      	str	r7, [r3, #4]
 800f80a:	509a      	str	r2, [r3, r2]
 800f80c:	3408      	adds	r4, #8
 800f80e:	f000 f8c9 	bl	800f9a4 <__malloc_unlock>
 800f812:	e6d5      	b.n	800f5c0 <_malloc_r+0x190>
 800f814:	684a      	ldr	r2, [r1, #4]
 800f816:	e673      	b.n	800f500 <_malloc_r+0xd0>
 800f818:	f108 0801 	add.w	r8, r8, #1
 800f81c:	f018 0f03 	tst.w	r8, #3
 800f820:	f10c 0c08 	add.w	ip, ip, #8
 800f824:	f47f ae7f 	bne.w	800f526 <_malloc_r+0xf6>
 800f828:	e030      	b.n	800f88c <_malloc_r+0x45c>
 800f82a:	68dc      	ldr	r4, [r3, #12]
 800f82c:	42a3      	cmp	r3, r4
 800f82e:	bf08      	it	eq
 800f830:	3002      	addeq	r0, #2
 800f832:	f43f ae35 	beq.w	800f4a0 <_malloc_r+0x70>
 800f836:	e6b3      	b.n	800f5a0 <_malloc_r+0x170>
 800f838:	440b      	add	r3, r1
 800f83a:	460c      	mov	r4, r1
 800f83c:	685a      	ldr	r2, [r3, #4]
 800f83e:	68c9      	ldr	r1, [r1, #12]
 800f840:	f854 5f08 	ldr.w	r5, [r4, #8]!
 800f844:	f042 0201 	orr.w	r2, r2, #1
 800f848:	605a      	str	r2, [r3, #4]
 800f84a:	4630      	mov	r0, r6
 800f84c:	60e9      	str	r1, [r5, #12]
 800f84e:	608d      	str	r5, [r1, #8]
 800f850:	f000 f8a8 	bl	800f9a4 <__malloc_unlock>
 800f854:	e6b4      	b.n	800f5c0 <_malloc_r+0x190>
 800f856:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
 800f85a:	f103 005b 	add.w	r0, r3, #91	; 0x5b
 800f85e:	ea4f 034e 	mov.w	r3, lr, lsl #1
 800f862:	e607      	b.n	800f474 <_malloc_r+0x44>
 800f864:	099a      	lsrs	r2, r3, #6
 800f866:	f102 0139 	add.w	r1, r2, #57	; 0x39
 800f86a:	0049      	lsls	r1, r1, #1
 800f86c:	3238      	adds	r2, #56	; 0x38
 800f86e:	e7a1      	b.n	800f7b4 <_malloc_r+0x384>
 800f870:	42bc      	cmp	r4, r7
 800f872:	4b4a      	ldr	r3, [pc, #296]	; (800f99c <_malloc_r+0x56c>)
 800f874:	f43f af00 	beq.w	800f678 <_malloc_r+0x248>
 800f878:	689c      	ldr	r4, [r3, #8]
 800f87a:	6862      	ldr	r2, [r4, #4]
 800f87c:	f022 0203 	bic.w	r2, r2, #3
 800f880:	e75a      	b.n	800f738 <_malloc_r+0x308>
 800f882:	f859 3908 	ldr.w	r3, [r9], #-8
 800f886:	4599      	cmp	r9, r3
 800f888:	f040 8082 	bne.w	800f990 <_malloc_r+0x560>
 800f88c:	f010 0f03 	tst.w	r0, #3
 800f890:	f100 30ff 	add.w	r0, r0, #4294967295
 800f894:	d1f5      	bne.n	800f882 <_malloc_r+0x452>
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	ea23 0304 	bic.w	r3, r3, r4
 800f89c:	607b      	str	r3, [r7, #4]
 800f89e:	0064      	lsls	r4, r4, #1
 800f8a0:	429c      	cmp	r4, r3
 800f8a2:	f63f aebd 	bhi.w	800f620 <_malloc_r+0x1f0>
 800f8a6:	2c00      	cmp	r4, #0
 800f8a8:	f43f aeba 	beq.w	800f620 <_malloc_r+0x1f0>
 800f8ac:	421c      	tst	r4, r3
 800f8ae:	4640      	mov	r0, r8
 800f8b0:	f47f ae35 	bne.w	800f51e <_malloc_r+0xee>
 800f8b4:	0064      	lsls	r4, r4, #1
 800f8b6:	421c      	tst	r4, r3
 800f8b8:	f100 0004 	add.w	r0, r0, #4
 800f8bc:	d0fa      	beq.n	800f8b4 <_malloc_r+0x484>
 800f8be:	e62e      	b.n	800f51e <_malloc_r+0xee>
 800f8c0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800f8c4:	d818      	bhi.n	800f8f8 <_malloc_r+0x4c8>
 800f8c6:	0be8      	lsrs	r0, r5, #15
 800f8c8:	f100 0e78 	add.w	lr, r0, #120	; 0x78
 800f8cc:	ea4f 034e 	mov.w	r3, lr, lsl #1
 800f8d0:	3077      	adds	r0, #119	; 0x77
 800f8d2:	e5cf      	b.n	800f474 <_malloc_r+0x44>
 800f8d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800f8d8:	e6eb      	b.n	800f6b2 <_malloc_r+0x282>
 800f8da:	2101      	movs	r1, #1
 800f8dc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f8e0:	1092      	asrs	r2, r2, #2
 800f8e2:	fa01 f202 	lsl.w	r2, r1, r2
 800f8e6:	431a      	orrs	r2, r3
 800f8e8:	f8c8 2004 	str.w	r2, [r8, #4]
 800f8ec:	4661      	mov	r1, ip
 800f8ee:	e777      	b.n	800f7e0 <_malloc_r+0x3b0>
 800f8f0:	2301      	movs	r3, #1
 800f8f2:	f8cb 3004 	str.w	r3, [fp, #4]
 800f8f6:	e725      	b.n	800f744 <_malloc_r+0x314>
 800f8f8:	f240 5254 	movw	r2, #1364	; 0x554
 800f8fc:	4293      	cmp	r3, r2
 800f8fe:	d820      	bhi.n	800f942 <_malloc_r+0x512>
 800f900:	0ca8      	lsrs	r0, r5, #18
 800f902:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
 800f906:	ea4f 034e 	mov.w	r3, lr, lsl #1
 800f90a:	307c      	adds	r0, #124	; 0x7c
 800f90c:	e5b2      	b.n	800f474 <_malloc_r+0x44>
 800f90e:	3210      	adds	r2, #16
 800f910:	e6a4      	b.n	800f65c <_malloc_r+0x22c>
 800f912:	2a54      	cmp	r2, #84	; 0x54
 800f914:	d826      	bhi.n	800f964 <_malloc_r+0x534>
 800f916:	0b1a      	lsrs	r2, r3, #12
 800f918:	f102 016f 	add.w	r1, r2, #111	; 0x6f
 800f91c:	0049      	lsls	r1, r1, #1
 800f91e:	326e      	adds	r2, #110	; 0x6e
 800f920:	e748      	b.n	800f7b4 <_malloc_r+0x384>
 800f922:	68bc      	ldr	r4, [r7, #8]
 800f924:	6862      	ldr	r2, [r4, #4]
 800f926:	f022 0203 	bic.w	r2, r2, #3
 800f92a:	e705      	b.n	800f738 <_malloc_r+0x308>
 800f92c:	f3ca 000b 	ubfx	r0, sl, #0, #12
 800f930:	2800      	cmp	r0, #0
 800f932:	f47f aea8 	bne.w	800f686 <_malloc_r+0x256>
 800f936:	4442      	add	r2, r8
 800f938:	68bb      	ldr	r3, [r7, #8]
 800f93a:	f042 0201 	orr.w	r2, r2, #1
 800f93e:	605a      	str	r2, [r3, #4]
 800f940:	e6ec      	b.n	800f71c <_malloc_r+0x2ec>
 800f942:	23fe      	movs	r3, #254	; 0xfe
 800f944:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
 800f948:	207e      	movs	r0, #126	; 0x7e
 800f94a:	e593      	b.n	800f474 <_malloc_r+0x44>
 800f94c:	2201      	movs	r2, #1
 800f94e:	f04f 0900 	mov.w	r9, #0
 800f952:	e6c1      	b.n	800f6d8 <_malloc_r+0x2a8>
 800f954:	f104 0108 	add.w	r1, r4, #8
 800f958:	4630      	mov	r0, r6
 800f95a:	f7ff fc7d 	bl	800f258 <_free_r>
 800f95e:	f8d9 1000 	ldr.w	r1, [r9]
 800f962:	e6db      	b.n	800f71c <_malloc_r+0x2ec>
 800f964:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800f968:	d805      	bhi.n	800f976 <_malloc_r+0x546>
 800f96a:	0bda      	lsrs	r2, r3, #15
 800f96c:	f102 0178 	add.w	r1, r2, #120	; 0x78
 800f970:	0049      	lsls	r1, r1, #1
 800f972:	3277      	adds	r2, #119	; 0x77
 800f974:	e71e      	b.n	800f7b4 <_malloc_r+0x384>
 800f976:	f240 5154 	movw	r1, #1364	; 0x554
 800f97a:	428a      	cmp	r2, r1
 800f97c:	d805      	bhi.n	800f98a <_malloc_r+0x55a>
 800f97e:	0c9a      	lsrs	r2, r3, #18
 800f980:	f102 017d 	add.w	r1, r2, #125	; 0x7d
 800f984:	0049      	lsls	r1, r1, #1
 800f986:	327c      	adds	r2, #124	; 0x7c
 800f988:	e714      	b.n	800f7b4 <_malloc_r+0x384>
 800f98a:	21fe      	movs	r1, #254	; 0xfe
 800f98c:	227e      	movs	r2, #126	; 0x7e
 800f98e:	e711      	b.n	800f7b4 <_malloc_r+0x384>
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	e784      	b.n	800f89e <_malloc_r+0x46e>
 800f994:	08e8      	lsrs	r0, r5, #3
 800f996:	1c43      	adds	r3, r0, #1
 800f998:	005b      	lsls	r3, r3, #1
 800f99a:	e5f8      	b.n	800f58e <_malloc_r+0x15e>
 800f99c:	200004e4 	.word	0x200004e4

0800f9a0 <__malloc_lock>:
 800f9a0:	4770      	bx	lr
 800f9a2:	bf00      	nop

0800f9a4 <__malloc_unlock>:
 800f9a4:	4770      	bx	lr
 800f9a6:	bf00      	nop

0800f9a8 <_Balloc>:
 800f9a8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800f9aa:	b570      	push	{r4, r5, r6, lr}
 800f9ac:	4605      	mov	r5, r0
 800f9ae:	460c      	mov	r4, r1
 800f9b0:	b14b      	cbz	r3, 800f9c6 <_Balloc+0x1e>
 800f9b2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800f9b6:	b180      	cbz	r0, 800f9da <_Balloc+0x32>
 800f9b8:	6802      	ldr	r2, [r0, #0]
 800f9ba:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800f9be:	2300      	movs	r3, #0
 800f9c0:	6103      	str	r3, [r0, #16]
 800f9c2:	60c3      	str	r3, [r0, #12]
 800f9c4:	bd70      	pop	{r4, r5, r6, pc}
 800f9c6:	2221      	movs	r2, #33	; 0x21
 800f9c8:	2104      	movs	r1, #4
 800f9ca:	f000 fbe1 	bl	8010190 <_calloc_r>
 800f9ce:	64e8      	str	r0, [r5, #76]	; 0x4c
 800f9d0:	4603      	mov	r3, r0
 800f9d2:	2800      	cmp	r0, #0
 800f9d4:	d1ed      	bne.n	800f9b2 <_Balloc+0xa>
 800f9d6:	2000      	movs	r0, #0
 800f9d8:	bd70      	pop	{r4, r5, r6, pc}
 800f9da:	2101      	movs	r1, #1
 800f9dc:	fa01 f604 	lsl.w	r6, r1, r4
 800f9e0:	1d72      	adds	r2, r6, #5
 800f9e2:	4628      	mov	r0, r5
 800f9e4:	0092      	lsls	r2, r2, #2
 800f9e6:	f000 fbd3 	bl	8010190 <_calloc_r>
 800f9ea:	2800      	cmp	r0, #0
 800f9ec:	d0f3      	beq.n	800f9d6 <_Balloc+0x2e>
 800f9ee:	6044      	str	r4, [r0, #4]
 800f9f0:	6086      	str	r6, [r0, #8]
 800f9f2:	e7e4      	b.n	800f9be <_Balloc+0x16>

0800f9f4 <_Bfree>:
 800f9f4:	b131      	cbz	r1, 800fa04 <_Bfree+0x10>
 800f9f6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800f9f8:	684a      	ldr	r2, [r1, #4]
 800f9fa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f9fe:	6008      	str	r0, [r1, #0]
 800fa00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800fa04:	4770      	bx	lr
 800fa06:	bf00      	nop

0800fa08 <__multadd>:
 800fa08:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa0a:	690c      	ldr	r4, [r1, #16]
 800fa0c:	b083      	sub	sp, #12
 800fa0e:	460d      	mov	r5, r1
 800fa10:	4606      	mov	r6, r0
 800fa12:	f101 0e14 	add.w	lr, r1, #20
 800fa16:	2700      	movs	r7, #0
 800fa18:	f8de 0000 	ldr.w	r0, [lr]
 800fa1c:	b281      	uxth	r1, r0
 800fa1e:	fb02 3101 	mla	r1, r2, r1, r3
 800fa22:	0c0b      	lsrs	r3, r1, #16
 800fa24:	0c00      	lsrs	r0, r0, #16
 800fa26:	fb02 3300 	mla	r3, r2, r0, r3
 800fa2a:	b289      	uxth	r1, r1
 800fa2c:	3701      	adds	r7, #1
 800fa2e:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fa32:	42bc      	cmp	r4, r7
 800fa34:	f84e 1b04 	str.w	r1, [lr], #4
 800fa38:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800fa3c:	dcec      	bgt.n	800fa18 <__multadd+0x10>
 800fa3e:	b13b      	cbz	r3, 800fa50 <__multadd+0x48>
 800fa40:	68aa      	ldr	r2, [r5, #8]
 800fa42:	4294      	cmp	r4, r2
 800fa44:	da07      	bge.n	800fa56 <__multadd+0x4e>
 800fa46:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 800fa4a:	3401      	adds	r4, #1
 800fa4c:	6153      	str	r3, [r2, #20]
 800fa4e:	612c      	str	r4, [r5, #16]
 800fa50:	4628      	mov	r0, r5
 800fa52:	b003      	add	sp, #12
 800fa54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa56:	6869      	ldr	r1, [r5, #4]
 800fa58:	9301      	str	r3, [sp, #4]
 800fa5a:	3101      	adds	r1, #1
 800fa5c:	4630      	mov	r0, r6
 800fa5e:	f7ff ffa3 	bl	800f9a8 <_Balloc>
 800fa62:	692a      	ldr	r2, [r5, #16]
 800fa64:	3202      	adds	r2, #2
 800fa66:	f105 010c 	add.w	r1, r5, #12
 800fa6a:	4607      	mov	r7, r0
 800fa6c:	0092      	lsls	r2, r2, #2
 800fa6e:	300c      	adds	r0, #12
 800fa70:	f7fb fe3e 	bl	800b6f0 <memcpy>
 800fa74:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 800fa76:	6869      	ldr	r1, [r5, #4]
 800fa78:	9b01      	ldr	r3, [sp, #4]
 800fa7a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800fa7e:	6028      	str	r0, [r5, #0]
 800fa80:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 800fa84:	463d      	mov	r5, r7
 800fa86:	e7de      	b.n	800fa46 <__multadd+0x3e>

0800fa88 <__hi0bits>:
 800fa88:	0c03      	lsrs	r3, r0, #16
 800fa8a:	041b      	lsls	r3, r3, #16
 800fa8c:	b9b3      	cbnz	r3, 800fabc <__hi0bits+0x34>
 800fa8e:	0400      	lsls	r0, r0, #16
 800fa90:	2310      	movs	r3, #16
 800fa92:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800fa96:	bf04      	itt	eq
 800fa98:	0200      	lsleq	r0, r0, #8
 800fa9a:	3308      	addeq	r3, #8
 800fa9c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800faa0:	bf04      	itt	eq
 800faa2:	0100      	lsleq	r0, r0, #4
 800faa4:	3304      	addeq	r3, #4
 800faa6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800faaa:	bf04      	itt	eq
 800faac:	0080      	lsleq	r0, r0, #2
 800faae:	3302      	addeq	r3, #2
 800fab0:	2800      	cmp	r0, #0
 800fab2:	db07      	blt.n	800fac4 <__hi0bits+0x3c>
 800fab4:	0042      	lsls	r2, r0, #1
 800fab6:	d403      	bmi.n	800fac0 <__hi0bits+0x38>
 800fab8:	2020      	movs	r0, #32
 800faba:	4770      	bx	lr
 800fabc:	2300      	movs	r3, #0
 800fabe:	e7e8      	b.n	800fa92 <__hi0bits+0xa>
 800fac0:	1c58      	adds	r0, r3, #1
 800fac2:	4770      	bx	lr
 800fac4:	4618      	mov	r0, r3
 800fac6:	4770      	bx	lr

0800fac8 <__lo0bits>:
 800fac8:	6803      	ldr	r3, [r0, #0]
 800faca:	f013 0207 	ands.w	r2, r3, #7
 800face:	d007      	beq.n	800fae0 <__lo0bits+0x18>
 800fad0:	07d9      	lsls	r1, r3, #31
 800fad2:	d420      	bmi.n	800fb16 <__lo0bits+0x4e>
 800fad4:	079a      	lsls	r2, r3, #30
 800fad6:	d420      	bmi.n	800fb1a <__lo0bits+0x52>
 800fad8:	089b      	lsrs	r3, r3, #2
 800fada:	6003      	str	r3, [r0, #0]
 800fadc:	2002      	movs	r0, #2
 800fade:	4770      	bx	lr
 800fae0:	b299      	uxth	r1, r3
 800fae2:	b909      	cbnz	r1, 800fae8 <__lo0bits+0x20>
 800fae4:	0c1b      	lsrs	r3, r3, #16
 800fae6:	2210      	movs	r2, #16
 800fae8:	f013 0fff 	tst.w	r3, #255	; 0xff
 800faec:	bf04      	itt	eq
 800faee:	0a1b      	lsreq	r3, r3, #8
 800faf0:	3208      	addeq	r2, #8
 800faf2:	0719      	lsls	r1, r3, #28
 800faf4:	bf04      	itt	eq
 800faf6:	091b      	lsreq	r3, r3, #4
 800faf8:	3204      	addeq	r2, #4
 800fafa:	0799      	lsls	r1, r3, #30
 800fafc:	bf04      	itt	eq
 800fafe:	089b      	lsreq	r3, r3, #2
 800fb00:	3202      	addeq	r2, #2
 800fb02:	07d9      	lsls	r1, r3, #31
 800fb04:	d404      	bmi.n	800fb10 <__lo0bits+0x48>
 800fb06:	085b      	lsrs	r3, r3, #1
 800fb08:	d101      	bne.n	800fb0e <__lo0bits+0x46>
 800fb0a:	2020      	movs	r0, #32
 800fb0c:	4770      	bx	lr
 800fb0e:	3201      	adds	r2, #1
 800fb10:	6003      	str	r3, [r0, #0]
 800fb12:	4610      	mov	r0, r2
 800fb14:	4770      	bx	lr
 800fb16:	2000      	movs	r0, #0
 800fb18:	4770      	bx	lr
 800fb1a:	085b      	lsrs	r3, r3, #1
 800fb1c:	6003      	str	r3, [r0, #0]
 800fb1e:	2001      	movs	r0, #1
 800fb20:	4770      	bx	lr
 800fb22:	bf00      	nop

0800fb24 <__i2b>:
 800fb24:	b510      	push	{r4, lr}
 800fb26:	460c      	mov	r4, r1
 800fb28:	2101      	movs	r1, #1
 800fb2a:	f7ff ff3d 	bl	800f9a8 <_Balloc>
 800fb2e:	2201      	movs	r2, #1
 800fb30:	6144      	str	r4, [r0, #20]
 800fb32:	6102      	str	r2, [r0, #16]
 800fb34:	bd10      	pop	{r4, pc}
 800fb36:	bf00      	nop

0800fb38 <__multiply>:
 800fb38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb3c:	690d      	ldr	r5, [r1, #16]
 800fb3e:	6917      	ldr	r7, [r2, #16]
 800fb40:	42bd      	cmp	r5, r7
 800fb42:	b083      	sub	sp, #12
 800fb44:	460c      	mov	r4, r1
 800fb46:	4616      	mov	r6, r2
 800fb48:	da04      	bge.n	800fb54 <__multiply+0x1c>
 800fb4a:	462a      	mov	r2, r5
 800fb4c:	4634      	mov	r4, r6
 800fb4e:	463d      	mov	r5, r7
 800fb50:	460e      	mov	r6, r1
 800fb52:	4617      	mov	r7, r2
 800fb54:	68a3      	ldr	r3, [r4, #8]
 800fb56:	6861      	ldr	r1, [r4, #4]
 800fb58:	eb05 0807 	add.w	r8, r5, r7
 800fb5c:	4598      	cmp	r8, r3
 800fb5e:	bfc8      	it	gt
 800fb60:	3101      	addgt	r1, #1
 800fb62:	f7ff ff21 	bl	800f9a8 <_Balloc>
 800fb66:	f100 0c14 	add.w	ip, r0, #20
 800fb6a:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
 800fb6e:	45cc      	cmp	ip, r9
 800fb70:	9000      	str	r0, [sp, #0]
 800fb72:	d205      	bcs.n	800fb80 <__multiply+0x48>
 800fb74:	4663      	mov	r3, ip
 800fb76:	2100      	movs	r1, #0
 800fb78:	f843 1b04 	str.w	r1, [r3], #4
 800fb7c:	4599      	cmp	r9, r3
 800fb7e:	d8fb      	bhi.n	800fb78 <__multiply+0x40>
 800fb80:	f106 0214 	add.w	r2, r6, #20
 800fb84:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
 800fb88:	f104 0314 	add.w	r3, r4, #20
 800fb8c:	4552      	cmp	r2, sl
 800fb8e:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
 800fb92:	d254      	bcs.n	800fc3e <__multiply+0x106>
 800fb94:	f8cd 9004 	str.w	r9, [sp, #4]
 800fb98:	4699      	mov	r9, r3
 800fb9a:	f852 3b04 	ldr.w	r3, [r2], #4
 800fb9e:	fa1f fb83 	uxth.w	fp, r3
 800fba2:	f1bb 0f00 	cmp.w	fp, #0
 800fba6:	d020      	beq.n	800fbea <__multiply+0xb2>
 800fba8:	2000      	movs	r0, #0
 800fbaa:	464f      	mov	r7, r9
 800fbac:	4666      	mov	r6, ip
 800fbae:	4605      	mov	r5, r0
 800fbb0:	e000      	b.n	800fbb4 <__multiply+0x7c>
 800fbb2:	461e      	mov	r6, r3
 800fbb4:	f857 4b04 	ldr.w	r4, [r7], #4
 800fbb8:	6830      	ldr	r0, [r6, #0]
 800fbba:	b2a1      	uxth	r1, r4
 800fbbc:	b283      	uxth	r3, r0
 800fbbe:	fb0b 3101 	mla	r1, fp, r1, r3
 800fbc2:	0c24      	lsrs	r4, r4, #16
 800fbc4:	0c00      	lsrs	r0, r0, #16
 800fbc6:	194b      	adds	r3, r1, r5
 800fbc8:	fb0b 0004 	mla	r0, fp, r4, r0
 800fbcc:	eb00 4013 	add.w	r0, r0, r3, lsr #16
 800fbd0:	b299      	uxth	r1, r3
 800fbd2:	4633      	mov	r3, r6
 800fbd4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fbd8:	45be      	cmp	lr, r7
 800fbda:	ea4f 4510 	mov.w	r5, r0, lsr #16
 800fbde:	f843 1b04 	str.w	r1, [r3], #4
 800fbe2:	d8e6      	bhi.n	800fbb2 <__multiply+0x7a>
 800fbe4:	6075      	str	r5, [r6, #4]
 800fbe6:	f852 3c04 	ldr.w	r3, [r2, #-4]
 800fbea:	ea5f 4b13 	movs.w	fp, r3, lsr #16
 800fbee:	d020      	beq.n	800fc32 <__multiply+0xfa>
 800fbf0:	f8dc 3000 	ldr.w	r3, [ip]
 800fbf4:	4667      	mov	r7, ip
 800fbf6:	4618      	mov	r0, r3
 800fbf8:	464d      	mov	r5, r9
 800fbfa:	2100      	movs	r1, #0
 800fbfc:	e000      	b.n	800fc00 <__multiply+0xc8>
 800fbfe:	4637      	mov	r7, r6
 800fc00:	882c      	ldrh	r4, [r5, #0]
 800fc02:	0c00      	lsrs	r0, r0, #16
 800fc04:	fb0b 0004 	mla	r0, fp, r4, r0
 800fc08:	4401      	add	r1, r0
 800fc0a:	b29c      	uxth	r4, r3
 800fc0c:	463e      	mov	r6, r7
 800fc0e:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
 800fc12:	f846 3b04 	str.w	r3, [r6], #4
 800fc16:	6878      	ldr	r0, [r7, #4]
 800fc18:	f855 4b04 	ldr.w	r4, [r5], #4
 800fc1c:	b283      	uxth	r3, r0
 800fc1e:	0c24      	lsrs	r4, r4, #16
 800fc20:	fb0b 3404 	mla	r4, fp, r4, r3
 800fc24:	eb04 4311 	add.w	r3, r4, r1, lsr #16
 800fc28:	45ae      	cmp	lr, r5
 800fc2a:	ea4f 4113 	mov.w	r1, r3, lsr #16
 800fc2e:	d8e6      	bhi.n	800fbfe <__multiply+0xc6>
 800fc30:	607b      	str	r3, [r7, #4]
 800fc32:	4592      	cmp	sl, r2
 800fc34:	f10c 0c04 	add.w	ip, ip, #4
 800fc38:	d8af      	bhi.n	800fb9a <__multiply+0x62>
 800fc3a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800fc3e:	f1b8 0f00 	cmp.w	r8, #0
 800fc42:	dd0b      	ble.n	800fc5c <__multiply+0x124>
 800fc44:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800fc48:	f1a9 0904 	sub.w	r9, r9, #4
 800fc4c:	b11b      	cbz	r3, 800fc56 <__multiply+0x11e>
 800fc4e:	e005      	b.n	800fc5c <__multiply+0x124>
 800fc50:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 800fc54:	b913      	cbnz	r3, 800fc5c <__multiply+0x124>
 800fc56:	f1b8 0801 	subs.w	r8, r8, #1
 800fc5a:	d1f9      	bne.n	800fc50 <__multiply+0x118>
 800fc5c:	9800      	ldr	r0, [sp, #0]
 800fc5e:	f8c0 8010 	str.w	r8, [r0, #16]
 800fc62:	b003      	add	sp, #12
 800fc64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fc68 <__pow5mult>:
 800fc68:	f012 0303 	ands.w	r3, r2, #3
 800fc6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc70:	4614      	mov	r4, r2
 800fc72:	4607      	mov	r7, r0
 800fc74:	d12e      	bne.n	800fcd4 <__pow5mult+0x6c>
 800fc76:	460e      	mov	r6, r1
 800fc78:	10a4      	asrs	r4, r4, #2
 800fc7a:	d01c      	beq.n	800fcb6 <__pow5mult+0x4e>
 800fc7c:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 800fc7e:	b395      	cbz	r5, 800fce6 <__pow5mult+0x7e>
 800fc80:	07e3      	lsls	r3, r4, #31
 800fc82:	f04f 0800 	mov.w	r8, #0
 800fc86:	d406      	bmi.n	800fc96 <__pow5mult+0x2e>
 800fc88:	1064      	asrs	r4, r4, #1
 800fc8a:	d014      	beq.n	800fcb6 <__pow5mult+0x4e>
 800fc8c:	6828      	ldr	r0, [r5, #0]
 800fc8e:	b1a8      	cbz	r0, 800fcbc <__pow5mult+0x54>
 800fc90:	4605      	mov	r5, r0
 800fc92:	07e3      	lsls	r3, r4, #31
 800fc94:	d5f8      	bpl.n	800fc88 <__pow5mult+0x20>
 800fc96:	462a      	mov	r2, r5
 800fc98:	4631      	mov	r1, r6
 800fc9a:	4638      	mov	r0, r7
 800fc9c:	f7ff ff4c 	bl	800fb38 <__multiply>
 800fca0:	b1b6      	cbz	r6, 800fcd0 <__pow5mult+0x68>
 800fca2:	6872      	ldr	r2, [r6, #4]
 800fca4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fca6:	1064      	asrs	r4, r4, #1
 800fca8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fcac:	6031      	str	r1, [r6, #0]
 800fcae:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800fcb2:	4606      	mov	r6, r0
 800fcb4:	d1ea      	bne.n	800fc8c <__pow5mult+0x24>
 800fcb6:	4630      	mov	r0, r6
 800fcb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcbc:	462a      	mov	r2, r5
 800fcbe:	4629      	mov	r1, r5
 800fcc0:	4638      	mov	r0, r7
 800fcc2:	f7ff ff39 	bl	800fb38 <__multiply>
 800fcc6:	6028      	str	r0, [r5, #0]
 800fcc8:	f8c0 8000 	str.w	r8, [r0]
 800fccc:	4605      	mov	r5, r0
 800fcce:	e7e0      	b.n	800fc92 <__pow5mult+0x2a>
 800fcd0:	4606      	mov	r6, r0
 800fcd2:	e7d9      	b.n	800fc88 <__pow5mult+0x20>
 800fcd4:	1e5a      	subs	r2, r3, #1
 800fcd6:	4d0b      	ldr	r5, [pc, #44]	; (800fd04 <__pow5mult+0x9c>)
 800fcd8:	2300      	movs	r3, #0
 800fcda:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800fcde:	f7ff fe93 	bl	800fa08 <__multadd>
 800fce2:	4606      	mov	r6, r0
 800fce4:	e7c8      	b.n	800fc78 <__pow5mult+0x10>
 800fce6:	2101      	movs	r1, #1
 800fce8:	4638      	mov	r0, r7
 800fcea:	f7ff fe5d 	bl	800f9a8 <_Balloc>
 800fcee:	f240 2171 	movw	r1, #625	; 0x271
 800fcf2:	2201      	movs	r2, #1
 800fcf4:	2300      	movs	r3, #0
 800fcf6:	6141      	str	r1, [r0, #20]
 800fcf8:	6102      	str	r2, [r0, #16]
 800fcfa:	4605      	mov	r5, r0
 800fcfc:	64b8      	str	r0, [r7, #72]	; 0x48
 800fcfe:	6003      	str	r3, [r0, #0]
 800fd00:	e7be      	b.n	800fc80 <__pow5mult+0x18>
 800fd02:	bf00      	nop
 800fd04:	080126b0 	.word	0x080126b0

0800fd08 <__lshift>:
 800fd08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd0c:	4691      	mov	r9, r2
 800fd0e:	690a      	ldr	r2, [r1, #16]
 800fd10:	688b      	ldr	r3, [r1, #8]
 800fd12:	ea4f 1469 	mov.w	r4, r9, asr #5
 800fd16:	eb04 0802 	add.w	r8, r4, r2
 800fd1a:	f108 0501 	add.w	r5, r8, #1
 800fd1e:	429d      	cmp	r5, r3
 800fd20:	460e      	mov	r6, r1
 800fd22:	4682      	mov	sl, r0
 800fd24:	6849      	ldr	r1, [r1, #4]
 800fd26:	dd04      	ble.n	800fd32 <__lshift+0x2a>
 800fd28:	005b      	lsls	r3, r3, #1
 800fd2a:	429d      	cmp	r5, r3
 800fd2c:	f101 0101 	add.w	r1, r1, #1
 800fd30:	dcfa      	bgt.n	800fd28 <__lshift+0x20>
 800fd32:	4650      	mov	r0, sl
 800fd34:	f7ff fe38 	bl	800f9a8 <_Balloc>
 800fd38:	2c00      	cmp	r4, #0
 800fd3a:	f100 0214 	add.w	r2, r0, #20
 800fd3e:	dd38      	ble.n	800fdb2 <__lshift+0xaa>
 800fd40:	eb02 0384 	add.w	r3, r2, r4, lsl #2
 800fd44:	2100      	movs	r1, #0
 800fd46:	f842 1b04 	str.w	r1, [r2], #4
 800fd4a:	4293      	cmp	r3, r2
 800fd4c:	d1fb      	bne.n	800fd46 <__lshift+0x3e>
 800fd4e:	6934      	ldr	r4, [r6, #16]
 800fd50:	f106 0114 	add.w	r1, r6, #20
 800fd54:	f019 091f 	ands.w	r9, r9, #31
 800fd58:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
 800fd5c:	d021      	beq.n	800fda2 <__lshift+0x9a>
 800fd5e:	f1c9 0220 	rsb	r2, r9, #32
 800fd62:	2400      	movs	r4, #0
 800fd64:	680f      	ldr	r7, [r1, #0]
 800fd66:	fa07 fc09 	lsl.w	ip, r7, r9
 800fd6a:	ea4c 0404 	orr.w	r4, ip, r4
 800fd6e:	469c      	mov	ip, r3
 800fd70:	f843 4b04 	str.w	r4, [r3], #4
 800fd74:	f851 4b04 	ldr.w	r4, [r1], #4
 800fd78:	458e      	cmp	lr, r1
 800fd7a:	fa24 f402 	lsr.w	r4, r4, r2
 800fd7e:	d8f1      	bhi.n	800fd64 <__lshift+0x5c>
 800fd80:	f8cc 4004 	str.w	r4, [ip, #4]
 800fd84:	b10c      	cbz	r4, 800fd8a <__lshift+0x82>
 800fd86:	f108 0502 	add.w	r5, r8, #2
 800fd8a:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
 800fd8e:	6872      	ldr	r2, [r6, #4]
 800fd90:	3d01      	subs	r5, #1
 800fd92:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fd96:	6105      	str	r5, [r0, #16]
 800fd98:	6031      	str	r1, [r6, #0]
 800fd9a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800fd9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fda2:	3b04      	subs	r3, #4
 800fda4:	f851 2b04 	ldr.w	r2, [r1], #4
 800fda8:	f843 2f04 	str.w	r2, [r3, #4]!
 800fdac:	458e      	cmp	lr, r1
 800fdae:	d8f9      	bhi.n	800fda4 <__lshift+0x9c>
 800fdb0:	e7eb      	b.n	800fd8a <__lshift+0x82>
 800fdb2:	4613      	mov	r3, r2
 800fdb4:	e7cb      	b.n	800fd4e <__lshift+0x46>
 800fdb6:	bf00      	nop

0800fdb8 <__mcmp>:
 800fdb8:	6902      	ldr	r2, [r0, #16]
 800fdba:	690b      	ldr	r3, [r1, #16]
 800fdbc:	1ad2      	subs	r2, r2, r3
 800fdbe:	d113      	bne.n	800fde8 <__mcmp+0x30>
 800fdc0:	009b      	lsls	r3, r3, #2
 800fdc2:	3014      	adds	r0, #20
 800fdc4:	3114      	adds	r1, #20
 800fdc6:	4419      	add	r1, r3
 800fdc8:	b410      	push	{r4}
 800fdca:	4403      	add	r3, r0
 800fdcc:	e001      	b.n	800fdd2 <__mcmp+0x1a>
 800fdce:	4298      	cmp	r0, r3
 800fdd0:	d20c      	bcs.n	800fdec <__mcmp+0x34>
 800fdd2:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800fdd6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fdda:	4294      	cmp	r4, r2
 800fddc:	d0f7      	beq.n	800fdce <__mcmp+0x16>
 800fdde:	d309      	bcc.n	800fdf4 <__mcmp+0x3c>
 800fde0:	2001      	movs	r0, #1
 800fde2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fde6:	4770      	bx	lr
 800fde8:	4610      	mov	r0, r2
 800fdea:	4770      	bx	lr
 800fdec:	2000      	movs	r0, #0
 800fdee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fdf2:	4770      	bx	lr
 800fdf4:	f04f 30ff 	mov.w	r0, #4294967295
 800fdf8:	e7f3      	b.n	800fde2 <__mcmp+0x2a>
 800fdfa:	bf00      	nop

0800fdfc <__mdiff>:
 800fdfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe00:	690b      	ldr	r3, [r1, #16]
 800fe02:	460f      	mov	r7, r1
 800fe04:	6911      	ldr	r1, [r2, #16]
 800fe06:	1a5b      	subs	r3, r3, r1
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	4690      	mov	r8, r2
 800fe0c:	d117      	bne.n	800fe3e <__mdiff+0x42>
 800fe0e:	0089      	lsls	r1, r1, #2
 800fe10:	f107 0214 	add.w	r2, r7, #20
 800fe14:	f108 0514 	add.w	r5, r8, #20
 800fe18:	1853      	adds	r3, r2, r1
 800fe1a:	4429      	add	r1, r5
 800fe1c:	e001      	b.n	800fe22 <__mdiff+0x26>
 800fe1e:	429a      	cmp	r2, r3
 800fe20:	d25e      	bcs.n	800fee0 <__mdiff+0xe4>
 800fe22:	f853 6d04 	ldr.w	r6, [r3, #-4]!
 800fe26:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800fe2a:	42a6      	cmp	r6, r4
 800fe2c:	d0f7      	beq.n	800fe1e <__mdiff+0x22>
 800fe2e:	d260      	bcs.n	800fef2 <__mdiff+0xf6>
 800fe30:	463b      	mov	r3, r7
 800fe32:	4614      	mov	r4, r2
 800fe34:	4647      	mov	r7, r8
 800fe36:	f04f 0901 	mov.w	r9, #1
 800fe3a:	4698      	mov	r8, r3
 800fe3c:	e006      	b.n	800fe4c <__mdiff+0x50>
 800fe3e:	db5d      	blt.n	800fefc <__mdiff+0x100>
 800fe40:	f107 0514 	add.w	r5, r7, #20
 800fe44:	f102 0414 	add.w	r4, r2, #20
 800fe48:	f04f 0900 	mov.w	r9, #0
 800fe4c:	6879      	ldr	r1, [r7, #4]
 800fe4e:	f7ff fdab 	bl	800f9a8 <_Balloc>
 800fe52:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800fe56:	693e      	ldr	r6, [r7, #16]
 800fe58:	f8c0 900c 	str.w	r9, [r0, #12]
 800fe5c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
 800fe60:	46a6      	mov	lr, r4
 800fe62:	eb05 0786 	add.w	r7, r5, r6, lsl #2
 800fe66:	f100 0414 	add.w	r4, r0, #20
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	f85e 1b04 	ldr.w	r1, [lr], #4
 800fe70:	f855 8b04 	ldr.w	r8, [r5], #4
 800fe74:	b28a      	uxth	r2, r1
 800fe76:	fa13 f388 	uxtah	r3, r3, r8
 800fe7a:	0c09      	lsrs	r1, r1, #16
 800fe7c:	1a9a      	subs	r2, r3, r2
 800fe7e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
 800fe82:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800fe86:	b292      	uxth	r2, r2
 800fe88:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fe8c:	45f4      	cmp	ip, lr
 800fe8e:	f844 2b04 	str.w	r2, [r4], #4
 800fe92:	ea4f 4323 	mov.w	r3, r3, asr #16
 800fe96:	d8e9      	bhi.n	800fe6c <__mdiff+0x70>
 800fe98:	42af      	cmp	r7, r5
 800fe9a:	d917      	bls.n	800fecc <__mdiff+0xd0>
 800fe9c:	46a4      	mov	ip, r4
 800fe9e:	4629      	mov	r1, r5
 800fea0:	f851 eb04 	ldr.w	lr, [r1], #4
 800fea4:	fa13 f28e 	uxtah	r2, r3, lr
 800fea8:	1413      	asrs	r3, r2, #16
 800feaa:	eb03 431e 	add.w	r3, r3, lr, lsr #16
 800feae:	b292      	uxth	r2, r2
 800feb0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800feb4:	428f      	cmp	r7, r1
 800feb6:	f84c 2b04 	str.w	r2, [ip], #4
 800feba:	ea4f 4323 	mov.w	r3, r3, asr #16
 800febe:	d8ef      	bhi.n	800fea0 <__mdiff+0xa4>
 800fec0:	43ed      	mvns	r5, r5
 800fec2:	443d      	add	r5, r7
 800fec4:	f025 0503 	bic.w	r5, r5, #3
 800fec8:	3504      	adds	r5, #4
 800feca:	442c      	add	r4, r5
 800fecc:	3c04      	subs	r4, #4
 800fece:	b922      	cbnz	r2, 800feda <__mdiff+0xde>
 800fed0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 800fed4:	3e01      	subs	r6, #1
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d0fa      	beq.n	800fed0 <__mdiff+0xd4>
 800feda:	6106      	str	r6, [r0, #16]
 800fedc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fee0:	2100      	movs	r1, #0
 800fee2:	f7ff fd61 	bl	800f9a8 <_Balloc>
 800fee6:	2201      	movs	r2, #1
 800fee8:	2300      	movs	r3, #0
 800feea:	6102      	str	r2, [r0, #16]
 800feec:	6143      	str	r3, [r0, #20]
 800feee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fef2:	462c      	mov	r4, r5
 800fef4:	f04f 0900 	mov.w	r9, #0
 800fef8:	4615      	mov	r5, r2
 800fefa:	e7a7      	b.n	800fe4c <__mdiff+0x50>
 800fefc:	463b      	mov	r3, r7
 800fefe:	f107 0414 	add.w	r4, r7, #20
 800ff02:	f108 0514 	add.w	r5, r8, #20
 800ff06:	4647      	mov	r7, r8
 800ff08:	f04f 0901 	mov.w	r9, #1
 800ff0c:	4698      	mov	r8, r3
 800ff0e:	e79d      	b.n	800fe4c <__mdiff+0x50>

0800ff10 <__d2b>:
 800ff10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ff14:	b083      	sub	sp, #12
 800ff16:	2101      	movs	r1, #1
 800ff18:	461c      	mov	r4, r3
 800ff1a:	f3c3 550a 	ubfx	r5, r3, #20, #11
 800ff1e:	4617      	mov	r7, r2
 800ff20:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800ff22:	f7ff fd41 	bl	800f9a8 <_Balloc>
 800ff26:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ff2a:	4681      	mov	r9, r0
 800ff2c:	b10d      	cbz	r5, 800ff32 <__d2b+0x22>
 800ff2e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800ff32:	9401      	str	r4, [sp, #4]
 800ff34:	b31f      	cbz	r7, 800ff7e <__d2b+0x6e>
 800ff36:	a802      	add	r0, sp, #8
 800ff38:	f840 7d08 	str.w	r7, [r0, #-8]!
 800ff3c:	f7ff fdc4 	bl	800fac8 <__lo0bits>
 800ff40:	2800      	cmp	r0, #0
 800ff42:	d135      	bne.n	800ffb0 <__d2b+0xa0>
 800ff44:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800ff48:	f8c9 2014 	str.w	r2, [r9, #20]
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	bf0c      	ite	eq
 800ff50:	2101      	moveq	r1, #1
 800ff52:	2102      	movne	r1, #2
 800ff54:	f8c9 3018 	str.w	r3, [r9, #24]
 800ff58:	f8c9 1010 	str.w	r1, [r9, #16]
 800ff5c:	b9dd      	cbnz	r5, 800ff96 <__d2b+0x86>
 800ff5e:	eb09 0381 	add.w	r3, r9, r1, lsl #2
 800ff62:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ff66:	6030      	str	r0, [r6, #0]
 800ff68:	6918      	ldr	r0, [r3, #16]
 800ff6a:	f7ff fd8d 	bl	800fa88 <__hi0bits>
 800ff6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff70:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ff74:	6018      	str	r0, [r3, #0]
 800ff76:	4648      	mov	r0, r9
 800ff78:	b003      	add	sp, #12
 800ff7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ff7e:	a801      	add	r0, sp, #4
 800ff80:	f7ff fda2 	bl	800fac8 <__lo0bits>
 800ff84:	9b01      	ldr	r3, [sp, #4]
 800ff86:	f8c9 3014 	str.w	r3, [r9, #20]
 800ff8a:	2101      	movs	r1, #1
 800ff8c:	3020      	adds	r0, #32
 800ff8e:	f8c9 1010 	str.w	r1, [r9, #16]
 800ff92:	2d00      	cmp	r5, #0
 800ff94:	d0e3      	beq.n	800ff5e <__d2b+0x4e>
 800ff96:	f2a5 4833 	subw	r8, r5, #1075	; 0x433
 800ff9a:	eb08 0300 	add.w	r3, r8, r0
 800ff9e:	6033      	str	r3, [r6, #0]
 800ffa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ffa2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ffa6:	6018      	str	r0, [r3, #0]
 800ffa8:	4648      	mov	r0, r9
 800ffaa:	b003      	add	sp, #12
 800ffac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ffb0:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800ffb4:	f1c0 0120 	rsb	r1, r0, #32
 800ffb8:	fa03 f101 	lsl.w	r1, r3, r1
 800ffbc:	430a      	orrs	r2, r1
 800ffbe:	40c3      	lsrs	r3, r0
 800ffc0:	9301      	str	r3, [sp, #4]
 800ffc2:	f8c9 2014 	str.w	r2, [r9, #20]
 800ffc6:	e7c1      	b.n	800ff4c <__d2b+0x3c>

0800ffc8 <_sbrk_r>:
 800ffc8:	b538      	push	{r3, r4, r5, lr}
 800ffca:	4c07      	ldr	r4, [pc, #28]	; (800ffe8 <_sbrk_r+0x20>)
 800ffcc:	2300      	movs	r3, #0
 800ffce:	4605      	mov	r5, r0
 800ffd0:	4608      	mov	r0, r1
 800ffd2:	6023      	str	r3, [r4, #0]
 800ffd4:	f7f2 fd96 	bl	8002b04 <_sbrk>
 800ffd8:	1c43      	adds	r3, r0, #1
 800ffda:	d000      	beq.n	800ffde <_sbrk_r+0x16>
 800ffdc:	bd38      	pop	{r3, r4, r5, pc}
 800ffde:	6823      	ldr	r3, [r4, #0]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d0fb      	beq.n	800ffdc <_sbrk_r+0x14>
 800ffe4:	602b      	str	r3, [r5, #0]
 800ffe6:	bd38      	pop	{r3, r4, r5, pc}
 800ffe8:	20000e6c 	.word	0x20000e6c

0800ffec <__ssprint_r>:
 800ffec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fff0:	6893      	ldr	r3, [r2, #8]
 800fff2:	b083      	sub	sp, #12
 800fff4:	4690      	mov	r8, r2
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d072      	beq.n	80100e0 <__ssprint_r+0xf4>
 800fffa:	4683      	mov	fp, r0
 800fffc:	f04f 0900 	mov.w	r9, #0
 8010000:	6816      	ldr	r6, [r2, #0]
 8010002:	6808      	ldr	r0, [r1, #0]
 8010004:	688b      	ldr	r3, [r1, #8]
 8010006:	460d      	mov	r5, r1
 8010008:	464c      	mov	r4, r9
 801000a:	2c00      	cmp	r4, #0
 801000c:	d045      	beq.n	801009a <__ssprint_r+0xae>
 801000e:	429c      	cmp	r4, r3
 8010010:	461f      	mov	r7, r3
 8010012:	469a      	mov	sl, r3
 8010014:	d346      	bcc.n	80100a4 <__ssprint_r+0xb8>
 8010016:	89ab      	ldrh	r3, [r5, #12]
 8010018:	f413 6f90 	tst.w	r3, #1152	; 0x480
 801001c:	d02d      	beq.n	801007a <__ssprint_r+0x8e>
 801001e:	696f      	ldr	r7, [r5, #20]
 8010020:	6929      	ldr	r1, [r5, #16]
 8010022:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 8010026:	ebc1 0a00 	rsb	sl, r1, r0
 801002a:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 801002e:	1c60      	adds	r0, r4, #1
 8010030:	107f      	asrs	r7, r7, #1
 8010032:	4450      	add	r0, sl
 8010034:	42b8      	cmp	r0, r7
 8010036:	463a      	mov	r2, r7
 8010038:	bf84      	itt	hi
 801003a:	4607      	movhi	r7, r0
 801003c:	463a      	movhi	r2, r7
 801003e:	055b      	lsls	r3, r3, #21
 8010040:	d533      	bpl.n	80100aa <__ssprint_r+0xbe>
 8010042:	4611      	mov	r1, r2
 8010044:	4658      	mov	r0, fp
 8010046:	f7ff f9f3 	bl	800f430 <_malloc_r>
 801004a:	2800      	cmp	r0, #0
 801004c:	d037      	beq.n	80100be <__ssprint_r+0xd2>
 801004e:	4652      	mov	r2, sl
 8010050:	6929      	ldr	r1, [r5, #16]
 8010052:	9001      	str	r0, [sp, #4]
 8010054:	f7fb fb4c 	bl	800b6f0 <memcpy>
 8010058:	89aa      	ldrh	r2, [r5, #12]
 801005a:	9b01      	ldr	r3, [sp, #4]
 801005c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8010060:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8010064:	81aa      	strh	r2, [r5, #12]
 8010066:	ebca 0207 	rsb	r2, sl, r7
 801006a:	eb03 000a 	add.w	r0, r3, sl
 801006e:	616f      	str	r7, [r5, #20]
 8010070:	612b      	str	r3, [r5, #16]
 8010072:	6028      	str	r0, [r5, #0]
 8010074:	60aa      	str	r2, [r5, #8]
 8010076:	4627      	mov	r7, r4
 8010078:	46a2      	mov	sl, r4
 801007a:	4652      	mov	r2, sl
 801007c:	4649      	mov	r1, r9
 801007e:	f000 f8b7 	bl	80101f0 <memmove>
 8010082:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8010086:	68ab      	ldr	r3, [r5, #8]
 8010088:	6828      	ldr	r0, [r5, #0]
 801008a:	1bdb      	subs	r3, r3, r7
 801008c:	4450      	add	r0, sl
 801008e:	1b14      	subs	r4, r2, r4
 8010090:	60ab      	str	r3, [r5, #8]
 8010092:	6028      	str	r0, [r5, #0]
 8010094:	f8c8 4008 	str.w	r4, [r8, #8]
 8010098:	b314      	cbz	r4, 80100e0 <__ssprint_r+0xf4>
 801009a:	f8d6 9000 	ldr.w	r9, [r6]
 801009e:	6874      	ldr	r4, [r6, #4]
 80100a0:	3608      	adds	r6, #8
 80100a2:	e7b2      	b.n	801000a <__ssprint_r+0x1e>
 80100a4:	4627      	mov	r7, r4
 80100a6:	46a2      	mov	sl, r4
 80100a8:	e7e7      	b.n	801007a <__ssprint_r+0x8e>
 80100aa:	4658      	mov	r0, fp
 80100ac:	f000 f904 	bl	80102b8 <_realloc_r>
 80100b0:	4603      	mov	r3, r0
 80100b2:	2800      	cmp	r0, #0
 80100b4:	d1d7      	bne.n	8010066 <__ssprint_r+0x7a>
 80100b6:	6929      	ldr	r1, [r5, #16]
 80100b8:	4658      	mov	r0, fp
 80100ba:	f7ff f8cd 	bl	800f258 <_free_r>
 80100be:	230c      	movs	r3, #12
 80100c0:	f8cb 3000 	str.w	r3, [fp]
 80100c4:	89ab      	ldrh	r3, [r5, #12]
 80100c6:	2200      	movs	r2, #0
 80100c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80100cc:	f04f 30ff 	mov.w	r0, #4294967295
 80100d0:	81ab      	strh	r3, [r5, #12]
 80100d2:	f8c8 2008 	str.w	r2, [r8, #8]
 80100d6:	f8c8 2004 	str.w	r2, [r8, #4]
 80100da:	b003      	add	sp, #12
 80100dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100e0:	2000      	movs	r0, #0
 80100e2:	f8c8 0004 	str.w	r0, [r8, #4]
 80100e6:	b003      	add	sp, #12
 80100e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080100ec <__register_exitproc>:
 80100ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100f0:	4c25      	ldr	r4, [pc, #148]	; (8010188 <__register_exitproc+0x9c>)
 80100f2:	6825      	ldr	r5, [r4, #0]
 80100f4:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 80100f8:	4606      	mov	r6, r0
 80100fa:	4688      	mov	r8, r1
 80100fc:	4692      	mov	sl, r2
 80100fe:	4699      	mov	r9, r3
 8010100:	b3c4      	cbz	r4, 8010174 <__register_exitproc+0x88>
 8010102:	6860      	ldr	r0, [r4, #4]
 8010104:	281f      	cmp	r0, #31
 8010106:	dc17      	bgt.n	8010138 <__register_exitproc+0x4c>
 8010108:	1c43      	adds	r3, r0, #1
 801010a:	b176      	cbz	r6, 801012a <__register_exitproc+0x3e>
 801010c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 8010110:	2201      	movs	r2, #1
 8010112:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
 8010116:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
 801011a:	4082      	lsls	r2, r0
 801011c:	4311      	orrs	r1, r2
 801011e:	2e02      	cmp	r6, #2
 8010120:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
 8010124:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
 8010128:	d01e      	beq.n	8010168 <__register_exitproc+0x7c>
 801012a:	3002      	adds	r0, #2
 801012c:	6063      	str	r3, [r4, #4]
 801012e:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
 8010132:	2000      	movs	r0, #0
 8010134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010138:	4b14      	ldr	r3, [pc, #80]	; (801018c <__register_exitproc+0xa0>)
 801013a:	b303      	cbz	r3, 801017e <__register_exitproc+0x92>
 801013c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8010140:	f3af 8000 	nop.w
 8010144:	4604      	mov	r4, r0
 8010146:	b1d0      	cbz	r0, 801017e <__register_exitproc+0x92>
 8010148:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 801014c:	2700      	movs	r7, #0
 801014e:	e880 0088 	stmia.w	r0, {r3, r7}
 8010152:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8010156:	4638      	mov	r0, r7
 8010158:	2301      	movs	r3, #1
 801015a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 801015e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
 8010162:	2e00      	cmp	r6, #0
 8010164:	d0e1      	beq.n	801012a <__register_exitproc+0x3e>
 8010166:	e7d1      	b.n	801010c <__register_exitproc+0x20>
 8010168:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
 801016c:	430a      	orrs	r2, r1
 801016e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 8010172:	e7da      	b.n	801012a <__register_exitproc+0x3e>
 8010174:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 8010178:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 801017c:	e7c1      	b.n	8010102 <__register_exitproc+0x16>
 801017e:	f04f 30ff 	mov.w	r0, #4294967295
 8010182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010186:	bf00      	nop
 8010188:	0801262c 	.word	0x0801262c
 801018c:	00000000 	.word	0x00000000

08010190 <_calloc_r>:
 8010190:	b510      	push	{r4, lr}
 8010192:	fb02 f101 	mul.w	r1, r2, r1
 8010196:	f7ff f94b 	bl	800f430 <_malloc_r>
 801019a:	4604      	mov	r4, r0
 801019c:	b1d8      	cbz	r0, 80101d6 <_calloc_r+0x46>
 801019e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80101a2:	f022 0203 	bic.w	r2, r2, #3
 80101a6:	3a04      	subs	r2, #4
 80101a8:	2a24      	cmp	r2, #36	; 0x24
 80101aa:	d818      	bhi.n	80101de <_calloc_r+0x4e>
 80101ac:	2a13      	cmp	r2, #19
 80101ae:	d914      	bls.n	80101da <_calloc_r+0x4a>
 80101b0:	2300      	movs	r3, #0
 80101b2:	2a1b      	cmp	r2, #27
 80101b4:	6003      	str	r3, [r0, #0]
 80101b6:	6043      	str	r3, [r0, #4]
 80101b8:	d916      	bls.n	80101e8 <_calloc_r+0x58>
 80101ba:	2a24      	cmp	r2, #36	; 0x24
 80101bc:	6083      	str	r3, [r0, #8]
 80101be:	60c3      	str	r3, [r0, #12]
 80101c0:	bf11      	iteee	ne
 80101c2:	f100 0210 	addne.w	r2, r0, #16
 80101c6:	6103      	streq	r3, [r0, #16]
 80101c8:	6143      	streq	r3, [r0, #20]
 80101ca:	f100 0218 	addeq.w	r2, r0, #24
 80101ce:	2300      	movs	r3, #0
 80101d0:	6013      	str	r3, [r2, #0]
 80101d2:	6053      	str	r3, [r2, #4]
 80101d4:	6093      	str	r3, [r2, #8]
 80101d6:	4620      	mov	r0, r4
 80101d8:	bd10      	pop	{r4, pc}
 80101da:	4602      	mov	r2, r0
 80101dc:	e7f7      	b.n	80101ce <_calloc_r+0x3e>
 80101de:	2100      	movs	r1, #0
 80101e0:	f7fc fbbc 	bl	800c95c <memset>
 80101e4:	4620      	mov	r0, r4
 80101e6:	bd10      	pop	{r4, pc}
 80101e8:	f100 0208 	add.w	r2, r0, #8
 80101ec:	e7ef      	b.n	80101ce <_calloc_r+0x3e>
 80101ee:	bf00      	nop

080101f0 <memmove>:
 80101f0:	4288      	cmp	r0, r1
 80101f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80101f4:	d90d      	bls.n	8010212 <memmove+0x22>
 80101f6:	188b      	adds	r3, r1, r2
 80101f8:	4298      	cmp	r0, r3
 80101fa:	d20a      	bcs.n	8010212 <memmove+0x22>
 80101fc:	1881      	adds	r1, r0, r2
 80101fe:	2a00      	cmp	r2, #0
 8010200:	d051      	beq.n	80102a6 <memmove+0xb6>
 8010202:	1a9a      	subs	r2, r3, r2
 8010204:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010208:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801020c:	4293      	cmp	r3, r2
 801020e:	d1f9      	bne.n	8010204 <memmove+0x14>
 8010210:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010212:	2a0f      	cmp	r2, #15
 8010214:	d948      	bls.n	80102a8 <memmove+0xb8>
 8010216:	ea41 0300 	orr.w	r3, r1, r0
 801021a:	079b      	lsls	r3, r3, #30
 801021c:	d146      	bne.n	80102ac <memmove+0xbc>
 801021e:	f100 0410 	add.w	r4, r0, #16
 8010222:	f101 0310 	add.w	r3, r1, #16
 8010226:	4615      	mov	r5, r2
 8010228:	f853 6c10 	ldr.w	r6, [r3, #-16]
 801022c:	f844 6c10 	str.w	r6, [r4, #-16]
 8010230:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 8010234:	f844 6c0c 	str.w	r6, [r4, #-12]
 8010238:	f853 6c08 	ldr.w	r6, [r3, #-8]
 801023c:	f844 6c08 	str.w	r6, [r4, #-8]
 8010240:	3d10      	subs	r5, #16
 8010242:	f853 6c04 	ldr.w	r6, [r3, #-4]
 8010246:	f844 6c04 	str.w	r6, [r4, #-4]
 801024a:	2d0f      	cmp	r5, #15
 801024c:	f103 0310 	add.w	r3, r3, #16
 8010250:	f104 0410 	add.w	r4, r4, #16
 8010254:	d8e8      	bhi.n	8010228 <memmove+0x38>
 8010256:	f1a2 0310 	sub.w	r3, r2, #16
 801025a:	f023 030f 	bic.w	r3, r3, #15
 801025e:	f002 0e0f 	and.w	lr, r2, #15
 8010262:	3310      	adds	r3, #16
 8010264:	f1be 0f03 	cmp.w	lr, #3
 8010268:	4419      	add	r1, r3
 801026a:	4403      	add	r3, r0
 801026c:	d921      	bls.n	80102b2 <memmove+0xc2>
 801026e:	1f1e      	subs	r6, r3, #4
 8010270:	460d      	mov	r5, r1
 8010272:	4674      	mov	r4, lr
 8010274:	3c04      	subs	r4, #4
 8010276:	f855 7b04 	ldr.w	r7, [r5], #4
 801027a:	f846 7f04 	str.w	r7, [r6, #4]!
 801027e:	2c03      	cmp	r4, #3
 8010280:	d8f8      	bhi.n	8010274 <memmove+0x84>
 8010282:	f1ae 0404 	sub.w	r4, lr, #4
 8010286:	f024 0403 	bic.w	r4, r4, #3
 801028a:	3404      	adds	r4, #4
 801028c:	4423      	add	r3, r4
 801028e:	4421      	add	r1, r4
 8010290:	f002 0203 	and.w	r2, r2, #3
 8010294:	b162      	cbz	r2, 80102b0 <memmove+0xc0>
 8010296:	3b01      	subs	r3, #1
 8010298:	440a      	add	r2, r1
 801029a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801029e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80102a2:	428a      	cmp	r2, r1
 80102a4:	d1f9      	bne.n	801029a <memmove+0xaa>
 80102a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102a8:	4603      	mov	r3, r0
 80102aa:	e7f3      	b.n	8010294 <memmove+0xa4>
 80102ac:	4603      	mov	r3, r0
 80102ae:	e7f2      	b.n	8010296 <memmove+0xa6>
 80102b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102b2:	4672      	mov	r2, lr
 80102b4:	e7ee      	b.n	8010294 <memmove+0xa4>
 80102b6:	bf00      	nop

080102b8 <_realloc_r>:
 80102b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102bc:	4617      	mov	r7, r2
 80102be:	b083      	sub	sp, #12
 80102c0:	2900      	cmp	r1, #0
 80102c2:	f000 80c1 	beq.w	8010448 <_realloc_r+0x190>
 80102c6:	460e      	mov	r6, r1
 80102c8:	4681      	mov	r9, r0
 80102ca:	f107 050b 	add.w	r5, r7, #11
 80102ce:	f7ff fb67 	bl	800f9a0 <__malloc_lock>
 80102d2:	f856 ec04 	ldr.w	lr, [r6, #-4]
 80102d6:	2d16      	cmp	r5, #22
 80102d8:	f02e 0403 	bic.w	r4, lr, #3
 80102dc:	f1a6 0808 	sub.w	r8, r6, #8
 80102e0:	d840      	bhi.n	8010364 <_realloc_r+0xac>
 80102e2:	2210      	movs	r2, #16
 80102e4:	4615      	mov	r5, r2
 80102e6:	42af      	cmp	r7, r5
 80102e8:	d841      	bhi.n	801036e <_realloc_r+0xb6>
 80102ea:	4294      	cmp	r4, r2
 80102ec:	da75      	bge.n	80103da <_realloc_r+0x122>
 80102ee:	4bc9      	ldr	r3, [pc, #804]	; (8010614 <_realloc_r+0x35c>)
 80102f0:	6899      	ldr	r1, [r3, #8]
 80102f2:	eb08 0004 	add.w	r0, r8, r4
 80102f6:	4288      	cmp	r0, r1
 80102f8:	6841      	ldr	r1, [r0, #4]
 80102fa:	f000 80d9 	beq.w	80104b0 <_realloc_r+0x1f8>
 80102fe:	f021 0301 	bic.w	r3, r1, #1
 8010302:	4403      	add	r3, r0
 8010304:	685b      	ldr	r3, [r3, #4]
 8010306:	07db      	lsls	r3, r3, #31
 8010308:	d57d      	bpl.n	8010406 <_realloc_r+0x14e>
 801030a:	f01e 0f01 	tst.w	lr, #1
 801030e:	d035      	beq.n	801037c <_realloc_r+0xc4>
 8010310:	4639      	mov	r1, r7
 8010312:	4648      	mov	r0, r9
 8010314:	f7ff f88c 	bl	800f430 <_malloc_r>
 8010318:	4607      	mov	r7, r0
 801031a:	b1e0      	cbz	r0, 8010356 <_realloc_r+0x9e>
 801031c:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010320:	f023 0301 	bic.w	r3, r3, #1
 8010324:	4443      	add	r3, r8
 8010326:	f1a0 0208 	sub.w	r2, r0, #8
 801032a:	429a      	cmp	r2, r3
 801032c:	f000 8144 	beq.w	80105b8 <_realloc_r+0x300>
 8010330:	1f22      	subs	r2, r4, #4
 8010332:	2a24      	cmp	r2, #36	; 0x24
 8010334:	f200 8131 	bhi.w	801059a <_realloc_r+0x2e2>
 8010338:	2a13      	cmp	r2, #19
 801033a:	f200 8104 	bhi.w	8010546 <_realloc_r+0x28e>
 801033e:	4603      	mov	r3, r0
 8010340:	4632      	mov	r2, r6
 8010342:	6811      	ldr	r1, [r2, #0]
 8010344:	6019      	str	r1, [r3, #0]
 8010346:	6851      	ldr	r1, [r2, #4]
 8010348:	6059      	str	r1, [r3, #4]
 801034a:	6892      	ldr	r2, [r2, #8]
 801034c:	609a      	str	r2, [r3, #8]
 801034e:	4631      	mov	r1, r6
 8010350:	4648      	mov	r0, r9
 8010352:	f7fe ff81 	bl	800f258 <_free_r>
 8010356:	4648      	mov	r0, r9
 8010358:	f7ff fb24 	bl	800f9a4 <__malloc_unlock>
 801035c:	4638      	mov	r0, r7
 801035e:	b003      	add	sp, #12
 8010360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010364:	f025 0507 	bic.w	r5, r5, #7
 8010368:	2d00      	cmp	r5, #0
 801036a:	462a      	mov	r2, r5
 801036c:	dabb      	bge.n	80102e6 <_realloc_r+0x2e>
 801036e:	230c      	movs	r3, #12
 8010370:	2000      	movs	r0, #0
 8010372:	f8c9 3000 	str.w	r3, [r9]
 8010376:	b003      	add	sp, #12
 8010378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801037c:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8010380:	ebc3 0a08 	rsb	sl, r3, r8
 8010384:	f8da 3004 	ldr.w	r3, [sl, #4]
 8010388:	f023 0c03 	bic.w	ip, r3, #3
 801038c:	eb04 030c 	add.w	r3, r4, ip
 8010390:	4293      	cmp	r3, r2
 8010392:	dbbd      	blt.n	8010310 <_realloc_r+0x58>
 8010394:	4657      	mov	r7, sl
 8010396:	f8da 100c 	ldr.w	r1, [sl, #12]
 801039a:	f857 0f08 	ldr.w	r0, [r7, #8]!
 801039e:	1f22      	subs	r2, r4, #4
 80103a0:	2a24      	cmp	r2, #36	; 0x24
 80103a2:	60c1      	str	r1, [r0, #12]
 80103a4:	6088      	str	r0, [r1, #8]
 80103a6:	f200 8117 	bhi.w	80105d8 <_realloc_r+0x320>
 80103aa:	2a13      	cmp	r2, #19
 80103ac:	f240 8112 	bls.w	80105d4 <_realloc_r+0x31c>
 80103b0:	6831      	ldr	r1, [r6, #0]
 80103b2:	f8ca 1008 	str.w	r1, [sl, #8]
 80103b6:	6871      	ldr	r1, [r6, #4]
 80103b8:	f8ca 100c 	str.w	r1, [sl, #12]
 80103bc:	2a1b      	cmp	r2, #27
 80103be:	f200 812b 	bhi.w	8010618 <_realloc_r+0x360>
 80103c2:	3608      	adds	r6, #8
 80103c4:	f10a 0210 	add.w	r2, sl, #16
 80103c8:	6831      	ldr	r1, [r6, #0]
 80103ca:	6011      	str	r1, [r2, #0]
 80103cc:	6871      	ldr	r1, [r6, #4]
 80103ce:	6051      	str	r1, [r2, #4]
 80103d0:	68b1      	ldr	r1, [r6, #8]
 80103d2:	6091      	str	r1, [r2, #8]
 80103d4:	463e      	mov	r6, r7
 80103d6:	461c      	mov	r4, r3
 80103d8:	46d0      	mov	r8, sl
 80103da:	1b63      	subs	r3, r4, r5
 80103dc:	2b0f      	cmp	r3, #15
 80103de:	d81d      	bhi.n	801041c <_realloc_r+0x164>
 80103e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80103e4:	f003 0301 	and.w	r3, r3, #1
 80103e8:	4323      	orrs	r3, r4
 80103ea:	4444      	add	r4, r8
 80103ec:	f8c8 3004 	str.w	r3, [r8, #4]
 80103f0:	6863      	ldr	r3, [r4, #4]
 80103f2:	f043 0301 	orr.w	r3, r3, #1
 80103f6:	6063      	str	r3, [r4, #4]
 80103f8:	4648      	mov	r0, r9
 80103fa:	f7ff fad3 	bl	800f9a4 <__malloc_unlock>
 80103fe:	4630      	mov	r0, r6
 8010400:	b003      	add	sp, #12
 8010402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010406:	f021 0103 	bic.w	r1, r1, #3
 801040a:	4421      	add	r1, r4
 801040c:	4291      	cmp	r1, r2
 801040e:	db21      	blt.n	8010454 <_realloc_r+0x19c>
 8010410:	68c3      	ldr	r3, [r0, #12]
 8010412:	6882      	ldr	r2, [r0, #8]
 8010414:	460c      	mov	r4, r1
 8010416:	60d3      	str	r3, [r2, #12]
 8010418:	609a      	str	r2, [r3, #8]
 801041a:	e7de      	b.n	80103da <_realloc_r+0x122>
 801041c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8010420:	eb08 0105 	add.w	r1, r8, r5
 8010424:	f002 0201 	and.w	r2, r2, #1
 8010428:	4315      	orrs	r5, r2
 801042a:	f043 0201 	orr.w	r2, r3, #1
 801042e:	440b      	add	r3, r1
 8010430:	f8c8 5004 	str.w	r5, [r8, #4]
 8010434:	604a      	str	r2, [r1, #4]
 8010436:	685a      	ldr	r2, [r3, #4]
 8010438:	f042 0201 	orr.w	r2, r2, #1
 801043c:	3108      	adds	r1, #8
 801043e:	605a      	str	r2, [r3, #4]
 8010440:	4648      	mov	r0, r9
 8010442:	f7fe ff09 	bl	800f258 <_free_r>
 8010446:	e7d7      	b.n	80103f8 <_realloc_r+0x140>
 8010448:	4611      	mov	r1, r2
 801044a:	b003      	add	sp, #12
 801044c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010450:	f7fe bfee 	b.w	800f430 <_malloc_r>
 8010454:	f01e 0f01 	tst.w	lr, #1
 8010458:	f47f af5a 	bne.w	8010310 <_realloc_r+0x58>
 801045c:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8010460:	ebc3 0a08 	rsb	sl, r3, r8
 8010464:	f8da 3004 	ldr.w	r3, [sl, #4]
 8010468:	f023 0c03 	bic.w	ip, r3, #3
 801046c:	eb01 0e0c 	add.w	lr, r1, ip
 8010470:	4596      	cmp	lr, r2
 8010472:	db8b      	blt.n	801038c <_realloc_r+0xd4>
 8010474:	68c3      	ldr	r3, [r0, #12]
 8010476:	6882      	ldr	r2, [r0, #8]
 8010478:	4657      	mov	r7, sl
 801047a:	60d3      	str	r3, [r2, #12]
 801047c:	609a      	str	r2, [r3, #8]
 801047e:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8010482:	f8da 300c 	ldr.w	r3, [sl, #12]
 8010486:	60cb      	str	r3, [r1, #12]
 8010488:	1f22      	subs	r2, r4, #4
 801048a:	2a24      	cmp	r2, #36	; 0x24
 801048c:	6099      	str	r1, [r3, #8]
 801048e:	f200 8099 	bhi.w	80105c4 <_realloc_r+0x30c>
 8010492:	2a13      	cmp	r2, #19
 8010494:	d962      	bls.n	801055c <_realloc_r+0x2a4>
 8010496:	6833      	ldr	r3, [r6, #0]
 8010498:	f8ca 3008 	str.w	r3, [sl, #8]
 801049c:	6873      	ldr	r3, [r6, #4]
 801049e:	f8ca 300c 	str.w	r3, [sl, #12]
 80104a2:	2a1b      	cmp	r2, #27
 80104a4:	f200 80a0 	bhi.w	80105e8 <_realloc_r+0x330>
 80104a8:	3608      	adds	r6, #8
 80104aa:	f10a 0310 	add.w	r3, sl, #16
 80104ae:	e056      	b.n	801055e <_realloc_r+0x2a6>
 80104b0:	f021 0b03 	bic.w	fp, r1, #3
 80104b4:	44a3      	add	fp, r4
 80104b6:	f105 0010 	add.w	r0, r5, #16
 80104ba:	4583      	cmp	fp, r0
 80104bc:	da59      	bge.n	8010572 <_realloc_r+0x2ba>
 80104be:	f01e 0f01 	tst.w	lr, #1
 80104c2:	f47f af25 	bne.w	8010310 <_realloc_r+0x58>
 80104c6:	f856 1c08 	ldr.w	r1, [r6, #-8]
 80104ca:	ebc1 0a08 	rsb	sl, r1, r8
 80104ce:	f8da 1004 	ldr.w	r1, [sl, #4]
 80104d2:	f021 0c03 	bic.w	ip, r1, #3
 80104d6:	44e3      	add	fp, ip
 80104d8:	4558      	cmp	r0, fp
 80104da:	f73f af57 	bgt.w	801038c <_realloc_r+0xd4>
 80104de:	4657      	mov	r7, sl
 80104e0:	f8da 100c 	ldr.w	r1, [sl, #12]
 80104e4:	f857 0f08 	ldr.w	r0, [r7, #8]!
 80104e8:	1f22      	subs	r2, r4, #4
 80104ea:	2a24      	cmp	r2, #36	; 0x24
 80104ec:	60c1      	str	r1, [r0, #12]
 80104ee:	6088      	str	r0, [r1, #8]
 80104f0:	f200 80b4 	bhi.w	801065c <_realloc_r+0x3a4>
 80104f4:	2a13      	cmp	r2, #19
 80104f6:	f240 80a5 	bls.w	8010644 <_realloc_r+0x38c>
 80104fa:	6831      	ldr	r1, [r6, #0]
 80104fc:	f8ca 1008 	str.w	r1, [sl, #8]
 8010500:	6871      	ldr	r1, [r6, #4]
 8010502:	f8ca 100c 	str.w	r1, [sl, #12]
 8010506:	2a1b      	cmp	r2, #27
 8010508:	f200 80af 	bhi.w	801066a <_realloc_r+0x3b2>
 801050c:	3608      	adds	r6, #8
 801050e:	f10a 0210 	add.w	r2, sl, #16
 8010512:	6831      	ldr	r1, [r6, #0]
 8010514:	6011      	str	r1, [r2, #0]
 8010516:	6871      	ldr	r1, [r6, #4]
 8010518:	6051      	str	r1, [r2, #4]
 801051a:	68b1      	ldr	r1, [r6, #8]
 801051c:	6091      	str	r1, [r2, #8]
 801051e:	eb0a 0105 	add.w	r1, sl, r5
 8010522:	ebc5 020b 	rsb	r2, r5, fp
 8010526:	f042 0201 	orr.w	r2, r2, #1
 801052a:	6099      	str	r1, [r3, #8]
 801052c:	604a      	str	r2, [r1, #4]
 801052e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8010532:	f003 0301 	and.w	r3, r3, #1
 8010536:	431d      	orrs	r5, r3
 8010538:	4648      	mov	r0, r9
 801053a:	f8ca 5004 	str.w	r5, [sl, #4]
 801053e:	f7ff fa31 	bl	800f9a4 <__malloc_unlock>
 8010542:	4638      	mov	r0, r7
 8010544:	e75c      	b.n	8010400 <_realloc_r+0x148>
 8010546:	6833      	ldr	r3, [r6, #0]
 8010548:	6003      	str	r3, [r0, #0]
 801054a:	6873      	ldr	r3, [r6, #4]
 801054c:	6043      	str	r3, [r0, #4]
 801054e:	2a1b      	cmp	r2, #27
 8010550:	d827      	bhi.n	80105a2 <_realloc_r+0x2ea>
 8010552:	f100 0308 	add.w	r3, r0, #8
 8010556:	f106 0208 	add.w	r2, r6, #8
 801055a:	e6f2      	b.n	8010342 <_realloc_r+0x8a>
 801055c:	463b      	mov	r3, r7
 801055e:	6832      	ldr	r2, [r6, #0]
 8010560:	601a      	str	r2, [r3, #0]
 8010562:	6872      	ldr	r2, [r6, #4]
 8010564:	605a      	str	r2, [r3, #4]
 8010566:	68b2      	ldr	r2, [r6, #8]
 8010568:	609a      	str	r2, [r3, #8]
 801056a:	463e      	mov	r6, r7
 801056c:	4674      	mov	r4, lr
 801056e:	46d0      	mov	r8, sl
 8010570:	e733      	b.n	80103da <_realloc_r+0x122>
 8010572:	eb08 0105 	add.w	r1, r8, r5
 8010576:	ebc5 0b0b 	rsb	fp, r5, fp
 801057a:	f04b 0201 	orr.w	r2, fp, #1
 801057e:	6099      	str	r1, [r3, #8]
 8010580:	604a      	str	r2, [r1, #4]
 8010582:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010586:	f003 0301 	and.w	r3, r3, #1
 801058a:	431d      	orrs	r5, r3
 801058c:	4648      	mov	r0, r9
 801058e:	f846 5c04 	str.w	r5, [r6, #-4]
 8010592:	f7ff fa07 	bl	800f9a4 <__malloc_unlock>
 8010596:	4630      	mov	r0, r6
 8010598:	e732      	b.n	8010400 <_realloc_r+0x148>
 801059a:	4631      	mov	r1, r6
 801059c:	f7ff fe28 	bl	80101f0 <memmove>
 80105a0:	e6d5      	b.n	801034e <_realloc_r+0x96>
 80105a2:	68b3      	ldr	r3, [r6, #8]
 80105a4:	6083      	str	r3, [r0, #8]
 80105a6:	68f3      	ldr	r3, [r6, #12]
 80105a8:	60c3      	str	r3, [r0, #12]
 80105aa:	2a24      	cmp	r2, #36	; 0x24
 80105ac:	d028      	beq.n	8010600 <_realloc_r+0x348>
 80105ae:	f100 0310 	add.w	r3, r0, #16
 80105b2:	f106 0210 	add.w	r2, r6, #16
 80105b6:	e6c4      	b.n	8010342 <_realloc_r+0x8a>
 80105b8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80105bc:	f023 0303 	bic.w	r3, r3, #3
 80105c0:	441c      	add	r4, r3
 80105c2:	e70a      	b.n	80103da <_realloc_r+0x122>
 80105c4:	4631      	mov	r1, r6
 80105c6:	4638      	mov	r0, r7
 80105c8:	4674      	mov	r4, lr
 80105ca:	46d0      	mov	r8, sl
 80105cc:	f7ff fe10 	bl	80101f0 <memmove>
 80105d0:	463e      	mov	r6, r7
 80105d2:	e702      	b.n	80103da <_realloc_r+0x122>
 80105d4:	463a      	mov	r2, r7
 80105d6:	e6f7      	b.n	80103c8 <_realloc_r+0x110>
 80105d8:	4631      	mov	r1, r6
 80105da:	4638      	mov	r0, r7
 80105dc:	461c      	mov	r4, r3
 80105de:	46d0      	mov	r8, sl
 80105e0:	f7ff fe06 	bl	80101f0 <memmove>
 80105e4:	463e      	mov	r6, r7
 80105e6:	e6f8      	b.n	80103da <_realloc_r+0x122>
 80105e8:	68b3      	ldr	r3, [r6, #8]
 80105ea:	f8ca 3010 	str.w	r3, [sl, #16]
 80105ee:	68f3      	ldr	r3, [r6, #12]
 80105f0:	f8ca 3014 	str.w	r3, [sl, #20]
 80105f4:	2a24      	cmp	r2, #36	; 0x24
 80105f6:	d01b      	beq.n	8010630 <_realloc_r+0x378>
 80105f8:	3610      	adds	r6, #16
 80105fa:	f10a 0318 	add.w	r3, sl, #24
 80105fe:	e7ae      	b.n	801055e <_realloc_r+0x2a6>
 8010600:	6933      	ldr	r3, [r6, #16]
 8010602:	6103      	str	r3, [r0, #16]
 8010604:	6973      	ldr	r3, [r6, #20]
 8010606:	6143      	str	r3, [r0, #20]
 8010608:	f106 0218 	add.w	r2, r6, #24
 801060c:	f100 0318 	add.w	r3, r0, #24
 8010610:	e697      	b.n	8010342 <_realloc_r+0x8a>
 8010612:	bf00      	nop
 8010614:	200004e4 	.word	0x200004e4
 8010618:	68b1      	ldr	r1, [r6, #8]
 801061a:	f8ca 1010 	str.w	r1, [sl, #16]
 801061e:	68f1      	ldr	r1, [r6, #12]
 8010620:	f8ca 1014 	str.w	r1, [sl, #20]
 8010624:	2a24      	cmp	r2, #36	; 0x24
 8010626:	d00f      	beq.n	8010648 <_realloc_r+0x390>
 8010628:	3610      	adds	r6, #16
 801062a:	f10a 0218 	add.w	r2, sl, #24
 801062e:	e6cb      	b.n	80103c8 <_realloc_r+0x110>
 8010630:	6933      	ldr	r3, [r6, #16]
 8010632:	f8ca 3018 	str.w	r3, [sl, #24]
 8010636:	6973      	ldr	r3, [r6, #20]
 8010638:	f8ca 301c 	str.w	r3, [sl, #28]
 801063c:	3618      	adds	r6, #24
 801063e:	f10a 0320 	add.w	r3, sl, #32
 8010642:	e78c      	b.n	801055e <_realloc_r+0x2a6>
 8010644:	463a      	mov	r2, r7
 8010646:	e764      	b.n	8010512 <_realloc_r+0x25a>
 8010648:	6932      	ldr	r2, [r6, #16]
 801064a:	f8ca 2018 	str.w	r2, [sl, #24]
 801064e:	6972      	ldr	r2, [r6, #20]
 8010650:	f8ca 201c 	str.w	r2, [sl, #28]
 8010654:	3618      	adds	r6, #24
 8010656:	f10a 0220 	add.w	r2, sl, #32
 801065a:	e6b5      	b.n	80103c8 <_realloc_r+0x110>
 801065c:	4631      	mov	r1, r6
 801065e:	4638      	mov	r0, r7
 8010660:	9301      	str	r3, [sp, #4]
 8010662:	f7ff fdc5 	bl	80101f0 <memmove>
 8010666:	9b01      	ldr	r3, [sp, #4]
 8010668:	e759      	b.n	801051e <_realloc_r+0x266>
 801066a:	68b1      	ldr	r1, [r6, #8]
 801066c:	f8ca 1010 	str.w	r1, [sl, #16]
 8010670:	68f1      	ldr	r1, [r6, #12]
 8010672:	f8ca 1014 	str.w	r1, [sl, #20]
 8010676:	2a24      	cmp	r2, #36	; 0x24
 8010678:	d003      	beq.n	8010682 <_realloc_r+0x3ca>
 801067a:	3610      	adds	r6, #16
 801067c:	f10a 0218 	add.w	r2, sl, #24
 8010680:	e747      	b.n	8010512 <_realloc_r+0x25a>
 8010682:	6932      	ldr	r2, [r6, #16]
 8010684:	f8ca 2018 	str.w	r2, [sl, #24]
 8010688:	6972      	ldr	r2, [r6, #20]
 801068a:	f8ca 201c 	str.w	r2, [sl, #28]
 801068e:	3618      	adds	r6, #24
 8010690:	f10a 0220 	add.w	r2, sl, #32
 8010694:	e73d      	b.n	8010512 <_realloc_r+0x25a>
 8010696:	bf00      	nop

08010698 <_init>:
 8010698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801069a:	bf00      	nop
 801069c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801069e:	bc08      	pop	{r3}
 80106a0:	469e      	mov	lr, r3
 80106a2:	4770      	bx	lr

080106a4 <_fini>:
 80106a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106a6:	bf00      	nop
 80106a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80106aa:	bc08      	pop	{r3}
 80106ac:	469e      	mov	lr, r3
 80106ae:	4770      	bx	lr
