Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e98af4cfe1ac49a0a52103313fd71fff --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module simprims_ver.ffsrce_fdpe
Compiling module simprims_ver.FDPE
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_blk_m...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_blk_m...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_blk_m...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_blk_m...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_blk_m...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_blk_m...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module simprims_ver.FDPE(XON="FALSE")
Compiling module simprims_ver.FDPE(XON="FALSE",INIT=1'b0)
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_axis_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.sffsrce_fdse
Compiling module simprims_ver.FDSE
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b11,R...
Compiling module xil_defaultlib.RAM64M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64M_HD1
Compiling module xil_defaultlib.RAM64M_HD2
Compiling module xil_defaultlib.RAM64M_HD3
Compiling module xil_defaultlib.RAM64X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64M_HD4
Compiling module xil_defaultlib.RAM64M_HD5
Compiling module xil_defaultlib.RAM64M_HD6
Compiling module xil_defaultlib.RAM64M_HD7
Compiling module xil_defaultlib.RAM64M_HD8
Compiling module xil_defaultlib.RAM64M_HD9
Compiling module xil_defaultlib.RAM64M_HD10
Compiling module xil_defaultlib.RAM64X1D_HD11
Compiling module xil_defaultlib.RAM64M_HD12
Compiling module xil_defaultlib.RAM64M_HD13
Compiling module xil_defaultlib.RAM64M_HD14
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_sync_...
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_blk_m...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_blk_m...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_blk_m...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_blk_m...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_blk_m...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_blk_m...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_axis_...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_fifo
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_ipic2...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_psele...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_psele...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_psele...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_psele...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_psele...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_psele...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_psele...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_psele...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_psele...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_psele...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_psele...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_psele...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_addre...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_slave...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_axi_l...
Compiling module simprims_ver.GND
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0_axi_f...
Compiling module xil_defaultlib.design_1_axi_fifo_mm_s_0_0
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0axi_...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0rom
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0dist...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0dist...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0axi_...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0rom_...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0dist...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0dist...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0axi_...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0axi_...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0axi_...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0axi_...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0axi_...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0axi_...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0axi_...
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_0
Compiling module xil_defaultlib.design_1_axi_traffic_gen_0_axi_p...
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.design_1_clk_wiz_0design_1_clk_w...
Compiling module xil_defaultlib.design_1_clk_wiz_0
Compiling module xil_defaultlib.design_1_handshake_wrapper_0_0_m...
Compiling module xil_defaultlib.design_1_handshake_wrapper_0_0_f...
Compiling module xil_defaultlib.design_1_handshake_wrapper_0_0_h...
Compiling module xil_defaultlib.design_1_handshake_wrapper_0_0
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0cdc_s...
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0cdc_s...
Compiling module simprims_ver.SRL16E
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0lpf
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0upcnt...
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0seque...
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0proc_...
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_time_synth
