-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity width32router is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    network_table_V_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    network_table_V_EN_A : OUT STD_LOGIC;
    network_table_V_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    network_table_V_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    network_table_V_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    network_table_V_Clk_A : OUT STD_LOGIC;
    network_table_V_Rst_A : OUT STD_LOGIC;
    network_addr_V : IN STD_LOGIC_VECTOR (31 downto 0);
    stream_in_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    stream_in_TVALID : IN STD_LOGIC;
    stream_in_TREADY : OUT STD_LOGIC;
    stream_in_TDEST : IN STD_LOGIC_VECTOR (7 downto 0);
    stream_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_TID : IN STD_LOGIC_VECTOR (7 downto 0);
    stream_in_TUSER : IN STD_LOGIC_VECTOR (15 downto 0);
    stream_in_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    stream_out_switch_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    stream_out_switch_TVALID : OUT STD_LOGIC;
    stream_out_switch_TREADY : IN STD_LOGIC;
    stream_out_switch_TDEST : OUT STD_LOGIC_VECTOR (7 downto 0);
    stream_out_switch_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_switch_TID : OUT STD_LOGIC_VECTOR (7 downto 0);
    stream_out_switch_TUSER : OUT STD_LOGIC_VECTOR (15 downto 0);
    stream_out_switch_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    stream_out_network_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    stream_out_network_TVALID : OUT STD_LOGIC;
    stream_out_network_TREADY : IN STD_LOGIC;
    stream_out_network_TDEST : OUT STD_LOGIC_VECTOR (7 downto 0);
    stream_out_network_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_network_TID : OUT STD_LOGIC_VECTOR (7 downto 0);
    stream_out_network_TUSER : OUT STD_LOGIC_VECTOR (15 downto 0);
    stream_out_network_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    addr_out_V : OUT STD_LOGIC_VECTOR (31 downto 0);
    addr_out_V_ap_vld : OUT STD_LOGIC;
    state_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    state_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of width32router is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "width32router,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu19eg-ffvc1760-2-i,HLS_INPUT_CLOCK=3.103000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.171000,HLS_SYN_LAT=3,HLS_SYN_TPT=2,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3146,HLS_SYN_LUT=806,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal stream_out_switch_V_data_V_1_data_in : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_out_switch_V_data_V_1_data_out : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_out_switch_V_data_V_1_vld_in : STD_LOGIC;
    signal stream_out_switch_V_data_V_1_vld_out : STD_LOGIC;
    signal stream_out_switch_V_data_V_1_ack_in : STD_LOGIC;
    signal stream_out_switch_V_data_V_1_ack_out : STD_LOGIC;
    signal stream_out_switch_V_data_V_1_payload_A : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_out_switch_V_data_V_1_payload_B : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_out_switch_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_switch_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_switch_V_data_V_1_sel : STD_LOGIC;
    signal stream_out_switch_V_data_V_1_load_A : STD_LOGIC;
    signal stream_out_switch_V_data_V_1_load_B : STD_LOGIC;
    signal stream_out_switch_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_switch_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_switch_V_dest_V_1_data_in : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_switch_V_dest_V_1_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_switch_V_dest_V_1_vld_in : STD_LOGIC;
    signal stream_out_switch_V_dest_V_1_vld_out : STD_LOGIC;
    signal stream_out_switch_V_dest_V_1_ack_in : STD_LOGIC;
    signal stream_out_switch_V_dest_V_1_ack_out : STD_LOGIC;
    signal stream_out_switch_V_dest_V_1_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_switch_V_dest_V_1_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_switch_V_dest_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_switch_V_dest_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_switch_V_dest_V_1_sel : STD_LOGIC;
    signal stream_out_switch_V_dest_V_1_load_A : STD_LOGIC;
    signal stream_out_switch_V_dest_V_1_load_B : STD_LOGIC;
    signal stream_out_switch_V_dest_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_switch_V_dest_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_switch_V_last_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_switch_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_switch_V_last_V_1_vld_in : STD_LOGIC;
    signal stream_out_switch_V_last_V_1_vld_out : STD_LOGIC;
    signal stream_out_switch_V_last_V_1_ack_in : STD_LOGIC;
    signal stream_out_switch_V_last_V_1_ack_out : STD_LOGIC;
    signal stream_out_switch_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_switch_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_switch_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_switch_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_switch_V_last_V_1_sel : STD_LOGIC;
    signal stream_out_switch_V_last_V_1_load_A : STD_LOGIC;
    signal stream_out_switch_V_last_V_1_load_B : STD_LOGIC;
    signal stream_out_switch_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_switch_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_switch_V_id_V_1_data_in : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_switch_V_id_V_1_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_switch_V_id_V_1_vld_in : STD_LOGIC;
    signal stream_out_switch_V_id_V_1_vld_out : STD_LOGIC;
    signal stream_out_switch_V_id_V_1_ack_in : STD_LOGIC;
    signal stream_out_switch_V_id_V_1_ack_out : STD_LOGIC;
    signal stream_out_switch_V_id_V_1_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_switch_V_id_V_1_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_switch_V_id_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_switch_V_id_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_switch_V_id_V_1_sel : STD_LOGIC;
    signal stream_out_switch_V_id_V_1_load_A : STD_LOGIC;
    signal stream_out_switch_V_id_V_1_load_B : STD_LOGIC;
    signal stream_out_switch_V_id_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_switch_V_id_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_switch_V_user_V_1_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal stream_out_switch_V_user_V_1_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal stream_out_switch_V_user_V_1_vld_in : STD_LOGIC;
    signal stream_out_switch_V_user_V_1_vld_out : STD_LOGIC;
    signal stream_out_switch_V_user_V_1_ack_in : STD_LOGIC;
    signal stream_out_switch_V_user_V_1_ack_out : STD_LOGIC;
    signal stream_out_switch_V_user_V_1_payload_A : STD_LOGIC_VECTOR (15 downto 0);
    signal stream_out_switch_V_user_V_1_payload_B : STD_LOGIC_VECTOR (15 downto 0);
    signal stream_out_switch_V_user_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_switch_V_user_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_switch_V_user_V_1_sel : STD_LOGIC;
    signal stream_out_switch_V_user_V_1_load_A : STD_LOGIC;
    signal stream_out_switch_V_user_V_1_load_B : STD_LOGIC;
    signal stream_out_switch_V_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_switch_V_user_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_switch_V_keep_V_1_data_in : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_out_switch_V_keep_V_1_data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_out_switch_V_keep_V_1_vld_in : STD_LOGIC;
    signal stream_out_switch_V_keep_V_1_vld_out : STD_LOGIC;
    signal stream_out_switch_V_keep_V_1_ack_in : STD_LOGIC;
    signal stream_out_switch_V_keep_V_1_ack_out : STD_LOGIC;
    signal stream_out_switch_V_keep_V_1_payload_A : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_out_switch_V_keep_V_1_payload_B : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_out_switch_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_switch_V_keep_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_switch_V_keep_V_1_sel : STD_LOGIC;
    signal stream_out_switch_V_keep_V_1_load_A : STD_LOGIC;
    signal stream_out_switch_V_keep_V_1_load_B : STD_LOGIC;
    signal stream_out_switch_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_switch_V_keep_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_network_V_data_V_1_data_in : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_out_network_V_data_V_1_data_out : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_out_network_V_data_V_1_vld_in : STD_LOGIC;
    signal stream_out_network_V_data_V_1_vld_out : STD_LOGIC;
    signal stream_out_network_V_data_V_1_ack_in : STD_LOGIC;
    signal stream_out_network_V_data_V_1_ack_out : STD_LOGIC;
    signal stream_out_network_V_data_V_1_payload_A : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_out_network_V_data_V_1_payload_B : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_out_network_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_network_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_network_V_data_V_1_sel : STD_LOGIC;
    signal stream_out_network_V_data_V_1_load_A : STD_LOGIC;
    signal stream_out_network_V_data_V_1_load_B : STD_LOGIC;
    signal stream_out_network_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_network_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_network_V_dest_V_1_data_in : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_network_V_dest_V_1_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_network_V_dest_V_1_vld_in : STD_LOGIC;
    signal stream_out_network_V_dest_V_1_vld_out : STD_LOGIC;
    signal stream_out_network_V_dest_V_1_ack_in : STD_LOGIC;
    signal stream_out_network_V_dest_V_1_ack_out : STD_LOGIC;
    signal stream_out_network_V_dest_V_1_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_network_V_dest_V_1_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_network_V_dest_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_network_V_dest_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_network_V_dest_V_1_sel : STD_LOGIC;
    signal stream_out_network_V_dest_V_1_load_A : STD_LOGIC;
    signal stream_out_network_V_dest_V_1_load_B : STD_LOGIC;
    signal stream_out_network_V_dest_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_network_V_dest_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_network_V_last_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_network_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_network_V_last_V_1_vld_in : STD_LOGIC;
    signal stream_out_network_V_last_V_1_vld_out : STD_LOGIC;
    signal stream_out_network_V_last_V_1_ack_in : STD_LOGIC;
    signal stream_out_network_V_last_V_1_ack_out : STD_LOGIC;
    signal stream_out_network_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_network_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_network_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_network_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_network_V_last_V_1_sel : STD_LOGIC;
    signal stream_out_network_V_last_V_1_load_A : STD_LOGIC;
    signal stream_out_network_V_last_V_1_load_B : STD_LOGIC;
    signal stream_out_network_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_network_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_network_V_id_V_1_data_in : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_network_V_id_V_1_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_network_V_id_V_1_vld_in : STD_LOGIC;
    signal stream_out_network_V_id_V_1_vld_out : STD_LOGIC;
    signal stream_out_network_V_id_V_1_ack_in : STD_LOGIC;
    signal stream_out_network_V_id_V_1_ack_out : STD_LOGIC;
    signal stream_out_network_V_id_V_1_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_network_V_id_V_1_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_network_V_id_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_network_V_id_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_network_V_id_V_1_sel : STD_LOGIC;
    signal stream_out_network_V_id_V_1_load_A : STD_LOGIC;
    signal stream_out_network_V_id_V_1_load_B : STD_LOGIC;
    signal stream_out_network_V_id_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_network_V_id_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_network_V_user_V_1_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal stream_out_network_V_user_V_1_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal stream_out_network_V_user_V_1_vld_in : STD_LOGIC;
    signal stream_out_network_V_user_V_1_vld_out : STD_LOGIC;
    signal stream_out_network_V_user_V_1_ack_in : STD_LOGIC;
    signal stream_out_network_V_user_V_1_ack_out : STD_LOGIC;
    signal stream_out_network_V_user_V_1_payload_A : STD_LOGIC_VECTOR (15 downto 0);
    signal stream_out_network_V_user_V_1_payload_B : STD_LOGIC_VECTOR (15 downto 0);
    signal stream_out_network_V_user_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_network_V_user_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_network_V_user_V_1_sel : STD_LOGIC;
    signal stream_out_network_V_user_V_1_load_A : STD_LOGIC;
    signal stream_out_network_V_user_V_1_load_B : STD_LOGIC;
    signal stream_out_network_V_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_network_V_user_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_network_V_keep_V_1_data_in : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_out_network_V_keep_V_1_data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_out_network_V_keep_V_1_vld_in : STD_LOGIC;
    signal stream_out_network_V_keep_V_1_vld_out : STD_LOGIC;
    signal stream_out_network_V_keep_V_1_ack_in : STD_LOGIC;
    signal stream_out_network_V_keep_V_1_ack_out : STD_LOGIC;
    signal stream_out_network_V_keep_V_1_payload_A : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_out_network_V_keep_V_1_payload_B : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_out_network_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_network_V_keep_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_network_V_keep_V_1_sel : STD_LOGIC;
    signal stream_out_network_V_keep_V_1_load_A : STD_LOGIC;
    signal stream_out_network_V_keep_V_1_load_B : STD_LOGIC;
    signal stream_out_network_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_network_V_keep_V_1_state_cmp_full : STD_LOGIC;
    signal sinkState : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sinkState_load_load_fu_331_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nbreadreq_fu_94_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal sinkState_load_reg_389 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_reg_397 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_393 : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_switch_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal tmp_reg_401 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_463 : STD_LOGIC_VECTOR (0 downto 0);
    signal sinkState_load_reg_389_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_reg_401_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_network_TDATA_blk_n : STD_LOGIC;
    signal ap_predicate_op22_read_state2 : BOOLEAN;
    signal ap_predicate_op33_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_predicate_op32_write_state2 : BOOLEAN;
    signal ap_predicate_op43_write_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_predicate_op96_write_state4 : BOOLEAN;
    signal ap_predicate_op98_write_state4 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_predicate_op10_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op54_write_state3 : BOOLEAN;
    signal ap_predicate_op59_write_state3 : BOOLEAN;
    signal ap_predicate_op63_write_state3 : BOOLEAN;
    signal ap_predicate_op64_write_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_data_V_reg_405 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_dest_V_reg_411 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_271_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_417 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_id_V_reg_425 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_431 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_keep_V_reg_437 : STD_LOGIC_VECTOR (63 downto 0);
    signal network_addr_in_V_reg_458 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln879_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_1_fu_366_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln321_1_reg_467 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln160_fu_380_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_sinkState_load_14_reg_205 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_sinkState_load_14_reg_205 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_sinkState_load_16_reg_219 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_sinkState_load_16_reg_219 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_sinkState_load_1_reg_232 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_sinkState_load_1_reg_232 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln162_fu_343_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal network_table_V_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_335_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln321_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_fu_354_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_982 : BOOLEAN;
    signal ap_condition_986 : BOOLEAN;
    signal ap_condition_891 : BOOLEAN;
    signal ap_condition_991 : BOOLEAN;
    signal ap_condition_993 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_network_V_data_V_1_ack_out = ap_const_logic_1) and (stream_out_network_V_data_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_network_V_data_V_1_sel_rd <= not(stream_out_network_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_network_V_data_V_1_ack_in = ap_const_logic_1) and (stream_out_network_V_data_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_network_V_data_V_1_sel_wr <= not(stream_out_network_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_network_V_data_V_1_state = ap_const_lv2_2) and (stream_out_network_V_data_V_1_vld_in = ap_const_logic_0)) or ((stream_out_network_V_data_V_1_state = ap_const_lv2_3) and (stream_out_network_V_data_V_1_vld_in = ap_const_logic_0) and (stream_out_network_V_data_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_network_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_network_V_data_V_1_state = ap_const_lv2_1) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_data_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0) and (stream_out_network_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_network_V_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_network_V_data_V_1_vld_in = ap_const_logic_0) and (stream_out_network_V_data_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_network_TREADY = ap_const_logic_0) and (stream_out_network_V_data_V_1_vld_in = ap_const_logic_1))) and (stream_out_network_V_data_V_1_state = ap_const_lv2_3)) or ((stream_out_network_V_data_V_1_state = ap_const_lv2_1) and (stream_out_network_V_data_V_1_ack_out = ap_const_logic_1)) or ((stream_out_network_V_data_V_1_state = ap_const_lv2_2) and (stream_out_network_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_network_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_network_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_dest_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_dest_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_network_V_dest_V_1_ack_out = ap_const_logic_1) and (stream_out_network_V_dest_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_network_V_dest_V_1_sel_rd <= not(stream_out_network_V_dest_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_dest_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_dest_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_network_V_dest_V_1_ack_in = ap_const_logic_1) and (stream_out_network_V_dest_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_network_V_dest_V_1_sel_wr <= not(stream_out_network_V_dest_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_dest_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_dest_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_network_V_dest_V_1_state = ap_const_lv2_2) and (stream_out_network_V_dest_V_1_vld_in = ap_const_logic_0)) or ((stream_out_network_V_dest_V_1_state = ap_const_lv2_3) and (stream_out_network_V_dest_V_1_vld_in = ap_const_logic_0) and (stream_out_network_V_dest_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_network_V_dest_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_network_V_dest_V_1_state = ap_const_lv2_1) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_dest_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0) and (stream_out_network_V_dest_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_network_V_dest_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_network_V_dest_V_1_vld_in = ap_const_logic_0) and (stream_out_network_V_dest_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_network_TREADY = ap_const_logic_0) and (stream_out_network_V_dest_V_1_vld_in = ap_const_logic_1))) and (stream_out_network_V_dest_V_1_state = ap_const_lv2_3)) or ((stream_out_network_V_dest_V_1_state = ap_const_lv2_1) and (stream_out_network_V_dest_V_1_ack_out = ap_const_logic_1)) or ((stream_out_network_V_dest_V_1_state = ap_const_lv2_2) and (stream_out_network_V_dest_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_network_V_dest_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_network_V_dest_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_id_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_id_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_network_V_id_V_1_ack_out = ap_const_logic_1) and (stream_out_network_V_id_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_network_V_id_V_1_sel_rd <= not(stream_out_network_V_id_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_id_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_id_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_network_V_id_V_1_ack_in = ap_const_logic_1) and (stream_out_network_V_id_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_network_V_id_V_1_sel_wr <= not(stream_out_network_V_id_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_id_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_id_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_network_V_id_V_1_state = ap_const_lv2_2) and (stream_out_network_V_id_V_1_vld_in = ap_const_logic_0)) or ((stream_out_network_V_id_V_1_state = ap_const_lv2_3) and (stream_out_network_V_id_V_1_vld_in = ap_const_logic_0) and (stream_out_network_V_id_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_network_V_id_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_network_V_id_V_1_state = ap_const_lv2_1) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_id_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0) and (stream_out_network_V_id_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_network_V_id_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_network_V_id_V_1_vld_in = ap_const_logic_0) and (stream_out_network_V_id_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_network_TREADY = ap_const_logic_0) and (stream_out_network_V_id_V_1_vld_in = ap_const_logic_1))) and (stream_out_network_V_id_V_1_state = ap_const_lv2_3)) or ((stream_out_network_V_id_V_1_state = ap_const_lv2_1) and (stream_out_network_V_id_V_1_ack_out = ap_const_logic_1)) or ((stream_out_network_V_id_V_1_state = ap_const_lv2_2) and (stream_out_network_V_id_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_network_V_id_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_network_V_id_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_network_V_keep_V_1_ack_out = ap_const_logic_1) and (stream_out_network_V_keep_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_network_V_keep_V_1_sel_rd <= not(stream_out_network_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_keep_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_keep_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_network_V_keep_V_1_ack_in = ap_const_logic_1) and (stream_out_network_V_keep_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_network_V_keep_V_1_sel_wr <= not(stream_out_network_V_keep_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_network_V_keep_V_1_state = ap_const_lv2_2) and (stream_out_network_V_keep_V_1_vld_in = ap_const_logic_0)) or ((stream_out_network_V_keep_V_1_state = ap_const_lv2_3) and (stream_out_network_V_keep_V_1_vld_in = ap_const_logic_0) and (stream_out_network_V_keep_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_network_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_network_V_keep_V_1_state = ap_const_lv2_1) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_keep_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0) and (stream_out_network_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_network_V_keep_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_network_V_keep_V_1_vld_in = ap_const_logic_0) and (stream_out_network_V_keep_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_network_TREADY = ap_const_logic_0) and (stream_out_network_V_keep_V_1_vld_in = ap_const_logic_1))) and (stream_out_network_V_keep_V_1_state = ap_const_lv2_3)) or ((stream_out_network_V_keep_V_1_state = ap_const_lv2_1) and (stream_out_network_V_keep_V_1_ack_out = ap_const_logic_1)) or ((stream_out_network_V_keep_V_1_state = ap_const_lv2_2) and (stream_out_network_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_network_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_network_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_network_V_last_V_1_ack_out = ap_const_logic_1) and (stream_out_network_V_last_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_network_V_last_V_1_sel_rd <= not(stream_out_network_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_network_V_last_V_1_ack_in = ap_const_logic_1) and (stream_out_network_V_last_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_network_V_last_V_1_sel_wr <= not(stream_out_network_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_network_V_last_V_1_state = ap_const_lv2_2) and (stream_out_network_V_last_V_1_vld_in = ap_const_logic_0)) or ((stream_out_network_V_last_V_1_state = ap_const_lv2_3) and (stream_out_network_V_last_V_1_vld_in = ap_const_logic_0) and (stream_out_network_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_network_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_network_V_last_V_1_state = ap_const_lv2_1) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_last_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0) and (stream_out_network_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_network_V_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_network_V_last_V_1_vld_in = ap_const_logic_0) and (stream_out_network_V_last_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_network_TREADY = ap_const_logic_0) and (stream_out_network_V_last_V_1_vld_in = ap_const_logic_1))) and (stream_out_network_V_last_V_1_state = ap_const_lv2_3)) or ((stream_out_network_V_last_V_1_state = ap_const_lv2_1) and (stream_out_network_V_last_V_1_ack_out = ap_const_logic_1)) or ((stream_out_network_V_last_V_1_state = ap_const_lv2_2) and (stream_out_network_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_network_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_network_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_network_V_user_V_1_ack_out = ap_const_logic_1) and (stream_out_network_V_user_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_network_V_user_V_1_sel_rd <= not(stream_out_network_V_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_user_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_user_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_network_V_user_V_1_ack_in = ap_const_logic_1) and (stream_out_network_V_user_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_network_V_user_V_1_sel_wr <= not(stream_out_network_V_user_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_network_V_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_network_V_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_network_V_user_V_1_state = ap_const_lv2_2) and (stream_out_network_V_user_V_1_vld_in = ap_const_logic_0)) or ((stream_out_network_V_user_V_1_state = ap_const_lv2_3) and (stream_out_network_V_user_V_1_vld_in = ap_const_logic_0) and (stream_out_network_V_user_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_network_V_user_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_network_V_user_V_1_state = ap_const_lv2_1) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_user_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0) and (stream_out_network_V_user_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_network_V_user_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_network_V_user_V_1_vld_in = ap_const_logic_0) and (stream_out_network_V_user_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_network_TREADY = ap_const_logic_0) and (stream_out_network_V_user_V_1_vld_in = ap_const_logic_1))) and (stream_out_network_V_user_V_1_state = ap_const_lv2_3)) or ((stream_out_network_V_user_V_1_state = ap_const_lv2_1) and (stream_out_network_V_user_V_1_ack_out = ap_const_logic_1)) or ((stream_out_network_V_user_V_1_state = ap_const_lv2_2) and (stream_out_network_V_user_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_network_V_user_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_network_V_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_switch_V_data_V_1_ack_out = ap_const_logic_1) and (stream_out_switch_V_data_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_switch_V_data_V_1_sel_rd <= not(stream_out_switch_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_switch_V_data_V_1_ack_in = ap_const_logic_1) and (stream_out_switch_V_data_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_switch_V_data_V_1_sel_wr <= not(stream_out_switch_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_switch_V_data_V_1_state = ap_const_lv2_2) and (stream_out_switch_V_data_V_1_vld_in = ap_const_logic_0)) or ((stream_out_switch_V_data_V_1_state = ap_const_lv2_3) and (stream_out_switch_V_data_V_1_vld_in = ap_const_logic_0) and (stream_out_switch_V_data_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_switch_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_switch_V_data_V_1_state = ap_const_lv2_1) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_data_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0) and (stream_out_switch_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_switch_V_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_switch_V_data_V_1_vld_in = ap_const_logic_0) and (stream_out_switch_V_data_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_switch_TREADY = ap_const_logic_0) and (stream_out_switch_V_data_V_1_vld_in = ap_const_logic_1))) and (stream_out_switch_V_data_V_1_state = ap_const_lv2_3)) or ((stream_out_switch_V_data_V_1_state = ap_const_lv2_1) and (stream_out_switch_V_data_V_1_ack_out = ap_const_logic_1)) or ((stream_out_switch_V_data_V_1_state = ap_const_lv2_2) and (stream_out_switch_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_switch_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_switch_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_dest_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_dest_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_switch_V_dest_V_1_ack_out = ap_const_logic_1) and (stream_out_switch_V_dest_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_switch_V_dest_V_1_sel_rd <= not(stream_out_switch_V_dest_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_dest_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_dest_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_switch_V_dest_V_1_ack_in = ap_const_logic_1) and (stream_out_switch_V_dest_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_switch_V_dest_V_1_sel_wr <= not(stream_out_switch_V_dest_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_dest_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_dest_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_switch_V_dest_V_1_state = ap_const_lv2_2) and (stream_out_switch_V_dest_V_1_vld_in = ap_const_logic_0)) or ((stream_out_switch_V_dest_V_1_state = ap_const_lv2_3) and (stream_out_switch_V_dest_V_1_vld_in = ap_const_logic_0) and (stream_out_switch_V_dest_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_switch_V_dest_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_switch_V_dest_V_1_state = ap_const_lv2_1) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_dest_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0) and (stream_out_switch_V_dest_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_switch_V_dest_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_switch_V_dest_V_1_vld_in = ap_const_logic_0) and (stream_out_switch_V_dest_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_switch_TREADY = ap_const_logic_0) and (stream_out_switch_V_dest_V_1_vld_in = ap_const_logic_1))) and (stream_out_switch_V_dest_V_1_state = ap_const_lv2_3)) or ((stream_out_switch_V_dest_V_1_state = ap_const_lv2_1) and (stream_out_switch_V_dest_V_1_ack_out = ap_const_logic_1)) or ((stream_out_switch_V_dest_V_1_state = ap_const_lv2_2) and (stream_out_switch_V_dest_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_switch_V_dest_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_switch_V_dest_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_id_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_id_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_switch_V_id_V_1_ack_out = ap_const_logic_1) and (stream_out_switch_V_id_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_switch_V_id_V_1_sel_rd <= not(stream_out_switch_V_id_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_id_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_id_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_switch_V_id_V_1_ack_in = ap_const_logic_1) and (stream_out_switch_V_id_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_switch_V_id_V_1_sel_wr <= not(stream_out_switch_V_id_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_id_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_id_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_switch_V_id_V_1_state = ap_const_lv2_2) and (stream_out_switch_V_id_V_1_vld_in = ap_const_logic_0)) or ((stream_out_switch_V_id_V_1_state = ap_const_lv2_3) and (stream_out_switch_V_id_V_1_vld_in = ap_const_logic_0) and (stream_out_switch_V_id_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_switch_V_id_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_switch_V_id_V_1_state = ap_const_lv2_1) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_id_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0) and (stream_out_switch_V_id_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_switch_V_id_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_switch_V_id_V_1_vld_in = ap_const_logic_0) and (stream_out_switch_V_id_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_switch_TREADY = ap_const_logic_0) and (stream_out_switch_V_id_V_1_vld_in = ap_const_logic_1))) and (stream_out_switch_V_id_V_1_state = ap_const_lv2_3)) or ((stream_out_switch_V_id_V_1_state = ap_const_lv2_1) and (stream_out_switch_V_id_V_1_ack_out = ap_const_logic_1)) or ((stream_out_switch_V_id_V_1_state = ap_const_lv2_2) and (stream_out_switch_V_id_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_switch_V_id_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_switch_V_id_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_switch_V_keep_V_1_ack_out = ap_const_logic_1) and (stream_out_switch_V_keep_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_switch_V_keep_V_1_sel_rd <= not(stream_out_switch_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_keep_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_keep_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_switch_V_keep_V_1_ack_in = ap_const_logic_1) and (stream_out_switch_V_keep_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_switch_V_keep_V_1_sel_wr <= not(stream_out_switch_V_keep_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_switch_V_keep_V_1_state = ap_const_lv2_2) and (stream_out_switch_V_keep_V_1_vld_in = ap_const_logic_0)) or ((stream_out_switch_V_keep_V_1_state = ap_const_lv2_3) and (stream_out_switch_V_keep_V_1_vld_in = ap_const_logic_0) and (stream_out_switch_V_keep_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_switch_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_switch_V_keep_V_1_state = ap_const_lv2_1) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_keep_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0) and (stream_out_switch_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_switch_V_keep_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_switch_V_keep_V_1_vld_in = ap_const_logic_0) and (stream_out_switch_V_keep_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_switch_TREADY = ap_const_logic_0) and (stream_out_switch_V_keep_V_1_vld_in = ap_const_logic_1))) and (stream_out_switch_V_keep_V_1_state = ap_const_lv2_3)) or ((stream_out_switch_V_keep_V_1_state = ap_const_lv2_1) and (stream_out_switch_V_keep_V_1_ack_out = ap_const_logic_1)) or ((stream_out_switch_V_keep_V_1_state = ap_const_lv2_2) and (stream_out_switch_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_switch_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_switch_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_switch_V_last_V_1_ack_out = ap_const_logic_1) and (stream_out_switch_V_last_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_switch_V_last_V_1_sel_rd <= not(stream_out_switch_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_switch_V_last_V_1_ack_in = ap_const_logic_1) and (stream_out_switch_V_last_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_switch_V_last_V_1_sel_wr <= not(stream_out_switch_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_switch_V_last_V_1_state = ap_const_lv2_2) and (stream_out_switch_V_last_V_1_vld_in = ap_const_logic_0)) or ((stream_out_switch_V_last_V_1_state = ap_const_lv2_3) and (stream_out_switch_V_last_V_1_vld_in = ap_const_logic_0) and (stream_out_switch_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_switch_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_switch_V_last_V_1_state = ap_const_lv2_1) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_last_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0) and (stream_out_switch_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_switch_V_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_switch_V_last_V_1_vld_in = ap_const_logic_0) and (stream_out_switch_V_last_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_switch_TREADY = ap_const_logic_0) and (stream_out_switch_V_last_V_1_vld_in = ap_const_logic_1))) and (stream_out_switch_V_last_V_1_state = ap_const_lv2_3)) or ((stream_out_switch_V_last_V_1_state = ap_const_lv2_1) and (stream_out_switch_V_last_V_1_ack_out = ap_const_logic_1)) or ((stream_out_switch_V_last_V_1_state = ap_const_lv2_2) and (stream_out_switch_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_switch_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_switch_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_switch_V_user_V_1_ack_out = ap_const_logic_1) and (stream_out_switch_V_user_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_switch_V_user_V_1_sel_rd <= not(stream_out_switch_V_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_user_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_user_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_switch_V_user_V_1_ack_in = ap_const_logic_1) and (stream_out_switch_V_user_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_switch_V_user_V_1_sel_wr <= not(stream_out_switch_V_user_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_switch_V_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_switch_V_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_switch_V_user_V_1_state = ap_const_lv2_2) and (stream_out_switch_V_user_V_1_vld_in = ap_const_logic_0)) or ((stream_out_switch_V_user_V_1_state = ap_const_lv2_3) and (stream_out_switch_V_user_V_1_vld_in = ap_const_logic_0) and (stream_out_switch_V_user_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_switch_V_user_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_switch_V_user_V_1_state = ap_const_lv2_1) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_user_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0) and (stream_out_switch_V_user_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_switch_V_user_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_switch_V_user_V_1_vld_in = ap_const_logic_0) and (stream_out_switch_V_user_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_switch_TREADY = ap_const_logic_0) and (stream_out_switch_V_user_V_1_vld_in = ap_const_logic_1))) and (stream_out_switch_V_user_V_1_state = ap_const_lv2_3)) or ((stream_out_switch_V_user_V_1_state = ap_const_lv2_1) and (stream_out_switch_V_user_V_1_ack_out = ap_const_logic_1)) or ((stream_out_switch_V_user_V_1_state = ap_const_lv2_2) and (stream_out_switch_V_user_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_switch_V_user_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_switch_V_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_sinkState_load_14_reg_205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_891)) then
                if ((ap_const_boolean_1 = ap_condition_986)) then 
                    ap_phi_reg_pp0_iter1_sinkState_load_14_reg_205 <= ap_const_lv2_2;
                elsif ((ap_const_boolean_1 = ap_condition_982)) then 
                    ap_phi_reg_pp0_iter1_sinkState_load_14_reg_205 <= ap_const_lv2_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_sinkState_load_14_reg_205 <= ap_phi_reg_pp0_iter0_sinkState_load_14_reg_205;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sinkState_load_16_reg_219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_891)) then
                if ((ap_const_boolean_1 = ap_condition_993)) then 
                    ap_phi_reg_pp0_iter1_sinkState_load_16_reg_219 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_condition_991)) then 
                    ap_phi_reg_pp0_iter1_sinkState_load_16_reg_219 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_sinkState_load_16_reg_219 <= ap_phi_reg_pp0_iter0_sinkState_load_16_reg_219;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sinkState_load_1_reg_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sinkState_load_reg_389 = ap_const_lv2_2) and (tmp_2_reg_393 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_sinkState_load_1_reg_232 <= ap_phi_reg_pp0_iter1_sinkState_load_14_reg_205;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sinkState_load_reg_389 = ap_const_lv2_1) and (tmp_1_reg_397 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_sinkState_load_1_reg_232 <= zext_ln160_fu_380_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sinkState_load_reg_389 = ap_const_lv2_0) and (tmp_reg_401 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_sinkState_load_1_reg_232 <= select_ln321_1_reg_467;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sinkState_load_reg_389 = ap_const_lv2_2) and (tmp_2_reg_393 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_sinkState_load_1_reg_232 <= ap_const_lv2_2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sinkState_load_reg_389 = ap_const_lv2_1) and (tmp_1_reg_397 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_sinkState_load_1_reg_232 <= ap_const_lv2_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sinkState_load_reg_389 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sinkState_load_reg_389 = ap_const_lv2_0) and (tmp_reg_401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_sinkState_load_1_reg_232 <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_sinkState_load_1_reg_232 <= ap_phi_reg_pp0_iter0_sinkState_load_1_reg_232;
            end if; 
        end if;
    end process;

    sinkState_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (sinkState_load_reg_389 = ap_const_lv2_0) and (tmp_reg_401 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1))) then 
                sinkState <= select_ln321_1_fu_366_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (sinkState_load_reg_389 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (sinkState_load_reg_389 = ap_const_lv2_2) and (grp_fu_271_p1 = ap_const_lv1_1) and (tmp_2_reg_393 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (sinkState_load_reg_389 = ap_const_lv2_1) and (grp_fu_271_p1 = ap_const_lv1_1) and (tmp_1_reg_397 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)))) then 
                sinkState <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (sinkState_load_reg_389 = ap_const_lv2_0) and (tmp_reg_401 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln879_reg_463 <= icmp_ln879_fu_348_p2;
                network_addr_in_V_reg_458 <= network_table_V_Dout_A;
                select_ln321_1_reg_467 <= select_ln321_1_fu_366_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sinkState_load_reg_389 <= sinkState;
                sinkState_load_reg_389_pp0_iter1_reg <= sinkState_load_reg_389;
                tmp_reg_401_pp0_iter1_reg <= tmp_reg_401;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_network_V_data_V_1_load_A = ap_const_logic_1)) then
                stream_out_network_V_data_V_1_payload_A <= stream_out_network_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_network_V_data_V_1_load_B = ap_const_logic_1)) then
                stream_out_network_V_data_V_1_payload_B <= stream_out_network_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_network_V_dest_V_1_load_A = ap_const_logic_1)) then
                stream_out_network_V_dest_V_1_payload_A <= stream_out_network_V_dest_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_network_V_dest_V_1_load_B = ap_const_logic_1)) then
                stream_out_network_V_dest_V_1_payload_B <= stream_out_network_V_dest_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_network_V_id_V_1_load_A = ap_const_logic_1)) then
                stream_out_network_V_id_V_1_payload_A <= stream_out_network_V_id_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_network_V_id_V_1_load_B = ap_const_logic_1)) then
                stream_out_network_V_id_V_1_payload_B <= stream_out_network_V_id_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_network_V_keep_V_1_load_A = ap_const_logic_1)) then
                stream_out_network_V_keep_V_1_payload_A <= stream_out_network_V_keep_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_network_V_keep_V_1_load_B = ap_const_logic_1)) then
                stream_out_network_V_keep_V_1_payload_B <= stream_out_network_V_keep_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_network_V_last_V_1_load_A = ap_const_logic_1)) then
                stream_out_network_V_last_V_1_payload_A <= stream_out_network_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_network_V_last_V_1_load_B = ap_const_logic_1)) then
                stream_out_network_V_last_V_1_payload_B <= stream_out_network_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_network_V_user_V_1_load_A = ap_const_logic_1)) then
                stream_out_network_V_user_V_1_payload_A <= stream_out_network_V_user_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_network_V_user_V_1_load_B = ap_const_logic_1)) then
                stream_out_network_V_user_V_1_payload_B <= stream_out_network_V_user_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_switch_V_data_V_1_load_A = ap_const_logic_1)) then
                stream_out_switch_V_data_V_1_payload_A <= stream_out_switch_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_switch_V_data_V_1_load_B = ap_const_logic_1)) then
                stream_out_switch_V_data_V_1_payload_B <= stream_out_switch_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_switch_V_dest_V_1_load_A = ap_const_logic_1)) then
                stream_out_switch_V_dest_V_1_payload_A <= stream_out_switch_V_dest_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_switch_V_dest_V_1_load_B = ap_const_logic_1)) then
                stream_out_switch_V_dest_V_1_payload_B <= stream_out_switch_V_dest_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_switch_V_id_V_1_load_A = ap_const_logic_1)) then
                stream_out_switch_V_id_V_1_payload_A <= stream_out_switch_V_id_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_switch_V_id_V_1_load_B = ap_const_logic_1)) then
                stream_out_switch_V_id_V_1_payload_B <= stream_out_switch_V_id_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_switch_V_keep_V_1_load_A = ap_const_logic_1)) then
                stream_out_switch_V_keep_V_1_payload_A <= stream_out_switch_V_keep_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_switch_V_keep_V_1_load_B = ap_const_logic_1)) then
                stream_out_switch_V_keep_V_1_payload_B <= stream_out_switch_V_keep_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_switch_V_last_V_1_load_A = ap_const_logic_1)) then
                stream_out_switch_V_last_V_1_payload_A <= stream_out_switch_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_switch_V_last_V_1_load_B = ap_const_logic_1)) then
                stream_out_switch_V_last_V_1_payload_B <= stream_out_switch_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_switch_V_user_V_1_load_A = ap_const_logic_1)) then
                stream_out_switch_V_user_V_1_payload_A <= stream_out_switch_V_user_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_switch_V_user_V_1_load_B = ap_const_logic_1)) then
                stream_out_switch_V_user_V_1_payload_B <= stream_out_switch_V_user_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sinkState_load_load_fu_331_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_1_reg_397 <= grp_nbreadreq_fu_94_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sinkState_load_load_fu_331_p1 = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_2_reg_393 <= grp_nbreadreq_fu_94_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sinkState = ap_const_lv2_0) and (grp_nbreadreq_fu_94_p8 = ap_const_lv1_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_data_V_reg_405 <= stream_in_TDATA;
                tmp_dest_V_reg_411 <= stream_in_TDEST;
                tmp_id_V_reg_425 <= stream_in_TID;
                tmp_keep_V_reg_437 <= stream_in_TKEEP;
                tmp_last_V_reg_417 <= stream_in_TLAST;
                tmp_user_V_reg_431 <= stream_in_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sinkState = ap_const_lv2_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_401 <= grp_nbreadreq_fu_94_p8;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    addr_out_V <= network_addr_in_V_reg_458;

    addr_out_V_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, sinkState_load_reg_389, ap_enable_reg_pp0_iter1, tmp_reg_401, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sinkState_load_reg_389 = ap_const_lv2_0) and (tmp_reg_401 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            addr_out_V_ap_vld <= ap_const_logic_1;
        else 
            addr_out_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(stream_in_TVALID, ap_predicate_op10_read_state1)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_predicate_op10_read_state1 = ap_const_boolean_1) and (stream_in_TVALID = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(stream_in_TVALID, ap_enable_reg_pp0_iter1, ap_predicate_op10_read_state1, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op10_read_state1 = ap_const_boolean_1) and (stream_in_TVALID = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(stream_in_TVALID, ap_enable_reg_pp0_iter1, ap_predicate_op10_read_state1, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op10_read_state1 = ap_const_boolean_1) and (stream_in_TVALID = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(stream_in_TVALID, stream_out_switch_TREADY, stream_out_switch_V_data_V_1_state, stream_out_switch_V_dest_V_1_state, stream_out_switch_V_last_V_1_state, stream_out_switch_V_id_V_1_state, stream_out_switch_V_user_V_1_state, stream_out_switch_V_keep_V_1_state, stream_out_network_TREADY, stream_out_network_V_data_V_1_state, stream_out_network_V_dest_V_1_state, stream_out_network_V_last_V_1_state, stream_out_network_V_id_V_1_state, stream_out_network_V_user_V_1_state, stream_out_network_V_keep_V_1_state, ap_enable_reg_pp0_iter1, ap_predicate_op22_read_state2, ap_predicate_op33_read_state2)
    begin
                ap_block_pp0_stage1_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((stream_out_network_V_keep_V_1_state = ap_const_lv2_1) or (stream_out_network_V_user_V_1_state = ap_const_lv2_1) or (stream_out_network_V_id_V_1_state = ap_const_lv2_1) or (stream_out_network_V_last_V_1_state = ap_const_lv2_1) or (stream_out_network_V_dest_V_1_state = ap_const_lv2_1) or (stream_out_network_V_data_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_keep_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_user_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_id_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_last_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_dest_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_data_V_1_state = ap_const_lv2_1) or ((stream_out_network_V_keep_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_user_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_data_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_network_V_id_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_last_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_dest_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_data_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_keep_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_user_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_id_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_last_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_dest_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)))) or ((ap_const_logic_1 = ap_const_logic_1) and (((ap_predicate_op33_read_state2 = ap_const_boolean_1) and (stream_in_TVALID = ap_const_logic_0)) or ((ap_predicate_op22_read_state2 = ap_const_boolean_1) and (stream_in_TVALID = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(stream_in_TVALID, stream_out_switch_TREADY, stream_out_switch_V_data_V_1_state, stream_out_switch_V_dest_V_1_state, stream_out_switch_V_last_V_1_state, stream_out_switch_V_id_V_1_state, stream_out_switch_V_user_V_1_state, stream_out_switch_V_keep_V_1_state, stream_out_network_TREADY, stream_out_network_V_data_V_1_state, stream_out_network_V_dest_V_1_state, stream_out_network_V_last_V_1_state, stream_out_network_V_id_V_1_state, stream_out_network_V_user_V_1_state, stream_out_network_V_keep_V_1_state, ap_enable_reg_pp0_iter1, ap_predicate_op22_read_state2, ap_predicate_op33_read_state2, ap_block_state2_io, ap_block_state4_io)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((stream_out_network_V_keep_V_1_state = ap_const_lv2_1) or (stream_out_network_V_user_V_1_state = ap_const_lv2_1) or (stream_out_network_V_id_V_1_state = ap_const_lv2_1) or (stream_out_network_V_last_V_1_state = ap_const_lv2_1) or (stream_out_network_V_dest_V_1_state = ap_const_lv2_1) or (stream_out_network_V_data_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_keep_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_user_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_id_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_last_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_dest_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state4_io) or (stream_out_switch_V_data_V_1_state = ap_const_lv2_1) or ((stream_out_network_V_keep_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_user_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_data_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_network_V_id_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_last_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_dest_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_data_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_keep_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_user_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_id_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_last_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_dest_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)))) or ((ap_const_logic_1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((ap_predicate_op33_read_state2 = ap_const_boolean_1) and (stream_in_TVALID = ap_const_logic_0)) or ((ap_predicate_op22_read_state2 = ap_const_boolean_1) and (stream_in_TVALID = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(stream_in_TVALID, stream_out_switch_TREADY, stream_out_switch_V_data_V_1_state, stream_out_switch_V_dest_V_1_state, stream_out_switch_V_last_V_1_state, stream_out_switch_V_id_V_1_state, stream_out_switch_V_user_V_1_state, stream_out_switch_V_keep_V_1_state, stream_out_network_TREADY, stream_out_network_V_data_V_1_state, stream_out_network_V_dest_V_1_state, stream_out_network_V_last_V_1_state, stream_out_network_V_id_V_1_state, stream_out_network_V_user_V_1_state, stream_out_network_V_keep_V_1_state, ap_enable_reg_pp0_iter1, ap_predicate_op22_read_state2, ap_predicate_op33_read_state2, ap_block_state2_io, ap_block_state4_io)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((stream_out_network_V_keep_V_1_state = ap_const_lv2_1) or (stream_out_network_V_user_V_1_state = ap_const_lv2_1) or (stream_out_network_V_id_V_1_state = ap_const_lv2_1) or (stream_out_network_V_last_V_1_state = ap_const_lv2_1) or (stream_out_network_V_dest_V_1_state = ap_const_lv2_1) or (stream_out_network_V_data_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_keep_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_user_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_id_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_last_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_dest_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state4_io) or (stream_out_switch_V_data_V_1_state = ap_const_lv2_1) or ((stream_out_network_V_keep_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_user_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_data_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_network_V_id_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_last_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_dest_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_data_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_keep_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_user_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_id_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_last_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_dest_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)))) or ((ap_const_logic_1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((ap_predicate_op33_read_state2 = ap_const_boolean_1) and (stream_in_TVALID = ap_const_logic_0)) or ((ap_predicate_op22_read_state2 = ap_const_boolean_1) and (stream_in_TVALID = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(stream_in_TVALID, ap_predicate_op10_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_predicate_op10_read_state1 = ap_const_boolean_1) and (stream_in_TVALID = ap_const_logic_0));
    end process;


    ap_block_state2_io_assign_proc : process(stream_out_switch_V_data_V_1_ack_in, stream_out_network_V_data_V_1_ack_in, ap_predicate_op32_write_state2, ap_predicate_op43_write_state2)
    begin
                ap_block_state2_io <= (((ap_predicate_op43_write_state2 = ap_const_boolean_1) and (stream_out_switch_V_data_V_1_ack_in = ap_const_logic_0)) or ((ap_predicate_op32_write_state2 = ap_const_boolean_1) and (stream_out_network_V_data_V_1_ack_in = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(stream_in_TVALID, ap_predicate_op22_read_state2, ap_predicate_op33_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= (((ap_predicate_op33_read_state2 = ap_const_boolean_1) and (stream_in_TVALID = ap_const_logic_0)) or ((ap_predicate_op22_read_state2 = ap_const_boolean_1) and (stream_in_TVALID = ap_const_logic_0)));
    end process;


    ap_block_state3_io_assign_proc : process(stream_out_switch_V_data_V_1_ack_in, stream_out_network_V_data_V_1_ack_in, ap_predicate_op54_write_state3, ap_predicate_op59_write_state3, ap_predicate_op63_write_state3, ap_predicate_op64_write_state3)
    begin
                ap_block_state3_io <= (((ap_predicate_op64_write_state3 = ap_const_boolean_1) and (stream_out_switch_V_data_V_1_ack_in = ap_const_logic_0)) or ((ap_predicate_op59_write_state3 = ap_const_boolean_1) and (stream_out_switch_V_data_V_1_ack_in = ap_const_logic_0)) or ((ap_predicate_op63_write_state3 = ap_const_boolean_1) and (stream_out_network_V_data_V_1_ack_in = ap_const_logic_0)) or ((ap_predicate_op54_write_state3 = ap_const_boolean_1) and (stream_out_network_V_data_V_1_ack_in = ap_const_logic_0)));
    end process;

        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(stream_out_switch_V_data_V_1_ack_in, stream_out_network_V_data_V_1_ack_in, ap_predicate_op96_write_state4, ap_predicate_op98_write_state4)
    begin
                ap_block_state4_io <= (((ap_predicate_op98_write_state4 = ap_const_boolean_1) and (stream_out_switch_V_data_V_1_ack_in = ap_const_logic_0)) or ((ap_predicate_op96_write_state4 = ap_const_boolean_1) and (stream_out_network_V_data_V_1_ack_in = ap_const_logic_0)));
    end process;


    ap_block_state4_pp0_stage1_iter1_assign_proc : process(stream_out_switch_TREADY, stream_out_switch_V_data_V_1_state, stream_out_switch_V_dest_V_1_state, stream_out_switch_V_last_V_1_state, stream_out_switch_V_id_V_1_state, stream_out_switch_V_user_V_1_state, stream_out_switch_V_keep_V_1_state, stream_out_network_TREADY, stream_out_network_V_data_V_1_state, stream_out_network_V_dest_V_1_state, stream_out_network_V_last_V_1_state, stream_out_network_V_id_V_1_state, stream_out_network_V_user_V_1_state, stream_out_network_V_keep_V_1_state)
    begin
                ap_block_state4_pp0_stage1_iter1 <= ((stream_out_network_V_keep_V_1_state = ap_const_lv2_1) or (stream_out_network_V_user_V_1_state = ap_const_lv2_1) or (stream_out_network_V_id_V_1_state = ap_const_lv2_1) or (stream_out_network_V_last_V_1_state = ap_const_lv2_1) or (stream_out_network_V_dest_V_1_state = ap_const_lv2_1) or (stream_out_network_V_data_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_keep_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_user_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_id_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_last_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_dest_V_1_state = ap_const_lv2_1) or (stream_out_switch_V_data_V_1_state = ap_const_lv2_1) or ((stream_out_network_V_keep_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_user_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_data_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_network_V_id_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_last_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_dest_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_network_V_data_V_1_state = ap_const_lv2_3) and (stream_out_network_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_keep_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_user_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_id_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_last_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)) or ((stream_out_switch_V_dest_V_1_state = ap_const_lv2_3) and (stream_out_switch_TREADY = ap_const_logic_0)));
    end process;


    ap_condition_891_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_891 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1));
    end process;


    ap_condition_982_assign_proc : process(sinkState_load_reg_389, tmp_2_reg_393, grp_fu_271_p1)
    begin
                ap_condition_982 <= ((sinkState_load_reg_389 = ap_const_lv2_2) and (grp_fu_271_p1 = ap_const_lv1_1) and (tmp_2_reg_393 = ap_const_lv1_1));
    end process;


    ap_condition_986_assign_proc : process(sinkState_load_reg_389, tmp_2_reg_393, grp_fu_271_p1)
    begin
                ap_condition_986 <= ((sinkState_load_reg_389 = ap_const_lv2_2) and (tmp_2_reg_393 = ap_const_lv1_1) and (grp_fu_271_p1 = ap_const_lv1_0));
    end process;


    ap_condition_991_assign_proc : process(sinkState_load_reg_389, tmp_1_reg_397, grp_fu_271_p1)
    begin
                ap_condition_991 <= ((sinkState_load_reg_389 = ap_const_lv2_1) and (grp_fu_271_p1 = ap_const_lv1_1) and (tmp_1_reg_397 = ap_const_lv1_1));
    end process;


    ap_condition_993_assign_proc : process(sinkState_load_reg_389, tmp_1_reg_397, grp_fu_271_p1)
    begin
                ap_condition_993 <= ((sinkState_load_reg_389 = ap_const_lv2_1) and (tmp_1_reg_397 = ap_const_lv1_1) and (grp_fu_271_p1 = ap_const_lv1_0));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_sinkState_load_14_reg_205 <= "XX";
    ap_phi_reg_pp0_iter0_sinkState_load_16_reg_219 <= "X";
    ap_phi_reg_pp0_iter0_sinkState_load_1_reg_232 <= "XX";

    ap_predicate_op10_read_state1_assign_proc : process(sinkState, grp_nbreadreq_fu_94_p8)
    begin
                ap_predicate_op10_read_state1 <= ((sinkState = ap_const_lv2_0) and (grp_nbreadreq_fu_94_p8 = ap_const_lv1_1));
    end process;


    ap_predicate_op22_read_state2_assign_proc : process(sinkState_load_reg_389, tmp_2_reg_393)
    begin
                ap_predicate_op22_read_state2 <= ((sinkState_load_reg_389 = ap_const_lv2_2) and (tmp_2_reg_393 = ap_const_lv1_1));
    end process;


    ap_predicate_op32_write_state2_assign_proc : process(sinkState_load_reg_389, tmp_2_reg_393)
    begin
                ap_predicate_op32_write_state2 <= ((sinkState_load_reg_389 = ap_const_lv2_2) and (tmp_2_reg_393 = ap_const_lv1_1));
    end process;


    ap_predicate_op33_read_state2_assign_proc : process(sinkState_load_reg_389, tmp_1_reg_397)
    begin
                ap_predicate_op33_read_state2 <= ((sinkState_load_reg_389 = ap_const_lv2_1) and (tmp_1_reg_397 = ap_const_lv1_1));
    end process;


    ap_predicate_op43_write_state2_assign_proc : process(sinkState_load_reg_389, tmp_1_reg_397)
    begin
                ap_predicate_op43_write_state2 <= ((sinkState_load_reg_389 = ap_const_lv2_1) and (tmp_1_reg_397 = ap_const_lv1_1));
    end process;


    ap_predicate_op54_write_state3_assign_proc : process(sinkState_load_reg_389, tmp_2_reg_393)
    begin
                ap_predicate_op54_write_state3 <= ((sinkState_load_reg_389 = ap_const_lv2_2) and (tmp_2_reg_393 = ap_const_lv1_1));
    end process;


    ap_predicate_op59_write_state3_assign_proc : process(sinkState_load_reg_389, tmp_1_reg_397)
    begin
                ap_predicate_op59_write_state3 <= ((sinkState_load_reg_389 = ap_const_lv2_1) and (tmp_1_reg_397 = ap_const_lv1_1));
    end process;


    ap_predicate_op63_write_state3_assign_proc : process(sinkState_load_reg_389, tmp_reg_401, icmp_ln879_reg_463)
    begin
                ap_predicate_op63_write_state3 <= ((sinkState_load_reg_389 = ap_const_lv2_0) and (tmp_reg_401 = ap_const_lv1_1) and (icmp_ln879_reg_463 = ap_const_lv1_0));
    end process;


    ap_predicate_op64_write_state3_assign_proc : process(sinkState_load_reg_389, tmp_reg_401, icmp_ln879_reg_463)
    begin
                ap_predicate_op64_write_state3 <= ((sinkState_load_reg_389 = ap_const_lv2_0) and (icmp_ln879_reg_463 = ap_const_lv1_1) and (tmp_reg_401 = ap_const_lv1_1));
    end process;


    ap_predicate_op96_write_state4_assign_proc : process(icmp_ln879_reg_463, sinkState_load_reg_389_pp0_iter1_reg, tmp_reg_401_pp0_iter1_reg)
    begin
                ap_predicate_op96_write_state4 <= ((sinkState_load_reg_389_pp0_iter1_reg = ap_const_lv2_0) and (tmp_reg_401_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln879_reg_463 = ap_const_lv1_0));
    end process;


    ap_predicate_op98_write_state4_assign_proc : process(icmp_ln879_reg_463, sinkState_load_reg_389_pp0_iter1_reg, tmp_reg_401_pp0_iter1_reg)
    begin
                ap_predicate_op98_write_state4 <= ((sinkState_load_reg_389_pp0_iter1_reg = ap_const_lv2_0) and (tmp_reg_401_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln879_reg_463 = ap_const_lv1_1));
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_fu_271_p1 <= stream_in_TLAST;
    grp_nbreadreq_fu_94_p8 <= (0=>(stream_in_TVALID), others=>'-');
    icmp_ln879_fu_348_p2 <= "1" when (network_table_V_Dout_A = network_addr_V) else "0";
    network_table_V_Addr_A <= std_logic_vector(shift_left(unsigned(network_table_V_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    network_table_V_Addr_A_orig <= zext_ln162_fu_343_p1(32 - 1 downto 0);
    network_table_V_Clk_A <= ap_clk;
    network_table_V_Din_A <= ap_const_lv32_0;

    network_table_V_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            network_table_V_EN_A <= ap_const_logic_1;
        else 
            network_table_V_EN_A <= ap_const_logic_0;
        end if; 
    end process;


    network_table_V_Rst_A_assign_proc : process(ap_rst_n)
    begin
                network_table_V_Rst_A <= not(ap_rst_n);
    end process;

    network_table_V_WEN_A <= ap_const_lv4_0;
    or_ln321_fu_361_p2 <= (tmp_last_V_reg_417 or icmp_ln879_fu_348_p2);
    select_ln321_1_fu_366_p3 <= 
        select_ln321_fu_354_p3 when (or_ln321_fu_361_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln321_fu_354_p3 <= 
        ap_const_lv2_0 when (tmp_last_V_reg_417(0) = '1') else 
        ap_const_lv2_1;
    shl_ln_fu_335_p3 <= (stream_in_TDEST & ap_const_lv2_0);
    sinkState_load_load_fu_331_p1 <= sinkState;
    state_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_sinkState_load_1_reg_232),32));

    state_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            state_out_ap_vld <= ap_const_logic_1;
        else 
            state_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_TDATA_blk_n_assign_proc : process(stream_in_TVALID, sinkState, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, grp_nbreadreq_fu_94_p8, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, sinkState_load_reg_389, tmp_1_reg_397, tmp_2_reg_393)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (sinkState_load_reg_389 = ap_const_lv2_2) and (tmp_2_reg_393 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (sinkState_load_reg_389 = ap_const_lv2_1) and (tmp_1_reg_397 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sinkState = ap_const_lv2_0) and (grp_nbreadreq_fu_94_p8 = ap_const_lv1_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_in_TDATA_blk_n <= stream_in_TVALID;
        else 
            stream_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_in_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_predicate_op22_read_state2, ap_predicate_op33_read_state2, ap_block_pp0_stage1_11001, ap_predicate_op10_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op33_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op22_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op10_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_in_TREADY <= ap_const_logic_1;
        else 
            stream_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_network_TDATA <= stream_out_network_V_data_V_1_data_out;

    stream_out_network_TDATA_blk_n_assign_proc : process(stream_out_network_V_data_V_1_state, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, sinkState_load_reg_389, tmp_2_reg_393, ap_enable_reg_pp0_iter1, tmp_reg_401, icmp_ln879_reg_463, sinkState_load_reg_389_pp0_iter1_reg, tmp_reg_401_pp0_iter1_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (sinkState_load_reg_389_pp0_iter1_reg = ap_const_lv2_0) and (tmp_reg_401_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln879_reg_463 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (sinkState_load_reg_389 = ap_const_lv2_2) and (tmp_2_reg_393 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sinkState_load_reg_389 = ap_const_lv2_0) and (tmp_reg_401 = ap_const_lv1_1) and (icmp_ln879_reg_463 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sinkState_load_reg_389 = ap_const_lv2_2) and (tmp_2_reg_393 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_network_TDATA_blk_n <= stream_out_network_V_data_V_1_state(1);
        else 
            stream_out_network_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_out_network_TDEST <= stream_out_network_V_dest_V_1_data_out;
    stream_out_network_TID <= stream_out_network_V_id_V_1_data_out;
    stream_out_network_TKEEP <= stream_out_network_V_keep_V_1_data_out;
    stream_out_network_TLAST <= stream_out_network_V_last_V_1_data_out;
    stream_out_network_TUSER <= stream_out_network_V_user_V_1_data_out;
    stream_out_network_TVALID <= stream_out_network_V_keep_V_1_state(0);
    stream_out_network_V_data_V_1_ack_in <= stream_out_network_V_data_V_1_state(1);
    stream_out_network_V_data_V_1_ack_out <= stream_out_network_TREADY;

    stream_out_network_V_data_V_1_data_in_assign_proc : process(stream_in_TDATA, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op32_write_state2, ap_predicate_op63_write_state3, tmp_data_V_reg_405, ap_block_pp0_stage1_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_predicate_op63_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            stream_out_network_V_data_V_1_data_in <= tmp_data_V_reg_405;
        elsif (((ap_predicate_op32_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_network_V_data_V_1_data_in <= stream_in_TDATA;
        else 
            stream_out_network_V_data_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_out_network_V_data_V_1_data_out_assign_proc : process(stream_out_network_V_data_V_1_payload_A, stream_out_network_V_data_V_1_payload_B, stream_out_network_V_data_V_1_sel)
    begin
        if ((stream_out_network_V_data_V_1_sel = ap_const_logic_1)) then 
            stream_out_network_V_data_V_1_data_out <= stream_out_network_V_data_V_1_payload_B;
        else 
            stream_out_network_V_data_V_1_data_out <= stream_out_network_V_data_V_1_payload_A;
        end if; 
    end process;

    stream_out_network_V_data_V_1_load_A <= (stream_out_network_V_data_V_1_state_cmp_full and not(stream_out_network_V_data_V_1_sel_wr));
    stream_out_network_V_data_V_1_load_B <= (stream_out_network_V_data_V_1_state_cmp_full and stream_out_network_V_data_V_1_sel_wr);
    stream_out_network_V_data_V_1_sel <= stream_out_network_V_data_V_1_sel_rd;
    stream_out_network_V_data_V_1_state_cmp_full <= '0' when (stream_out_network_V_data_V_1_state = ap_const_lv2_1) else '1';

    stream_out_network_V_data_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op32_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op63_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op32_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op63_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_network_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_network_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_network_V_data_V_1_vld_out <= stream_out_network_V_data_V_1_state(0);
    stream_out_network_V_dest_V_1_ack_in <= stream_out_network_V_dest_V_1_state(1);
    stream_out_network_V_dest_V_1_ack_out <= stream_out_network_TREADY;

    stream_out_network_V_dest_V_1_data_in_assign_proc : process(stream_in_TDEST, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op32_write_state2, ap_predicate_op63_write_state3, tmp_dest_V_reg_411, ap_block_pp0_stage1_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_predicate_op63_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            stream_out_network_V_dest_V_1_data_in <= tmp_dest_V_reg_411;
        elsif (((ap_predicate_op32_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_network_V_dest_V_1_data_in <= stream_in_TDEST;
        else 
            stream_out_network_V_dest_V_1_data_in <= "XXXXXXXX";
        end if; 
    end process;


    stream_out_network_V_dest_V_1_data_out_assign_proc : process(stream_out_network_V_dest_V_1_payload_A, stream_out_network_V_dest_V_1_payload_B, stream_out_network_V_dest_V_1_sel)
    begin
        if ((stream_out_network_V_dest_V_1_sel = ap_const_logic_1)) then 
            stream_out_network_V_dest_V_1_data_out <= stream_out_network_V_dest_V_1_payload_B;
        else 
            stream_out_network_V_dest_V_1_data_out <= stream_out_network_V_dest_V_1_payload_A;
        end if; 
    end process;

    stream_out_network_V_dest_V_1_load_A <= (stream_out_network_V_dest_V_1_state_cmp_full and not(stream_out_network_V_dest_V_1_sel_wr));
    stream_out_network_V_dest_V_1_load_B <= (stream_out_network_V_dest_V_1_state_cmp_full and stream_out_network_V_dest_V_1_sel_wr);
    stream_out_network_V_dest_V_1_sel <= stream_out_network_V_dest_V_1_sel_rd;
    stream_out_network_V_dest_V_1_state_cmp_full <= '0' when (stream_out_network_V_dest_V_1_state = ap_const_lv2_1) else '1';

    stream_out_network_V_dest_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op32_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op63_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op32_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op63_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_network_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_network_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_network_V_dest_V_1_vld_out <= stream_out_network_V_dest_V_1_state(0);
    stream_out_network_V_id_V_1_ack_in <= stream_out_network_V_id_V_1_state(1);
    stream_out_network_V_id_V_1_ack_out <= stream_out_network_TREADY;

    stream_out_network_V_id_V_1_data_in_assign_proc : process(stream_in_TID, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op32_write_state2, ap_predicate_op63_write_state3, tmp_id_V_reg_425, ap_block_pp0_stage1_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_predicate_op63_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            stream_out_network_V_id_V_1_data_in <= tmp_id_V_reg_425;
        elsif (((ap_predicate_op32_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_network_V_id_V_1_data_in <= stream_in_TID;
        else 
            stream_out_network_V_id_V_1_data_in <= "XXXXXXXX";
        end if; 
    end process;


    stream_out_network_V_id_V_1_data_out_assign_proc : process(stream_out_network_V_id_V_1_payload_A, stream_out_network_V_id_V_1_payload_B, stream_out_network_V_id_V_1_sel)
    begin
        if ((stream_out_network_V_id_V_1_sel = ap_const_logic_1)) then 
            stream_out_network_V_id_V_1_data_out <= stream_out_network_V_id_V_1_payload_B;
        else 
            stream_out_network_V_id_V_1_data_out <= stream_out_network_V_id_V_1_payload_A;
        end if; 
    end process;

    stream_out_network_V_id_V_1_load_A <= (stream_out_network_V_id_V_1_state_cmp_full and not(stream_out_network_V_id_V_1_sel_wr));
    stream_out_network_V_id_V_1_load_B <= (stream_out_network_V_id_V_1_state_cmp_full and stream_out_network_V_id_V_1_sel_wr);
    stream_out_network_V_id_V_1_sel <= stream_out_network_V_id_V_1_sel_rd;
    stream_out_network_V_id_V_1_state_cmp_full <= '0' when (stream_out_network_V_id_V_1_state = ap_const_lv2_1) else '1';

    stream_out_network_V_id_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op32_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op63_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op32_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op63_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_network_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_network_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_network_V_id_V_1_vld_out <= stream_out_network_V_id_V_1_state(0);
    stream_out_network_V_keep_V_1_ack_in <= stream_out_network_V_keep_V_1_state(1);
    stream_out_network_V_keep_V_1_ack_out <= stream_out_network_TREADY;

    stream_out_network_V_keep_V_1_data_in_assign_proc : process(stream_in_TKEEP, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op32_write_state2, ap_predicate_op63_write_state3, tmp_keep_V_reg_437, ap_block_pp0_stage1_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_predicate_op63_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            stream_out_network_V_keep_V_1_data_in <= tmp_keep_V_reg_437;
        elsif (((ap_predicate_op32_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_network_V_keep_V_1_data_in <= stream_in_TKEEP;
        else 
            stream_out_network_V_keep_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_out_network_V_keep_V_1_data_out_assign_proc : process(stream_out_network_V_keep_V_1_payload_A, stream_out_network_V_keep_V_1_payload_B, stream_out_network_V_keep_V_1_sel)
    begin
        if ((stream_out_network_V_keep_V_1_sel = ap_const_logic_1)) then 
            stream_out_network_V_keep_V_1_data_out <= stream_out_network_V_keep_V_1_payload_B;
        else 
            stream_out_network_V_keep_V_1_data_out <= stream_out_network_V_keep_V_1_payload_A;
        end if; 
    end process;

    stream_out_network_V_keep_V_1_load_A <= (stream_out_network_V_keep_V_1_state_cmp_full and not(stream_out_network_V_keep_V_1_sel_wr));
    stream_out_network_V_keep_V_1_load_B <= (stream_out_network_V_keep_V_1_state_cmp_full and stream_out_network_V_keep_V_1_sel_wr);
    stream_out_network_V_keep_V_1_sel <= stream_out_network_V_keep_V_1_sel_rd;
    stream_out_network_V_keep_V_1_state_cmp_full <= '0' when (stream_out_network_V_keep_V_1_state = ap_const_lv2_1) else '1';

    stream_out_network_V_keep_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op32_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op63_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op32_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op63_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_network_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_network_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_network_V_keep_V_1_vld_out <= stream_out_network_V_keep_V_1_state(0);
    stream_out_network_V_last_V_1_ack_in <= stream_out_network_V_last_V_1_state(1);
    stream_out_network_V_last_V_1_ack_out <= stream_out_network_TREADY;

    stream_out_network_V_last_V_1_data_in_assign_proc : process(stream_in_TLAST, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op32_write_state2, ap_predicate_op63_write_state3, tmp_last_V_reg_417, ap_block_pp0_stage1_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_predicate_op63_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            stream_out_network_V_last_V_1_data_in <= tmp_last_V_reg_417;
        elsif (((ap_predicate_op32_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_network_V_last_V_1_data_in <= stream_in_TLAST;
        else 
            stream_out_network_V_last_V_1_data_in <= "X";
        end if; 
    end process;


    stream_out_network_V_last_V_1_data_out_assign_proc : process(stream_out_network_V_last_V_1_payload_A, stream_out_network_V_last_V_1_payload_B, stream_out_network_V_last_V_1_sel)
    begin
        if ((stream_out_network_V_last_V_1_sel = ap_const_logic_1)) then 
            stream_out_network_V_last_V_1_data_out <= stream_out_network_V_last_V_1_payload_B;
        else 
            stream_out_network_V_last_V_1_data_out <= stream_out_network_V_last_V_1_payload_A;
        end if; 
    end process;

    stream_out_network_V_last_V_1_load_A <= (stream_out_network_V_last_V_1_state_cmp_full and not(stream_out_network_V_last_V_1_sel_wr));
    stream_out_network_V_last_V_1_load_B <= (stream_out_network_V_last_V_1_state_cmp_full and stream_out_network_V_last_V_1_sel_wr);
    stream_out_network_V_last_V_1_sel <= stream_out_network_V_last_V_1_sel_rd;
    stream_out_network_V_last_V_1_state_cmp_full <= '0' when (stream_out_network_V_last_V_1_state = ap_const_lv2_1) else '1';

    stream_out_network_V_last_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op32_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op63_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op32_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op63_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_network_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_network_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_network_V_last_V_1_vld_out <= stream_out_network_V_last_V_1_state(0);
    stream_out_network_V_user_V_1_ack_in <= stream_out_network_V_user_V_1_state(1);
    stream_out_network_V_user_V_1_ack_out <= stream_out_network_TREADY;

    stream_out_network_V_user_V_1_data_in_assign_proc : process(stream_in_TUSER, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op32_write_state2, ap_predicate_op63_write_state3, tmp_user_V_reg_431, ap_block_pp0_stage1_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_predicate_op63_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            stream_out_network_V_user_V_1_data_in <= tmp_user_V_reg_431;
        elsif (((ap_predicate_op32_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_network_V_user_V_1_data_in <= stream_in_TUSER;
        else 
            stream_out_network_V_user_V_1_data_in <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_out_network_V_user_V_1_data_out_assign_proc : process(stream_out_network_V_user_V_1_payload_A, stream_out_network_V_user_V_1_payload_B, stream_out_network_V_user_V_1_sel)
    begin
        if ((stream_out_network_V_user_V_1_sel = ap_const_logic_1)) then 
            stream_out_network_V_user_V_1_data_out <= stream_out_network_V_user_V_1_payload_B;
        else 
            stream_out_network_V_user_V_1_data_out <= stream_out_network_V_user_V_1_payload_A;
        end if; 
    end process;

    stream_out_network_V_user_V_1_load_A <= (stream_out_network_V_user_V_1_state_cmp_full and not(stream_out_network_V_user_V_1_sel_wr));
    stream_out_network_V_user_V_1_load_B <= (stream_out_network_V_user_V_1_state_cmp_full and stream_out_network_V_user_V_1_sel_wr);
    stream_out_network_V_user_V_1_sel <= stream_out_network_V_user_V_1_sel_rd;
    stream_out_network_V_user_V_1_state_cmp_full <= '0' when (stream_out_network_V_user_V_1_state = ap_const_lv2_1) else '1';

    stream_out_network_V_user_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op32_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op63_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op32_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op63_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_network_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_network_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_network_V_user_V_1_vld_out <= stream_out_network_V_user_V_1_state(0);
    stream_out_switch_TDATA <= stream_out_switch_V_data_V_1_data_out;

    stream_out_switch_TDATA_blk_n_assign_proc : process(stream_out_switch_V_data_V_1_state, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, sinkState_load_reg_389, tmp_1_reg_397, ap_enable_reg_pp0_iter1, tmp_reg_401, icmp_ln879_reg_463, sinkState_load_reg_389_pp0_iter1_reg, tmp_reg_401_pp0_iter1_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (sinkState_load_reg_389_pp0_iter1_reg = ap_const_lv2_0) and (tmp_reg_401_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln879_reg_463 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (sinkState_load_reg_389 = ap_const_lv2_1) and (tmp_1_reg_397 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sinkState_load_reg_389 = ap_const_lv2_0) and (icmp_ln879_reg_463 = ap_const_lv1_1) and (tmp_reg_401 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sinkState_load_reg_389 = ap_const_lv2_1) and (tmp_1_reg_397 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_switch_TDATA_blk_n <= stream_out_switch_V_data_V_1_state(1);
        else 
            stream_out_switch_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_out_switch_TDEST <= stream_out_switch_V_dest_V_1_data_out;
    stream_out_switch_TID <= stream_out_switch_V_id_V_1_data_out;
    stream_out_switch_TKEEP <= stream_out_switch_V_keep_V_1_data_out;
    stream_out_switch_TLAST <= stream_out_switch_V_last_V_1_data_out;
    stream_out_switch_TUSER <= stream_out_switch_V_user_V_1_data_out;
    stream_out_switch_TVALID <= stream_out_switch_V_keep_V_1_state(0);
    stream_out_switch_V_data_V_1_ack_in <= stream_out_switch_V_data_V_1_state(1);
    stream_out_switch_V_data_V_1_ack_out <= stream_out_switch_TREADY;

    stream_out_switch_V_data_V_1_data_in_assign_proc : process(stream_in_TDATA, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op43_write_state2, ap_predicate_op64_write_state3, tmp_data_V_reg_405, ap_block_pp0_stage1_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_predicate_op64_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            stream_out_switch_V_data_V_1_data_in <= tmp_data_V_reg_405;
        elsif (((ap_predicate_op43_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_switch_V_data_V_1_data_in <= stream_in_TDATA;
        else 
            stream_out_switch_V_data_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_out_switch_V_data_V_1_data_out_assign_proc : process(stream_out_switch_V_data_V_1_payload_A, stream_out_switch_V_data_V_1_payload_B, stream_out_switch_V_data_V_1_sel)
    begin
        if ((stream_out_switch_V_data_V_1_sel = ap_const_logic_1)) then 
            stream_out_switch_V_data_V_1_data_out <= stream_out_switch_V_data_V_1_payload_B;
        else 
            stream_out_switch_V_data_V_1_data_out <= stream_out_switch_V_data_V_1_payload_A;
        end if; 
    end process;

    stream_out_switch_V_data_V_1_load_A <= (stream_out_switch_V_data_V_1_state_cmp_full and not(stream_out_switch_V_data_V_1_sel_wr));
    stream_out_switch_V_data_V_1_load_B <= (stream_out_switch_V_data_V_1_state_cmp_full and stream_out_switch_V_data_V_1_sel_wr);
    stream_out_switch_V_data_V_1_sel <= stream_out_switch_V_data_V_1_sel_rd;
    stream_out_switch_V_data_V_1_state_cmp_full <= '0' when (stream_out_switch_V_data_V_1_state = ap_const_lv2_1) else '1';

    stream_out_switch_V_data_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op43_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op64_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op43_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op64_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_switch_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_switch_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_switch_V_data_V_1_vld_out <= stream_out_switch_V_data_V_1_state(0);
    stream_out_switch_V_dest_V_1_ack_in <= stream_out_switch_V_dest_V_1_state(1);
    stream_out_switch_V_dest_V_1_ack_out <= stream_out_switch_TREADY;

    stream_out_switch_V_dest_V_1_data_in_assign_proc : process(stream_in_TDEST, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op43_write_state2, ap_predicate_op64_write_state3, tmp_dest_V_reg_411, ap_block_pp0_stage1_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_predicate_op64_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            stream_out_switch_V_dest_V_1_data_in <= tmp_dest_V_reg_411;
        elsif (((ap_predicate_op43_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_switch_V_dest_V_1_data_in <= stream_in_TDEST;
        else 
            stream_out_switch_V_dest_V_1_data_in <= "XXXXXXXX";
        end if; 
    end process;


    stream_out_switch_V_dest_V_1_data_out_assign_proc : process(stream_out_switch_V_dest_V_1_payload_A, stream_out_switch_V_dest_V_1_payload_B, stream_out_switch_V_dest_V_1_sel)
    begin
        if ((stream_out_switch_V_dest_V_1_sel = ap_const_logic_1)) then 
            stream_out_switch_V_dest_V_1_data_out <= stream_out_switch_V_dest_V_1_payload_B;
        else 
            stream_out_switch_V_dest_V_1_data_out <= stream_out_switch_V_dest_V_1_payload_A;
        end if; 
    end process;

    stream_out_switch_V_dest_V_1_load_A <= (stream_out_switch_V_dest_V_1_state_cmp_full and not(stream_out_switch_V_dest_V_1_sel_wr));
    stream_out_switch_V_dest_V_1_load_B <= (stream_out_switch_V_dest_V_1_state_cmp_full and stream_out_switch_V_dest_V_1_sel_wr);
    stream_out_switch_V_dest_V_1_sel <= stream_out_switch_V_dest_V_1_sel_rd;
    stream_out_switch_V_dest_V_1_state_cmp_full <= '0' when (stream_out_switch_V_dest_V_1_state = ap_const_lv2_1) else '1';

    stream_out_switch_V_dest_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op43_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op64_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op43_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op64_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_switch_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_switch_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_switch_V_dest_V_1_vld_out <= stream_out_switch_V_dest_V_1_state(0);
    stream_out_switch_V_id_V_1_ack_in <= stream_out_switch_V_id_V_1_state(1);
    stream_out_switch_V_id_V_1_ack_out <= stream_out_switch_TREADY;

    stream_out_switch_V_id_V_1_data_in_assign_proc : process(stream_in_TID, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op43_write_state2, ap_predicate_op64_write_state3, tmp_id_V_reg_425, ap_block_pp0_stage1_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_predicate_op64_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            stream_out_switch_V_id_V_1_data_in <= tmp_id_V_reg_425;
        elsif (((ap_predicate_op43_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_switch_V_id_V_1_data_in <= stream_in_TID;
        else 
            stream_out_switch_V_id_V_1_data_in <= "XXXXXXXX";
        end if; 
    end process;


    stream_out_switch_V_id_V_1_data_out_assign_proc : process(stream_out_switch_V_id_V_1_payload_A, stream_out_switch_V_id_V_1_payload_B, stream_out_switch_V_id_V_1_sel)
    begin
        if ((stream_out_switch_V_id_V_1_sel = ap_const_logic_1)) then 
            stream_out_switch_V_id_V_1_data_out <= stream_out_switch_V_id_V_1_payload_B;
        else 
            stream_out_switch_V_id_V_1_data_out <= stream_out_switch_V_id_V_1_payload_A;
        end if; 
    end process;

    stream_out_switch_V_id_V_1_load_A <= (stream_out_switch_V_id_V_1_state_cmp_full and not(stream_out_switch_V_id_V_1_sel_wr));
    stream_out_switch_V_id_V_1_load_B <= (stream_out_switch_V_id_V_1_state_cmp_full and stream_out_switch_V_id_V_1_sel_wr);
    stream_out_switch_V_id_V_1_sel <= stream_out_switch_V_id_V_1_sel_rd;
    stream_out_switch_V_id_V_1_state_cmp_full <= '0' when (stream_out_switch_V_id_V_1_state = ap_const_lv2_1) else '1';

    stream_out_switch_V_id_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op43_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op64_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op43_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op64_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_switch_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_switch_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_switch_V_id_V_1_vld_out <= stream_out_switch_V_id_V_1_state(0);
    stream_out_switch_V_keep_V_1_ack_in <= stream_out_switch_V_keep_V_1_state(1);
    stream_out_switch_V_keep_V_1_ack_out <= stream_out_switch_TREADY;

    stream_out_switch_V_keep_V_1_data_in_assign_proc : process(stream_in_TKEEP, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op43_write_state2, ap_predicate_op64_write_state3, tmp_keep_V_reg_437, ap_block_pp0_stage1_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_predicate_op64_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            stream_out_switch_V_keep_V_1_data_in <= tmp_keep_V_reg_437;
        elsif (((ap_predicate_op43_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_switch_V_keep_V_1_data_in <= stream_in_TKEEP;
        else 
            stream_out_switch_V_keep_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_out_switch_V_keep_V_1_data_out_assign_proc : process(stream_out_switch_V_keep_V_1_payload_A, stream_out_switch_V_keep_V_1_payload_B, stream_out_switch_V_keep_V_1_sel)
    begin
        if ((stream_out_switch_V_keep_V_1_sel = ap_const_logic_1)) then 
            stream_out_switch_V_keep_V_1_data_out <= stream_out_switch_V_keep_V_1_payload_B;
        else 
            stream_out_switch_V_keep_V_1_data_out <= stream_out_switch_V_keep_V_1_payload_A;
        end if; 
    end process;

    stream_out_switch_V_keep_V_1_load_A <= (stream_out_switch_V_keep_V_1_state_cmp_full and not(stream_out_switch_V_keep_V_1_sel_wr));
    stream_out_switch_V_keep_V_1_load_B <= (stream_out_switch_V_keep_V_1_state_cmp_full and stream_out_switch_V_keep_V_1_sel_wr);
    stream_out_switch_V_keep_V_1_sel <= stream_out_switch_V_keep_V_1_sel_rd;
    stream_out_switch_V_keep_V_1_state_cmp_full <= '0' when (stream_out_switch_V_keep_V_1_state = ap_const_lv2_1) else '1';

    stream_out_switch_V_keep_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op43_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op64_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op43_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op64_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_switch_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_switch_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_switch_V_keep_V_1_vld_out <= stream_out_switch_V_keep_V_1_state(0);
    stream_out_switch_V_last_V_1_ack_in <= stream_out_switch_V_last_V_1_state(1);
    stream_out_switch_V_last_V_1_ack_out <= stream_out_switch_TREADY;

    stream_out_switch_V_last_V_1_data_in_assign_proc : process(stream_in_TLAST, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op43_write_state2, ap_predicate_op64_write_state3, tmp_last_V_reg_417, ap_block_pp0_stage1_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_predicate_op64_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            stream_out_switch_V_last_V_1_data_in <= tmp_last_V_reg_417;
        elsif (((ap_predicate_op43_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_switch_V_last_V_1_data_in <= stream_in_TLAST;
        else 
            stream_out_switch_V_last_V_1_data_in <= "X";
        end if; 
    end process;


    stream_out_switch_V_last_V_1_data_out_assign_proc : process(stream_out_switch_V_last_V_1_payload_A, stream_out_switch_V_last_V_1_payload_B, stream_out_switch_V_last_V_1_sel)
    begin
        if ((stream_out_switch_V_last_V_1_sel = ap_const_logic_1)) then 
            stream_out_switch_V_last_V_1_data_out <= stream_out_switch_V_last_V_1_payload_B;
        else 
            stream_out_switch_V_last_V_1_data_out <= stream_out_switch_V_last_V_1_payload_A;
        end if; 
    end process;

    stream_out_switch_V_last_V_1_load_A <= (stream_out_switch_V_last_V_1_state_cmp_full and not(stream_out_switch_V_last_V_1_sel_wr));
    stream_out_switch_V_last_V_1_load_B <= (stream_out_switch_V_last_V_1_state_cmp_full and stream_out_switch_V_last_V_1_sel_wr);
    stream_out_switch_V_last_V_1_sel <= stream_out_switch_V_last_V_1_sel_rd;
    stream_out_switch_V_last_V_1_state_cmp_full <= '0' when (stream_out_switch_V_last_V_1_state = ap_const_lv2_1) else '1';

    stream_out_switch_V_last_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op43_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op64_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op43_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op64_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_switch_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_switch_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_switch_V_last_V_1_vld_out <= stream_out_switch_V_last_V_1_state(0);
    stream_out_switch_V_user_V_1_ack_in <= stream_out_switch_V_user_V_1_state(1);
    stream_out_switch_V_user_V_1_ack_out <= stream_out_switch_TREADY;

    stream_out_switch_V_user_V_1_data_in_assign_proc : process(stream_in_TUSER, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op43_write_state2, ap_predicate_op64_write_state3, tmp_user_V_reg_431, ap_block_pp0_stage1_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_predicate_op64_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            stream_out_switch_V_user_V_1_data_in <= tmp_user_V_reg_431;
        elsif (((ap_predicate_op43_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_switch_V_user_V_1_data_in <= stream_in_TUSER;
        else 
            stream_out_switch_V_user_V_1_data_in <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_out_switch_V_user_V_1_data_out_assign_proc : process(stream_out_switch_V_user_V_1_payload_A, stream_out_switch_V_user_V_1_payload_B, stream_out_switch_V_user_V_1_sel)
    begin
        if ((stream_out_switch_V_user_V_1_sel = ap_const_logic_1)) then 
            stream_out_switch_V_user_V_1_data_out <= stream_out_switch_V_user_V_1_payload_B;
        else 
            stream_out_switch_V_user_V_1_data_out <= stream_out_switch_V_user_V_1_payload_A;
        end if; 
    end process;

    stream_out_switch_V_user_V_1_load_A <= (stream_out_switch_V_user_V_1_state_cmp_full and not(stream_out_switch_V_user_V_1_sel_wr));
    stream_out_switch_V_user_V_1_load_B <= (stream_out_switch_V_user_V_1_state_cmp_full and stream_out_switch_V_user_V_1_sel_wr);
    stream_out_switch_V_user_V_1_sel <= stream_out_switch_V_user_V_1_sel_rd;
    stream_out_switch_V_user_V_1_state_cmp_full <= '0' when (stream_out_switch_V_user_V_1_state = ap_const_lv2_1) else '1';

    stream_out_switch_V_user_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_predicate_op43_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op64_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op43_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op64_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_out_switch_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_switch_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_switch_V_user_V_1_vld_out <= stream_out_switch_V_user_V_1_state(0);
    zext_ln160_fu_380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_sinkState_load_16_reg_219),2));
    zext_ln162_fu_343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_335_p3),64));
end behav;
