
---------- Begin Simulation Statistics ----------
final_tick                               2542168738500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229304                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   229303                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.32                       # Real time elapsed on the host
host_tick_rate                              663731921                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200589                       # Number of instructions simulated
sim_ops                                       4200589                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012159                       # Number of seconds simulated
sim_ticks                                 12158893500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.265074                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  365298                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               712567                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2610                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114542                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            968495                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28019                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          192935                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           164916                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1175131                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71928                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29403                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200589                       # Number of instructions committed
system.cpu.committedOps                       4200589                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.785852                       # CPI: cycles per instruction
system.cpu.discardedOps                        321357                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619304                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1480704                       # DTB hits
system.cpu.dtb.data_misses                       8423                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416893                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875950                       # DTB read hits
system.cpu.dtb.read_misses                       7531                       # DTB read misses
system.cpu.dtb.write_accesses                  202411                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604754                       # DTB write hits
system.cpu.dtb.write_misses                       892                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18288                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3704698                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1165796                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687908                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17080500                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172835                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  983144                       # ITB accesses
system.cpu.itb.fetch_acv                          332                       # ITB acv
system.cpu.itb.fetch_hits                      977988                       # ITB hits
system.cpu.itb.fetch_misses                      5156                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11200240500     92.08%     92.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9671500      0.08%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19886000      0.16%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               933382000      7.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12163180000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8200602500     67.42%     67.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3962577500     32.58%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24303987                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85462      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2544109     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840449     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593294     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200589                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7223487                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318563                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22889456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22889456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22889456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22889456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117381.825641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117381.825641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117381.825641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117381.825641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13129487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13129487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13129487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13129487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67330.702564                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67330.702564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67330.702564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67330.702564                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22539959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22539959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117395.619792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117395.619792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12929990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12929990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67343.697917                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67343.697917                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.303960                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539656880000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.303960                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206497                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206497                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131039                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34892                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89027                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34539                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28965                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28965                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89617                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41316                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11429184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11429184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18160377                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160313                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002713                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052020                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159878     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160313                       # Request fanout histogram
system.membus.reqLayer0.occupancy              357000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837620034                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378134000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475164000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5731456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10229120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5731456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5731456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34892                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34892                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471379735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369907344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841287079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471379735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471379735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183658817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183658817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183658817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471379735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369907344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024945897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000181772500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7482                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7482                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414395                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114240                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159830                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123700                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159830                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123700                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10609                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2036                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5795                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2043438250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841332000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13694.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32444.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105649                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82118                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159830                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123700                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.614103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.304598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.864166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35213     42.38%     42.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24657     29.68%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10165     12.23%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4750      5.72%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2454      2.95%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1459      1.76%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          944      1.14%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          603      0.73%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2842      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83087                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.943732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.343887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.584426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1337     17.87%     17.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5660     75.65%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           293      3.92%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            92      1.23%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.45%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.35%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7482                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.765441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6623     88.52%     88.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              103      1.38%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              509      6.80%     96.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              186      2.49%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.74%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7482                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9550144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  678976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7785216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10229120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7916800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12158888500                       # Total gap between requests
system.mem_ctrls.avgGap                      42883.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5084288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7785216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418153839.409811437130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367291316.434344947338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640289842.163680434227                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123700                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2581404000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259928000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298170718250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28825.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32157.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2410434.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319129440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169594755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568936620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315131400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5313365010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        194602560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7840212825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.813019                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    452972250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11300061250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274190280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145720410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496501320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319850280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5250700350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247372800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7693788480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.770447                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    590990500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11162043000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12151693500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1700815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1700815                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1700815                       # number of overall hits
system.cpu.icache.overall_hits::total         1700815                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89618                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89618                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89618                       # number of overall misses
system.cpu.icache.overall_misses::total         89618                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5511683500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5511683500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5511683500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5511683500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1790433                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1790433                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1790433                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1790433                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61501.969470                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61501.969470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61501.969470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61501.969470                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89027                       # number of writebacks
system.cpu.icache.writebacks::total             89027                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89618                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89618                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89618                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89618                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5422066500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5422066500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5422066500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5422066500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60501.980629                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60501.980629                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60501.980629                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60501.980629                       # average overall mshr miss latency
system.cpu.icache.replacements                  89027                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1700815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1700815                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89618                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89618                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5511683500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5511683500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1790433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1790433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61501.969470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61501.969470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5422066500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5422066500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60501.980629                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60501.980629                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.847273                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1755236                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89105                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.698513                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.847273                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995795                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995795                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3670483                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3670483                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337718                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337718                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337718                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337718                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105982                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105982                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105982                       # number of overall misses
system.cpu.dcache.overall_misses::total        105982                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6791979500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6791979500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6791979500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6791979500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443700                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443700                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073410                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073410                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073410                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073410                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64086.160858                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64086.160858                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64086.160858                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64086.160858                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34716                       # number of writebacks
system.cpu.dcache.writebacks::total             34716                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36579                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36579                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69403                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69403                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4420287000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420287000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4420287000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420287000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048073                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048073                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048073                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63690.143077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63690.143077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63690.143077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63690.143077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69252                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3315902000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3315902000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057923                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057923                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66904.120092                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66904.120092                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40425                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40425                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2697695500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2697695500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66733.345702                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66733.345702                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476077500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476077500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588053                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588053                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095944                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095944                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61610.732010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61610.732010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722591500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722591500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59444.802954                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59444.802954                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64230500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64230500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079528                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079528                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72169.101124                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72169.101124                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63340500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63340500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079528                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079528                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71169.101124                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71169.101124                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542168738500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.418335                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399125                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69252                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.203388                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.418335                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978924                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978924                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3002306                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3002306                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552938726500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 658719                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   658713                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.24                       # Real time elapsed on the host
host_tick_rate                              753336217                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7402952                       # Number of instructions simulated
sim_ops                                       7402952                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008466                       # Number of seconds simulated
sim_ticks                                  8466395000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             40.972592                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  195386                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               476870                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1695                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66153                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            557481                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              24653                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          182634                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           157981                       # Number of indirect misses.
system.cpu.branchPred.lookups                  703775                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   56221                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        24093                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2463127                       # Number of instructions committed
system.cpu.committedOps                       2463127                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.828563                       # CPI: cycles per instruction
system.cpu.discardedOps                        189465                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   167911                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       841141                       # DTB hits
system.cpu.dtb.data_misses                       3365                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   110452                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       498315                       # DTB read hits
system.cpu.dtb.read_misses                       2875                       # DTB read misses
system.cpu.dtb.write_accesses                   57459                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      342826                       # DTB write hits
system.cpu.dtb.write_misses                       490                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4853                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2113202                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            639504                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           386339                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12574457                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146444                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  355233                       # ITB accesses
system.cpu.itb.fetch_acv                          189                       # ITB acv
system.cpu.itb.fetch_hits                      352410                       # ITB hits
system.cpu.itb.fetch_misses                      2823                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.78%      4.78% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5105     80.07%     85.08% # number of callpals executed
system.cpu.kern.callpal::rdps                     158      2.48%     87.56% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.63% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.25%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.20% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.46% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6376                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9960                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2315     41.23%     41.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.69%     41.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3252     57.92%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5615                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2312     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.83%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2312     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4672                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6029736000     71.22%     71.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                67502500      0.80%     72.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10500500      0.12%     72.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2358607000     27.86%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8466346000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998704                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.710947                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832057                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.543677                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704392                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7094881500     83.80%     83.80% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1371464500     16.20%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16819617                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43240      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1523726     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3574      0.15%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 486053     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339447     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.50% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58921      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2463127                       # Class of committed instruction
system.cpu.quiesceCycles                       113173                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4245160                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          221                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130393                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        260672                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2655280008                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2655280008                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2655280008                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2655280008                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117918.110312                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117918.110312                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117918.110312                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117918.110312                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            14                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1528084810                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1528084810                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1528084810                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1528084810                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67860.591971                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67860.591971                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67860.591971                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67860.591971                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6220975                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6220975                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115203.240741                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115203.240741                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3520975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3520975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65203.240741                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65203.240741                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2649059033                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2649059033                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117924.636441                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117924.636441                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1524563835                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1524563835                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67866.979834                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67866.979834                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93548                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41906                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73741                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14625                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15417                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15417                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73752                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18651                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       221237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       221237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       102051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9439040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9439040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3421120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3424047                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14300783                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132238                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001641                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040476                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132021     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                     217      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132238                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3105000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           736701824                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          186511000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          391967500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4719616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2176832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6896448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4719616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4719616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2681984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2681984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41906                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41906                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         557452847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         257114392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             814567239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    557452847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        557452847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      316779928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316779928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      316779928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        557452847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        257114392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1131347167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000247594500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7038                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7038                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              292376                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108072                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107758                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115558                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107758                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115558                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5141                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1010                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5242                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1542474500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  513085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3466543250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15031.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33781.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       104                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    72938                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79906                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107758                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115558                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    355                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.053104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.388247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.035761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26768     41.61%     41.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19035     29.59%     71.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8076     12.55%     83.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3554      5.52%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1889      2.94%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1106      1.72%     93.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          651      1.01%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          479      0.74%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2769      4.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64327                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.581273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.872742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.190429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1456     20.69%     20.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            920     13.07%     33.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4290     60.95%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           197      2.80%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            81      1.15%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            39      0.55%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            29      0.41%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7038                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.276641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.257747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.835851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6091     86.54%     86.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              329      4.67%     91.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              398      5.66%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              140      1.99%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      0.72%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.13%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.09%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7038                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6567488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  329024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7331520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6896512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7395712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       775.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       865.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    814.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    873.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8466398000                       # Total gap between requests
system.mem_ctrls.avgGap                      37912.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4399104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2168384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7331520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 519595884.671102643013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 256116564.370077222586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 865955344.630152463913                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115558                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2310447250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1156096000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 211625318000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31330.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33989.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1831334.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            261623880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            139029825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           407893920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315971820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3599719290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        220961760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5613314175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.011137                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    539765250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7647156250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            197856540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            105151860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           325084200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          282172320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3554571870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        258951360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5391901830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.859233                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    637353250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7549492250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               177500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117346008                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1144500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1644000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              107500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10709988000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       945189                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           945189                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       945189                       # number of overall hits
system.cpu.icache.overall_hits::total          945189                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73751                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73751                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73751                       # number of overall misses
system.cpu.icache.overall_misses::total         73751                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4771746000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4771746000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4771746000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4771746000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1018940                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1018940                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1018940                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1018940                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072380                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072380                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072380                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072380                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64700.763379                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64700.763379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64700.763379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64700.763379                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73741                       # number of writebacks
system.cpu.icache.writebacks::total             73741                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73751                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73751                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73751                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73751                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4697995000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4697995000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4697995000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4697995000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072380                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072380                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072380                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072380                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63700.763379                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63700.763379                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63700.763379                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63700.763379                       # average overall mshr miss latency
system.cpu.icache.replacements                  73741                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       945189                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          945189                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73751                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73751                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4771746000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4771746000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1018940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1018940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64700.763379                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64700.763379                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73751                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73751                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4697995000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4697995000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63700.763379                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63700.763379                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990887                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1073532                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74262                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.456007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990887                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2111631                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2111631                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       762035                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           762035                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       762035                       # number of overall hits
system.cpu.dcache.overall_hits::total          762035                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51674                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51674                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51674                       # number of overall misses
system.cpu.dcache.overall_misses::total         51674                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3385317000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3385317000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3385317000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3385317000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       813709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       813709                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       813709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       813709                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063504                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063504                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063504                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063504                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65512.965902                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65512.965902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65512.965902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65512.965902                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19442                       # number of writebacks
system.cpu.dcache.writebacks::total             19442                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18217                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18217                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2194124500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2194124500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2194124500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2194124500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233782000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233782000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041117                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041117                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65580.431599                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65580.431599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65580.431599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65580.431599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120382.080330                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120382.080330                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  34013                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       461518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          461518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1532927500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1532927500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       483300                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       483300                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70375.883757                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70375.883757                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18030                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18030                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1269650000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1269650000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233782000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233782000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70418.746534                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70418.746534                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203820.401046                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203820.401046                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300517                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300517                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29892                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29892                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1852389500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1852389500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330409                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330409                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61969.406530                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61969.406530                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15427                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15427                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    924474500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    924474500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59925.747067                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59925.747067                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8554                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8554                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          571                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          571                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     42929000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     42929000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062575                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062575                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75182.136602                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75182.136602                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          569                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          569                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42222000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42222000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74203.866432                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74203.866432                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8809                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8809                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10769988000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              844998                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.117305                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1697299                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1697299                       # Number of data accesses

---------- End Simulation Statistics   ----------
