<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>nrf24l01: /home/runner/work/NRF24L01_driver/NRF24L01_driver/inc/nrf24l01_defs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">nrf24l01
   </div>
   <div id="projectbrief">Driver for the nRF24L01(+) transceiver</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">nrf24l01_defs.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="nrf24l01__defs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:af225fdd9e1094009aec9eae23523138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>&#160;&#160;&#160;int8_t</td></tr>
<tr class="separator:af225fdd9e1094009aec9eae23523138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3918d2a40d59aa48427b41f3c615db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a7a3918d2a40d59aa48427b41f3c615db">NRF24L01_CONFIG_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x00</td></tr>
<tr class="memdesc:a7a3918d2a40d59aa48427b41f3c615db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration register address.  <a href="#a7a3918d2a40d59aa48427b41f3c615db">More...</a><br /></td></tr>
<tr class="separator:a7a3918d2a40d59aa48427b41f3c615db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f246fa7b8f3e39e37f23881cb7fb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a37f246fa7b8f3e39e37f23881cb7fb5d">NRF24L01_EN_AA_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:a37f246fa7b8f3e39e37f23881cb7fb5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable "Auto acknowledgment" control register address.  <a href="#a37f246fa7b8f3e39e37f23881cb7fb5d">More...</a><br /></td></tr>
<tr class="separator:a37f246fa7b8f3e39e37f23881cb7fb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a632074c5c96be35f3080248751249c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a632074c5c96be35f3080248751249c89">NRF24L01_EN_RX_ADDR_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="memdesc:a632074c5c96be35f3080248751249c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX addresses register address.  <a href="#a632074c5c96be35f3080248751249c89">More...</a><br /></td></tr>
<tr class="separator:a632074c5c96be35f3080248751249c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741d530a70e4ba767da433003ce3acb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a741d530a70e4ba767da433003ce3acb4">NRF24L01_SETUP_AW_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x03</td></tr>
<tr class="memdesc:a741d530a70e4ba767da433003ce3acb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup of address widths register address.  <a href="#a741d530a70e4ba767da433003ce3acb4">More...</a><br /></td></tr>
<tr class="separator:a741d530a70e4ba767da433003ce3acb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd347e6ef2cfd7f3a015defbfb33f76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#acd347e6ef2cfd7f3a015defbfb33f76e">NRF24L01_SETUP_RETR_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x04</td></tr>
<tr class="memdesc:acd347e6ef2cfd7f3a015defbfb33f76e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup of automatic retransmit register address.  <a href="#acd347e6ef2cfd7f3a015defbfb33f76e">More...</a><br /></td></tr>
<tr class="separator:acd347e6ef2cfd7f3a015defbfb33f76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83be54b0265085a77d697a365f231ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ae83be54b0265085a77d697a365f231ad">NRF24L01_RF_CH_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x05</td></tr>
<tr class="memdesc:ae83be54b0265085a77d697a365f231ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF channel register address.  <a href="#ae83be54b0265085a77d697a365f231ad">More...</a><br /></td></tr>
<tr class="separator:ae83be54b0265085a77d697a365f231ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1bfacd5bc6fed9950e9abe77effa75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#abb1bfacd5bc6fed9950e9abe77effa75">NRF24L01_RF_SETUP_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x06</td></tr>
<tr class="memdesc:abb1bfacd5bc6fed9950e9abe77effa75"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF setup register register address.  <a href="#abb1bfacd5bc6fed9950e9abe77effa75">More...</a><br /></td></tr>
<tr class="separator:abb1bfacd5bc6fed9950e9abe77effa75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb34b43b8b4c38679325cf8ba8534951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#afb34b43b8b4c38679325cf8ba8534951">NRF24L01_STATUS_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x07</td></tr>
<tr class="memdesc:afb34b43b8b4c38679325cf8ba8534951"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address.  <a href="#afb34b43b8b4c38679325cf8ba8534951">More...</a><br /></td></tr>
<tr class="separator:afb34b43b8b4c38679325cf8ba8534951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec367400cc3da370fd44a72f387d32f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a7ec367400cc3da370fd44a72f387d32f">NRF24L01_OBSERVE_TX_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x08</td></tr>
<tr class="memdesc:a7ec367400cc3da370fd44a72f387d32f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit observe register address.  <a href="#a7ec367400cc3da370fd44a72f387d32f">More...</a><br /></td></tr>
<tr class="separator:a7ec367400cc3da370fd44a72f387d32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ec4f631028fd005c9831c3642d5701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a50ec4f631028fd005c9831c3642d5701">NRF24L01_RPD_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x09</td></tr>
<tr class="memdesc:a50ec4f631028fd005c9831c3642d5701"><td class="mdescLeft">&#160;</td><td class="mdescRight">Received power detector register address.  <a href="#a50ec4f631028fd005c9831c3642d5701">More...</a><br /></td></tr>
<tr class="separator:a50ec4f631028fd005c9831c3642d5701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4096076e835c20f4ce8c350f4311c96b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a4096076e835c20f4ce8c350f4311c96b">NRF24L01_RX_ADDR_P0_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x0A</td></tr>
<tr class="memdesc:a4096076e835c20f4ce8c350f4311c96b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive address data pipe 0 register address.  <a href="#a4096076e835c20f4ce8c350f4311c96b">More...</a><br /></td></tr>
<tr class="separator:a4096076e835c20f4ce8c350f4311c96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a817b20aad8089f09170c675926f75224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a817b20aad8089f09170c675926f75224">NRF24L01_RX_ADDR_P1_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x0B</td></tr>
<tr class="memdesc:a817b20aad8089f09170c675926f75224"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive address data pipe 1 register address.  <a href="#a817b20aad8089f09170c675926f75224">More...</a><br /></td></tr>
<tr class="separator:a817b20aad8089f09170c675926f75224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ff3722de474c7dd984b69ce5dc2d67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a3ff3722de474c7dd984b69ce5dc2d67e">NRF24L01_RX_ADDR_P2_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x0C</td></tr>
<tr class="memdesc:a3ff3722de474c7dd984b69ce5dc2d67e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive address data pipe 2 register address.  <a href="#a3ff3722de474c7dd984b69ce5dc2d67e">More...</a><br /></td></tr>
<tr class="separator:a3ff3722de474c7dd984b69ce5dc2d67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a18f2440ba3dbdf5a4e15d80cfa58a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a71a18f2440ba3dbdf5a4e15d80cfa58a">NRF24L01_RX_ADDR_P3_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x0D</td></tr>
<tr class="memdesc:a71a18f2440ba3dbdf5a4e15d80cfa58a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive address data pipe 3 register address.  <a href="#a71a18f2440ba3dbdf5a4e15d80cfa58a">More...</a><br /></td></tr>
<tr class="separator:a71a18f2440ba3dbdf5a4e15d80cfa58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c655acee24219ffc3049369094da9e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a7c655acee24219ffc3049369094da9e2">NRF24L01_RX_ADDR_P4_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x0E</td></tr>
<tr class="memdesc:a7c655acee24219ffc3049369094da9e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive address data pipe 4 register address.  <a href="#a7c655acee24219ffc3049369094da9e2">More...</a><br /></td></tr>
<tr class="separator:a7c655acee24219ffc3049369094da9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3830476b3ebbca164f2c5fb427053547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a3830476b3ebbca164f2c5fb427053547">NRF24L01_RX_ADDR_P5_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x0F</td></tr>
<tr class="memdesc:a3830476b3ebbca164f2c5fb427053547"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive address data pipe 5 register address.  <a href="#a3830476b3ebbca164f2c5fb427053547">More...</a><br /></td></tr>
<tr class="separator:a3830476b3ebbca164f2c5fb427053547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02faca8b5aa10b55dee463558ce7f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aa02faca8b5aa10b55dee463558ce7f91">NRF24L01_TX_ADDR_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="memdesc:aa02faca8b5aa10b55dee463558ce7f91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit address register address.  <a href="#aa02faca8b5aa10b55dee463558ce7f91">More...</a><br /></td></tr>
<tr class="separator:aa02faca8b5aa10b55dee463558ce7f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf74fe5e589ffdc5e559d5582f63f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aacf74fe5e589ffdc5e559d5582f63f57">NRF24L01_RX_PW_P0_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x11</td></tr>
<tr class="memdesc:aacf74fe5e589ffdc5e559d5582f63f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in RX payload in data pipe 0 register address.  <a href="#aacf74fe5e589ffdc5e559d5582f63f57">More...</a><br /></td></tr>
<tr class="separator:aacf74fe5e589ffdc5e559d5582f63f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a99de1a617f466eb3679fb145eca8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a50a99de1a617f466eb3679fb145eca8c">NRF24L01_RX_PW_P1_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x12</td></tr>
<tr class="memdesc:a50a99de1a617f466eb3679fb145eca8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in RX payload in data pipe 1 register address.  <a href="#a50a99de1a617f466eb3679fb145eca8c">More...</a><br /></td></tr>
<tr class="separator:a50a99de1a617f466eb3679fb145eca8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5ce27c04af4a88c41905ca2f95cb5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a4a5ce27c04af4a88c41905ca2f95cb5e">NRF24L01_RX_PW_P2_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x13</td></tr>
<tr class="memdesc:a4a5ce27c04af4a88c41905ca2f95cb5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in RX payload in data pipe 2 register address.  <a href="#a4a5ce27c04af4a88c41905ca2f95cb5e">More...</a><br /></td></tr>
<tr class="separator:a4a5ce27c04af4a88c41905ca2f95cb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db4c211f48d28eb0b89fb4857f602db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a5db4c211f48d28eb0b89fb4857f602db">NRF24L01_RX_PW_P3_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x14</td></tr>
<tr class="memdesc:a5db4c211f48d28eb0b89fb4857f602db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in RX payload in data pipe 3 register address.  <a href="#a5db4c211f48d28eb0b89fb4857f602db">More...</a><br /></td></tr>
<tr class="separator:a5db4c211f48d28eb0b89fb4857f602db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a3fa0c205708a2fb725de33e7d04fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a94a3fa0c205708a2fb725de33e7d04fa">NRF24L01_RX_PW_P4_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x15</td></tr>
<tr class="memdesc:a94a3fa0c205708a2fb725de33e7d04fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in RX payload in data pipe 4 register address.  <a href="#a94a3fa0c205708a2fb725de33e7d04fa">More...</a><br /></td></tr>
<tr class="separator:a94a3fa0c205708a2fb725de33e7d04fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa995f8957d9f1275d715c47ab59b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a1fa995f8957d9f1275d715c47ab59b1f">NRF24L01_RX_PW_P5_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x16</td></tr>
<tr class="memdesc:a1fa995f8957d9f1275d715c47ab59b1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in RX payload in data pipe 5 register address.  <a href="#a1fa995f8957d9f1275d715c47ab59b1f">More...</a><br /></td></tr>
<tr class="separator:a1fa995f8957d9f1275d715c47ab59b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd5107d62634363fafd11d0c5d572b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a6fd5107d62634363fafd11d0c5d572b0">NRF24L01_FIFO_STATUS_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x17</td></tr>
<tr class="memdesc:a6fd5107d62634363fafd11d0c5d572b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO status register address.  <a href="#a6fd5107d62634363fafd11d0c5d572b0">More...</a><br /></td></tr>
<tr class="separator:a6fd5107d62634363fafd11d0c5d572b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae963d63387481b0231e93fed665722ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ae963d63387481b0231e93fed665722ba">NRF24L01_DYNPD_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x1C</td></tr>
<tr class="memdesc:ae963d63387481b0231e93fed665722ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable dynamic payload length register address.  <a href="#ae963d63387481b0231e93fed665722ba">More...</a><br /></td></tr>
<tr class="separator:ae963d63387481b0231e93fed665722ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ac52cead831fae218cfed9b953f5da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a84ac52cead831fae218cfed9b953f5da">NRF24L01_FEATURE_REG_ADDR</a>&#160;&#160;&#160;(uint8_t)0x1D</td></tr>
<tr class="memdesc:a84ac52cead831fae218cfed9b953f5da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Feature register address.  <a href="#a84ac52cead831fae218cfed9b953f5da">More...</a><br /></td></tr>
<tr class="separator:a84ac52cead831fae218cfed9b953f5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50507330182f6236dcec8a8a284c5080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a50507330182f6236dcec8a8a284c5080">NRF24L01_NO_REG_ADDR_REQUIRED</a>&#160;&#160;&#160;(uint8_t)0x00</td></tr>
<tr class="separator:a50507330182f6236dcec8a8a284c5080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9026083a6b1f529c0be0b07037e5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#abb9026083a6b1f529c0be0b07037e5b3">NRF24L01_CONFIG_PRIM_RX</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:abb9026083a6b1f529c0be0b07037e5b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRIM_RX bit in CONFIG register.  <a href="#abb9026083a6b1f529c0be0b07037e5b3">More...</a><br /></td></tr>
<tr class="separator:abb9026083a6b1f529c0be0b07037e5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1bde03d527ed46ecacc12ab5eb5d1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aa1bde03d527ed46ecacc12ab5eb5d1a1">NRF24L01_CONFIG_PWR_UP</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="memdesc:aa1bde03d527ed46ecacc12ab5eb5d1a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWR_UP bit in CONFIG register.  <a href="#aa1bde03d527ed46ecacc12ab5eb5d1a1">More...</a><br /></td></tr>
<tr class="separator:aa1bde03d527ed46ecacc12ab5eb5d1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530c3593d20a34946735a94cf5ca61af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a530c3593d20a34946735a94cf5ca61af">NRF24L01_FEATURE_EN_DYN_ACK</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:a530c3593d20a34946735a94cf5ca61af"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_DYN_ACK bit in FEATURE register.  <a href="#a530c3593d20a34946735a94cf5ca61af">More...</a><br /></td></tr>
<tr class="separator:a530c3593d20a34946735a94cf5ca61af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24cee3ffe9d3d2fc84ba31798674d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af24cee3ffe9d3d2fc84ba31798674d85">NRF24L01_FEATURE_EN_ACK_PAY</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="memdesc:af24cee3ffe9d3d2fc84ba31798674d85"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_ACK_PAY bit in FEATURE register.  <a href="#af24cee3ffe9d3d2fc84ba31798674d85">More...</a><br /></td></tr>
<tr class="separator:af24cee3ffe9d3d2fc84ba31798674d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa276b477fa8cb5f8c8da17061d718f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a8fa276b477fa8cb5f8c8da17061d718f">NRF24L01_FEATURE_EN_DPL</a>&#160;&#160;&#160;(uint8_t)0x04</td></tr>
<tr class="memdesc:a8fa276b477fa8cb5f8c8da17061d718f"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_DPL bit in FEATURE register.  <a href="#a8fa276b477fa8cb5f8c8da17061d718f">More...</a><br /></td></tr>
<tr class="separator:a8fa276b477fa8cb5f8c8da17061d718f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ffded2d23d320d35706eda49770ffac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9ffded2d23d320d35706eda49770ffac">NRF24L01_FLAG_RX_DR</a>&#160;&#160;&#160;(uint8_t)0x40</td></tr>
<tr class="memdesc:a9ffded2d23d320d35706eda49770ffac"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_DR bit (data ready RX FIFO interrupt)  <a href="#a9ffded2d23d320d35706eda49770ffac">More...</a><br /></td></tr>
<tr class="separator:a9ffded2d23d320d35706eda49770ffac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7c20203dfb2186f52085375ed4a50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a3b7c20203dfb2186f52085375ed4a50b">NRF24L01_FLAG_TX_DS</a>&#160;&#160;&#160;(uint8_t)0x20</td></tr>
<tr class="memdesc:a3b7c20203dfb2186f52085375ed4a50b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX_DS bit (data sent TX FIFO interrupt)  <a href="#a3b7c20203dfb2186f52085375ed4a50b">More...</a><br /></td></tr>
<tr class="separator:a3b7c20203dfb2186f52085375ed4a50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e7cf05639e743a5bef897e2acc43e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a5e7cf05639e743a5bef897e2acc43e20">NRF24L01_FLAG_MAX_RT</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="memdesc:a5e7cf05639e743a5bef897e2acc43e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAX_RT bit (maximum number of TX retransmits interrupt)  <a href="#a5e7cf05639e743a5bef897e2acc43e20">More...</a><br /></td></tr>
<tr class="separator:a5e7cf05639e743a5bef897e2acc43e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12208e9bca3e4fe9709a44140f7efdbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a12208e9bca3e4fe9709a44140f7efdbf">NRF24L01_ADDR_WIDTH_INVALID</a>&#160;&#160;&#160;(uint8_t)0x00</td></tr>
<tr class="memdesc:a12208e9bca3e4fe9709a44140f7efdbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid address field width.  <a href="#a12208e9bca3e4fe9709a44140f7efdbf">More...</a><br /></td></tr>
<tr class="separator:a12208e9bca3e4fe9709a44140f7efdbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea609a6ce51d1f9e024d15a6409ddb43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aea609a6ce51d1f9e024d15a6409ddb43">NRF24L01_ADDR_WIDTH_3_BYTES</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:aea609a6ce51d1f9e024d15a6409ddb43"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 Byte RX/TX address field width  <a href="#aea609a6ce51d1f9e024d15a6409ddb43">More...</a><br /></td></tr>
<tr class="separator:aea609a6ce51d1f9e024d15a6409ddb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae278fa0025abdb9ef338087dbebf0103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ae278fa0025abdb9ef338087dbebf0103">NRF24L01_ADDR_WIDTH_4_BYTES</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="memdesc:ae278fa0025abdb9ef338087dbebf0103"><td class="mdescLeft">&#160;</td><td class="mdescRight">4 Byte RX/TX address field width  <a href="#ae278fa0025abdb9ef338087dbebf0103">More...</a><br /></td></tr>
<tr class="separator:ae278fa0025abdb9ef338087dbebf0103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0a26f356b7e3dd6825ce696bb2ccfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aaf0a26f356b7e3dd6825ce696bb2ccfe">NRF24L01_ADDR_WIDTH_5_BYTES</a>&#160;&#160;&#160;(uint8_t)0x03</td></tr>
<tr class="memdesc:aaf0a26f356b7e3dd6825ce696bb2ccfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">5 Byte RX/TX address field width  <a href="#aaf0a26f356b7e3dd6825ce696bb2ccfe">More...</a><br /></td></tr>
<tr class="separator:aaf0a26f356b7e3dd6825ce696bb2ccfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05553accd20fc08c2ed6e1fe4b0a6949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a05553accd20fc08c2ed6e1fe4b0a6949">NRF24L01_MASK_REG_MAP</a>&#160;&#160;&#160;(uint8_t)0x1F</td></tr>
<tr class="memdesc:a05553accd20fc08c2ed6e1fe4b0a6949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for [4:0] for CMD_RREG and CMD_WREG commands.  <a href="#a05553accd20fc08c2ed6e1fe4b0a6949">More...</a><br /></td></tr>
<tr class="separator:a05553accd20fc08c2ed6e1fe4b0a6949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada980b4c20b00e65d827fb72733b054c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ada980b4c20b00e65d827fb72733b054c">NRF24L01_MASK_STATUS_IRQ</a>&#160;&#160;&#160;(uint8_t)0x70</td></tr>
<tr class="memdesc:ada980b4c20b00e65d827fb72733b054c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for IRQ[6:4] interrupt flag bits in STATUS register.  <a href="#ada980b4c20b00e65d827fb72733b054c">More...</a><br /></td></tr>
<tr class="separator:ada980b4c20b00e65d827fb72733b054c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a86784cc980ae60c30b98ed35d37d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a5a86784cc980ae60c30b98ed35d37d9b">NRF24L01_MASK_STATUS_RX_DR</a>&#160;&#160;&#160;(uint8_t)0x40</td></tr>
<tr class="memdesc:a5a86784cc980ae60c30b98ed35d37d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for RX_DR[6] interrupt flag bit in STATUS register.  <a href="#a5a86784cc980ae60c30b98ed35d37d9b">More...</a><br /></td></tr>
<tr class="separator:a5a86784cc980ae60c30b98ed35d37d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d6869aa1b0f2f38519dc9aacd26261e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a0d6869aa1b0f2f38519dc9aacd26261e">NRF24L01_MASK_STATUS_TX_DS</a>&#160;&#160;&#160;(uint8_t)0x20</td></tr>
<tr class="memdesc:a0d6869aa1b0f2f38519dc9aacd26261e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for TX_DS[5] interrupt flag bit in STATUS register.  <a href="#a0d6869aa1b0f2f38519dc9aacd26261e">More...</a><br /></td></tr>
<tr class="separator:a0d6869aa1b0f2f38519dc9aacd26261e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b90782286f8dc645af946102716d1d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9b90782286f8dc645af946102716d1d8">NRF24L01_MASK_STATUS_MAX_RT</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="memdesc:a9b90782286f8dc645af946102716d1d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for MAX_RT[4] interrupt flag bit in STATUS register.  <a href="#a9b90782286f8dc645af946102716d1d8">More...</a><br /></td></tr>
<tr class="separator:a9b90782286f8dc645af946102716d1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02785e7a8fc319c551e16ba71a5facea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a02785e7a8fc319c551e16ba71a5facea">NRF24L01_MASK_STATUS_RX_P_NO</a>&#160;&#160;&#160;(uint8_t)0x0E</td></tr>
<tr class="memdesc:a02785e7a8fc319c551e16ba71a5facea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for RX_P_NO[3:1] pipe number bits in STATUS register.  <a href="#a02785e7a8fc319c551e16ba71a5facea">More...</a><br /></td></tr>
<tr class="separator:a02785e7a8fc319c551e16ba71a5facea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab44554407f07504eece07b37cf775952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ab44554407f07504eece07b37cf775952">NRF24L01_MASK_STATUS_TX_FULL</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:ab44554407f07504eece07b37cf775952"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for TX_FULL[0] flag bit in STATUS register.  <a href="#ab44554407f07504eece07b37cf775952">More...</a><br /></td></tr>
<tr class="separator:ab44554407f07504eece07b37cf775952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d2718dec5290dafd8fcb7fcb38d6258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a5d2718dec5290dafd8fcb7fcb38d6258">NRF24L01_MASK_OBSERVE_TX_PLOS_CNT</a>&#160;&#160;&#160;(uint8_t)0xF0</td></tr>
<tr class="memdesc:a5d2718dec5290dafd8fcb7fcb38d6258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for PLOS_CNT[7:4] lost packet count bits.  <a href="#a5d2718dec5290dafd8fcb7fcb38d6258">More...</a><br /></td></tr>
<tr class="separator:a5d2718dec5290dafd8fcb7fcb38d6258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170172b059f54d83d593062059ec4b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a170172b059f54d83d593062059ec4b4e">NRF24L01_MASK_OBSERVE_TX_ARC_CNT</a>&#160;&#160;&#160;(uint8_t)0x0F</td></tr>
<tr class="memdesc:a170172b059f54d83d593062059ec4b4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for ARC_CNT[3:0] resent packet count bits.  <a href="#a170172b059f54d83d593062059ec4b4e">More...</a><br /></td></tr>
<tr class="separator:a170172b059f54d83d593062059ec4b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05fdbd87c1b4f59f17fde3f4a2b2b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ab05fdbd87c1b4f59f17fde3f4a2b2b10">NRF24L01_MASK_CONFIG_INTERRUPTS</a>&#160;&#160;&#160;(uint8_t)0x70</td></tr>
<tr class="memdesc:ab05fdbd87c1b4f59f17fde3f4a2b2b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for INTERRUPT[6:4] bits in CONIF register.  <a href="#ab05fdbd87c1b4f59f17fde3f4a2b2b10">More...</a><br /></td></tr>
<tr class="separator:ab05fdbd87c1b4f59f17fde3f4a2b2b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7db7318de1af914614d5566f26cb5183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a7db7318de1af914614d5566f26cb5183">NRF24L01_MASK_CONFIG_CRC</a>&#160;&#160;&#160;(uint8_t)0x0C</td></tr>
<tr class="memdesc:a7db7318de1af914614d5566f26cb5183"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for CRC[3:2] bits in CONFIG register.  <a href="#a7db7318de1af914614d5566f26cb5183">More...</a><br /></td></tr>
<tr class="separator:a7db7318de1af914614d5566f26cb5183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad52b017c2113a01a08e66ba3914620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#acad52b017c2113a01a08e66ba3914620">NRF24L01_MASK_RF_PWR</a>&#160;&#160;&#160;(uint8_t)0x06</td></tr>
<tr class="memdesc:acad52b017c2113a01a08e66ba3914620"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for RF_PWR[2:1] bits in RF_SETUP register.  <a href="#acad52b017c2113a01a08e66ba3914620">More...</a><br /></td></tr>
<tr class="separator:acad52b017c2113a01a08e66ba3914620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b0106e83607ca17ec0b8e21b9aea985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a6b0106e83607ca17ec0b8e21b9aea985">NRF24L01_MASK_DATARATE</a>&#160;&#160;&#160;(uint8_t)0x08</td></tr>
<tr class="memdesc:a6b0106e83607ca17ec0b8e21b9aea985"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for RD_DR[4] bit in RF_SETUP register.  <a href="#a6b0106e83607ca17ec0b8e21b9aea985">More...</a><br /></td></tr>
<tr class="separator:a6b0106e83607ca17ec0b8e21b9aea985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3822a8dc962fbceb221962b9058eaae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a3822a8dc962fbceb221962b9058eaae2">NRF24L01_MASK_RETR_ARD</a>&#160;&#160;&#160;(uint8_t)0xF0</td></tr>
<tr class="memdesc:a3822a8dc962fbceb221962b9058eaae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for ARD[7:4] bits in SETUP_RETR register.  <a href="#a3822a8dc962fbceb221962b9058eaae2">More...</a><br /></td></tr>
<tr class="separator:a3822a8dc962fbceb221962b9058eaae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc76c09ff3366b5082259b815eeb01f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#afc76c09ff3366b5082259b815eeb01f1">NRF24L01_MASK_RETR_ARC</a>&#160;&#160;&#160;(uint8_t)0x0F</td></tr>
<tr class="memdesc:afc76c09ff3366b5082259b815eeb01f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for ARC[3:0] bits in SETUP_RETR register.  <a href="#afc76c09ff3366b5082259b815eeb01f1">More...</a><br /></td></tr>
<tr class="separator:afc76c09ff3366b5082259b815eeb01f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6be3af5c702f21a53d95be94db9904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#abe6be3af5c702f21a53d95be94db9904">NRF24L01_MASK_TX_FIFO_STATUS</a>&#160;&#160;&#160;(uint8_t)0x70</td></tr>
<tr class="memdesc:abe6be3af5c702f21a53d95be94db9904"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for TX_FIFO[6:4] status bits in FIFO_STATUS register.  <a href="#abe6be3af5c702f21a53d95be94db9904">More...</a><br /></td></tr>
<tr class="separator:abe6be3af5c702f21a53d95be94db9904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37462164d27059a99782072199d2ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af37462164d27059a99782072199d2ec9">NRF24L01_MASK_TX_FIFO_REUSE</a>&#160;&#160;&#160;(uint8_t)0x40</td></tr>
<tr class="memdesc:af37462164d27059a99782072199d2ec9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for TX_REUSE[5] status bit in FIFO_STATUS register.  <a href="#af37462164d27059a99782072199d2ec9">More...</a><br /></td></tr>
<tr class="separator:af37462164d27059a99782072199d2ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63871c229620959f46dad78889818351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a63871c229620959f46dad78889818351">NRF24L01_MASK_TX_FIFO_FULL</a>&#160;&#160;&#160;(uint8_t)0x20</td></tr>
<tr class="memdesc:a63871c229620959f46dad78889818351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for TX_FULL[6] status bit in FIFO_STATUS register.  <a href="#a63871c229620959f46dad78889818351">More...</a><br /></td></tr>
<tr class="separator:a63871c229620959f46dad78889818351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5315b61413856c3ab8cfa21eb8ea9c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a5315b61413856c3ab8cfa21eb8ea9c6b">NRF24L01_MASK_TX_FIFO_EMPTY</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="memdesc:a5315b61413856c3ab8cfa21eb8ea9c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for TX_EMPTY[4] status bits [5:4] in FIFO_STATUS register.  <a href="#a5315b61413856c3ab8cfa21eb8ea9c6b">More...</a><br /></td></tr>
<tr class="separator:a5315b61413856c3ab8cfa21eb8ea9c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6636df92920a65c54e2489db37deea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af6636df92920a65c54e2489db37deea3">NRF24L01_MASK_RX_FIFO_STATUS</a>&#160;&#160;&#160;(uint8_t)0x03</td></tr>
<tr class="memdesc:af6636df92920a65c54e2489db37deea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for RX_FIFO[1:0] status bits in FIFO_STATUS register.  <a href="#af6636df92920a65c54e2489db37deea3">More...</a><br /></td></tr>
<tr class="separator:af6636df92920a65c54e2489db37deea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1679e93e74dec163b1ad06bc2baed0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a1679e93e74dec163b1ad06bc2baed0fc">NRF24L01_MASK_RX_FIFO_FULL</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="memdesc:a1679e93e74dec163b1ad06bc2baed0fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for RX_FULL[1] status bit in FIFO_STATUS register.  <a href="#a1679e93e74dec163b1ad06bc2baed0fc">More...</a><br /></td></tr>
<tr class="separator:a1679e93e74dec163b1ad06bc2baed0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf4cbaec306f9425003df7e7f2af0456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#acf4cbaec306f9425003df7e7f2af0456">NRF24L01_MASK_RX_FIFO_EMPTY</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:acf4cbaec306f9425003df7e7f2af0456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for RX_EMPTY[0] status bit in FIFO_STATUS register.  <a href="#acf4cbaec306f9425003df7e7f2af0456">More...</a><br /></td></tr>
<tr class="separator:acf4cbaec306f9425003df7e7f2af0456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f2dd8a85597deb0b163190b6daf705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a68f2dd8a85597deb0b163190b6daf705">NRF24L01_MASK_PLOS_CNT</a>&#160;&#160;&#160;(uint8_t)0xF0</td></tr>
<tr class="memdesc:a68f2dd8a85597deb0b163190b6daf705"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for PLOS_CNT[7:4] bits in OBSERVE_TX register.  <a href="#a68f2dd8a85597deb0b163190b6daf705">More...</a><br /></td></tr>
<tr class="separator:a68f2dd8a85597deb0b163190b6daf705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f810700c3ee512128532776e595ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a25f810700c3ee512128532776e595ddf">NRF24L01_MASK_ARC_CNT</a>&#160;&#160;&#160;(uint8_t)0x0F</td></tr>
<tr class="memdesc:a25f810700c3ee512128532776e595ddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for ARC_CNT[3:0] bits in OBSERVE_TX register.  <a href="#a25f810700c3ee512128532776e595ddf">More...</a><br /></td></tr>
<tr class="separator:a25f810700c3ee512128532776e595ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91228165b46354e0db13612e3fbfcf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ad91228165b46354e0db13612e3fbfcf3">NRF24L01_MASK_ADDR_WIDTH</a>&#160;&#160;&#160;(uint8_t)0x03</td></tr>
<tr class="memdesc:ad91228165b46354e0db13612e3fbfcf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for AW[1:0] bits in SETUP_AW register.  <a href="#ad91228165b46354e0db13612e3fbfcf3">More...</a><br /></td></tr>
<tr class="separator:ad91228165b46354e0db13612e3fbfcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4075140658538499290f33361b04d4d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a4075140658538499290f33361b04d4d0">NRF24L01_MASK_DYNPD</a>&#160;&#160;&#160;(uint8_t)0x3F</td></tr>
<tr class="memdesc:a4075140658538499290f33361b04d4d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for DPL_Px[5:0] bits in DYNPD feature register.  <a href="#a4075140658538499290f33361b04d4d0">More...</a><br /></td></tr>
<tr class="separator:a4075140658538499290f33361b04d4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd8e5c2d25c02b20480ad9a1ac65f3f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#abd8e5c2d25c02b20480ad9a1ac65f3f8">NRF24L01_MASK_EN_AA</a>&#160;&#160;&#160;(uint8_t)0x3F</td></tr>
<tr class="memdesc:abd8e5c2d25c02b20480ad9a1ac65f3f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for ENAA_Px[5:0] bits in EN_AA register.  <a href="#abd8e5c2d25c02b20480ad9a1ac65f3f8">More...</a><br /></td></tr>
<tr class="separator:abd8e5c2d25c02b20480ad9a1ac65f3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d8727ced1317714e0e84b89f83a3a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a8d8727ced1317714e0e84b89f83a3a26">NRF24L01_MASK_EN_RX_ADDR</a>&#160;&#160;&#160;(uint8_t)0x3F</td></tr>
<tr class="memdesc:a8d8727ced1317714e0e84b89f83a3a26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for ERX_Px[5:0] bits in EN_RXADDR register.  <a href="#a8d8727ced1317714e0e84b89f83a3a26">More...</a><br /></td></tr>
<tr class="separator:a8d8727ced1317714e0e84b89f83a3a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf29d18479a25f17627dd33091093277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#abf29d18479a25f17627dd33091093277">NRF24L01_CE_TX_MINIMUM_PULSE_US</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:abf29d18479a25f17627dd33091093277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3fc300f15bd4b882e67625ead1071a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af3fc300f15bd4b882e67625ead1071a9">NRF24L01_POWER_UP_US</a>&#160;&#160;&#160;5000</td></tr>
<tr class="separator:af3fc300f15bd4b882e67625ead1071a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb8f1a8cddbe978f058503c113a5b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a1cb8f1a8cddbe978f058503c113a5b8e">NRF24L01_TX_FIFO_WIDTH</a>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:a1cb8f1a8cddbe978f058503c113a5b8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each TX FIFO entry is 32 bytes wide.  <a href="#a1cb8f1a8cddbe978f058503c113a5b8e">More...</a><br /></td></tr>
<tr class="separator:a1cb8f1a8cddbe978f058503c113a5b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142a834dbfc4ceb8c2c556e9624f29f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a142a834dbfc4ceb8c2c556e9624f29f2">NRF24L01_TX_FIFO_DEPTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a142a834dbfc4ceb8c2c556e9624f29f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The TX FIFO is 3 entries deep.  <a href="#a142a834dbfc4ceb8c2c556e9624f29f2">More...</a><br /></td></tr>
<tr class="separator:a142a834dbfc4ceb8c2c556e9624f29f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7fd381aaa6ab49343fc6d33c36159c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9f7fd381aaa6ab49343fc6d33c36159c">NRF24L01_RX_FIFO_WIDTH</a>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:a9f7fd381aaa6ab49343fc6d33c36159c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each TX FIFO entry is 32 bytes wide.  <a href="#a9f7fd381aaa6ab49343fc6d33c36159c">More...</a><br /></td></tr>
<tr class="separator:a9f7fd381aaa6ab49343fc6d33c36159c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01a7f58ff9244731f1e0bc9282032818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a01a7f58ff9244731f1e0bc9282032818">NRF24L01_RX_FIFO_DEPTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a01a7f58ff9244731f1e0bc9282032818"><td class="mdescLeft">&#160;</td><td class="mdescRight">The RX FIFO is 3 entries deep.  <a href="#a01a7f58ff9244731f1e0bc9282032818">More...</a><br /></td></tr>
<tr class="separator:a01a7f58ff9244731f1e0bc9282032818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc704e6c8eb97bf92c75a74fc153ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a7fc704e6c8eb97bf92c75a74fc153ee9">NRF24L01_MAGIC_NUMBER_ACTIVATE</a>&#160;&#160;&#160;(uint8_t)0x73</td></tr>
<tr class="separator:a7fc704e6c8eb97bf92c75a74fc153ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57117b9936536cdaa2546fe9ee1b3bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a57117b9936536cdaa2546fe9ee1b3bdb">NRF24L01_IS_RX_PIPE</a>(pipe)&#160;&#160;&#160;( ((pipe) &gt;= <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ad5ec0fa4882bf22516a1a91a13602bf0">NRF24L01_PIPE0</a> &amp;&amp; (pipe) &lt;= <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a65805e1f8ef3a998c7fc40ed3f9e23c7">NRF24L01_PIPE5</a>) || ((pipe) == <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a3810a4e625c1effcdfb39c6be793df93">NRF24L01_ALL_RX_PIPES</a>) )</td></tr>
<tr class="separator:a57117b9936536cdaa2546fe9ee1b3bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119fd1295521a28a56b4bc79e5e5a586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a119fd1295521a28a56b4bc79e5e5a586">NRF24L01_IS_TX_PIPE</a>(pipe)&#160;&#160;&#160;( (pipe) == <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ab0c07f44da36bff2c76a195d0554f7bb">NRF24L01_PIPETX</a> )</td></tr>
<tr class="separator:a119fd1295521a28a56b4bc79e5e5a586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">general commands</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>NRF24L01 general command definitions Format is <b>NRF24L01_CMD_x</b> where x is the name assigned to the command by the datasheet </p>
</div></td></tr>
<tr class="memitem:a2a1311d2c31503729e5cd0051c45dfe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a2a1311d2c31503729e5cd0051c45dfe3">NRF24L01_CMD_R_REGISTER</a>&#160;&#160;&#160;(uint8_t)0x00</td></tr>
<tr class="memdesc:a2a1311d2c31503729e5cd0051c45dfe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register read 0b000XXXXX where XXXXX = 5 bit Register Map Address.  <a href="#a2a1311d2c31503729e5cd0051c45dfe3">More...</a><br /></td></tr>
<tr class="separator:a2a1311d2c31503729e5cd0051c45dfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb2cf802c07e6e69817126c120081a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aafb2cf802c07e6e69817126c120081a6">NRF24L01_CMD_W_REGISTER</a>&#160;&#160;&#160;(uint8_t)0x20</td></tr>
<tr class="memdesc:aafb2cf802c07e6e69817126c120081a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register write 0b001XXXXX where XXXXX = 5 bit Register Map Address.  <a href="#aafb2cf802c07e6e69817126c120081a6">More...</a><br /></td></tr>
<tr class="separator:aafb2cf802c07e6e69817126c120081a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9283a0e899f8995bfc12a5e0e042621a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9283a0e899f8995bfc12a5e0e042621a">NRF24L01_CMD_R_RX_PAYLOAD</a>&#160;&#160;&#160;(uint8_t)0x61</td></tr>
<tr class="memdesc:a9283a0e899f8995bfc12a5e0e042621a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RX payload.  <a href="#a9283a0e899f8995bfc12a5e0e042621a">More...</a><br /></td></tr>
<tr class="separator:a9283a0e899f8995bfc12a5e0e042621a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d8f4753c730f1f89a815632afc68cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a39d8f4753c730f1f89a815632afc68cb">NRF24L01_CMD_W_TX_PAYLOAD</a>&#160;&#160;&#160;(uint8_t)0xA0</td></tr>
<tr class="memdesc:a39d8f4753c730f1f89a815632afc68cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write TX payload.  <a href="#a39d8f4753c730f1f89a815632afc68cb">More...</a><br /></td></tr>
<tr class="separator:a39d8f4753c730f1f89a815632afc68cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53de4fc4d2681362196d5e5ffbfc533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aa53de4fc4d2681362196d5e5ffbfc533">NRF24L01_CMD_FLUSH_TX</a>&#160;&#160;&#160;(uint8_t)0xE1</td></tr>
<tr class="memdesc:aa53de4fc4d2681362196d5e5ffbfc533"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush TX FIFO.  <a href="#aa53de4fc4d2681362196d5e5ffbfc533">More...</a><br /></td></tr>
<tr class="separator:aa53de4fc4d2681362196d5e5ffbfc533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa0ea814597af9ac6b572b4c85212abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aaa0ea814597af9ac6b572b4c85212abe">NRF24L01_CMD_FLUSH_RX</a>&#160;&#160;&#160;(uint8_t)0xE2</td></tr>
<tr class="memdesc:aaa0ea814597af9ac6b572b4c85212abe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush RX FIFO.  <a href="#aaa0ea814597af9ac6b572b4c85212abe">More...</a><br /></td></tr>
<tr class="separator:aaa0ea814597af9ac6b572b4c85212abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0684d6c09cc47538eedbeb1babbd72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ac0684d6c09cc47538eedbeb1babbd72c">NRF24L01_CMD_REUSE_TX_PL</a>&#160;&#160;&#160;(uint8_t)0xE3</td></tr>
<tr class="memdesc:ac0684d6c09cc47538eedbeb1babbd72c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reuse TX payload.  <a href="#ac0684d6c09cc47538eedbeb1babbd72c">More...</a><br /></td></tr>
<tr class="separator:ac0684d6c09cc47538eedbeb1babbd72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3959f22104bcca5fdb7411658d2f8312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a3959f22104bcca5fdb7411658d2f8312">NRF24L01_CMD_ACTIVATE</a>&#160;&#160;&#160;(uint8_t)0x50</td></tr>
<tr class="memdesc:a3959f22104bcca5fdb7411658d2f8312"><td class="mdescLeft">&#160;</td><td class="mdescRight">(De)Activates R_RX_PL_WID, W_ACK_PAYLOAD, W_TX_PAYLOAD_NOACK features  <a href="#a3959f22104bcca5fdb7411658d2f8312">More...</a><br /></td></tr>
<tr class="separator:a3959f22104bcca5fdb7411658d2f8312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34038777861e0c105a76ec3d46cfd2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a34038777861e0c105a76ec3d46cfd2d9">NRF24L01_CMD_NOP</a>&#160;&#160;&#160;(uint8_t)0xFF</td></tr>
<tr class="memdesc:a34038777861e0c105a76ec3d46cfd2d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">No operation (used for reading status register for example)  <a href="#a34038777861e0c105a76ec3d46cfd2d9">More...</a><br /></td></tr>
<tr class="separator:a34038777861e0c105a76ec3d46cfd2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">feature commands</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>NRF24L01 special feature command definitions Format is <b>NRF24L01_FEATURE_CMD_x</b> where x is the name assigned to the command by the datasheet </p>
</div></td></tr>
<tr class="memitem:a23354b25401efb48063e7f1ec59fb5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a23354b25401efb48063e7f1ec59fb5b1">NRF24L01_FEATURE_CMD_R_RX_PL_WID</a>&#160;&#160;&#160;(uint8_t)0x60</td></tr>
<tr class="memdesc:a23354b25401efb48063e7f1ec59fb5b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RX-payload width for the top R_RX_PAYLOAD in the RX FIFO.  <a href="#a23354b25401efb48063e7f1ec59fb5b1">More...</a><br /></td></tr>
<tr class="separator:a23354b25401efb48063e7f1ec59fb5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa958d3d9ed6f49af93bd3bb6f6dd7105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aa958d3d9ed6f49af93bd3bb6f6dd7105">NRF24L01_FEATURE_CMD_W_ACK_PAYLOAD</a>&#160;&#160;&#160;(uint8_t)0xA8</td></tr>
<tr class="memdesc:aa958d3d9ed6f49af93bd3bb6f6dd7105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write ACK payload 0b10101XXX where XXX = 3 bit pipe identifier.  <a href="#aa958d3d9ed6f49af93bd3bb6f6dd7105">More...</a><br /></td></tr>
<tr class="separator:aa958d3d9ed6f49af93bd3bb6f6dd7105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4176b84376e1aeaf2c5ca663fa129a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a4176b84376e1aeaf2c5ca663fa129a91">NRF24L01_FEATURE_CMD_W_TX_PAYLOAD_NOACK</a>&#160;&#160;&#160;(uint8_t)0xB0</td></tr>
<tr class="memdesc:a4176b84376e1aeaf2c5ca663fa129a91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write TX payload and disable AUTOACK.  <a href="#a4176b84376e1aeaf2c5ca663fa129a91">More...</a><br /></td></tr>
<tr class="separator:a4176b84376e1aeaf2c5ca663fa129a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:abb06d0f3947c3b9dd67f7d7693854a22"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#abb06d0f3947c3b9dd67f7d7693854a22">nrf24l01_platform_t</a></td></tr>
<tr class="separator:abb06d0f3947c3b9dd67f7d7693854a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee83db10040c4a2672da6bed2f7ab0d"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aeee83db10040c4a2672da6bed2f7ab0d">nrf24l01_interrupt_mask_t</a></td></tr>
<tr class="separator:aeee83db10040c4a2672da6bed2f7ab0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0764a624e1e8c98cd9ce392f823bc3"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a8a0764a624e1e8c98cd9ce392f823bc3">nrf24l01_ar_count_t</a></td></tr>
<tr class="separator:a8a0764a624e1e8c98cd9ce392f823bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6515f2bdcb1e022ceefb96f440b789d4"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a6515f2bdcb1e022ceefb96f440b789d4">nrf24l01_ar_lost_t</a></td></tr>
<tr class="separator:a6515f2bdcb1e022ceefb96f440b789d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a791d706e5a3e69a3c41d48690c91b3d8"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a791d706e5a3e69a3c41d48690c91b3d8">nrf24l01_rf_channel_t</a></td></tr>
<tr class="separator:a791d706e5a3e69a3c41d48690c91b3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b08d7577c5f71132a568693a91278d"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a31b08d7577c5f71132a568693a91278d">nrf24l01_address_width_t</a></td></tr>
<tr class="separator:a31b08d7577c5f71132a568693a91278d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d35a298e2d3ba026f62779ba5988120"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a9d35a298e2d3ba026f62779ba5988120">nrf24l01_platform_init_fptr_t</a>) (void *user_ptr)</td></tr>
<tr class="memdesc:a9d35a298e2d3ba026f62779ba5988120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware initialization function pointer which should be used to configure the hardware before communication is attempted.  <a href="#a9d35a298e2d3ba026f62779ba5988120">More...</a><br /></td></tr>
<tr class="separator:a9d35a298e2d3ba026f62779ba5988120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5197eefaacf7da11248254a9e3290124"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a5197eefaacf7da11248254a9e3290124">nrf24l01_platform_deinit_fptr_t</a>) (void *user_ptr)</td></tr>
<tr class="memdesc:a5197eefaacf7da11248254a9e3290124"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bus deinitialization function pointer which should be used to release the hardware when the driver is deinitialized.  <a href="#a5197eefaacf7da11248254a9e3290124">More...</a><br /></td></tr>
<tr class="separator:a5197eefaacf7da11248254a9e3290124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86465ecff5d0e2cb8872cca95c310e06"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a86465ecff5d0e2cb8872cca95c310e06">nrf24l01_spi_exchange_fptr_t</a>) (uint8_t command, uint8_t *rx_data, uint8_t *tx_data, uint8_t len, void *user_ptr)</td></tr>
<tr class="memdesc:a86465ecff5d0e2cb8872cca95c310e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bus exchange function pointer which should be mapped to the platform specific write functions of the user.  <a href="#a86465ecff5d0e2cb8872cca95c310e06">More...</a><br /></td></tr>
<tr class="separator:a86465ecff5d0e2cb8872cca95c310e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44097761b67767d2703b6a4240625202"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a44097761b67767d2703b6a4240625202">nrf24l01_gpio_chip_enable_fptr_t</a>) (bool state, void *user_ptr)</td></tr>
<tr class="memdesc:a44097761b67767d2703b6a4240625202"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the state of Chip enable GPIO function pointer.  <a href="#a44097761b67767d2703b6a4240625202">More...</a><br /></td></tr>
<tr class="separator:a44097761b67767d2703b6a4240625202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535ba1bc087e8da8f29f88960d0a64dd"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a535ba1bc087e8da8f29f88960d0a64dd">nrf24l01_delay_us_fptr_t</a>) (uint32_t delay)</td></tr>
<tr class="memdesc:a535ba1bc087e8da8f29f88960d0a64dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microsecond delay function pointer which should be mapped to the platform specific delay function of the user.  <a href="#a535ba1bc087e8da8f29f88960d0a64dd">More...</a><br /></td></tr>
<tr class="separator:a535ba1bc087e8da8f29f88960d0a64dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47eddbd6cc5e2128f56ec7994b9e066c"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a47eddbd6cc5e2128f56ec7994b9e066c">nrf24l01_check_for_interrupt_fptr_t</a>) (void *user_ptr)</td></tr>
<tr class="memdesc:a47eddbd6cc5e2128f56ec7994b9e066c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check for interrupt function pointer.  <a href="#a47eddbd6cc5e2128f56ec7994b9e066c">More...</a><br /></td></tr>
<tr class="separator:a47eddbd6cc5e2128f56ec7994b9e066c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3d32443bfdef413552894313db6fd9"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aad3d32443bfdef413552894313db6fd9">nrf24l01_rx_dr_callback_fptr_t</a>) (uint8_t message_len, <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4">nrf24l01_pipe_t</a> pipe, void *user_ptr, <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> *platform)</td></tr>
<tr class="memdesc:aad3d32443bfdef413552894313db6fd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">User supplied callback function pointer.  <a href="#aad3d32443bfdef413552894313db6fd9">More...</a><br /></td></tr>
<tr class="separator:aad3d32443bfdef413552894313db6fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbaf981637ef9ef2e0d15fc2886135b5"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#acbaf981637ef9ef2e0d15fc2886135b5">nrf24l01_tx_ds_callback_fptr_t</a>) (<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4">nrf24l01_pipe_t</a> pipe, void *user_ptr, <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> *platform)</td></tr>
<tr class="separator:acbaf981637ef9ef2e0d15fc2886135b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3a3bced5aa40c9e8ea6ea75fd56b1b7"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af3a3bced5aa40c9e8ea6ea75fd56b1b7">nrf24l01_max_rt_callback_fptr_t</a>) (void *user_ptr, <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> *platform)</td></tr>
<tr class="separator:af3a3bced5aa40c9e8ea6ea75fd56b1b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a6a3953f2ff4a6ee45e73583401c6d0b2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2">nrf24l01_ar_delay_t</a> { <br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2ab2bcaa9077a430ab790e59b2a629d1d0">NRF24L01_ARD_NONE</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2aac00424dc7c608b1b1781b14698c5d54">NRF24L01_ARD_250US</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a7b444da1959b60ea569273e42c4766c3">NRF24L01_ARD_500US</a> = (uint8_t)0x01, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a496e78e3fae7de66316937254955c609">NRF24L01_ARD_750US</a> = (uint8_t)0x02, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a1e80553e1a3a126932abdb54790d7923">NRF24L01_ARD_1000US</a> = (uint8_t)0x03, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2aa273a89532e571e6e2f41d2c9482b24e">NRF24L01_ARD_1250US</a> = (uint8_t)0x04, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2aa7075e921c8eeeb852ab345c5951d328">NRF24L01_ARD_1500US</a> = (uint8_t)0x05, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2aea4db58c4973abec338904a7a08797dd">NRF24L01_ARD_1750US</a> = (uint8_t)0x06, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a56b835abd940b05c61d5ff10507af524">NRF24L01_ARD_2000US</a> = (uint8_t)0x07, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a555ee200eeebcfbc98a4e82921135c04">NRF24L01_ARD_2250US</a> = (uint8_t)0x08, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2acab829cf442b31f4b90f13d39fd78b7b">NRF24L01_ARD_2500US</a> = (uint8_t)0x09, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a042e1b45a1b11bcd10dc307b0b690109">NRF24L01_ARD_2750US</a> = (uint8_t)0x0A, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a62fa1014a088b6b215c7d066bf659d34">NRF24L01_ARD_3000US</a> = (uint8_t)0x0B, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2acc096fd5c12da06e3af625c976c23607">NRF24L01_ARD_3250US</a> = (uint8_t)0x0C, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a3f3b802da806e03ebb8bb51518c68d30">NRF24L01_ARD_3500US</a> = (uint8_t)0x0D, 
<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2aae44d533aabb5d98de7d71f7aed79516">NRF24L01_ARD_3750US</a> = (uint8_t)0x0E, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2a3d10d04537fbfe46a4a9378a8523fa87">NRF24L01_ARD_4000US</a> = (uint8_t)0x0F
<br />
 }</td></tr>
<tr class="separator:a6a3953f2ff4a6ee45e73583401c6d0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06fc87d81c62e9abb8790b6e5713c55b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a06fc87d81c62e9abb8790b6e5713c55ba1084f6d21363aafbbb1085a7e8c46bec">RX_DR_INTERRUPT_ENABLE</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a06fc87d81c62e9abb8790b6e5713c55baa881c8a1e9557b19d5789c0612b830fa">RX_DR_INTERRUPT_DISABLE</a> = (uint8_t)0x40, 
<a class="el" href="nrf24l01__defs_8h.html#a06fc87d81c62e9abb8790b6e5713c55ba6bd907f267c648bb5649f7e474843121">TX_DS_INTERRUPT_ENABLE</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a06fc87d81c62e9abb8790b6e5713c55bac97eb3ca40b25fd3ff8bb8e002c4b460">TX_DS_INTERRUPT_DISABLE</a> = (uint8_t)0x20, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#a06fc87d81c62e9abb8790b6e5713c55bae0a200cc08bce4d97c47559e0e38c463">MAX_RT_INTERRUPT_ENABLE</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a06fc87d81c62e9abb8790b6e5713c55ba0ea4880f383af085ca01bb97aa14bacd">MAX_RT_INTERRUPT_DISABLE</a> = (uint8_t)0x10
<br />
 }</td></tr>
<tr class="separator:a06fc87d81c62e9abb8790b6e5713c55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1238bb8b104118e000aac333af1720f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#af1238bb8b104118e000aac333af1720f">nrf24l01_data_rate_t</a> { <a class="el" href="nrf24l01__defs_8h.html#af1238bb8b104118e000aac333af1720fa6232db555edf8cf1fff439c0913c2129">NRF24L01_DR_250KBPS</a> = (uint8_t)0x20, 
<a class="el" href="nrf24l01__defs_8h.html#af1238bb8b104118e000aac333af1720fa786bbeae7405d3bc55148fb53171ef38">NRF24L01_DR_1MBPS</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#af1238bb8b104118e000aac333af1720fa07dc64a8ba3d3222f7ea35de2f81e01d">NRF24L01_DR_2MBPS</a> = (uint8_t)0x08
 }</td></tr>
<tr class="separator:af1238bb8b104118e000aac333af1720f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6226bf9c94a81ffa0edc12beb3bb58"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a1f6226bf9c94a81ffa0edc12beb3bb58">nrf24l01_tx_power_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a1f6226bf9c94a81ffa0edc12beb3bb58ab6ff3d31fe1ebac155c1c5b6d30119d7">NRF24L01_TXPWR_18DBM</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a1f6226bf9c94a81ffa0edc12beb3bb58a37ecf35739726a6b860b9aaeaaaebe41">NRF24L01_TXPWR_12DBM</a> = (uint8_t)0x02, 
<a class="el" href="nrf24l01__defs_8h.html#a1f6226bf9c94a81ffa0edc12beb3bb58ad1ed4ab70c88f3753a7c1f32b9ef60fc">NRF24L01_TXPWR_6DBM</a> = (uint8_t)0x04, 
<a class="el" href="nrf24l01__defs_8h.html#a1f6226bf9c94a81ffa0edc12beb3bb58a1e95271bf74c9a33eb31ecc6a2f0698d">NRF24L01_TXPWR_0DBM</a> = (uint8_t)0x06
 }</td></tr>
<tr class="separator:a1f6226bf9c94a81ffa0edc12beb3bb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c5f6baca22b039351da8bae1ec02b7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ae9c5f6baca22b039351da8bae1ec02b7">nrf24l01_crc_scheme_t</a> { <a class="el" href="nrf24l01__defs_8h.html#ae9c5f6baca22b039351da8bae1ec02b7ae1ec15bf25fbcfbcb3fc84bc330b0a0c">NRF24L01_CRC_OFF</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#ae9c5f6baca22b039351da8bae1ec02b7a89a58deb038ed360bdb6d7aa224ecbd3">NRF24L01_CRC_1BYTE</a> = (uint8_t)0x08, 
<a class="el" href="nrf24l01__defs_8h.html#ae9c5f6baca22b039351da8bae1ec02b7a78b4ab3de75f8bee8cc300bf3785078b">NRF24L01_CRC_2BYTE</a> = (uint8_t)0x0c
 }</td></tr>
<tr class="separator:ae9c5f6baca22b039351da8bae1ec02b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fdf71a787afdec43916b7568ee8cd2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ab8fdf71a787afdec43916b7568ee8cd2">nrf24l01_fifo_status_t</a> { <a class="el" href="nrf24l01__defs_8h.html#ab8fdf71a787afdec43916b7568ee8cd2a1576011090a0162ec3d73d2ba448f9cc">NRF24L01_STATUS_FIFO_DATA</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#ab8fdf71a787afdec43916b7568ee8cd2ad75e1d2ff022203f7bd48c5db76adf3b">NRF24L01_STATUS_FIFO_EMPTY</a> = (uint8_t)0x01, 
<a class="el" href="nrf24l01__defs_8h.html#ab8fdf71a787afdec43916b7568ee8cd2a78244b1ef673067d7cdffab72e79bc86">NRF24L01_STATUS_FIFO_FULL</a> = (uint8_t)0x02, 
<a class="el" href="nrf24l01__defs_8h.html#ab8fdf71a787afdec43916b7568ee8cd2aafb20be568a51418fa0a7b93d1b80e22">NRF24L01_STATUS_FIFO_ERROR</a> = (uint8_t)0x03
 }</td></tr>
<tr class="separator:ab8fdf71a787afdec43916b7568ee8cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ece904a0fd6784cf7675ce277c5221"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ad0ece904a0fd6784cf7675ce277c5221">nrf24l01_fifo_type_t</a> { <a class="el" href="nrf24l01__defs_8h.html#ad0ece904a0fd6784cf7675ce277c5221aeac5f2bca521fd860d0141f40b35d2ab">NRF24L01_RX_FIFO</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#ad0ece904a0fd6784cf7675ce277c5221aea7dadf060bb130df32a5055ea76c3ea">NRF24L01_TX_FIFO</a> = (uint8_t)0x01
 }</td></tr>
<tr class="separator:ad0ece904a0fd6784cf7675ce277c5221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb660fd5ed8bfc4a9d5ea587fd9207f0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0">nrf24l01_err_t</a> { <br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0adb5c2e034ea26a6bd62836f397d57da8">NRF24L01_OK</a> = 0, 
<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0af8f197594ace7d7bb7a25c2cee1e73b2">NRF24L01_ERR_UNKNOWN</a>, 
<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0a1cd95beaf07b94c7c9adf61125ba163b">NRF24L01_ERR_INVALID_ARG</a>, 
<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0ae9697fb586a1ea351e3615618967a366">NRF24L01_ERR_INVALID_STATE</a>, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0a204f448363988978b4fbf2e67ae27fd5">NRF24L01_ERR_DEVICE_NOT_FOUND</a>, 
<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0a33a4154f489794a3b2ae517df941cf04">NRF24L01_ERR_WRITE</a>, 
<a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0acc6319524a5c12224f82c0685041727d">NRF24L01_ERR_READ</a>
<br />
 }</td></tr>
<tr class="separator:aeb660fd5ed8bfc4a9d5ea587fd9207f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac835ed70d839160974a8a370302ceda4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4">nrf24l01_pipe_t</a> { <br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ad5ec0fa4882bf22516a1a91a13602bf0">NRF24L01_PIPE0</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ab7ea674d21993c2ba0de2a3ebc3a1888">NRF24L01_PIPE1</a> = (uint8_t)0x01, 
<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a2974a4e64baed0535bb7b5e0ac03f81d">NRF24L01_PIPE2</a> = (uint8_t)0x02, 
<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ae96b441bb9dec288e1c4d48e4d073158">NRF24L01_PIPE3</a> = (uint8_t)0x03, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a82887ccca2045f6ee03ea0ca6e2e1748">NRF24L01_PIPE4</a> = (uint8_t)0x04, 
<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a65805e1f8ef3a998c7fc40ed3f9e23c7">NRF24L01_PIPE5</a> = (uint8_t)0x05, 
<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ab0c07f44da36bff2c76a195d0554f7bb">NRF24L01_PIPETX</a> = (uint8_t)0x06, 
<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ad89fa4ed0168d5ed191152999575e704">NRF24L01_PIPE_UNKNOWN</a> = (uint8_t)0x07, 
<br />
&#160;&#160;<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a3810a4e625c1effcdfb39c6be793df93">NRF24L01_ALL_RX_PIPES</a>
<br />
 }</td></tr>
<tr class="separator:ac835ed70d839160974a8a370302ceda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2969b80f1595f56480834439ce99a90f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a2969b80f1595f56480834439ce99a90f">nrf24l01_power_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a2969b80f1595f56480834439ce99a90fa301a6b738e9829a2e080d0d09ccaa52f">NRF24L01_PWR_DOWN</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a2969b80f1595f56480834439ce99a90fa7f11c5de95e8d07e3fca776867e6edaf">NRF24L01_PWR_UP</a> = (uint8_t)0x02
 }</td></tr>
<tr class="separator:a2969b80f1595f56480834439ce99a90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e35d6210bc14e3010061dcc840f3174"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a2e35d6210bc14e3010061dcc840f3174">nrf24l01_operational_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a2e35d6210bc14e3010061dcc840f3174a9f1638ad27a6ed6dfc156a65e11106a7">NRF24L01_MODE_RX</a> = (uint8_t)0x01, 
<a class="el" href="nrf24l01__defs_8h.html#a2e35d6210bc14e3010061dcc840f3174aba92a9ef213fd80d87b0abd16ffeef9f">NRF24L01_MODE_TX</a> = (uint8_t)0x00
 }</td></tr>
<tr class="separator:a2e35d6210bc14e3010061dcc840f3174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8a4b75aa513292f26f863101323039"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a0f8a4b75aa513292f26f863101323039">nrf24l01_pipe_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a0f8a4b75aa513292f26f863101323039aadc1fe10546b2f0a793b540a3d81ad64">NRF24L01_PIPE_DISABLED</a>, 
<a class="el" href="nrf24l01__defs_8h.html#a0f8a4b75aa513292f26f863101323039a7f67bd1a4fe870302d78fa0fcf51985b">NRF24L01_PIPE_ENABLED</a>
 }</td></tr>
<tr class="separator:a0f8a4b75aa513292f26f863101323039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2018aa2bf9fb336d58f323b71be8f086"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a2018aa2bf9fb336d58f323b71be8f086">nrf24l01_pipe_aa_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a2018aa2bf9fb336d58f323b71be8f086ace5307121f92e0d42574169ecea7ff60">NRF24L01_AA_OFF</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a2018aa2bf9fb336d58f323b71be8f086a340f1d33ae05661e66d0e7e395981ce0">NRF24L01_AA_ON</a> = (uint8_t)0x01
 }</td></tr>
<tr class="separator:a2018aa2bf9fb336d58f323b71be8f086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a303e1160123b0cc33747411d6ccf5fa6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a303e1160123b0cc33747411d6ccf5fa6">nrf24l01_feature_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a303e1160123b0cc33747411d6ccf5fa6a00d3e32858453cc3de2a77ebb0f8a251">NRF24L01_FEATURES_OFF</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a303e1160123b0cc33747411d6ccf5fa6a085a2a977cd304189e90618d43e4c73b">NRF24L01_FEATURES_ON</a> = (uint8_t)0x01
 }</td></tr>
<tr class="separator:a303e1160123b0cc33747411d6ccf5fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0713efe0e232d8adca8016d007b1d28e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a0713efe0e232d8adca8016d007b1d28e">nrf24l01_dpl_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a0713efe0e232d8adca8016d007b1d28ea649cd7927814b419258a569ec972a875">NRF24L01_DPL_OFF</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a0713efe0e232d8adca8016d007b1d28eacc4f714a758ddc2eb9adcec4956df542">NRF24L01_DPL_ON</a> = (uint8_t)0x01
 }</td></tr>
<tr class="separator:a0713efe0e232d8adca8016d007b1d28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35b7caced2022669af8c4b24b5a913a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#ab35b7caced2022669af8c4b24b5a913a">nrf24l01_dta_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#ab35b7caced2022669af8c4b24b5a913aacbdc9d02a0ef22fbb649c54c88bea791">NRF24L01_DTA_OFF</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#ab35b7caced2022669af8c4b24b5a913aa5a72942623fc46a87a562c09514081ad">NRF24L01_DTA_ON</a> = (uint8_t)0x01
 }</td></tr>
<tr class="separator:ab35b7caced2022669af8c4b24b5a913a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c4d5923051f2412599ab4b292fea85c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf24l01__defs_8h.html#a7c4d5923051f2412599ab4b292fea85c">ack_payload_mode_t</a> { <a class="el" href="nrf24l01__defs_8h.html#a7c4d5923051f2412599ab4b292fea85ca90d282a59368a31f3037c9568ce92903">NRF24L01_ACK_PAYLOAD_OFF</a> = (uint8_t)0x00, 
<a class="el" href="nrf24l01__defs_8h.html#a7c4d5923051f2412599ab4b292fea85cacfb6ebdc8b8d850bc0e662480fa5bcdb">NRF24L01_ACK_PAYLOAD_ON</a> = (uint8_t)0x01
 }</td></tr>
<tr class="separator:a7c4d5923051f2412599ab4b292fea85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><dl class="section author"><dt>Author</dt><dd>Jared Poole </dd></dl>
<dl class="section version"><dt>Version</dt><dd>1.1.7</dd></dl>
<h1><a class="anchor" id="CONFIGURATION"></a>
CONFIGURATION</h1>
<p>User options are exposed through macro definitions provided in the user supplied "nrf24l01_config.h" file in the parent directory</p>
<p>Macro options</p><ul>
<li>NRF24L01_ENABLE_DEBUG_LOGGING can be defined to enable driver debug logging</li>
<li>NRF24L01_DEBUGGING_LOG must be defined if debug logging is enabled to provide platform specific method for timestamped, tagged, message logging Ex: define NRF24L01_DEBUGGING_LOG( ... ) log(__VA_ARGS__)</li>
<li>NRF24L01_DEBUGGING_PRINTF must be defined if debug logging is enabled to provide platform specific UART interface method Ex: define NRF24L01_DEBUGGING_PRINTF( ... ) printf(__VA_ARGS__)</li>
<li>NRF24L01_FPTR_RTN_T used to specify the return type for the platform specific SPI functions If this option is not provided, a signed 8-bit integer type is assumed</li>
</ul>
<h1><a class="anchor" id="IMPORTANT"></a>
TERMINOLOGY</h1>
<p>DPL - Dynamic payload length enabled/disabled globally via a feature register when disabled, packet length determined per RX pipe via NRF24L01_RX_PW_Px registers when enabled, packet length determined per packet via</p>
<p>AA - Automatic Acknowledge</p>
<p>AR - Automatic Retransmit</p>
<p>DTA - Dynamic Transmit ACK </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aea609a6ce51d1f9e024d15a6409ddb43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea609a6ce51d1f9e024d15a6409ddb43">&#9670;&nbsp;</a></span>NRF24L01_ADDR_WIDTH_3_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_ADDR_WIDTH_3_BYTES&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 Byte RX/TX address field width </p>

</div>
</div>
<a id="ae278fa0025abdb9ef338087dbebf0103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae278fa0025abdb9ef338087dbebf0103">&#9670;&nbsp;</a></span>NRF24L01_ADDR_WIDTH_4_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_ADDR_WIDTH_4_BYTES&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4 Byte RX/TX address field width </p>

</div>
</div>
<a id="aaf0a26f356b7e3dd6825ce696bb2ccfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf0a26f356b7e3dd6825ce696bb2ccfe">&#9670;&nbsp;</a></span>NRF24L01_ADDR_WIDTH_5_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_ADDR_WIDTH_5_BYTES&#160;&#160;&#160;(uint8_t)0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>5 Byte RX/TX address field width </p>

</div>
</div>
<a id="a12208e9bca3e4fe9709a44140f7efdbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12208e9bca3e4fe9709a44140f7efdbf">&#9670;&nbsp;</a></span>NRF24L01_ADDR_WIDTH_INVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_ADDR_WIDTH_INVALID&#160;&#160;&#160;(uint8_t)0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalid address field width. </p>

</div>
</div>
<a id="abf29d18479a25f17627dd33091093277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf29d18479a25f17627dd33091093277">&#9670;&nbsp;</a></span>NRF24L01_CE_TX_MINIMUM_PULSE_US</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CE_TX_MINIMUM_PULSE_US&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3959f22104bcca5fdb7411658d2f8312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3959f22104bcca5fdb7411658d2f8312">&#9670;&nbsp;</a></span>NRF24L01_CMD_ACTIVATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_ACTIVATE&#160;&#160;&#160;(uint8_t)0x50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(De)Activates R_RX_PL_WID, W_ACK_PAYLOAD, W_TX_PAYLOAD_NOACK features </p>

</div>
</div>
<a id="aaa0ea814597af9ac6b572b4c85212abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa0ea814597af9ac6b572b4c85212abe">&#9670;&nbsp;</a></span>NRF24L01_CMD_FLUSH_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_FLUSH_RX&#160;&#160;&#160;(uint8_t)0xE2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush RX FIFO. </p>

</div>
</div>
<a id="aa53de4fc4d2681362196d5e5ffbfc533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53de4fc4d2681362196d5e5ffbfc533">&#9670;&nbsp;</a></span>NRF24L01_CMD_FLUSH_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_FLUSH_TX&#160;&#160;&#160;(uint8_t)0xE1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush TX FIFO. </p>

</div>
</div>
<a id="a34038777861e0c105a76ec3d46cfd2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34038777861e0c105a76ec3d46cfd2d9">&#9670;&nbsp;</a></span>NRF24L01_CMD_NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_NOP&#160;&#160;&#160;(uint8_t)0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No operation (used for reading status register for example) </p>

</div>
</div>
<a id="a2a1311d2c31503729e5cd0051c45dfe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a1311d2c31503729e5cd0051c45dfe3">&#9670;&nbsp;</a></span>NRF24L01_CMD_R_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_R_REGISTER&#160;&#160;&#160;(uint8_t)0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register read 0b000XXXXX where XXXXX = 5 bit Register Map Address. </p>

</div>
</div>
<a id="a9283a0e899f8995bfc12a5e0e042621a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9283a0e899f8995bfc12a5e0e042621a">&#9670;&nbsp;</a></span>NRF24L01_CMD_R_RX_PAYLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_R_RX_PAYLOAD&#160;&#160;&#160;(uint8_t)0x61</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read RX payload. </p>

</div>
</div>
<a id="ac0684d6c09cc47538eedbeb1babbd72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0684d6c09cc47538eedbeb1babbd72c">&#9670;&nbsp;</a></span>NRF24L01_CMD_REUSE_TX_PL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_REUSE_TX_PL&#160;&#160;&#160;(uint8_t)0xE3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reuse TX payload. </p>

</div>
</div>
<a id="aafb2cf802c07e6e69817126c120081a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb2cf802c07e6e69817126c120081a6">&#9670;&nbsp;</a></span>NRF24L01_CMD_W_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_W_REGISTER&#160;&#160;&#160;(uint8_t)0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register write 0b001XXXXX where XXXXX = 5 bit Register Map Address. </p>

</div>
</div>
<a id="a39d8f4753c730f1f89a815632afc68cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39d8f4753c730f1f89a815632afc68cb">&#9670;&nbsp;</a></span>NRF24L01_CMD_W_TX_PAYLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CMD_W_TX_PAYLOAD&#160;&#160;&#160;(uint8_t)0xA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write TX payload. </p>

</div>
</div>
<a id="abb9026083a6b1f529c0be0b07037e5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb9026083a6b1f529c0be0b07037e5b3">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_PRIM_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_PRIM_RX&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PRIM_RX bit in CONFIG register. </p>

</div>
</div>
<a id="aa1bde03d527ed46ecacc12ab5eb5d1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1bde03d527ed46ecacc12ab5eb5d1a1">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_PWR_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_PWR_UP&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWR_UP bit in CONFIG register. </p>

</div>
</div>
<a id="a7a3918d2a40d59aa48427b41f3c615db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a3918d2a40d59aa48427b41f3c615db">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_ADDR&#160;&#160;&#160;(uint8_t)0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration register address. </p>

</div>
</div>
<a id="ae963d63387481b0231e93fed665722ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae963d63387481b0231e93fed665722ba">&#9670;&nbsp;</a></span>NRF24L01_DYNPD_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_DYNPD_REG_ADDR&#160;&#160;&#160;(uint8_t)0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable dynamic payload length register address. </p>

</div>
</div>
<a id="a37f246fa7b8f3e39e37f23881cb7fb5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37f246fa7b8f3e39e37f23881cb7fb5d">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_REG_ADDR&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable "Auto acknowledgment" control register address. </p>

</div>
</div>
<a id="a632074c5c96be35f3080248751249c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a632074c5c96be35f3080248751249c89">&#9670;&nbsp;</a></span>NRF24L01_EN_RX_ADDR_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_RX_ADDR_REG_ADDR&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable RX addresses register address. </p>

</div>
</div>
<a id="a23354b25401efb48063e7f1ec59fb5b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23354b25401efb48063e7f1ec59fb5b1">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_CMD_R_RX_PL_WID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_CMD_R_RX_PL_WID&#160;&#160;&#160;(uint8_t)0x60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read RX-payload width for the top R_RX_PAYLOAD in the RX FIFO. </p>

</div>
</div>
<a id="aa958d3d9ed6f49af93bd3bb6f6dd7105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa958d3d9ed6f49af93bd3bb6f6dd7105">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_CMD_W_ACK_PAYLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_CMD_W_ACK_PAYLOAD&#160;&#160;&#160;(uint8_t)0xA8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write ACK payload 0b10101XXX where XXX = 3 bit pipe identifier. </p>

</div>
</div>
<a id="a4176b84376e1aeaf2c5ca663fa129a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4176b84376e1aeaf2c5ca663fa129a91">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_CMD_W_TX_PAYLOAD_NOACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_CMD_W_TX_PAYLOAD_NOACK&#160;&#160;&#160;(uint8_t)0xB0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write TX payload and disable AUTOACK. </p>

</div>
</div>
<a id="af24cee3ffe9d3d2fc84ba31798674d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24cee3ffe9d3d2fc84ba31798674d85">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_EN_ACK_PAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_EN_ACK_PAY&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_ACK_PAY bit in FEATURE register. </p>

</div>
</div>
<a id="a8fa276b477fa8cb5f8c8da17061d718f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fa276b477fa8cb5f8c8da17061d718f">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_EN_DPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_EN_DPL&#160;&#160;&#160;(uint8_t)0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_DPL bit in FEATURE register. </p>

</div>
</div>
<a id="a530c3593d20a34946735a94cf5ca61af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a530c3593d20a34946735a94cf5ca61af">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_EN_DYN_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_EN_DYN_ACK&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_DYN_ACK bit in FEATURE register. </p>

</div>
</div>
<a id="a84ac52cead831fae218cfed9b953f5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ac52cead831fae218cfed9b953f5da">&#9670;&nbsp;</a></span>NRF24L01_FEATURE_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FEATURE_REG_ADDR&#160;&#160;&#160;(uint8_t)0x1D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Feature register address. </p>

</div>
</div>
<a id="a6fd5107d62634363fafd11d0c5d572b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd5107d62634363fafd11d0c5d572b0">&#9670;&nbsp;</a></span>NRF24L01_FIFO_STATUS_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FIFO_STATUS_REG_ADDR&#160;&#160;&#160;(uint8_t)0x17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO status register address. </p>

</div>
</div>
<a id="a5e7cf05639e743a5bef897e2acc43e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e7cf05639e743a5bef897e2acc43e20">&#9670;&nbsp;</a></span>NRF24L01_FLAG_MAX_RT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FLAG_MAX_RT&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MAX_RT bit (maximum number of TX retransmits interrupt) </p>

</div>
</div>
<a id="a9ffded2d23d320d35706eda49770ffac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ffded2d23d320d35706eda49770ffac">&#9670;&nbsp;</a></span>NRF24L01_FLAG_RX_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FLAG_RX_DR&#160;&#160;&#160;(uint8_t)0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX_DR bit (data ready RX FIFO interrupt) </p>

</div>
</div>
<a id="a3b7c20203dfb2186f52085375ed4a50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7c20203dfb2186f52085375ed4a50b">&#9670;&nbsp;</a></span>NRF24L01_FLAG_TX_DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FLAG_TX_DS&#160;&#160;&#160;(uint8_t)0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX_DS bit (data sent TX FIFO interrupt) </p>

</div>
</div>
<a id="af225fdd9e1094009aec9eae23523138d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af225fdd9e1094009aec9eae23523138d">&#9670;&nbsp;</a></span>NRF24L01_FPTR_RTN_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_FPTR_RTN_T&#160;&#160;&#160;int8_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57117b9936536cdaa2546fe9ee1b3bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57117b9936536cdaa2546fe9ee1b3bdb">&#9670;&nbsp;</a></span>NRF24L01_IS_RX_PIPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_IS_RX_PIPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pipe</td><td>)</td>
          <td>&#160;&#160;&#160;( ((pipe) &gt;= <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ad5ec0fa4882bf22516a1a91a13602bf0">NRF24L01_PIPE0</a> &amp;&amp; (pipe) &lt;= <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a65805e1f8ef3a998c7fc40ed3f9e23c7">NRF24L01_PIPE5</a>) || ((pipe) == <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4a3810a4e625c1effcdfb39c6be793df93">NRF24L01_ALL_RX_PIPES</a>) )</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a119fd1295521a28a56b4bc79e5e5a586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a119fd1295521a28a56b4bc79e5e5a586">&#9670;&nbsp;</a></span>NRF24L01_IS_TX_PIPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_IS_TX_PIPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pipe</td><td>)</td>
          <td>&#160;&#160;&#160;( (pipe) == <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4ab0c07f44da36bff2c76a195d0554f7bb">NRF24L01_PIPETX</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fc704e6c8eb97bf92c75a74fc153ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc704e6c8eb97bf92c75a74fc153ee9">&#9670;&nbsp;</a></span>NRF24L01_MAGIC_NUMBER_ACTIVATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MAGIC_NUMBER_ACTIVATE&#160;&#160;&#160;(uint8_t)0x73</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad91228165b46354e0db13612e3fbfcf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad91228165b46354e0db13612e3fbfcf3">&#9670;&nbsp;</a></span>NRF24L01_MASK_ADDR_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_ADDR_WIDTH&#160;&#160;&#160;(uint8_t)0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for AW[1:0] bits in SETUP_AW register. </p>

</div>
</div>
<a id="a25f810700c3ee512128532776e595ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25f810700c3ee512128532776e595ddf">&#9670;&nbsp;</a></span>NRF24L01_MASK_ARC_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_ARC_CNT&#160;&#160;&#160;(uint8_t)0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for ARC_CNT[3:0] bits in OBSERVE_TX register. </p>

</div>
</div>
<a id="a7db7318de1af914614d5566f26cb5183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7db7318de1af914614d5566f26cb5183">&#9670;&nbsp;</a></span>NRF24L01_MASK_CONFIG_CRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_CONFIG_CRC&#160;&#160;&#160;(uint8_t)0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for CRC[3:2] bits in CONFIG register. </p>

</div>
</div>
<a id="ab05fdbd87c1b4f59f17fde3f4a2b2b10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05fdbd87c1b4f59f17fde3f4a2b2b10">&#9670;&nbsp;</a></span>NRF24L01_MASK_CONFIG_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_CONFIG_INTERRUPTS&#160;&#160;&#160;(uint8_t)0x70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for INTERRUPT[6:4] bits in CONIF register. </p>

</div>
</div>
<a id="a6b0106e83607ca17ec0b8e21b9aea985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b0106e83607ca17ec0b8e21b9aea985">&#9670;&nbsp;</a></span>NRF24L01_MASK_DATARATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_DATARATE&#160;&#160;&#160;(uint8_t)0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for RD_DR[4] bit in RF_SETUP register. </p>

</div>
</div>
<a id="a4075140658538499290f33361b04d4d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4075140658538499290f33361b04d4d0">&#9670;&nbsp;</a></span>NRF24L01_MASK_DYNPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_DYNPD&#160;&#160;&#160;(uint8_t)0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for DPL_Px[5:0] bits in DYNPD feature register. </p>

</div>
</div>
<a id="abd8e5c2d25c02b20480ad9a1ac65f3f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd8e5c2d25c02b20480ad9a1ac65f3f8">&#9670;&nbsp;</a></span>NRF24L01_MASK_EN_AA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_EN_AA&#160;&#160;&#160;(uint8_t)0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for ENAA_Px[5:0] bits in EN_AA register. </p>

</div>
</div>
<a id="a8d8727ced1317714e0e84b89f83a3a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d8727ced1317714e0e84b89f83a3a26">&#9670;&nbsp;</a></span>NRF24L01_MASK_EN_RX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_EN_RX_ADDR&#160;&#160;&#160;(uint8_t)0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for ERX_Px[5:0] bits in EN_RXADDR register. </p>

</div>
</div>
<a id="a170172b059f54d83d593062059ec4b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a170172b059f54d83d593062059ec4b4e">&#9670;&nbsp;</a></span>NRF24L01_MASK_OBSERVE_TX_ARC_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_OBSERVE_TX_ARC_CNT&#160;&#160;&#160;(uint8_t)0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for ARC_CNT[3:0] resent packet count bits. </p>

</div>
</div>
<a id="a5d2718dec5290dafd8fcb7fcb38d6258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d2718dec5290dafd8fcb7fcb38d6258">&#9670;&nbsp;</a></span>NRF24L01_MASK_OBSERVE_TX_PLOS_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_OBSERVE_TX_PLOS_CNT&#160;&#160;&#160;(uint8_t)0xF0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for PLOS_CNT[7:4] lost packet count bits. </p>

</div>
</div>
<a id="a68f2dd8a85597deb0b163190b6daf705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f2dd8a85597deb0b163190b6daf705">&#9670;&nbsp;</a></span>NRF24L01_MASK_PLOS_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_PLOS_CNT&#160;&#160;&#160;(uint8_t)0xF0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for PLOS_CNT[7:4] bits in OBSERVE_TX register. </p>

</div>
</div>
<a id="a05553accd20fc08c2ed6e1fe4b0a6949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05553accd20fc08c2ed6e1fe4b0a6949">&#9670;&nbsp;</a></span>NRF24L01_MASK_REG_MAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_REG_MAP&#160;&#160;&#160;(uint8_t)0x1F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for [4:0] for CMD_RREG and CMD_WREG commands. </p>

</div>
</div>
<a id="afc76c09ff3366b5082259b815eeb01f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc76c09ff3366b5082259b815eeb01f1">&#9670;&nbsp;</a></span>NRF24L01_MASK_RETR_ARC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_RETR_ARC&#160;&#160;&#160;(uint8_t)0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for ARC[3:0] bits in SETUP_RETR register. </p>

</div>
</div>
<a id="a3822a8dc962fbceb221962b9058eaae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3822a8dc962fbceb221962b9058eaae2">&#9670;&nbsp;</a></span>NRF24L01_MASK_RETR_ARD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_RETR_ARD&#160;&#160;&#160;(uint8_t)0xF0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for ARD[7:4] bits in SETUP_RETR register. </p>

</div>
</div>
<a id="acad52b017c2113a01a08e66ba3914620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad52b017c2113a01a08e66ba3914620">&#9670;&nbsp;</a></span>NRF24L01_MASK_RF_PWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_RF_PWR&#160;&#160;&#160;(uint8_t)0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for RF_PWR[2:1] bits in RF_SETUP register. </p>

</div>
</div>
<a id="acf4cbaec306f9425003df7e7f2af0456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf4cbaec306f9425003df7e7f2af0456">&#9670;&nbsp;</a></span>NRF24L01_MASK_RX_FIFO_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_RX_FIFO_EMPTY&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for RX_EMPTY[0] status bit in FIFO_STATUS register. </p>

</div>
</div>
<a id="a1679e93e74dec163b1ad06bc2baed0fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1679e93e74dec163b1ad06bc2baed0fc">&#9670;&nbsp;</a></span>NRF24L01_MASK_RX_FIFO_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_RX_FIFO_FULL&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for RX_FULL[1] status bit in FIFO_STATUS register. </p>

</div>
</div>
<a id="af6636df92920a65c54e2489db37deea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6636df92920a65c54e2489db37deea3">&#9670;&nbsp;</a></span>NRF24L01_MASK_RX_FIFO_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_RX_FIFO_STATUS&#160;&#160;&#160;(uint8_t)0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for RX_FIFO[1:0] status bits in FIFO_STATUS register. </p>

</div>
</div>
<a id="ada980b4c20b00e65d827fb72733b054c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada980b4c20b00e65d827fb72733b054c">&#9670;&nbsp;</a></span>NRF24L01_MASK_STATUS_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_STATUS_IRQ&#160;&#160;&#160;(uint8_t)0x70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for IRQ[6:4] interrupt flag bits in STATUS register. </p>

</div>
</div>
<a id="a9b90782286f8dc645af946102716d1d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b90782286f8dc645af946102716d1d8">&#9670;&nbsp;</a></span>NRF24L01_MASK_STATUS_MAX_RT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_STATUS_MAX_RT&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for MAX_RT[4] interrupt flag bit in STATUS register. </p>

</div>
</div>
<a id="a5a86784cc980ae60c30b98ed35d37d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a86784cc980ae60c30b98ed35d37d9b">&#9670;&nbsp;</a></span>NRF24L01_MASK_STATUS_RX_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_STATUS_RX_DR&#160;&#160;&#160;(uint8_t)0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for RX_DR[6] interrupt flag bit in STATUS register. </p>

</div>
</div>
<a id="a02785e7a8fc319c551e16ba71a5facea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02785e7a8fc319c551e16ba71a5facea">&#9670;&nbsp;</a></span>NRF24L01_MASK_STATUS_RX_P_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_STATUS_RX_P_NO&#160;&#160;&#160;(uint8_t)0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for RX_P_NO[3:1] pipe number bits in STATUS register. </p>

</div>
</div>
<a id="a0d6869aa1b0f2f38519dc9aacd26261e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d6869aa1b0f2f38519dc9aacd26261e">&#9670;&nbsp;</a></span>NRF24L01_MASK_STATUS_TX_DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_STATUS_TX_DS&#160;&#160;&#160;(uint8_t)0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for TX_DS[5] interrupt flag bit in STATUS register. </p>

</div>
</div>
<a id="ab44554407f07504eece07b37cf775952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab44554407f07504eece07b37cf775952">&#9670;&nbsp;</a></span>NRF24L01_MASK_STATUS_TX_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_STATUS_TX_FULL&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for TX_FULL[0] flag bit in STATUS register. </p>

</div>
</div>
<a id="a5315b61413856c3ab8cfa21eb8ea9c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5315b61413856c3ab8cfa21eb8ea9c6b">&#9670;&nbsp;</a></span>NRF24L01_MASK_TX_FIFO_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_TX_FIFO_EMPTY&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for TX_EMPTY[4] status bits [5:4] in FIFO_STATUS register. </p>

</div>
</div>
<a id="a63871c229620959f46dad78889818351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63871c229620959f46dad78889818351">&#9670;&nbsp;</a></span>NRF24L01_MASK_TX_FIFO_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_TX_FIFO_FULL&#160;&#160;&#160;(uint8_t)0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for TX_FULL[6] status bit in FIFO_STATUS register. </p>

</div>
</div>
<a id="af37462164d27059a99782072199d2ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af37462164d27059a99782072199d2ec9">&#9670;&nbsp;</a></span>NRF24L01_MASK_TX_FIFO_REUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_TX_FIFO_REUSE&#160;&#160;&#160;(uint8_t)0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for TX_REUSE[5] status bit in FIFO_STATUS register. </p>

</div>
</div>
<a id="abe6be3af5c702f21a53d95be94db9904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe6be3af5c702f21a53d95be94db9904">&#9670;&nbsp;</a></span>NRF24L01_MASK_TX_FIFO_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_MASK_TX_FIFO_STATUS&#160;&#160;&#160;(uint8_t)0x70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for TX_FIFO[6:4] status bits in FIFO_STATUS register. </p>

</div>
</div>
<a id="a50507330182f6236dcec8a8a284c5080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50507330182f6236dcec8a8a284c5080">&#9670;&nbsp;</a></span>NRF24L01_NO_REG_ADDR_REQUIRED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_NO_REG_ADDR_REQUIRED&#160;&#160;&#160;(uint8_t)0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ec367400cc3da370fd44a72f387d32f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ec367400cc3da370fd44a72f387d32f">&#9670;&nbsp;</a></span>NRF24L01_OBSERVE_TX_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_OBSERVE_TX_REG_ADDR&#160;&#160;&#160;(uint8_t)0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit observe register address. </p>

</div>
</div>
<a id="af3fc300f15bd4b882e67625ead1071a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3fc300f15bd4b882e67625ead1071a9">&#9670;&nbsp;</a></span>NRF24L01_POWER_UP_US</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_POWER_UP_US&#160;&#160;&#160;5000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae83be54b0265085a77d697a365f231ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae83be54b0265085a77d697a365f231ad">&#9670;&nbsp;</a></span>NRF24L01_RF_CH_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RF_CH_REG_ADDR&#160;&#160;&#160;(uint8_t)0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RF channel register address. </p>

</div>
</div>
<a id="abb1bfacd5bc6fed9950e9abe77effa75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1bfacd5bc6fed9950e9abe77effa75">&#9670;&nbsp;</a></span>NRF24L01_RF_SETUP_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RF_SETUP_REG_ADDR&#160;&#160;&#160;(uint8_t)0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RF setup register register address. </p>

</div>
</div>
<a id="a50ec4f631028fd005c9831c3642d5701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50ec4f631028fd005c9831c3642d5701">&#9670;&nbsp;</a></span>NRF24L01_RPD_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RPD_REG_ADDR&#160;&#160;&#160;(uint8_t)0x09</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Received power detector register address. </p>

</div>
</div>
<a id="a4096076e835c20f4ce8c350f4311c96b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4096076e835c20f4ce8c350f4311c96b">&#9670;&nbsp;</a></span>NRF24L01_RX_ADDR_P0_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_ADDR_P0_REG_ADDR&#160;&#160;&#160;(uint8_t)0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive address data pipe 0 register address. </p>

</div>
</div>
<a id="a817b20aad8089f09170c675926f75224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a817b20aad8089f09170c675926f75224">&#9670;&nbsp;</a></span>NRF24L01_RX_ADDR_P1_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_ADDR_P1_REG_ADDR&#160;&#160;&#160;(uint8_t)0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive address data pipe 1 register address. </p>

</div>
</div>
<a id="a3ff3722de474c7dd984b69ce5dc2d67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ff3722de474c7dd984b69ce5dc2d67e">&#9670;&nbsp;</a></span>NRF24L01_RX_ADDR_P2_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_ADDR_P2_REG_ADDR&#160;&#160;&#160;(uint8_t)0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive address data pipe 2 register address. </p>

</div>
</div>
<a id="a71a18f2440ba3dbdf5a4e15d80cfa58a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71a18f2440ba3dbdf5a4e15d80cfa58a">&#9670;&nbsp;</a></span>NRF24L01_RX_ADDR_P3_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_ADDR_P3_REG_ADDR&#160;&#160;&#160;(uint8_t)0x0D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive address data pipe 3 register address. </p>

</div>
</div>
<a id="a7c655acee24219ffc3049369094da9e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c655acee24219ffc3049369094da9e2">&#9670;&nbsp;</a></span>NRF24L01_RX_ADDR_P4_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_ADDR_P4_REG_ADDR&#160;&#160;&#160;(uint8_t)0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive address data pipe 4 register address. </p>

</div>
</div>
<a id="a3830476b3ebbca164f2c5fb427053547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3830476b3ebbca164f2c5fb427053547">&#9670;&nbsp;</a></span>NRF24L01_RX_ADDR_P5_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_ADDR_P5_REG_ADDR&#160;&#160;&#160;(uint8_t)0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive address data pipe 5 register address. </p>

</div>
</div>
<a id="a01a7f58ff9244731f1e0bc9282032818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01a7f58ff9244731f1e0bc9282032818">&#9670;&nbsp;</a></span>NRF24L01_RX_FIFO_DEPTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_FIFO_DEPTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The RX FIFO is 3 entries deep. </p>

</div>
</div>
<a id="a9f7fd381aaa6ab49343fc6d33c36159c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7fd381aaa6ab49343fc6d33c36159c">&#9670;&nbsp;</a></span>NRF24L01_RX_FIFO_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_FIFO_WIDTH&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Each TX FIFO entry is 32 bytes wide. </p>

</div>
</div>
<a id="aacf74fe5e589ffdc5e559d5582f63f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf74fe5e589ffdc5e559d5582f63f57">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P0_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P0_REG_ADDR&#160;&#160;&#160;(uint8_t)0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in RX payload in data pipe 0 register address. </p>

</div>
</div>
<a id="a50a99de1a617f466eb3679fb145eca8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50a99de1a617f466eb3679fb145eca8c">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P1_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P1_REG_ADDR&#160;&#160;&#160;(uint8_t)0x12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in RX payload in data pipe 1 register address. </p>

</div>
</div>
<a id="a4a5ce27c04af4a88c41905ca2f95cb5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5ce27c04af4a88c41905ca2f95cb5e">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P2_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P2_REG_ADDR&#160;&#160;&#160;(uint8_t)0x13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in RX payload in data pipe 2 register address. </p>

</div>
</div>
<a id="a5db4c211f48d28eb0b89fb4857f602db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db4c211f48d28eb0b89fb4857f602db">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P3_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P3_REG_ADDR&#160;&#160;&#160;(uint8_t)0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in RX payload in data pipe 3 register address. </p>

</div>
</div>
<a id="a94a3fa0c205708a2fb725de33e7d04fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94a3fa0c205708a2fb725de33e7d04fa">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P4_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P4_REG_ADDR&#160;&#160;&#160;(uint8_t)0x15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in RX payload in data pipe 4 register address. </p>

</div>
</div>
<a id="a1fa995f8957d9f1275d715c47ab59b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa995f8957d9f1275d715c47ab59b1f">&#9670;&nbsp;</a></span>NRF24L01_RX_PW_P5_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_RX_PW_P5_REG_ADDR&#160;&#160;&#160;(uint8_t)0x16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in RX payload in data pipe 5 register address. </p>

</div>
</div>
<a id="a741d530a70e4ba767da433003ce3acb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741d530a70e4ba767da433003ce3acb4">&#9670;&nbsp;</a></span>NRF24L01_SETUP_AW_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_SETUP_AW_REG_ADDR&#160;&#160;&#160;(uint8_t)0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup of address widths register address. </p>

</div>
</div>
<a id="acd347e6ef2cfd7f3a015defbfb33f76e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd347e6ef2cfd7f3a015defbfb33f76e">&#9670;&nbsp;</a></span>NRF24L01_SETUP_RETR_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_SETUP_RETR_REG_ADDR&#160;&#160;&#160;(uint8_t)0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup of automatic retransmit register address. </p>

</div>
</div>
<a id="afb34b43b8b4c38679325cf8ba8534951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb34b43b8b4c38679325cf8ba8534951">&#9670;&nbsp;</a></span>NRF24L01_STATUS_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_STATUS_REG_ADDR&#160;&#160;&#160;(uint8_t)0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status register address. </p>

</div>
</div>
<a id="aa02faca8b5aa10b55dee463558ce7f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa02faca8b5aa10b55dee463558ce7f91">&#9670;&nbsp;</a></span>NRF24L01_TX_ADDR_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_TX_ADDR_REG_ADDR&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit address register address. </p>

</div>
</div>
<a id="a142a834dbfc4ceb8c2c556e9624f29f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142a834dbfc4ceb8c2c556e9624f29f2">&#9670;&nbsp;</a></span>NRF24L01_TX_FIFO_DEPTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_TX_FIFO_DEPTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The TX FIFO is 3 entries deep. </p>

</div>
</div>
<a id="a1cb8f1a8cddbe978f058503c113a5b8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cb8f1a8cddbe978f058503c113a5b8e">&#9670;&nbsp;</a></span>NRF24L01_TX_FIFO_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_TX_FIFO_WIDTH&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Each TX FIFO entry is 32 bytes wide. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a31b08d7577c5f71132a568693a91278d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b08d7577c5f71132a568693a91278d">&#9670;&nbsp;</a></span>nrf24l01_address_width_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="nrf24l01__defs_8h.html#a31b08d7577c5f71132a568693a91278d">nrf24l01_address_width_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a0764a624e1e8c98cd9ce392f823bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a0764a624e1e8c98cd9ce392f823bc3">&#9670;&nbsp;</a></span>nrf24l01_ar_count_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="nrf24l01__defs_8h.html#a8a0764a624e1e8c98cd9ce392f823bc3">nrf24l01_ar_count_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6515f2bdcb1e022ceefb96f440b789d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6515f2bdcb1e022ceefb96f440b789d4">&#9670;&nbsp;</a></span>nrf24l01_ar_lost_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="nrf24l01__defs_8h.html#a6515f2bdcb1e022ceefb96f440b789d4">nrf24l01_ar_lost_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47eddbd6cc5e2128f56ec7994b9e066c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47eddbd6cc5e2128f56ec7994b9e066c">&#9670;&nbsp;</a></span>nrf24l01_check_for_interrupt_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(* nrf24l01_check_for_interrupt_fptr_t) (void *user_ptr)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check for interrupt function pointer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">delay</td><td>: Number of microseconds to delay</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>-&gt; Interrupt triggered and waiting to be processed </td></tr>
    <tr><td class="paramname">Non</td><td>zero -&gt; No interrupt </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a535ba1bc087e8da8f29f88960d0a64dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a535ba1bc087e8da8f29f88960d0a64dd">&#9670;&nbsp;</a></span>nrf24l01_delay_us_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(* nrf24l01_delay_us_fptr_t) (uint32_t delay)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Microsecond delay function pointer which should be mapped to the platform specific delay function of the user. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">delay</td><td>: Number of microseconds to delay</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>-&gt; Success </td></tr>
    <tr><td class="paramname">Non</td><td>zero -&gt; Fail </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a44097761b67767d2703b6a4240625202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44097761b67767d2703b6a4240625202">&#9670;&nbsp;</a></span>nrf24l01_gpio_chip_enable_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(* nrf24l01_gpio_chip_enable_fptr_t) (bool state, void *user_ptr)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the state of Chip enable GPIO function pointer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">state</td><td>: Desired state of the chip enable GPIO </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">user_ptr</td><td>: Pointer to user-defined hardware configuration struct</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>-&gt; Success </td></tr>
    <tr><td class="paramname">Non</td><td>zero -&gt; Fail </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aeee83db10040c4a2672da6bed2f7ab0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee83db10040c4a2672da6bed2f7ab0d">&#9670;&nbsp;</a></span>nrf24l01_interrupt_mask_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="nrf24l01__defs_8h.html#aeee83db10040c4a2672da6bed2f7ab0d">nrf24l01_interrupt_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3a3bced5aa40c9e8ea6ea75fd56b1b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3a3bced5aa40c9e8ea6ea75fd56b1b7">&#9670;&nbsp;</a></span>nrf24l01_max_rt_callback_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* nrf24l01_max_rt_callback_fptr_t) (void *user_ptr, <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> *platform)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5197eefaacf7da11248254a9e3290124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5197eefaacf7da11248254a9e3290124">&#9670;&nbsp;</a></span>nrf24l01_platform_deinit_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(* nrf24l01_platform_deinit_fptr_t) (void *user_ptr)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Bus deinitialization function pointer which should be used to release the hardware when the driver is deinitialized. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">user_ptr</td><td>: Pointer to user-defined hardware configuration struct</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>-&gt; Success </td></tr>
    <tr><td class="paramname">Non</td><td>zero -&gt; Fail </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9d35a298e2d3ba026f62779ba5988120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d35a298e2d3ba026f62779ba5988120">&#9670;&nbsp;</a></span>nrf24l01_platform_init_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(* nrf24l01_platform_init_fptr_t) (void *user_ptr)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware initialization function pointer which should be used to configure the hardware before communication is attempted. </p>
<p>IRQ pin is active-low. Interrupt pin should be triggered on negative-edge. Pull-up resistor needed</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">user_ptr</td><td>: Pointer to user-defined hardware configuration struct</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>-&gt; Success </td></tr>
    <tr><td class="paramname">Non</td><td>zero -&gt; Fail </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abb06d0f3947c3b9dd67f7d7693854a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb06d0f3947c3b9dd67f7d7693854a22">&#9670;&nbsp;</a></span>nrf24l01_platform_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a791d706e5a3e69a3c41d48690c91b3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a791d706e5a3e69a3c41d48690c91b3d8">&#9670;&nbsp;</a></span>nrf24l01_rf_channel_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="nrf24l01__defs_8h.html#a791d706e5a3e69a3c41d48690c91b3d8">nrf24l01_rf_channel_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad3d32443bfdef413552894313db6fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3d32443bfdef413552894313db6fd9">&#9670;&nbsp;</a></span>nrf24l01_rx_dr_callback_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* nrf24l01_rx_dr_callback_fptr_t) (uint8_t message_len, <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4">nrf24l01_pipe_t</a> pipe, void *user_ptr, <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> *platform)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User supplied callback function pointer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">delay</td><td>: Number of microseconds to delay </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a86465ecff5d0e2cb8872cca95c310e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86465ecff5d0e2cb8872cca95c310e06">&#9670;&nbsp;</a></span>nrf24l01_spi_exchange_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="nrf24l01__defs_8h.html#af225fdd9e1094009aec9eae23523138d">NRF24L01_FPTR_RTN_T</a>(* nrf24l01_spi_exchange_fptr_t) (uint8_t command, uint8_t *rx_data, uint8_t *tx_data, uint8_t len, void *user_ptr)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Bus exchange function pointer which should be mapped to the platform specific write functions of the user. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">command</td><td>: NRF24L01-specific command byte which should be sent before rx_data and/or tx_data </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rx_data</td><td>: Pointer to data buffer into which data which will be read. Implementation must handle the case where this value is NULL. When non-NULL, this buffer must have a size of 'len' </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_data</td><td>: Pointer to data buffer in which data to be written is stored. Implementation must handle the case where this value is NULL. When non-NULL, this buffer must have a size of 'len' </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>: Number of bytes of data to be read/written. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">user_ptr</td><td>: Pointer to user-defined hardware configuration struct</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>-&gt; Success </td></tr>
    <tr><td class="paramname">Non</td><td>zero -&gt; Fail </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acbaf981637ef9ef2e0d15fc2886135b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbaf981637ef9ef2e0d15fc2886135b5">&#9670;&nbsp;</a></span>nrf24l01_tx_ds_callback_fptr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* nrf24l01_tx_ds_callback_fptr_t) (<a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4">nrf24l01_pipe_t</a> pipe, void *user_ptr, <a class="el" href="structnrf24l01__platform__t.html">nrf24l01_platform_t</a> *platform)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a06fc87d81c62e9abb8790b6e5713c55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06fc87d81c62e9abb8790b6e5713c55b">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a06fc87d81c62e9abb8790b6e5713c55ba1084f6d21363aafbbb1085a7e8c46bec"></a>RX_DR_INTERRUPT_ENABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a06fc87d81c62e9abb8790b6e5713c55baa881c8a1e9557b19d5789c0612b830fa"></a>RX_DR_INTERRUPT_DISABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a06fc87d81c62e9abb8790b6e5713c55ba6bd907f267c648bb5649f7e474843121"></a>TX_DS_INTERRUPT_ENABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a06fc87d81c62e9abb8790b6e5713c55bac97eb3ca40b25fd3ff8bb8e002c4b460"></a>TX_DS_INTERRUPT_DISABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a06fc87d81c62e9abb8790b6e5713c55bae0a200cc08bce4d97c47559e0e38c463"></a>MAX_RT_INTERRUPT_ENABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a06fc87d81c62e9abb8790b6e5713c55ba0ea4880f383af085ca01bb97aa14bacd"></a>MAX_RT_INTERRUPT_DISABLE&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a7c4d5923051f2412599ab4b292fea85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c4d5923051f2412599ab4b292fea85c">&#9670;&nbsp;</a></span>ack_payload_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a7c4d5923051f2412599ab4b292fea85c">ack_payload_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a7c4d5923051f2412599ab4b292fea85ca90d282a59368a31f3037c9568ce92903"></a>NRF24L01_ACK_PAYLOAD_OFF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7c4d5923051f2412599ab4b292fea85cacfb6ebdc8b8d850bc0e662480fa5bcdb"></a>NRF24L01_ACK_PAYLOAD_ON&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a6a3953f2ff4a6ee45e73583401c6d0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a3953f2ff4a6ee45e73583401c6d0b2">&#9670;&nbsp;</a></span>nrf24l01_ar_delay_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a6a3953f2ff4a6ee45e73583401c6d0b2">nrf24l01_ar_delay_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2ab2bcaa9077a430ab790e59b2a629d1d0"></a>NRF24L01_ARD_NONE&#160;</td><td class="fielddoc"><p>Dummy value for case when retransmission is not used. </p>
</td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2aac00424dc7c608b1b1781b14698c5d54"></a>NRF24L01_ARD_250US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a7b444da1959b60ea569273e42c4766c3"></a>NRF24L01_ARD_500US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a496e78e3fae7de66316937254955c609"></a>NRF24L01_ARD_750US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a1e80553e1a3a126932abdb54790d7923"></a>NRF24L01_ARD_1000US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2aa273a89532e571e6e2f41d2c9482b24e"></a>NRF24L01_ARD_1250US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2aa7075e921c8eeeb852ab345c5951d328"></a>NRF24L01_ARD_1500US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2aea4db58c4973abec338904a7a08797dd"></a>NRF24L01_ARD_1750US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a56b835abd940b05c61d5ff10507af524"></a>NRF24L01_ARD_2000US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a555ee200eeebcfbc98a4e82921135c04"></a>NRF24L01_ARD_2250US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2acab829cf442b31f4b90f13d39fd78b7b"></a>NRF24L01_ARD_2500US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a042e1b45a1b11bcd10dc307b0b690109"></a>NRF24L01_ARD_2750US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a62fa1014a088b6b215c7d066bf659d34"></a>NRF24L01_ARD_3000US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2acc096fd5c12da06e3af625c976c23607"></a>NRF24L01_ARD_3250US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a3f3b802da806e03ebb8bb51518c68d30"></a>NRF24L01_ARD_3500US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2aae44d533aabb5d98de7d71f7aed79516"></a>NRF24L01_ARD_3750US&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6a3953f2ff4a6ee45e73583401c6d0b2a3d10d04537fbfe46a4a9378a8523fa87"></a>NRF24L01_ARD_4000US&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ae9c5f6baca22b039351da8bae1ec02b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9c5f6baca22b039351da8bae1ec02b7">&#9670;&nbsp;</a></span>nrf24l01_crc_scheme_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#ae9c5f6baca22b039351da8bae1ec02b7">nrf24l01_crc_scheme_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae9c5f6baca22b039351da8bae1ec02b7ae1ec15bf25fbcfbcb3fc84bc330b0a0c"></a>NRF24L01_CRC_OFF&#160;</td><td class="fielddoc"><p>CRC disabled. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae9c5f6baca22b039351da8bae1ec02b7a89a58deb038ed360bdb6d7aa224ecbd3"></a>NRF24L01_CRC_1BYTE&#160;</td><td class="fielddoc"><p>1-byte CRC </p>
</td></tr>
<tr><td class="fieldname"><a id="ae9c5f6baca22b039351da8bae1ec02b7a78b4ab3de75f8bee8cc300bf3785078b"></a>NRF24L01_CRC_2BYTE&#160;</td><td class="fielddoc"><p>2-byte CRC </p>
</td></tr>
</table>

</div>
</div>
<a id="af1238bb8b104118e000aac333af1720f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1238bb8b104118e000aac333af1720f">&#9670;&nbsp;</a></span>nrf24l01_data_rate_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#af1238bb8b104118e000aac333af1720f">nrf24l01_data_rate_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af1238bb8b104118e000aac333af1720fa6232db555edf8cf1fff439c0913c2129"></a>NRF24L01_DR_250KBPS&#160;</td><td class="fielddoc"><p>250kbps data rate </p>
</td></tr>
<tr><td class="fieldname"><a id="af1238bb8b104118e000aac333af1720fa786bbeae7405d3bc55148fb53171ef38"></a>NRF24L01_DR_1MBPS&#160;</td><td class="fielddoc"><p>1Mbps data rate </p>
</td></tr>
<tr><td class="fieldname"><a id="af1238bb8b104118e000aac333af1720fa07dc64a8ba3d3222f7ea35de2f81e01d"></a>NRF24L01_DR_2MBPS&#160;</td><td class="fielddoc"><p>2Mbps data rate </p>
</td></tr>
</table>

</div>
</div>
<a id="a0713efe0e232d8adca8016d007b1d28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0713efe0e232d8adca8016d007b1d28e">&#9670;&nbsp;</a></span>nrf24l01_dpl_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a0713efe0e232d8adca8016d007b1d28e">nrf24l01_dpl_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0713efe0e232d8adca8016d007b1d28ea649cd7927814b419258a569ec972a875"></a>NRF24L01_DPL_OFF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0713efe0e232d8adca8016d007b1d28eacc4f714a758ddc2eb9adcec4956df542"></a>NRF24L01_DPL_ON&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ab35b7caced2022669af8c4b24b5a913a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35b7caced2022669af8c4b24b5a913a">&#9670;&nbsp;</a></span>nrf24l01_dta_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#ab35b7caced2022669af8c4b24b5a913a">nrf24l01_dta_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab35b7caced2022669af8c4b24b5a913aacbdc9d02a0ef22fbb649c54c88bea791"></a>NRF24L01_DTA_OFF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab35b7caced2022669af8c4b24b5a913aa5a72942623fc46a87a562c09514081ad"></a>NRF24L01_DTA_ON&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb660fd5ed8bfc4a9d5ea587fd9207f0">&#9670;&nbsp;</a></span>nrf24l01_err_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#aeb660fd5ed8bfc4a9d5ea587fd9207f0">nrf24l01_err_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0adb5c2e034ea26a6bd62836f397d57da8"></a>NRF24L01_OK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0af8f197594ace7d7bb7a25c2cee1e73b2"></a>NRF24L01_ERR_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0a1cd95beaf07b94c7c9adf61125ba163b"></a>NRF24L01_ERR_INVALID_ARG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0ae9697fb586a1ea351e3615618967a366"></a>NRF24L01_ERR_INVALID_STATE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0a204f448363988978b4fbf2e67ae27fd5"></a>NRF24L01_ERR_DEVICE_NOT_FOUND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0a33a4154f489794a3b2ae517df941cf04"></a>NRF24L01_ERR_WRITE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aeb660fd5ed8bfc4a9d5ea587fd9207f0acc6319524a5c12224f82c0685041727d"></a>NRF24L01_ERR_READ&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a303e1160123b0cc33747411d6ccf5fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a303e1160123b0cc33747411d6ccf5fa6">&#9670;&nbsp;</a></span>nrf24l01_feature_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a303e1160123b0cc33747411d6ccf5fa6">nrf24l01_feature_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a303e1160123b0cc33747411d6ccf5fa6a00d3e32858453cc3de2a77ebb0f8a251"></a>NRF24L01_FEATURES_OFF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a303e1160123b0cc33747411d6ccf5fa6a085a2a977cd304189e90618d43e4c73b"></a>NRF24L01_FEATURES_ON&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ab8fdf71a787afdec43916b7568ee8cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fdf71a787afdec43916b7568ee8cd2">&#9670;&nbsp;</a></span>nrf24l01_fifo_status_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#ab8fdf71a787afdec43916b7568ee8cd2">nrf24l01_fifo_status_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab8fdf71a787afdec43916b7568ee8cd2a1576011090a0162ec3d73d2ba448f9cc"></a>NRF24L01_STATUS_FIFO_DATA&#160;</td><td class="fielddoc"><p>The FIFO contains data and available locations. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab8fdf71a787afdec43916b7568ee8cd2ad75e1d2ff022203f7bd48c5db76adf3b"></a>NRF24L01_STATUS_FIFO_EMPTY&#160;</td><td class="fielddoc"><p>The FIFO is empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab8fdf71a787afdec43916b7568ee8cd2a78244b1ef673067d7cdffab72e79bc86"></a>NRF24L01_STATUS_FIFO_FULL&#160;</td><td class="fielddoc"><p>The FIFO is full. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab8fdf71a787afdec43916b7568ee8cd2aafb20be568a51418fa0a7b93d1b80e22"></a>NRF24L01_STATUS_FIFO_ERROR&#160;</td><td class="fielddoc"><p>Impossible state: FIFO cannot be empty and full at the same time. </p>
</td></tr>
</table>

</div>
</div>
<a id="ad0ece904a0fd6784cf7675ce277c5221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0ece904a0fd6784cf7675ce277c5221">&#9670;&nbsp;</a></span>nrf24l01_fifo_type_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#ad0ece904a0fd6784cf7675ce277c5221">nrf24l01_fifo_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad0ece904a0fd6784cf7675ce277c5221aeac5f2bca521fd860d0141f40b35d2ab"></a>NRF24L01_RX_FIFO&#160;</td><td class="fielddoc"><p>RX FIFO. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad0ece904a0fd6784cf7675ce277c5221aea7dadf060bb130df32a5055ea76c3ea"></a>NRF24L01_TX_FIFO&#160;</td><td class="fielddoc"><p>TX_FIFO. </p>
</td></tr>
</table>

</div>
</div>
<a id="a2e35d6210bc14e3010061dcc840f3174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e35d6210bc14e3010061dcc840f3174">&#9670;&nbsp;</a></span>nrf24l01_operational_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a2e35d6210bc14e3010061dcc840f3174">nrf24l01_operational_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2e35d6210bc14e3010061dcc840f3174a9f1638ad27a6ed6dfc156a65e11106a7"></a>NRF24L01_MODE_RX&#160;</td><td class="fielddoc"><p>PRX. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2e35d6210bc14e3010061dcc840f3174aba92a9ef213fd80d87b0abd16ffeef9f"></a>NRF24L01_MODE_TX&#160;</td><td class="fielddoc"><p>PTX. </p>
</td></tr>
</table>

</div>
</div>
<a id="a2018aa2bf9fb336d58f323b71be8f086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2018aa2bf9fb336d58f323b71be8f086">&#9670;&nbsp;</a></span>nrf24l01_pipe_aa_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a2018aa2bf9fb336d58f323b71be8f086">nrf24l01_pipe_aa_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2018aa2bf9fb336d58f323b71be8f086ace5307121f92e0d42574169ecea7ff60"></a>NRF24L01_AA_OFF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2018aa2bf9fb336d58f323b71be8f086a340f1d33ae05661e66d0e7e395981ce0"></a>NRF24L01_AA_ON&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a0f8a4b75aa513292f26f863101323039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f8a4b75aa513292f26f863101323039">&#9670;&nbsp;</a></span>nrf24l01_pipe_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a0f8a4b75aa513292f26f863101323039">nrf24l01_pipe_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0f8a4b75aa513292f26f863101323039aadc1fe10546b2f0a793b540a3d81ad64"></a>NRF24L01_PIPE_DISABLED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0f8a4b75aa513292f26f863101323039a7f67bd1a4fe870302d78fa0fcf51985b"></a>NRF24L01_PIPE_ENABLED&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ac835ed70d839160974a8a370302ceda4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac835ed70d839160974a8a370302ceda4">&#9670;&nbsp;</a></span>nrf24l01_pipe_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#ac835ed70d839160974a8a370302ceda4">nrf24l01_pipe_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4ad5ec0fa4882bf22516a1a91a13602bf0"></a>NRF24L01_PIPE0&#160;</td><td class="fielddoc"><p>pipe0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4ab7ea674d21993c2ba0de2a3ebc3a1888"></a>NRF24L01_PIPE1&#160;</td><td class="fielddoc"><p>pipe1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4a2974a4e64baed0535bb7b5e0ac03f81d"></a>NRF24L01_PIPE2&#160;</td><td class="fielddoc"><p>pipe2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4ae96b441bb9dec288e1c4d48e4d073158"></a>NRF24L01_PIPE3&#160;</td><td class="fielddoc"><p>pipe3 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4a82887ccca2045f6ee03ea0ca6e2e1748"></a>NRF24L01_PIPE4&#160;</td><td class="fielddoc"><p>pipe4 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4a65805e1f8ef3a998c7fc40ed3f9e23c7"></a>NRF24L01_PIPE5&#160;</td><td class="fielddoc"><p>pipe5 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4ab0c07f44da36bff2c76a195d0554f7bb"></a>NRF24L01_PIPETX&#160;</td><td class="fielddoc"><p>TX address (not a pipe in fact) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4ad89fa4ed0168d5ed191152999575e704"></a>NRF24L01_PIPE_UNKNOWN&#160;</td><td class="fielddoc"><p>pipe unknown (usually signifies rx pipe is empty) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac835ed70d839160974a8a370302ceda4a3810a4e625c1effcdfb39c6be793df93"></a>NRF24L01_ALL_RX_PIPES&#160;</td><td class="fielddoc"><p>Used for configuring all RX pipes at the same time. </p>
</td></tr>
</table>

</div>
</div>
<a id="a2969b80f1595f56480834439ce99a90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2969b80f1595f56480834439ce99a90f">&#9670;&nbsp;</a></span>nrf24l01_power_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a2969b80f1595f56480834439ce99a90f">nrf24l01_power_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2969b80f1595f56480834439ce99a90fa301a6b738e9829a2e080d0d09ccaa52f"></a>NRF24L01_PWR_DOWN&#160;</td><td class="fielddoc"><p>Power down. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2969b80f1595f56480834439ce99a90fa7f11c5de95e8d07e3fca776867e6edaf"></a>NRF24L01_PWR_UP&#160;</td><td class="fielddoc"><p>Power up. </p>
</td></tr>
</table>

</div>
</div>
<a id="a1f6226bf9c94a81ffa0edc12beb3bb58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f6226bf9c94a81ffa0edc12beb3bb58">&#9670;&nbsp;</a></span>nrf24l01_tx_power_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="nrf24l01__defs_8h.html#a1f6226bf9c94a81ffa0edc12beb3bb58">nrf24l01_tx_power_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a1f6226bf9c94a81ffa0edc12beb3bb58ab6ff3d31fe1ebac155c1c5b6d30119d7"></a>NRF24L01_TXPWR_18DBM&#160;</td><td class="fielddoc"><p>-18dBm </p>
</td></tr>
<tr><td class="fieldname"><a id="a1f6226bf9c94a81ffa0edc12beb3bb58a37ecf35739726a6b860b9aaeaaaebe41"></a>NRF24L01_TXPWR_12DBM&#160;</td><td class="fielddoc"><p>-12dBm </p>
</td></tr>
<tr><td class="fieldname"><a id="a1f6226bf9c94a81ffa0edc12beb3bb58ad1ed4ab70c88f3753a7c1f32b9ef60fc"></a>NRF24L01_TXPWR_6DBM&#160;</td><td class="fielddoc"><p>-6dBm </p>
</td></tr>
<tr><td class="fieldname"><a id="a1f6226bf9c94a81ffa0edc12beb3bb58a1e95271bf74c9a33eb31ecc6a2f0698d"></a>NRF24L01_TXPWR_0DBM&#160;</td><td class="fielddoc"><p>0dBm </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
