# 4-Bit Serial Adder on Spartanâ€‘7 FPGA (XC7S50)

This project implements a 4-bit serial adder using Verilog on a Spartanâ€‘7 XC7S50 FPGA. Two 4-bit binary numbers are added serially one bit per clock cycle using a full adder and shift registers, with the result shown on LEDs.

---

## ğŸ“‚ Files Included

| File | Description |
|------|-------------|
| `serial_adder.v` | Verilog source for the serial adder logic |
| `tb_serial_adder.v` | Testbench for simulation |
| `serial_adder.xdc` | Xilinx Design Constraints for Spartanâ€‘7 |
| `Serial Adder.xpr` | Vivado project file (optional) |
| `SERIAL ADDER.mp4` | Demo video showing hardware behavior |

---

## ğŸ“¹ Demo Video

ğŸ“ [Watch on Google Drive](https://drive.google.com/file/d/1Npz-d7Zr7fDt61zBeIyyQp9MXfkBJPt1/view?usp=sharing)

---

## ğŸ›  Tools Used

- **Xilinx Vivado**
- **Spartanâ€‘7 XC7S50 FPGA Board (Boolean Board)**

---

## ğŸš€ How to Use

1. Open the project in Vivado or create a new project and add `serial_adder.v` and `serial_adder.xdc`
2. Simulate the design using `tb_serial_adder.v`
3. Synthesize, implement, and generate the `.bit` file
4. Program the FPGA using Vivado Hardware Manager
5. Use switches to provide binary inputs and observe bit-serial sum on LEDs

---

## ğŸ‘¨â€ğŸ’» Author

Santhosh â€“ B.Tech ECE | Verilog & FPGA Enthusiast
