
---------- Begin Simulation Statistics ----------
final_tick                               926048071129000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  36091                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830000                       # Number of bytes of host memory used
host_op_rate                                    60723                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   277.08                       # Real time elapsed on the host
host_tick_rate                               30561422                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16825012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008468                       # Number of seconds simulated
sim_ticks                                  8467846500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             2348                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                2348                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   112                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86325                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        176801                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4799944                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       561055                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      5881262                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2724070                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4799944                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2075874                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5904532                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               1                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       268426                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15795441                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11750268                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       561055                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        976429                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     18491690                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824994                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14134495                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.190350                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.326197                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      9707296     68.68%     68.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1235852      8.74%     77.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       815358      5.77%     83.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       514914      3.64%     86.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       260507      1.84%     88.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       325973      2.31%     90.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       156803      1.11%     92.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       141363      1.00%     93.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       976429      6.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14134495                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806537                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871375                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350129     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853031     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824994                       # Class of committed instruction
system.switch_cpus.commit.refs                2445456                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.693567                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.693567                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       5566433                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       42496248                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3891945                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6366263                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         562201                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        546023                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3178203                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370429                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1021020                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3324                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5904532                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4508265                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11573759                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        171564                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               28451400                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1124402                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.348645                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4796910                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2724071                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.679969                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16932870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.726477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.352242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8791898     51.92%     51.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           656756      3.88%     55.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           801027      4.73%     60.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           911268      5.38%     65.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           446599      2.64%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           413020      2.44%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           934042      5.52%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           107367      0.63%     77.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3870893     22.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16932870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18377                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18605                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       636251                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3534467                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.788855                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4554910                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1019920                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2336126                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3900376                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        60672                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1500415                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     35316715                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3534990                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1303012                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      30295467                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         562201                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5804                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        97843                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       113548                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1378                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1707                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2028998                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       926334                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1707                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       443463                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       192788                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          29166960                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29411277                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.723546                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21103629                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.736646                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29549692                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         39640475                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24829150                       # number of integer regfile writes
system.switch_cpus.ipc                       0.590470                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.590470                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       126092      0.40%      0.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26662473     84.38%     84.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13759      0.04%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3714310     11.75%     96.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1044021      3.30%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19412      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18418      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       31598485                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38455                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76306                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36776                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49966                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              488095                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015447                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          439103     89.96%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          48197      9.87%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           170      0.03%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          602      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           23      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31922033                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     80645738                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29374501                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     53759965                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           35316715                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          31598485                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     18491689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       104115                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     18878029                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16932870                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.866103                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.297349                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8557742     50.54%     50.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       985204      5.82%     56.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1500423      8.86%     65.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1497886      8.85%     74.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1511167      8.92%     82.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1169308      6.91%     89.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       932804      5.51%     95.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       595943      3.52%     98.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182393      1.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16932870                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.865794                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4508265                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       467301                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       571164                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3900376                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1500415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12490250                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16935673                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         5351947                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          84069                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4292788                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        143790                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      97913354                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       39968795                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     49301487                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6396513                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            268                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         562201                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        329416                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28457739                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        23144                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     56336174                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1263362                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             48474750                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            73452537                       # The number of ROB writes
system.switch_cpus.timesIdled                      30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5306                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594294                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5306                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              90455                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5072                       # Transaction distribution
system.membus.trans_dist::CleanEvict            81253                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         90456                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       267276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       267276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 267276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6115008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6115008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6115008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             90476                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   90476    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               90476                       # Request fanout histogram
system.membus.reqLayer2.occupancy           215205484                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          480219490                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8467846500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22439                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          360944                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             555                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            53                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297078                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20159936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20163328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           90555                       # Total snoops (count)
system.tol2bus.snoopTraffic                    324608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           388241                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013667                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.116104                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 382935     98.63%     98.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5306      1.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             388241                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314512000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446445000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             76500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       209357                       # number of demand (read+write) hits
system.l2.demand_hits::total                   209357                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       209357                       # number of overall hits
system.l2.overall_hits::total                  209357                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        88274                       # number of demand (read+write) misses
system.l2.demand_misses::total                  88329                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        88274                       # number of overall misses
system.l2.overall_misses::total                 88329                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4012000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7505644000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7509656000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4012000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7505644000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7509656000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297631                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297686                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297631                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297686                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.296589                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.296719                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.296589                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.296719                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85026.666969                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85019.144335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85026.666969                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85019.144335                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        23                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                5072                       # number of writebacks
system.l2.writebacks::total                      5072                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        88274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             88325                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        88274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            90472                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3502000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6622914000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6626416000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    152018340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3502000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6622914000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6778434340                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.296589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.296705                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.296589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.303918                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75026.780252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75023.107840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70805.002329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75026.780252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74923.007560                       # average overall mshr miss latency
system.l2.replacements                          86775                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17367                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17367                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17367                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17367                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4856                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4856                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2147                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2147                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    152018340                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    152018340                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70805.002329                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70805.002329                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   535                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1016000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1016000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.036036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.036036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        50800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        50800                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       816000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       816000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.036036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.036036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        40800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        40800                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4012000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4012000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75698.113208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3502000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3502000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962264                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       208822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            208822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        88254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           88256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7504628000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7504628000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297078                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.297075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.297080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85034.423369                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85032.496374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        88254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        88254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6622098000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6622098000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.297075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.297073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75034.536678                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75034.536678                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4017.493309                       # Cycle average of tags in use
system.l2.tags.total_refs                      568284                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     86775                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.548937                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.696627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.089019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.130804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   110.153083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.864198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3895.559578                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.026893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.951064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980833                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           128                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3968                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2734                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2468047                       # Number of tag accesses
system.l2.tags.data_accesses                  2468047                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       137408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5649536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5790464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       324608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          324608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         2147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        88274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5072                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             15116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     16227030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       385458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    667175060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             683817781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       385458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           400574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       38334186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38334186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       38334186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            15116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     16227030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       385458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    667175060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            722151966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      2147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     87658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000556841750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          301                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          301                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              180078                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4586                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90472                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5072                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    616                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   174                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              273                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1391150542                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  449280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3075950542                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15482.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34232.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62625                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4153                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90472                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5072                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.844471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.570346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   217.385241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14335     51.31%     51.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4272     15.29%     66.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2702      9.67%     76.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2542      9.10%     85.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1923      6.88%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1234      4.42%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          564      2.02%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          244      0.87%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          121      0.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27937                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     298.202658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    271.868147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.765561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           131     43.52%     43.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          160     53.16%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            7      2.33%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.66%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           301                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.196013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.185734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.598429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              269     89.37%     89.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      2.66%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               21      6.98%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           301                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5750784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  312000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5790208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               324608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       679.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    683.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8467756500                       # Total gap between requests
system.mem_ctrls.avgGap                      88626.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher       137408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5610112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       312000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 16227030.095550267026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 385458.097286010045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 662519331.213667988777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 36845259.299398019910                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         2147                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        88274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     84524761                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1404000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2990021781                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 200031206250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     39368.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27529.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33872.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39438329.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             99453060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             52830195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           318479700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           13968720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2620808700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1044629280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4818283335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        569.009291                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2691784001                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5493432499                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            100131360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             53190720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           323092140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           11478780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2454968340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1184285280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4795260300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.290414                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3056151750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5129064750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8467836500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4508175                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4508184                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4508175                       # number of overall hits
system.cpu.icache.overall_hits::total         4508184                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           90                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             92                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           90                       # number of overall misses
system.cpu.icache.overall_misses::total            92                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6555500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6555500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6555500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6555500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4508265                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4508276                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4508265                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4508276                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72838.888889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71255.434783                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72838.888889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71255.434783                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           39                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4089000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4089000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4089000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4089000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80176.470588                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80176.470588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80176.470588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80176.470588                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4508175                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4508184                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           90                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            92                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6555500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6555500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4508265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4508276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72838.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71255.434783                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4089000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4089000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80176.470588                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80176.470588                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000018                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000436                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9016605                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9016605                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3228362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3228362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3228362                       # number of overall hits
system.cpu.dcache.overall_hits::total         3228362                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       366295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366297                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       366295                       # number of overall misses
system.cpu.dcache.overall_misses::total        366297                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12432948000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12432948000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12432948000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12432948000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3594657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3594659                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3594657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3594659                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.101900                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.101900                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.101900                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.101900                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 33942.445297                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33942.259969                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 33942.445297                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33942.259969                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2760952                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          250                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            109119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.302211                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    19.230769                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17367                       # number of writebacks
system.cpu.dcache.writebacks::total             17367                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        68664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        68664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        68664                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        68664                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297631                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297631                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10184836500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10184836500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10184836500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10184836500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.082798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.082798                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.082798                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.082798                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 34219.676378                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34219.676378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 34219.676378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34219.676378                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296608                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2654273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2654273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       365740                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        365742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12424897500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12424897500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3020013                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3020015                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.121105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.121106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 33971.940449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33971.754680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        68664                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        68664                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297076                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297076                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  10177341000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10177341000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.098369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.098369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 34258.374961                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34258.374961                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      8050500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8050500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14505.405405                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14505.405405                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          555                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          555                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7495500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7495500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13505.405405                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13505.405405                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926048071129000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.009319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3517904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296608                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.860449                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.009319                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          623                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7486950                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7486950                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926115471061000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40889                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830136                       # Number of bytes of host memory used
host_op_rate                                    66379                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   978.25                       # Real time elapsed on the host
host_tick_rate                               68898196                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64935291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067400                       # Number of seconds simulated
sim_ticks                                 67399932000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            18699                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               18699                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   161                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       720519                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1441043                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     13895386                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1563135                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15415069                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6757804                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13895386                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7137582                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15485413                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               2                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       910720                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45754850                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33016887                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1563135                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701003                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2417996                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     50357318                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110279                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    126950409                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.378969                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.361864                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    112747636     88.81%     88.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4268065      3.36%     92.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3111310      2.45%     94.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1724342      1.36%     95.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1239528      0.98%     96.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       766649      0.60%     97.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       412938      0.33%     97.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       261945      0.21%     98.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2417996      1.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    126950409                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982690                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539103                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505971     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516247     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110279                       # Class of committed instruction
system.switch_cpus.commit.refs                7449545                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110279                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.493328                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.493328                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     106962990                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      119893649                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8468114                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15505725                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1567486                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2294970                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8714599                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518535                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3305920                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469294                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15485413                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10260695                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             122062739                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        390857                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               84014061                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3134972                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.114877                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11169060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6757806                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.623250                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    134799285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.982460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.442567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        112725976     83.63%     83.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1733144      1.29%     84.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1590198      1.18%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1851742      1.37%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1323372      0.98%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1041681      0.77%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2130259      1.58%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           540593      0.40%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11862320      8.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    134799285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23060                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23083                       # number of floating regfile writes
system.switch_cpus.idleCycles                     579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1906287                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8637025                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.604399                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12597762                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3304176                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6654915                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11162705                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       206492                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4811872                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     98467477                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9293586                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3652135                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      81472961                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9245                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10685204                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1567486                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10753974                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       167302                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       421210                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11860                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6767                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5623605                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2901430                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6767                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1376916                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       529371                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          84843553                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              79500012                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676748                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          57417677                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.589763                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               79979867                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        112194605                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        67270675                       # number of integer regfile writes
system.switch_cpus.ipc                       0.222552                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.222552                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       822555      0.97%      0.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      70936811     83.33%     84.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47434      0.06%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      9840432     11.56%     95.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3430622      4.03%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24117      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23119      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       85125090                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48100                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95382                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45994                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        60118                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1105060                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012982                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1029634     93.17%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          74097      6.71%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           465      0.04%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          740      0.07%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          124      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       85359495                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    306398112                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     79454018                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    148770681                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           98467474                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          85125090                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     50357230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       338963                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     58321396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    134799285                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.631495                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.604960                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    111373531     82.62%     82.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3948804      2.93%     85.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4504911      3.34%     88.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3433903      2.55%     91.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3392689      2.52%     93.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3429907      2.54%     96.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2492021      1.85%     98.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1595814      1.18%     99.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       627705      0.47%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    134799285                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.631492                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10260696                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1117759                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1066825                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11162705                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4811872                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32135055                       # number of misc regfile reads
system.switch_cpus.numCycles                134799864                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        27470907                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106123                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         171936                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9804955                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           1021                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        341835                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     280418889                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      112378436                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    140989680                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16094564                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       78835945                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1567486                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      79861373                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         78883601                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28886                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    165914416                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7554838                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            223000010                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           204878848                       # The number of ROB writes
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        36988                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2003060                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          36988                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67399932000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             280947                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       455949                       # Transaction distribution
system.membus.trans_dist::CleanEvict           264568                       # Transaction distribution
system.membus.trans_dist::ReadExReq            439580                       # Transaction distribution
system.membus.trans_dist::ReadExResp           439580                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        280946                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2161570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2161570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2161570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     75294464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     75294464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                75294464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            720526                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  720526    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              720526                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3506814460                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3992402981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  67399932000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67399932000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  67399932000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67399932000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516960                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       969801                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          777292                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            32375                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484573                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             5                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516954                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96984320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96984640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          777940                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29180736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1779472                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020787                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.142671                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1742482     97.92%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  36990      2.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1779472                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1515382000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502292000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              7500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  67399932000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       299500                       # number of demand (read+write) hits
system.l2.demand_hits::total                   299500                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       299500                       # number of overall hits
system.l2.overall_hits::total                  299500                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       702027                       # number of demand (read+write) misses
system.l2.demand_misses::total                 702032                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       702027                       # number of overall misses
system.l2.overall_misses::total                702032                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       433000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  69410846000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      69411279000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       433000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  69410846000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     69411279000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001527                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001532                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001527                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001532                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.700957                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.700958                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.700957                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.700958                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        86600                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 98872.046232                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98871.958828                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        86600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 98872.046232                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98871.958828                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       195                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              455949                       # number of writebacks
system.l2.writebacks::total                    455949                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       702026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            702031                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        18495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       702026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           720526                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       383000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  62390517500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  62390900500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1523837533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       383000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  62390517500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63914738033                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.700956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.700957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.700956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.719424                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        76600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 88872.089495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88872.002091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82391.864450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        76600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 88872.089495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88705.665074                       # average overall mshr miss latency
system.l2.replacements                         745565                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       513852                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           513852                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       513852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       513852                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        11940                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         11940                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        18495                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          18495                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1523837533                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1523837533                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82391.864450                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82391.864450                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        44993                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 44993                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       439580                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              439580                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  43939954500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43939954500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.907149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.907149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99958.948314                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99958.948314                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       439580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         439580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  39544154500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39544154500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.907149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.907149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89958.948314                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89958.948314                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        86600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        86600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       383000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       383000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        76600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        76600                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       254507                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            254507                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       262447                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          262447                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  25470891500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25470891500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.507680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.507680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97051.562792                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97051.562792                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       262446                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       262446                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  22846363000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22846363000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.507678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.507678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87051.671582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87051.671582                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  67399932000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67399932000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     2032913                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    749661                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.711776                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      80.490753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   108.067389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.011845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3907.430014                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.026384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.953962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4089                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1084                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2876                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001709                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.998291                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8757797                       # Number of tag accesses
system.l2.tags.data_accesses                  8757797                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67399932000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      1183680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     44929664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46113664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29180736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29180736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher        18495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       702026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              720526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       455949                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             455949                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher     17562036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst         4748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    666612898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             684179681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         4748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             4748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      432949042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            432949042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      432949042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     17562036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         4748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    666612898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1117128724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    455723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     18490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    700889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000489298500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28284                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28284                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1807349                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             427843                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      720526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     455949                       # Number of write requests accepted
system.mem_ctrls.readBursts                    720526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   455949                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1142                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   226                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             44207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             44696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             47169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             46463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             47338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             46857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            44348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            44653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            44596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28405                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20745827827                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3596920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             34234277827                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28838.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47588.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   117442                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88776                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                720526                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               455949                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  533132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   95279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   54036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       968881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.625748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.273826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.658442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       851293     87.86%     87.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       101588     10.49%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7792      0.80%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3198      0.33%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2210      0.23%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1333      0.14%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          652      0.07%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          333      0.03%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          482      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       968881                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.430314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.888453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.050465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          27316     96.58%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           43      0.15%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          156      0.55%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          354      1.25%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          263      0.93%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          103      0.36%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           24      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           11      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            8      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28284                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.112077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.105469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.481703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26623     94.13%     94.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              490      1.73%     95.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              855      3.02%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              298      1.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28284                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               46040576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29165696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46113664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29180736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       683.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       432.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    684.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    432.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67399647500                       # Total gap between requests
system.mem_ctrls.avgGap                      57289.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      1183360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     44856896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29165696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 17557287.743257664144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4747.779270756535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 665533253.060255408287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 432725896.518708705902                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        18495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       702026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       455949                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    937795524                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       176000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  33296306303                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1654829327500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50705.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35200.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47428.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3629417.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3409671300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1812283275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2531686920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1171039140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5320323840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28952261940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1500721440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44697987855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.175563                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3656709500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2250560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  61492662500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3508131900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1864620120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2604714840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1207787940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5320323840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28983107490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1474746240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44963432370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        667.113913                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3586548750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2250560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61562823250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    75867768500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926115471061000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     14768863                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14768872                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     14768863                       # number of overall hits
system.cpu.icache.overall_hits::total        14768872                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           97                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             99                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           97                       # number of overall misses
system.cpu.icache.overall_misses::total            99                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7176500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7176500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7176500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7176500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     14768960                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14768971                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     14768960                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14768971                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73984.536082                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72489.898990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73984.536082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72489.898990                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           41                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           41                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4529500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4529500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4529500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4529500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80883.928571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80883.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80883.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80883.928571                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     14768863                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14768872                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           97                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            99                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7176500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7176500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     14768960                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14768971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73984.536082                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72489.898990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           41                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4529500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4529500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80883.928571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80883.928571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926115471061000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004632                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14768930                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                58                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          254636.724138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000164                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004468                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29538000                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29538000                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926115471061000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926115471061000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926115471061000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926115471061000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926115471061000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926115471061000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926115471061000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12157981                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12157981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12157981                       # number of overall hits
system.cpu.dcache.overall_hits::total        12157981                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1557806                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1557808                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1557806                       # number of overall misses
system.cpu.dcache.overall_misses::total       1557808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  96167129997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  96167129997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  96167129997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  96167129997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13715787                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13715789                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13715787                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13715789                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.113578                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.113578                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.113578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.113578                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61732.417257                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61732.338001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61732.417257                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61732.338001                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9978412                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          691                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            295244                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.797171                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    17.717949                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       531219                       # number of writebacks
system.cpu.dcache.writebacks::total            531219                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       258648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       258648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       258648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       258648                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1299158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1299158                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299158                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  84508315497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84508315497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  84508315497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84508315497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.094720                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094720                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.094720                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094720                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65048.527967                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65048.527967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65048.527967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65048.527967                       # average overall mshr miss latency
system.cpu.dcache.replacements                1298136                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10157385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10157385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1072673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1072675                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  50315627500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50315627500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11230058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11230060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.095518                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.095518                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 46906.771682                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46906.684224                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       258642                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       258642                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       814031                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       814031                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  39142012000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  39142012000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.072487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48084.178612                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48084.178612                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  45851502497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45851502497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 94513.262336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94513.262336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485127                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485127                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  45366303497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45366303497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 93514.282852                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93514.282852                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926115471061000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.083842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13457141                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1299160                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.358340                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.083842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          718                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28730738                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28730738                       # Number of data accesses

---------- End Simulation Statistics   ----------
