C:/Users/MAHMOUDABDELHADI/Documents/lab8/lab7_autograder_check.v {1 {vlog -work work -stats=none C:/Users/MAHMOUDABDELHADI/Documents/lab8/lab7_autograder_check.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7_check_tb

Top level modules:
	lab7_check_tb

} {} {}} C:/Users/MAHMOUDABDELHADI/Documents/lab8/lab8_stage2_tb.v {1 {vlog -work work -stats=none C:/Users/MAHMOUDABDELHADI/Documents/lab8/lab8_stage2_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab8_stage2_tb

Top level modules:
	lab8_stage2_tb

} {} {}} C:/Users/MAHMOUDABDELHADI/Documents/lab8/alu.v {1 {vlog -work work -stats=none {C:\Users\MAHMOUDABDELHADI\Documents\lab8\alu.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/MAHMOUDABDELHADI/Documents/lab8/datapath_tb.v {1 {vlog -work work -stats=none C:/Users/MAHMOUDABDELHADI/Documents/lab8/datapath_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath_tb

Top level modules:
	datapath_tb

} {} {}} C:/Users/MAHMOUDABDELHADI/Documents/lab8/regfile.v {1 {vlog -work work -stats=none C:/Users/MAHMOUDABDELHADI/Documents/lab8/regfile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile
-- Compiling module Dec
-- Compiling module vDFFE
-- Compiling module registerMUX

Top level modules:
	regfile

} {} {}} C:/Users/MAHMOUDABDELHADI/Documents/lab8/datapath.v {1 {vlog -work work -stats=none C:/Users/MAHMOUDABDELHADI/Documents/lab8/datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath
-- Compiling module MUX
-- Compiling module Four_IN_Mux

Top level modules:
	datapath

} {} {}} C:/Users/MAHMOUDABDELHADI/Documents/lab8/alu_tb.v {1 {vlog -work work -stats=none C:/Users/MAHMOUDABDELHADI/Documents/lab8/alu_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU_tb

Top level modules:
	ALU_tb

} {} {}} C:/Users/MAHMOUDABDELHADI/Documents/lab8/lab8_top.v {1 {vlog -work work -stats=none C:/Users/MAHMOUDABDELHADI/Documents/lab8/lab8_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab8_top
-- Compiling module eq
-- Compiling module triStateBuffer
-- Compiling module RAM
-- Compiling module vDFF
-- Compiling module sseg

Top level modules:
	lab8_top
	vDFF

} {} {}} C:/Users/MAHMOUDABDELHADI/Documents/lab8/lab8_autograder_check.v {1 {vlog -work work -stats=none C:/Users/MAHMOUDABDELHADI/Documents/lab8/lab8_autograder_check.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab8_check_tb

Top level modules:
	lab8_check_tb

} {} {}} C:/Users/MAHMOUDABDELHADI/Documents/lab8/shifter_tb.v {1 {vlog -work work -stats=none C:/Users/MAHMOUDABDELHADI/Documents/lab8/shifter_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter_tb

Top level modules:
	shifter_tb

} {} {}} C:/Users/MAHMOUDABDELHADI/Documents/lab8/regfile_tb.v {1 {vlog -work work -stats=none C:/Users/MAHMOUDABDELHADI/Documents/lab8/regfile_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile_tb

Top level modules:
	regfile_tb

} {} {}} C:/Users/MAHMOUDABDELHADI/Documents/lab8/cpu_tb.v {0 {vlog -work work -stats=none {C:\Users\MAHMOUDABDELHADI\Documents\lab8\cpu_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu_tb
** Error: (vlog-13069) C:\Users\MAHMOUDABDELHADI\Documents\lab8\cpu_tb.v(52): near "posedge": syntax error, unexpected posedge.
** Error: (vlog-13069) C:\Users\MAHMOUDABDELHADI\Documents\lab8\cpu_tb.v(58): near "=": syntax error, unexpected '='.
** Error: C:\Users\MAHMOUDABDELHADI\Documents\lab8\cpu_tb.v(58): (vlog-13205) Syntax error found in the scope following 'read_data'. Is there a missing '::'?

} {4.0 7.0} {}} C:/Users/MAHMOUDABDELHADI/Documents/lab8/lab7_top_tb.v {1 {vlog -work work -stats=none C:/Users/MAHMOUDABDELHADI/Documents/lab8/lab7_top_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7_top_tb

Top level modules:
	lab7_top_tb

} {} {}} C:/Users/MAHMOUDABDELHADI/Documents/lab8/shifter.v {1 {vlog -work work -stats=none C:/Users/MAHMOUDABDELHADI/Documents/lab8/shifter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter

Top level modules:
	shifter

} {} {}}
