@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"c:\users\gustas\documents\ktu\logika\l4\l4\m3.vhd":18:2:18:3|Found counter in view:work.TOP_CNT(struct) instance CNT_3.CNT_A[5:0] 
@N: MO231 :"c:\users\gustas\documents\ktu\logika\l4\l4\m2.vhd":18:2:18:3|Found counter in view:work.M2(rtl) instance CNT_A[5:0] 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock M1|CNT_C_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock M2|CNT_C_derived_clock has lost its master clock M1|CNT_C_derived_clock and is being removed
@N: FX1056 |Writing EDF file: C:\Users\Gustas\Documents\KTU\Logika\L4\L4\impl1\L4_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
