// Seed: 1989152727
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    output tri1 id_9,
    output tri0 id_10,
    output uwire id_11,
    input tri1 id_12,
    input tri0 id_13
);
  wand id_15 = (id_0);
  assign id_4 = 1 - 1;
  id_16(
      .id_0(id_4), .id_1(~id_7 / 1 - id_6)
  ); id_17(
      .id_0(~1), .id_1(1), .id_2(1)
  );
  tri1 id_18 = 1;
  id_19(
      .id_0(id_17), .id_1(1), .id_2(1), .id_3(id_17)
  );
  wire id_20;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input supply1 id_3
);
  id_5(
      .id_0(1 ==? |id_3), .id_1(id_2)
  ); module_0(
      id_3, id_3, id_3, id_3, id_2, id_3, id_0, id_0, id_3, id_2, id_2, id_1, id_3, id_0
  );
endmodule
