

================================================================
== Vitis HLS Report for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6'
================================================================
* Date:           Tue Jun 24 19:15:19 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.143 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     1545|   599281|  15.450 us|  5.993 ms|  1545|  599281|       no|
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                |                                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                    Instance                                    |                                Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_fu_92            |xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1           |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2_fu_98            |xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2           |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104  |xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width  |       19|      820|  0.190 us|  8.200 us|   19|  820|       no|
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |     1408|   599144|  22 ~ 823|          -|          -|  64 ~ 728|        no|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    184|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       64|   10|    2426|   3969|    0|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    243|    -|
|Register         |        -|    -|     345|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       66|   10|    2771|   4396|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       23|    4|       2|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |                                    Instance                                    |                                Module                               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |mul_6ns_10ns_15_1_1_U267                                                        |mul_6ns_10ns_15_1_1                                                  |        0|   0|     0|    63|    0|
    |sitofp_32s_32_6_no_dsp_1_U265                                                   |sitofp_32s_32_6_no_dsp_1                                             |        0|   0|     0|     0|    0|
    |sitofp_32s_32_6_no_dsp_1_U266                                                   |sitofp_32s_32_6_no_dsp_1                                             |        0|   0|     0|     0|    0|
    |grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_fu_92            |xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1           |        0|   0|    10|    56|    0|
    |grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2_fu_98            |xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2           |        0|   0|    10|    56|    0|
    |grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104  |xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width  |       64|  10|  2406|  3794|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                           |                                                                     |       64|  10|  2426|  3969|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                              Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |r1_U   |xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   17|     1|         2176|
    |r2_U   |xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   17|     1|         2176|
    +-------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                                                  |        2|  0|   0|    0|   256|   34|     2|         4352|
    +-------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add106_i_fu_176_p2               |         +|   0|  0|  24|          17|           1|
    |add_i_fu_171_p2                  |         +|   0|  0|  24|          17|           7|
    |i_4_fu_221_p2                    |         +|   0|  0|  24|          17|           1|
    |sub284_i_fu_146_p2               |         +|   0|  0|  24|          17|           2|
    |sub300_i_fu_152_p2               |         +|   0|  0|  24|          17|           2|
    |cmp111_i_fu_227_p2               |      icmp|   0|  0|  24|          17|          17|
    |icmp_fu_266_p2                   |      icmp|   0|  0|  12|          11|           1|
    |icmp_ln249_fu_216_p2             |      icmp|   0|  0|  24|          17|          17|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 184|         132|          50|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  59|         11|    1|         11|
    |ap_done                     |   9|          2|    1|          2|
    |i_fu_68                     |   9|          2|   17|         34|
    |imgL_in_data_read           |   9|          2|    1|          2|
    |leftRemappedMat_data_write  |   9|          2|    1|          2|
    |mapxLMat_data_read          |   9|          2|    1|          2|
    |mapyLMat_data_read          |   9|          2|    1|          2|
    |r1_address0                 |  14|          3|    7|         21|
    |r1_ce0                      |  14|          3|    1|          3|
    |r1_ce1                      |   9|          2|    1|          2|
    |r1_d0                       |  14|          3|   17|         51|
    |r1_we0                      |  14|          3|    1|          3|
    |r2_address0                 |  14|          3|    7|         21|
    |r2_ce0                      |  14|          3|    1|          3|
    |r2_ce1                      |   9|          2|    1|          2|
    |r2_d0                       |  14|          3|   17|         51|
    |r2_we0                      |  14|          3|    1|          3|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 243|         51|   77|        215|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                            | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add106_i_reg_321                                                                             |  17|   0|   17|          0|
    |add_i_reg_316                                                                                |  17|   0|   17|          0|
    |ap_CS_fsm                                                                                    |  10|   0|   10|          0|
    |ap_done_reg                                                                                  |   1|   0|    1|          0|
    |cmp111_i_reg_375                                                                             |   1|   0|    1|          0|
    |cols_cast_i_reg_291                                                                          |  16|   0|   17|          1|
    |conv1_i_reg_326                                                                              |  32|   0|   32|          0|
    |conv2_i_reg_331                                                                              |  32|   0|   32|          0|
    |grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_fu_92_ap_start_reg            |   1|   0|    1|          0|
    |grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2_fu_98_ap_start_reg            |   1|   0|    1|          0|
    |grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |i_3_reg_356                                                                                  |  17|   0|   17|          0|
    |i_fu_68                                                                                      |  17|   0|   17|          0|
    |icmp_reg_385                                                                                 |   1|   0|    1|          0|
    |mul_ln314_reg_380                                                                            |  15|   0|   15|          0|
    |rows_cast_i_reg_285                                                                          |  16|   0|   17|          1|
    |sub284_i_reg_296                                                                             |  17|   0|   17|          0|
    |sub300_i_reg_301                                                                             |  17|   0|   17|          0|
    |trunc_ln249_1_reg_367                                                                        |   7|   0|    7|          0|
    |trunc_ln249_reg_362                                                                          |   1|   0|    1|          0|
    |trunc_ln347_1_reg_341                                                                        |  23|   0|   23|          0|
    |trunc_ln347_reg_336                                                                          |  31|   0|   31|          0|
    |trunc_ln348_1_reg_351                                                                        |  23|   0|   23|          0|
    |trunc_ln348_reg_346                                                                          |  31|   0|   31|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                        | 345|   0|  347|          2|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|  xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6|  return value|
|imgL_in_data_dout                    |   in|    8|     ap_fifo|                                                  imgL_in_data|       pointer|
|imgL_in_data_num_data_valid          |   in|    2|     ap_fifo|                                                  imgL_in_data|       pointer|
|imgL_in_data_fifo_cap                |   in|    2|     ap_fifo|                                                  imgL_in_data|       pointer|
|imgL_in_data_empty_n                 |   in|    1|     ap_fifo|                                                  imgL_in_data|       pointer|
|imgL_in_data_read                    |  out|    1|     ap_fifo|                                                  imgL_in_data|       pointer|
|leftRemappedMat_data_din             |  out|    8|     ap_fifo|                                          leftRemappedMat_data|       pointer|
|leftRemappedMat_data_num_data_valid  |   in|    2|     ap_fifo|                                          leftRemappedMat_data|       pointer|
|leftRemappedMat_data_fifo_cap        |   in|    2|     ap_fifo|                                          leftRemappedMat_data|       pointer|
|leftRemappedMat_data_full_n          |   in|    1|     ap_fifo|                                          leftRemappedMat_data|       pointer|
|leftRemappedMat_data_write           |  out|    1|     ap_fifo|                                          leftRemappedMat_data|       pointer|
|mapxLMat_data_dout                   |   in|   32|     ap_fifo|                                                 mapxLMat_data|       pointer|
|mapxLMat_data_num_data_valid         |   in|    2|     ap_fifo|                                                 mapxLMat_data|       pointer|
|mapxLMat_data_fifo_cap               |   in|    2|     ap_fifo|                                                 mapxLMat_data|       pointer|
|mapxLMat_data_empty_n                |   in|    1|     ap_fifo|                                                 mapxLMat_data|       pointer|
|mapxLMat_data_read                   |  out|    1|     ap_fifo|                                                 mapxLMat_data|       pointer|
|mapyLMat_data_dout                   |   in|   32|     ap_fifo|                                                 mapyLMat_data|       pointer|
|mapyLMat_data_num_data_valid         |   in|    2|     ap_fifo|                                                 mapyLMat_data|       pointer|
|mapyLMat_data_fifo_cap               |   in|    2|     ap_fifo|                                                 mapyLMat_data|       pointer|
|mapyLMat_data_empty_n                |   in|    1|     ap_fifo|                                                 mapyLMat_data|       pointer|
|mapyLMat_data_read                   |  out|    1|     ap_fifo|                                                 mapyLMat_data|       pointer|
|p_read                               |   in|   16|     ap_none|                                                        p_read|        scalar|
|p_read1                              |   in|   16|     ap_none|                                                       p_read1|        scalar|
+-------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

