{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727086336460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727086336460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 13:12:16 2024 " "Processing started: Mon Sep 23 13:12:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727086336460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727086336460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727086336460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727086336693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727086336694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hse/cisa/ddlm/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v 5 5 " "Found 5 design units, including 5 entities, in source file /hse/cisa/ddlm/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 b1_mux_2_1_comb " "Found entity 1: b1_mux_2_1_comb" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727086341396 ""} { "Info" "ISGN_ENTITY_NAME" "2 b1_mux_2_1_sel " "Found entity 2: b1_mux_2_1_sel" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727086341396 ""} { "Info" "ISGN_ENTITY_NAME" "3 b1_mux_2_1_if " "Found entity 3: b1_mux_2_1_if" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727086341396 ""} { "Info" "ISGN_ENTITY_NAME" "4 b1_mux_2_1_case " "Found entity 4: b1_mux_2_1_case" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727086341396 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4 " "Found entity 5: lab4" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727086341396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727086341396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727086341420 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] lab4.v(65) " "Output port \"LEDR\[9..4\]\" at lab4.v(65) has no driver" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727086341425 "|lab4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b1_mux_2_1_comb b1_mux_2_1_comb:b1_mux_2_1_comb " "Elaborating entity \"b1_mux_2_1_comb\" for hierarchy \"b1_mux_2_1_comb:b1_mux_2_1_comb\"" {  } { { "../../lab4.v" "b1_mux_2_1_comb" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727086341438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b1_mux_2_1_sel b1_mux_2_1_sel:b1_mux_2_1_sel " "Elaborating entity \"b1_mux_2_1_sel\" for hierarchy \"b1_mux_2_1_sel:b1_mux_2_1_sel\"" {  } { { "../../lab4.v" "b1_mux_2_1_sel" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727086341440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b1_mux_2_1_if b1_mux_2_1_if:b1_mux_2_1_if " "Elaborating entity \"b1_mux_2_1_if\" for hierarchy \"b1_mux_2_1_if:b1_mux_2_1_if\"" {  } { { "../../lab4.v" "b1_mux_2_1_if" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727086341442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b1_mux_2_1_case b1_mux_2_1_case:b1_mux_2_1_case " "Elaborating entity \"b1_mux_2_1_case\" for hierarchy \"b1_mux_2_1_case:b1_mux_2_1_case\"" {  } { { "../../lab4.v" "b1_mux_2_1_case" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727086341444 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727086341705 "|lab4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727086341705 "|lab4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727086341705 "|lab4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727086341705 "|lab4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727086341705 "|lab4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727086341705 "|lab4|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727086341705 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727086341740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727086342086 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727086342086 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727086342324 "|lab4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727086342324 "|lab4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727086342324 "|lab4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727086342324 "|lab4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727086342324 "|lab4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727086342324 "|lab4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727086342324 "|lab4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727086342324 "|lab4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../../lab4.v" "" { Text "D:/Hse/Cisa/DDLM/lab_04/src/1_lab4_hdl_1bit_2in1_mux/lab4.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727086342324 "|lab4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727086342324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727086342325 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727086342325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727086342325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727086342325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727086342337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 23 13:12:22 2024 " "Processing ended: Mon Sep 23 13:12:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727086342337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727086342337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727086342337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727086342337 ""}
