; generated by Component: ARM Compiler 5.05 update 1 (build 106) Tool: ArmCC [4d0efa]
; commandline ArmCC [--c99 --split_sections --debug -c --asm -o.\objects\stm32f0xx_hal_gpio.o --depend=.\objects\stm32f0xx_hal_gpio.d --cpu=Cortex-M0 --apcs=interwork -O0 --diag_suppress=9931 -IC:\Users\Tom\Documents\Projects\Scopy_MVP_Platform\scopy-fpga\mcuapp_stm32f0\RTE -IC:\Users\Tom\Documents\Projects\Scopy_MVP_Platform\scopy-fpga\mcuapp_stm32f0\RTE\Device\STM32F071VBTx -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.4.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32F0xx_DFP\2.0.0 -IC:\Keil_v5\ARM\PACK\Keil\STM32F0xx_DFP\2.0.0\Drivers\CMSIS\Device\ST\STM32F0xx\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32F0xx_DFP\2.0.0\Drivers\STM32F0xx_HAL_Driver\Inc -IC:\Keil_v5\ARM\PACK\Keil\STM32F0xx_DFP\2.0.0\Drivers\STM32F0xx_HAL_Driver\Inc\Legacy -D__UVISION_VERSION=514 -D_RTE_ -DSTM32F071xB --omf_browse=.\objects\stm32f0xx_hal_gpio.crf C:\Keil_v5\ARM\PACK\Keil\STM32F0xx_DFP\2.0.0\Drivers\STM32F0xx_HAL_Driver\Src\stm32f0xx_hal_gpio.c]
        THUMB
        REQUIRE8
        PRESERVE8

        AREA ||i.HAL_GPIO_DeInit||, CODE, READONLY, ALIGN=2

HAL_GPIO_DeInit PROC
        PUSH     {r4-r7,lr}
        MOV      r3,r1
        MOVS     r1,#0
        MOVS     r2,#0
        MOVS     r4,#0
        B        |L1.244|
|L1.12|
        MOVS     r5,#1
        LSLS     r5,r5,r1
        ANDS     r5,r5,r3
        MOV      r2,r5
        CMP      r2,#0
        BEQ      |L1.242|
        LDR      r5,[r0,#0]
        LSLS     r7,r1,#1
        MOVS     r6,#3
        LSLS     r6,r6,r7
        BICS     r5,r5,r6
        STR      r5,[r0,#0]
        LSRS     r5,r1,#3
        LSLS     r6,r5,#2
        MOV      r5,r0
        ADDS     r5,r5,#0x20
        LDR      r5,[r5,r6]
        LSLS     r6,r1,#29
        LSRS     r7,r6,#27
        MOVS     r6,#0xf
        LSLS     r6,r6,r7
        BICS     r5,r5,r6
        LSRS     r6,r1,#3
        LSLS     r6,r6,#2
        MOV      r7,r0
        ADDS     r7,r7,#0x20
        STR      r5,[r7,r6]
        LDR      r5,[r0,#8]
        LSLS     r7,r1,#1
        MOVS     r6,#3
        LSLS     r6,r6,r7
        BICS     r5,r5,r6
        STR      r5,[r0,#8]
        LDR      r5,[r0,#4]
        MOVS     r6,#1
        LSLS     r6,r6,r1
        BICS     r5,r5,r6
        STR      r5,[r0,#4]
        LDR      r5,[r0,#0xc]
        LSLS     r7,r1,#1
        MOVS     r6,#3
        LSLS     r6,r6,r7
        BICS     r5,r5,r6
        STR      r5,[r0,#0xc]
        LDR      r5,|L1.256|
        LSRS     r6,r1,#2
        LSLS     r6,r6,#2
        LDR      r4,[r5,r6]
        LSLS     r5,r1,#30
        LSRS     r6,r5,#28
        MOVS     r5,#0xf
        LSLS     r5,r5,r6
        ANDS     r4,r4,r5
        MOVS     r5,#9
        LSLS     r5,r5,#27
        CMP      r0,r5
        BNE      |L1.130|
        MOVS     r5,#0
        B        |L1.172|
|L1.130|
        LDR      r5,|L1.260|
        CMP      r0,r5
        BNE      |L1.140|
        MOVS     r5,#1
        B        |L1.172|
|L1.140|
        LDR      r5,|L1.264|
        CMP      r0,r5
        BNE      |L1.150|
        MOVS     r5,#2
        B        |L1.172|
|L1.150|
        LDR      r5,|L1.268|
        CMP      r0,r5
        BNE      |L1.160|
        MOVS     r5,#3
        B        |L1.172|
|L1.160|
        LDR      r5,|L1.272|
        CMP      r0,r5
        BNE      |L1.170|
        MOVS     r5,#4
        B        |L1.172|
|L1.170|
        MOVS     r5,#5
|L1.172|
        LSLS     r6,r1,#30
        LSRS     r6,r6,#28
        LSLS     r5,r5,r6
        CMP      r5,r4
        BNE      |L1.242|
        LSLS     r5,r1,#30
        LSRS     r6,r5,#28
        MOVS     r5,#0xf
        LSLS     r5,r5,r6
        MOV      r4,r5
        LDR      r5,|L1.256|
        LSRS     r6,r1,#2
        LSLS     r6,r6,#2
        LDR      r6,[r5,r6]
        BICS     r6,r6,r4
        LSRS     r7,r1,#2
        LSLS     r7,r7,#2
        STR      r6,[r5,r7]
        LDR      r5,|L1.276|
        LDR      r5,[r5,#0]
        BICS     r5,r5,r2
        LDR      r6,|L1.276|
        STR      r5,[r6,#0]
        MOV      r5,r6
        LDR      r5,[r5,#4]
        BICS     r5,r5,r2
        STR      r5,[r6,#4]
        MOV      r5,r6
        LDR      r5,[r5,#8]
        BICS     r5,r5,r2
        STR      r5,[r6,#8]
        MOV      r5,r6
        LDR      r5,[r5,#0xc]
        BICS     r5,r5,r2
        STR      r5,[r6,#0xc]
|L1.242|
        ADDS     r1,r1,#1
|L1.244|
        MOV      r5,r3
        LSRS     r5,r5,r1
        CMP      r5,#0
        BNE      |L1.12|
        POP      {r4-r7,pc}
        ENDP

        DCW      0x0000
|L1.256|
        DCD      0x40010008
|L1.260|
        DCD      0x48000400
|L1.264|
        DCD      0x48000800
|L1.268|
        DCD      0x48000c00
|L1.272|
        DCD      0x48001000
|L1.276|
        DCD      0x40010400

        AREA ||i.HAL_GPIO_EXTI_Callback||, CODE, READONLY, ALIGN=1

HAL_GPIO_EXTI_Callback PROC
        BX       lr
        ENDP


        AREA ||i.HAL_GPIO_EXTI_IRQHandler||, CODE, READONLY, ALIGN=2

HAL_GPIO_EXTI_IRQHandler PROC
        PUSH     {r4,lr}
        MOV      r4,r0
        LDR      r0,|L3.28|
        LDR      r0,[r0,#0x14]
        ANDS     r0,r0,r4
        CMP      r0,#0
        BEQ      |L3.24|
        LDR      r0,|L3.28|
        STR      r4,[r0,#0x14]
        MOV      r0,r4
        BL       HAL_GPIO_EXTI_Callback
|L3.24|
        POP      {r4,pc}
        ENDP

        DCW      0x0000
|L3.28|
        DCD      0x40010400

        AREA ||i.HAL_GPIO_Init||, CODE, READONLY, ALIGN=2

HAL_GPIO_Init PROC
        PUSH     {r3-r6,lr}
        MOV      r3,r0
        MOVS     r2,#0
        MOVS     r4,#0
        MOVS     r0,#0
        B        |L4.468|
|L4.12|
        MOVS     r6,#1
        LSLS     r6,r6,r2
        LDR      r5,[r1,#0]
        ANDS     r5,r5,r6
        MOV      r4,r5
        CMP      r4,#0
        BEQ      |L4.280|
        LDR      r5,[r1,#4]
        CMP      r5,#2
        BEQ      |L4.38|
        LDR      r5,[r1,#4]
        CMP      r5,#0x12
        BNE      |L4.82|
|L4.38|
        LSRS     r5,r2,#3
        LSLS     r6,r5,#2
        MOV      r5,r3
        ADDS     r5,r5,#0x20
        LDR      r0,[r5,r6]
        LSLS     r5,r2,#29
        LSRS     r6,r5,#27
        MOVS     r5,#0xf
        LSLS     r5,r5,r6
        MOV      r6,r0
        BICS     r6,r6,r5
        MOV      r0,r6
        LSLS     r6,r2,#29
        LSRS     r6,r6,#27
        LDR      r5,[r1,#0x10]
        LSLS     r5,r5,r6
        ORRS     r0,r0,r5
        LSRS     r5,r2,#3
        LSLS     r5,r5,#2
        MOV      r6,r3
        ADDS     r6,r6,#0x20
        STR      r0,[r6,r5]
|L4.82|
        LDR      r0,[r3,#0]
        LSLS     r6,r2,#1
        MOVS     r5,#3
        LSLS     r5,r5,r6
        MOV      r6,r0
        BICS     r6,r6,r5
        MOV      r0,r6
        LDRB     r5,[r1,#4]
        LSLS     r5,r5,#30
        LSRS     r5,r5,#30
        LSLS     r6,r2,#1
        LSLS     r5,r5,r6
        ORRS     r0,r0,r5
        STR      r0,[r3,#0]
        LDR      r5,[r1,#4]
        CMP      r5,#1
        BEQ      |L4.134|
        LDR      r5,[r1,#4]
        CMP      r5,#2
        BEQ      |L4.134|
        LDR      r5,[r1,#4]
        CMP      r5,#0x11
        BEQ      |L4.134|
        LDR      r5,[r1,#4]
        CMP      r5,#0x12
        BNE      |L4.184|
|L4.134|
        LDR      r0,[r3,#8]
        LSLS     r6,r2,#1
        MOVS     r5,#3
        LSLS     r5,r5,r6
        MOV      r6,r0
        BICS     r6,r6,r5
        MOV      r0,r6
        LSLS     r6,r2,#1
        LDR      r5,[r1,#0xc]
        LSLS     r5,r5,r6
        ORRS     r0,r0,r5
        STR      r0,[r3,#8]
        LDR      r0,[r3,#4]
        MOVS     r5,#1
        LSLS     r5,r5,r2
        MOV      r6,r0
        BICS     r6,r6,r5
        MOV      r0,r6
        MOVS     r6,#0x10
        LDR      r5,[r1,#4]
        ANDS     r5,r5,r6
        LSRS     r5,r5,#4
        LSLS     r5,r5,r2
        ORRS     r0,r0,r5
        STR      r0,[r3,#4]
|L4.184|
        LDR      r0,[r3,#0xc]
        LSLS     r6,r2,#1
        MOVS     r5,#3
        LSLS     r5,r5,r6
        MOV      r6,r0
        BICS     r6,r6,r5
        MOV      r0,r6
        LSLS     r6,r2,#1
        LDR      r5,[r1,#8]
        LSLS     r5,r5,r6
        ORRS     r0,r0,r5
        STR      r0,[r3,#0xc]
        MOVS     r6,#1
        LSLS     r6,r6,#28
        LDR      r5,[r1,#4]
        ANDS     r5,r5,r6
        CMP      r5,r6
        BNE      |L4.466|
        NOP      
        LDR      r5,|L4.480|
        LDR      r5,[r5,#0x18]
        MOVS     r6,#1
        ORRS     r5,r5,r6
        LDR      r6,|L4.480|
        STR      r5,[r6,#0x18]
        MOV      r5,r6
        LDR      r5,[r5,#0x18]
        LSLS     r5,r5,#31
        LSRS     r5,r5,#31
        STR      r5,[sp,#0]
        NOP      
        NOP      
        LDR      r5,|L4.484|
        LSRS     r6,r2,#2
        LSLS     r6,r6,#2
        LDR      r0,[r5,r6]
        LSLS     r5,r2,#30
        LSRS     r6,r5,#28
        MOVS     r5,#0xf
        LSLS     r5,r5,r6
        MOV      r6,r0
        BICS     r6,r6,r5
        MOV      r0,r6
        MOVS     r5,#9
        LSLS     r5,r5,#27
        CMP      r3,r5
        BNE      |L4.286|
        B        |L4.282|
|L4.280|
        B        |L4.466|
|L4.282|
        MOVS     r5,#0
        B        |L4.328|
|L4.286|
        LDR      r5,|L4.488|
        CMP      r3,r5
        BNE      |L4.296|
        MOVS     r5,#1
        B        |L4.328|
|L4.296|
        LDR      r5,|L4.492|
        CMP      r3,r5
        BNE      |L4.306|
        MOVS     r5,#2
        B        |L4.328|
|L4.306|
        LDR      r5,|L4.496|
        CMP      r3,r5
        BNE      |L4.316|
        MOVS     r5,#3
        B        |L4.328|
|L4.316|
        LDR      r5,|L4.500|
        CMP      r3,r5
        BNE      |L4.326|
        MOVS     r5,#4
        B        |L4.328|
|L4.326|
        MOVS     r5,#5
|L4.328|
        LSLS     r6,r2,#30
        LSRS     r6,r6,#28
        LSLS     r5,r5,r6
        ORRS     r0,r0,r5
        LDR      r5,|L4.484|
        LSRS     r6,r2,#2
        LSLS     r6,r6,#2
        STR      r0,[r5,r6]
        LDR      r5,|L4.504|
        LDR      r0,[r5,#0]
        MOV      r5,r0
        BICS     r5,r5,r4
        MOV      r0,r5
        MOVS     r6,#1
        LSLS     r6,r6,#16
        LDR      r5,[r1,#4]
        ANDS     r5,r5,r6
        CMP      r5,r6
        BNE      |L4.372|
        MOV      r5,r0
        ORRS     r5,r5,r4
        MOV      r0,r5
|L4.372|
        LDR      r5,|L4.504|
        STR      r0,[r5,#0]
        LDR      r0,[r5,#4]
        MOV      r5,r0
        BICS     r5,r5,r4
        MOV      r0,r5
        MOVS     r6,#1
        LSLS     r6,r6,#17
        LDR      r5,[r1,#4]
        ANDS     r5,r5,r6
        CMP      r5,r6
        BNE      |L4.402|
        MOV      r5,r0
        ORRS     r5,r5,r4
        MOV      r0,r5
|L4.402|
        LDR      r5,|L4.504|
        STR      r0,[r5,#4]
        LDR      r0,[r5,#8]
        MOV      r5,r0
        BICS     r5,r5,r4
        MOV      r0,r5
        MOVS     r6,#1
        LSLS     r6,r6,#20
        LDR      r5,[r1,#4]
        ANDS     r5,r5,r6
        CMP      r5,r6
        BNE      |L4.432|
        MOV      r5,r0
        ORRS     r5,r5,r4
        MOV      r0,r5
|L4.432|
        LDR      r5,|L4.504|
        STR      r0,[r5,#8]
        LDR      r0,[r5,#0xc]
        MOV      r5,r0
        BICS     r5,r5,r4
        MOV      r0,r5
        MOVS     r6,#1
        LSLS     r6,r6,#21
        LDR      r5,[r1,#4]
        ANDS     r5,r5,r6
        CMP      r5,r6
        BNE      |L4.462|
        MOV      r5,r0
        ORRS     r5,r5,r4
        MOV      r0,r5
|L4.462|
        LDR      r5,|L4.504|
        STR      r0,[r5,#0xc]
|L4.466|
        ADDS     r2,r2,#1
|L4.468|
        LDR      r5,[r1,#0]
        LSRS     r5,r5,r2
        CMP      r5,#0
        BEQ      |L4.478|
        B        |L4.12|
|L4.478|
        POP      {r3-r6,pc}
        ENDP

|L4.480|
        DCD      0x40021000
|L4.484|
        DCD      0x40010008
|L4.488|
        DCD      0x48000400
|L4.492|
        DCD      0x48000800
|L4.496|
        DCD      0x48000c00
|L4.500|
        DCD      0x48001000
|L4.504|
        DCD      0x40010400

        AREA ||i.HAL_GPIO_LockPin||, CODE, READONLY, ALIGN=1

HAL_GPIO_LockPin PROC
        PUSH     {r3,lr}
        MOV      r2,r0
        MOVS     r0,#1
        LSLS     r0,r0,#16
        STR      r0,[sp,#0]
        LDR      r0,[sp,#0]
        ORRS     r0,r0,r1
        STR      r0,[sp,#0]
        LDR      r0,[sp,#0]
        STR      r0,[r2,#0x1c]
        STR      r1,[r2,#0x1c]
        LDR      r0,[sp,#0]
        STR      r0,[r2,#0x1c]
        LDR      r0,[r2,#0x1c]
        STR      r0,[sp,#0]
        LDR      r0,[r2,#0x1c]
        MOVS     r3,#1
        LSLS     r3,r3,#16
        ANDS     r0,r0,r3
        CMP      r0,#0
        BEQ      |L5.46|
        MOVS     r0,#0
|L5.44|
        POP      {r3,pc}
|L5.46|
        MOVS     r0,#1
        B        |L5.44|
        ENDP


        AREA ||i.HAL_GPIO_ReadPin||, CODE, READONLY, ALIGN=1

HAL_GPIO_ReadPin PROC
        MOV      r2,r0
        LDR      r3,[r2,#0x10]
        ANDS     r3,r3,r1
        CMP      r3,#0
        BEQ      |L6.14|
        MOVS     r0,#1
        B        |L6.16|
|L6.14|
        MOVS     r0,#0
|L6.16|
        BX       lr
        ENDP


        AREA ||i.HAL_GPIO_TogglePin||, CODE, READONLY, ALIGN=1

HAL_GPIO_TogglePin PROC
        LDR      r2,[r0,#0x14]
        EORS     r2,r2,r1
        STR      r2,[r0,#0x14]
        BX       lr
        ENDP


        AREA ||i.HAL_GPIO_WritePin||, CODE, READONLY, ALIGN=1

HAL_GPIO_WritePin PROC
        CMP      r2,#0
        BEQ      |L8.8|
        STR      r1,[r0,#0x18]
        B        |L8.10|
|L8.8|
        STR      r1,[r0,#0x28]
|L8.10|
        BX       lr
        ENDP


        AREA ||.arm_vfe_header||, DATA, READONLY, NOALLOC, ALIGN=2

        DCD      0x00000000

;*** Start embedded assembler ***

#line 1 "C:\\Keil_v5\\ARM\\PACK\\Keil\\STM32F0xx_DFP\\2.0.0\\Drivers\\STM32F0xx_HAL_Driver\\Src\\stm32f0xx_hal_gpio.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___20_stm32f0xx_hal_gpio_c_ea787061____REV16|
#line 463 "C:\\Keil_v5\\ARM\\PACK\\ARM\\CMSIS\\5.4.0\\CMSIS\\Core\\Include\\cmsis_armcc.h"
|__asm___20_stm32f0xx_hal_gpio_c_ea787061____REV16| PROC
#line 464

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___20_stm32f0xx_hal_gpio_c_ea787061____REVSH|
#line 478
|__asm___20_stm32f0xx_hal_gpio_c_ea787061____REVSH| PROC
#line 479

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***

        EXPORT HAL_GPIO_DeInit [CODE]
        EXPORT HAL_GPIO_EXTI_Callback [CODE,WEAK]
        EXPORT HAL_GPIO_EXTI_IRQHandler [CODE]
        EXPORT HAL_GPIO_Init [CODE]
        EXPORT HAL_GPIO_LockPin [CODE]
        EXPORT HAL_GPIO_ReadPin [CODE]
        EXPORT HAL_GPIO_TogglePin [CODE]
        EXPORT HAL_GPIO_WritePin [CODE]

        IMPORT ||Lib$$Request$$armlib|| [CODE,WEAK]

        ATTR FILESCOPE
        ATTR SETVALUE Tag_ABI_PCS_wchar_t,2
        ATTR SETVALUE Tag_ABI_enum_size,1
        ATTR SETVALUE Tag_ABI_optimization_goals,6
        ATTR SETSTRING Tag_conformance,"2.06"
        ATTR SETVALUE AV,18,1

        ASSERT {ENDIAN} = "little"
        ASSERT {INTER} = {TRUE}
        ASSERT {ROPI} = {FALSE}
        ASSERT {RWPI} = {FALSE}
        ASSERT {IEEE_FULL} = {FALSE}
        ASSERT {IEEE_PART} = {FALSE}
        ASSERT {IEEE_JAVA} = {FALSE}
        END
