{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606766384065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606766384066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 13:59:43 2020 " "Processing started: Mon Nov 30 13:59:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606766384066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606766384066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSE2441Project -c CSE2441Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off CSE2441Project -c CSE2441Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606766384066 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606766384372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/fourbitto7segdisplay/fourbitto7segdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/fourbitto7segdisplay/fourbitto7segdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitTo7SegDisplay " "Found entity 1: FourBitTo7SegDisplay" {  } { { "../FourBitTo7SegDisplay/FourBitTo7SegDisplay.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/FourBitTo7SegDisplay/FourBitTo7SegDisplay.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/fulladder/fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/fulladder/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../FullAdder/FullAdder.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/FullAdder/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/ripplecarryadder/ripplecarryadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/ripplecarryadder/ripplecarryadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "../RippleCarryAdder/RippleCarryAdder.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/RippleCarryAdder/RippleCarryAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/addersubtractor/addersubtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/addersubtractor/addersubtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "../AdderSubtractor/AdderSubtractor.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/AdderSubtractor/AdderSubtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/id/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/id/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../ID/ID.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/ID/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/addrselector/addrselector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/addrselector/addrselector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AddrSelector " "Found entity 1: AddrSelector" {  } { { "../AddrSelector/AddrSelector.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/AddrSelector/AddrSelector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/pc/pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/pc/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/PC/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/4bitcounter/4bitcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/4bitcounter/4bitcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitCounter " "Found entity 1: 4BitCounter" {  } { { "../4BitCounter/4BitCounter.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/4BitCounter/4BitCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/acc/acc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/acc/acc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "../ACC/ACC.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/ACC/ACC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/br/br.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/br/br.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "../BR/BR.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/BR/BR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/4bitalu/4bitalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/4bitalu/4bitalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitALU " "Found entity 1: 4BitALU" {  } { { "../4BitALU/4BitALU.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/4BitALU/4BitALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/registerpipo75/registerpipo75.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/registerpipo75/registerpipo75.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterPIPO75 " "Found entity 1: RegisterPIPO75" {  } { { "../RegisterPIPO75/RegisterPIPO75.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/RegisterPIPO75/RegisterPIPO75.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/triscfsm1/triscfsm1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/triscfsm1/triscfsm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscFSM1 " "Found entity 1: triscFSM1" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/ir/ir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/ir/ir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../IR/IR.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/IR/IR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/cu/cu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/cu/cu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "../CU/CU.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/CU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/triscramfall2020/triscramfall2020.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/triscramfall2020/triscramfall2020.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMfall2020 " "Found entity 1: TRISCRAMfall2020" {  } { { "../TRISCRAMfall2020/TRISCRAMfall2020.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/TRISCRAMfall2020/TRISCRAMfall2020.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cse2441project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cse2441project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CSE2441Project " "Found entity 1: CSE2441Project" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CSE2441Project " "Elaborating entity \"CSE2441Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606766384477 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Control " "Found inconsistent dimensions for element \"Control\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 416 1984 2042 432 "Control\[0\]" "" } { 432 1984 2042 448 "Control\[1\]" "" } { 448 1984 2042 464 "Control\[2\]" "" } { 464 1984 2042 480 "Control\[3\]" "" } { 480 1984 2042 496 "Control\[4\]" "" } { 496 1984 2042 512 "Control\[5\]" "" } { 512 1984 2042 528 "Control\[7\]" "" } { 528 1984 2042 544 "Control\[8\]" "" } { 544 1984 2042 560 "Control\[9\]" "" } { 560 1984 2040 576 "Control\[10\]" "" } { 576 1984 2040 592 "Control\[11\]" "" } { 592 1984 2040 608 "Control\[12\]" "" } { 608 1984 2040 624 "Control\[13\]" "" } { 624 1984 2040 640 "Control\[14\]" "" } { 528 1704 1720 720 "Control\[7\]" "" } { 576 976 992 720 "Control\[0\]" "" } { 560 992 1008 720 "Control\[1\]" "" } { 544 1008 1024 720 "Control\[2\]" "" } { 424 600 616 720 "Control\[3\]" "" } { 448 128 144 720 "Control\[5\]" "" } { 552 144 160 725 "Control\[4\]" "" } { 613 1272 1284 720 "Control\[8\]" "" } { 597 1288 1300 720 "Control\[9\]" "" } { 584 1304 1316 720 "Control\[10\]" "" } { 568 1320 1332 720 "Control\[11\]" "" } { 600 1616 1628 720 "Control\[12\]" "" } { 608 1600 1612 720 "Control\[13\]" "" } { 448 1464 1488 720 "Control\[14\]" "" } { 464 1448 1480 720 "Control\[0\]" "" } { 720 1720 2061 732 "Control" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Control " "Converted elements in bus name \"Control\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[0\] Control0 " "Converted element name(s) from \"Control\[0\]\" to \"Control0\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 416 1984 2042 432 "Control\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[1\] Control1 " "Converted element name(s) from \"Control\[1\]\" to \"Control1\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 432 1984 2042 448 "Control\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[2\] Control2 " "Converted element name(s) from \"Control\[2\]\" to \"Control2\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 448 1984 2042 464 "Control\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[3\] Control3 " "Converted element name(s) from \"Control\[3\]\" to \"Control3\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 464 1984 2042 480 "Control\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[4\] Control4 " "Converted element name(s) from \"Control\[4\]\" to \"Control4\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 480 1984 2042 496 "Control\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[5\] Control5 " "Converted element name(s) from \"Control\[5\]\" to \"Control5\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 496 1984 2042 512 "Control\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[7\] Control7 " "Converted element name(s) from \"Control\[7\]\" to \"Control7\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 512 1984 2042 528 "Control\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[8\] Control8 " "Converted element name(s) from \"Control\[8\]\" to \"Control8\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 528 1984 2042 544 "Control\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[9\] Control9 " "Converted element name(s) from \"Control\[9\]\" to \"Control9\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 544 1984 2042 560 "Control\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[10\] Control10 " "Converted element name(s) from \"Control\[10\]\" to \"Control10\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 560 1984 2040 576 "Control\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[11\] Control11 " "Converted element name(s) from \"Control\[11\]\" to \"Control11\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 576 1984 2040 592 "Control\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[12\] Control12 " "Converted element name(s) from \"Control\[12\]\" to \"Control12\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 592 1984 2040 608 "Control\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[13\] Control13 " "Converted element name(s) from \"Control\[13\]\" to \"Control13\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 608 1984 2040 624 "Control\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[14\] Control14 " "Converted element name(s) from \"Control\[14\]\" to \"Control14\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 624 1984 2040 640 "Control\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[7\] Control7 " "Converted element name(s) from \"Control\[7\]\" to \"Control7\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 528 1704 1720 720 "Control\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[0\] Control0 " "Converted element name(s) from \"Control\[0\]\" to \"Control0\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 576 976 992 720 "Control\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[1\] Control1 " "Converted element name(s) from \"Control\[1\]\" to \"Control1\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 560 992 1008 720 "Control\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[2\] Control2 " "Converted element name(s) from \"Control\[2\]\" to \"Control2\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 544 1008 1024 720 "Control\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[3\] Control3 " "Converted element name(s) from \"Control\[3\]\" to \"Control3\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 424 600 616 720 "Control\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[5\] Control5 " "Converted element name(s) from \"Control\[5\]\" to \"Control5\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 448 128 144 720 "Control\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[4\] Control4 " "Converted element name(s) from \"Control\[4\]\" to \"Control4\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 552 144 160 725 "Control\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[8\] Control8 " "Converted element name(s) from \"Control\[8\]\" to \"Control8\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 613 1272 1284 720 "Control\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[9\] Control9 " "Converted element name(s) from \"Control\[9\]\" to \"Control9\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 597 1288 1300 720 "Control\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[10\] Control10 " "Converted element name(s) from \"Control\[10\]\" to \"Control10\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 584 1304 1316 720 "Control\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[11\] Control11 " "Converted element name(s) from \"Control\[11\]\" to \"Control11\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 568 1320 1332 720 "Control\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[12\] Control12 " "Converted element name(s) from \"Control\[12\]\" to \"Control12\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 600 1616 1628 720 "Control\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[13\] Control13 " "Converted element name(s) from \"Control\[13\]\" to \"Control13\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 608 1600 1612 720 "Control\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[14\] Control14 " "Converted element name(s) from \"Control\[14\]\" to \"Control14\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 448 1464 1488 720 "Control\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Control\[0\] Control0 " "Converted element name(s) from \"Control\[0\]\" to \"Control0\"" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 464 1448 1480 720 "Control\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384484 ""}  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 416 1984 2042 432 "Control\[0\]" "" } { 432 1984 2042 448 "Control\[1\]" "" } { 448 1984 2042 464 "Control\[2\]" "" } { 464 1984 2042 480 "Control\[3\]" "" } { 480 1984 2042 496 "Control\[4\]" "" } { 496 1984 2042 512 "Control\[5\]" "" } { 512 1984 2042 528 "Control\[7\]" "" } { 528 1984 2042 544 "Control\[8\]" "" } { 544 1984 2042 560 "Control\[9\]" "" } { 560 1984 2040 576 "Control\[10\]" "" } { 576 1984 2040 592 "Control\[11\]" "" } { 592 1984 2040 608 "Control\[12\]" "" } { 608 1984 2040 624 "Control\[13\]" "" } { 624 1984 2040 640 "Control\[14\]" "" } { 528 1704 1720 720 "Control\[7\]" "" } { 576 976 992 720 "Control\[0\]" "" } { 560 992 1008 720 "Control\[1\]" "" } { 544 1008 1024 720 "Control\[2\]" "" } { 424 600 616 720 "Control\[3\]" "" } { 448 128 144 720 "Control\[5\]" "" } { 552 144 160 725 "Control\[4\]" "" } { 613 1272 1284 720 "Control\[8\]" "" } { 597 1288 1300 720 "Control\[9\]" "" } { 584 1304 1316 720 "Control\[10\]" "" } { 568 1320 1332 720 "Control\[11\]" "" } { 600 1616 1628 720 "Control\[12\]" "" } { 608 1600 1612 720 "Control\[13\]" "" } { 448 1464 1488 720 "Control\[14\]" "" } { 464 1448 1480 720 "Control\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1606766384484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:inst1 " "Elaborating entity \"CU\" for hierarchy \"CU:inst1\"" {  } { { "CSE2441Project.bdf" "inst1" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 400 1856 1984 688 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscFSM1 CU:inst1\|triscFSM1:inst2 " "Elaborating entity \"triscFSM1\" for hierarchy \"CU:inst1\|triscFSM1:inst2\"" {  } { { "../CU/CU.bdf" "inst2" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/CU.bdf" { { 528 872 1032 800 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384502 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate triscFSM1.v(10) " "Verilog HDL Always Construct warning at triscFSM1.v(10): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.U triscFSM1.v(10) " "Inferred latch for \"nextstate.U\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T triscFSM1.v(10) " "Inferred latch for \"nextstate.T\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S triscFSM1.v(10) " "Inferred latch for \"nextstate.S\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R triscFSM1.v(10) " "Inferred latch for \"nextstate.R\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q triscFSM1.v(10) " "Inferred latch for \"nextstate.Q\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P triscFSM1.v(10) " "Inferred latch for \"nextstate.P\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O triscFSM1.v(10) " "Inferred latch for \"nextstate.O\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N triscFSM1.v(10) " "Inferred latch for \"nextstate.N\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M triscFSM1.v(10) " "Inferred latch for \"nextstate.M\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L triscFSM1.v(10) " "Inferred latch for \"nextstate.L\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K triscFSM1.v(10) " "Inferred latch for \"nextstate.K\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J triscFSM1.v(10) " "Inferred latch for \"nextstate.J\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I triscFSM1.v(10) " "Inferred latch for \"nextstate.I\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H triscFSM1.v(10) " "Inferred latch for \"nextstate.H\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G triscFSM1.v(10) " "Inferred latch for \"nextstate.G\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F triscFSM1.v(10) " "Inferred latch for \"nextstate.F\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E triscFSM1.v(10) " "Inferred latch for \"nextstate.E\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D triscFSM1.v(10) " "Inferred latch for \"nextstate.D\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C triscFSM1.v(10) " "Inferred latch for \"nextstate.C\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384503 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B triscFSM1.v(10) " "Inferred latch for \"nextstate.B\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384504 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.A triscFSM1.v(10) " "Inferred latch for \"nextstate.A\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606766384504 "|CSE2441Project|CU:inst1|triscFSM1:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID CU:inst1\|ID:inst1 " "Elaborating entity \"ID\" for hierarchy \"CU:inst1\|ID:inst1\"" {  } { { "../CU/CU.bdf" "inst1" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/CU.bdf" { { 480 688 824 720 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst2 " "Elaborating entity \"IR\" for hierarchy \"IR:inst2\"" {  } { { "CSE2441Project.bdf" "inst2" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 432 1728 1824 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterPIPO75 IR:inst2\|RegisterPIPO75:inst " "Elaborating entity \"RegisterPIPO75\" for hierarchy \"IR:inst2\|RegisterPIPO75:inst\"" {  } { { "../IR/IR.bdf" "inst" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/IR/IR.bdf" { { 336 856 968 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 IR:inst2\|RegisterPIPO75:inst\|74175:inst " "Elaborating entity \"74175\" for hierarchy \"IR:inst2\|RegisterPIPO75:inst\|74175:inst\"" {  } { { "../RegisterPIPO75/RegisterPIPO75.bdf" "inst" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/RegisterPIPO75/RegisterPIPO75.bdf" { { 328 816 936 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IR:inst2\|RegisterPIPO75:inst\|74175:inst " "Elaborated megafunction instantiation \"IR:inst2\|RegisterPIPO75:inst\|74175:inst\"" {  } { { "../RegisterPIPO75/RegisterPIPO75.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/RegisterPIPO75/RegisterPIPO75.bdf" { { 328 816 936 504 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606766384520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMfall2020 TRISCRAMfall2020:inst " "Elaborating entity \"TRISCRAMfall2020\" for hierarchy \"TRISCRAMfall2020:inst\"" {  } { { "CSE2441Project.bdf" "inst" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 400 168 384 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCRAMfall2020:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMfall2020/TRISCRAMfall2020.v" "altsyncram_component" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/TRISCRAMfall2020/TRISCRAMfall2020.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCRAMfall2020:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMfall2020/TRISCRAMfall2020.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/TRISCRAMfall2020/TRISCRAMfall2020.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCRAMfall2020:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMfall2020.mif " "Parameter \"init_file\" = \"TRISCRAMfall2020.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384550 ""}  } { { "../TRISCRAMfall2020/TRISCRAMfall2020.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/TRISCRAMfall2020/TRISCRAMfall2020.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606766384550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vc1 " "Found entity 1: altsyncram_7vc1" {  } { { "db/altsyncram_7vc1.tdf" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/db/altsyncram_7vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606766384599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606766384599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7vc1 TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated " "Elaborating entity \"altsyncram_7vc1\" for hierarchy \"TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddrSelector AddrSelector:inst7 " "Elaborating entity \"AddrSelector\" for hierarchy \"AddrSelector:inst7\"" {  } { { "CSE2441Project.bdf" "inst7" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 392 488 608 584 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 AddrSelector:inst7\|74157:inst " "Elaborating entity \"74157\" for hierarchy \"AddrSelector:inst7\|74157:inst\"" {  } { { "../AddrSelector/AddrSelector.bdf" "inst" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/AddrSelector/AddrSelector.bdf" { { 328 632 752 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AddrSelector:inst7\|74157:inst " "Elaborated megafunction instantiation \"AddrSelector:inst7\|74157:inst\"" {  } { { "../AddrSelector/AddrSelector.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/AddrSelector/AddrSelector.bdf" { { 328 632 752 520 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606766384615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst6 " "Elaborating entity \"PC\" for hierarchy \"PC:inst6\"" {  } { { "CSE2441Project.bdf" "inst6" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 448 832 984 608 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitCounter PC:inst6\|4BitCounter:inst " "Elaborating entity \"4BitCounter\" for hierarchy \"PC:inst6\|4BitCounter:inst\"" {  } { { "../PC/PC.bdf" "inst" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/PC/PC.bdf" { { 376 864 1000 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 PC:inst6\|4BitCounter:inst\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"PC:inst6\|4BitCounter:inst\|74193:inst\"" {  } { { "../4BitCounter/4BitCounter.bdf" "inst" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/4BitCounter/4BitCounter.bdf" { { 336 872 992 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst6\|4BitCounter:inst\|74193:inst " "Elaborated megafunction instantiation \"PC:inst6\|4BitCounter:inst\|74193:inst\"" {  } { { "../4BitCounter/4BitCounter.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/4BitCounter/4BitCounter.bdf" { { 336 872 992 496 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606766384629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst5 " "Elaborating entity \"ACC\" for hierarchy \"ACC:inst5\"" {  } { { "CSE2441Project.bdf" "inst5" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 416 1128 1264 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR BR:inst4 " "Elaborating entity \"BR\" for hierarchy \"BR:inst4\"" {  } { { "CSE2441Project.bdf" "inst4" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 400 1352 1472 560 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitALU 4BitALU:inst3 " "Elaborating entity \"4BitALU\" for hierarchy \"4BitALU:inst3\"" {  } { { "CSE2441Project.bdf" "inst3" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 448 1496 1592 672 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor 4BitALU:inst3\|AdderSubtractor:inst " "Elaborating entity \"AdderSubtractor\" for hierarchy \"4BitALU:inst3\|AdderSubtractor:inst\"" {  } { { "../4BitALU/4BitALU.bdf" "inst" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/4BitALU/4BitALU.bdf" { { 32 592 720 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder 4BitALU:inst3\|AdderSubtractor:inst\|RippleCarryAdder:inst " "Elaborating entity \"RippleCarryAdder\" for hierarchy \"4BitALU:inst3\|AdderSubtractor:inst\|RippleCarryAdder:inst\"" {  } { { "../AdderSubtractor/AdderSubtractor.bdf" "inst" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/AdderSubtractor/AdderSubtractor.bdf" { { 384 880 976 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder 4BitALU:inst3\|AdderSubtractor:inst\|RippleCarryAdder:inst\|FullAdder:inst " "Elaborating entity \"FullAdder\" for hierarchy \"4BitALU:inst3\|AdderSubtractor:inst\|RippleCarryAdder:inst\|FullAdder:inst\"" {  } { { "../RippleCarryAdder/RippleCarryAdder.bdf" "inst" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/RippleCarryAdder/RippleCarryAdder.bdf" { { 416 1560 1656 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitTo7SegDisplay FourBitTo7SegDisplay:inst11 " "Elaborating entity \"FourBitTo7SegDisplay\" for hierarchy \"FourBitTo7SegDisplay:inst11\"" {  } { { "CSE2441Project.bdf" "inst11" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 200 680 856 312 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606766384666 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst6\|4BitCounter:inst\|74193:inst\|26 PC:inst6\|4BitCounter:inst\|74193:inst\|26~_emulated PC:inst6\|4BitCounter:inst\|74193:inst\|26~1 " "Register \"PC:inst6\|4BitCounter:inst\|74193:inst\|26\" is converted into an equivalent circuit using register \"PC:inst6\|4BitCounter:inst\|74193:inst\|26~_emulated\" and latch \"PC:inst6\|4BitCounter:inst\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606766384959 "|CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst6\|4BitCounter:inst\|74193:inst\|25 PC:inst6\|4BitCounter:inst\|74193:inst\|25~_emulated PC:inst6\|4BitCounter:inst\|74193:inst\|25~1 " "Register \"PC:inst6\|4BitCounter:inst\|74193:inst\|25\" is converted into an equivalent circuit using register \"PC:inst6\|4BitCounter:inst\|74193:inst\|25~_emulated\" and latch \"PC:inst6\|4BitCounter:inst\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606766384959 "|CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst6\|4BitCounter:inst\|74193:inst\|24 PC:inst6\|4BitCounter:inst\|74193:inst\|24~_emulated PC:inst6\|4BitCounter:inst\|74193:inst\|24~1 " "Register \"PC:inst6\|4BitCounter:inst\|74193:inst\|24\" is converted into an equivalent circuit using register \"PC:inst6\|4BitCounter:inst\|74193:inst\|24~_emulated\" and latch \"PC:inst6\|4BitCounter:inst\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606766384959 "|CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst6\|4BitCounter:inst\|74193:inst\|23 PC:inst6\|4BitCounter:inst\|74193:inst\|23~_emulated PC:inst6\|4BitCounter:inst\|74193:inst\|23~1 " "Register \"PC:inst6\|4BitCounter:inst\|74193:inst\|23\" is converted into an equivalent circuit using register \"PC:inst6\|4BitCounter:inst\|74193:inst\|23~_emulated\" and latch \"PC:inst6\|4BitCounter:inst\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606766384959 "|CSE2441Project|PC:inst6|4BitCounter:inst|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst5\|4BitCounter:inst\|74193:inst\|26 ACC:inst5\|4BitCounter:inst\|74193:inst\|26~_emulated ACC:inst5\|4BitCounter:inst\|74193:inst\|26~1 " "Register \"ACC:inst5\|4BitCounter:inst\|74193:inst\|26\" is converted into an equivalent circuit using register \"ACC:inst5\|4BitCounter:inst\|74193:inst\|26~_emulated\" and latch \"ACC:inst5\|4BitCounter:inst\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606766384959 "|CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst5\|4BitCounter:inst\|74193:inst\|25 ACC:inst5\|4BitCounter:inst\|74193:inst\|25~_emulated ACC:inst5\|4BitCounter:inst\|74193:inst\|25~1 " "Register \"ACC:inst5\|4BitCounter:inst\|74193:inst\|25\" is converted into an equivalent circuit using register \"ACC:inst5\|4BitCounter:inst\|74193:inst\|25~_emulated\" and latch \"ACC:inst5\|4BitCounter:inst\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606766384959 "|CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst5\|4BitCounter:inst\|74193:inst\|24 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~_emulated ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 " "Register \"ACC:inst5\|4BitCounter:inst\|74193:inst\|24\" is converted into an equivalent circuit using register \"ACC:inst5\|4BitCounter:inst\|74193:inst\|24~_emulated\" and latch \"ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606766384959 "|CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst5\|4BitCounter:inst\|74193:inst\|23 ACC:inst5\|4BitCounter:inst\|74193:inst\|23~_emulated ACC:inst5\|4BitCounter:inst\|74193:inst\|23~1 " "Register \"ACC:inst5\|4BitCounter:inst\|74193:inst\|23\" is converted into an equivalent circuit using register \"ACC:inst5\|4BitCounter:inst\|74193:inst\|23~_emulated\" and latch \"ACC:inst5\|4BitCounter:inst\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606766384959 "|CSE2441Project|ACC:inst5|4BitCounter:inst|74193:inst|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1606766384959 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C12 GND " "Pin \"C12\" is stuck at GND" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 592 2064 2240 608 "C12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606766384986 "|CSE2441Project|C12"} { "Warning" "WMLS_MLS_STUCK_PIN" "C13 GND " "Pin \"C13\" is stuck at GND" {  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 608 2064 2240 624 "C13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606766384986 "|CSE2441Project|C13"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606766384986 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1606766385025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606766385171 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606766385171 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606766385230 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606766385230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606766385230 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1606766385230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606766385230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606766385262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 13:59:45 2020 " "Processing ended: Mon Nov 30 13:59:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606766385262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606766385262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606766385262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606766385262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606766386138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606766386138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 13:59:45 2020 " "Processing started: Mon Nov 30 13:59:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606766386138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606766386138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CSE2441Project -c CSE2441Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CSE2441Project -c CSE2441Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606766386138 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606766386196 ""}
{ "Info" "0" "" "Project  = CSE2441Project" {  } {  } 0 0 "Project  = CSE2441Project" 0 0 "Fitter" 0 0 1606766386196 ""}
{ "Info" "0" "" "Revision = CSE2441Project" {  } {  } 0 0 "Revision = CSE2441Project" 0 0 "Fitter" 0 0 1606766386196 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1606766386258 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CSE2441Project EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"CSE2441Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606766386262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606766386277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606766386278 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606766386312 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606766386318 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606766386581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606766386581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606766386581 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606766386581 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606766386582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606766386582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606766386582 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606766386582 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606766386583 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1606766386693 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CSE2441Project.sdc " "Synopsys Design Constraints File file not found: 'CSE2441Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606766386694 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606766386694 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606766386697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst1\|triscFSM1:inst2\|Selector27~0  " "Automatically promoted node CU:inst1\|triscFSM1:inst2\|Selector27~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606766386705 ""}  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CU:inst1|triscFSM1:inst2|Selector27~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606766386705 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606766386706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\|ram_block1a0 " "Destination node TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_7vc1.tdf" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/db/altsyncram_7vc1.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606766386706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\|ram_block1a1 " "Destination node TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_7vc1.tdf" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/db/altsyncram_7vc1.tdf" 57 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606766386706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\|ram_block1a2 " "Destination node TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_7vc1.tdf" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/db/altsyncram_7vc1.tdf" 78 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606766386706 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606766386706 ""}  } { { "CSE2441Project.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/CSE2441Project.bdf" { { 488 64 128 536 "inst13" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606766386706 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606766386747 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606766386747 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606766386747 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606766386748 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606766386748 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606766386748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606766386748 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606766386748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606766386749 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1606766386749 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606766386749 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606766386766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606766387421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606766387508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606766387513 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606766387962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606766387962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606766388004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606766388495 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606766388495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606766388876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606766388877 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606766388877 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1606766388883 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606766388885 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4 0 " "Pin \"C4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5 0 " "Pin \"C5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7 0 " "Pin \"C7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C8 0 " "Pin \"C8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C9 0 " "Pin \"C9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C10 0 " "Pin \"C10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C11 0 " "Pin \"C11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C12 0 " "Pin \"C12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C13 0 " "Pin \"C13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C14 0 " "Pin \"C14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a3 0 " "Pin \"a3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b3 0 " "Pin \"b3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3 0 " "Pin \"c3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3 0 " "Pin \"d3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e3 0 " "Pin \"e3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f3 0 " "Pin \"f3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g3 0 " "Pin \"g3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a2 0 " "Pin \"a2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b2 0 " "Pin \"b2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2 0 " "Pin \"c2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2 0 " "Pin \"d2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e2 0 " "Pin \"e2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f2 0 " "Pin \"f2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g2 0 " "Pin \"g2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1 0 " "Pin \"a1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b1 0 " "Pin \"b1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1 0 " "Pin \"c1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1 0 " "Pin \"d1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e1 0 " "Pin \"e1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f1 0 " "Pin \"f1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g1 0 " "Pin \"g1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a0 0 " "Pin \"a0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b0 0 " "Pin \"b0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c0 0 " "Pin \"c0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0 0 " "Pin \"d0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e0 0 " "Pin \"e0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f0 0 " "Pin \"f0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g0 0 " "Pin \"g0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cn0 0 " "Pin \"Cn0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cn1 0 " "Pin \"Cn1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cn2 0 " "Pin \"Cn2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cn3 0 " "Pin \"Cn3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606766388889 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1606766388889 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606766388981 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606766388993 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606766389078 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606766389223 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606766389225 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1606766389269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/output_files/CSE2441Project.fit.smsg " "Generated suppressed messages file C:/Users/Levi-Ryzen/Documents/Quartus_II/CSE2441Project/output_files/CSE2441Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606766389324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606766389486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 13:59:49 2020 " "Processing ended: Mon Nov 30 13:59:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606766389486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606766389486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606766389486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606766389486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606766390265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606766390265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 13:59:50 2020 " "Processing started: Mon Nov 30 13:59:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606766390265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606766390265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CSE2441Project -c CSE2441Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CSE2441Project -c CSE2441Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606766390265 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606766390843 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606766390870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606766391213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 13:59:51 2020 " "Processing ended: Mon Nov 30 13:59:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606766391213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606766391213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606766391213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606766391213 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606766391796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606766392110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 13:59:51 2020 " "Processing started: Mon Nov 30 13:59:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606766392110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606766392110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CSE2441Project -c CSE2441Project " "Command: quartus_sta CSE2441Project -c CSE2441Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606766392110 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1606766392171 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606766392290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606766392308 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606766392308 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1606766392353 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CSE2441Project.sdc " "Synopsys Design Constraints File file not found: 'CSE2441Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1606766392365 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1606766392365 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392366 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU:inst1\|triscFSM1:inst2\|state.S CU:inst1\|triscFSM1:inst2\|state.S " "create_clock -period 1.000 -name CU:inst1\|triscFSM1:inst2\|state.S CU:inst1\|triscFSM1:inst2\|state.S" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392366 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU:inst1\|triscFSM1:inst2\|state.E CU:inst1\|triscFSM1:inst2\|state.E " "create_clock -period 1.000 -name CU:inst1\|triscFSM1:inst2\|state.E CU:inst1\|triscFSM1:inst2\|state.E" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392366 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 " "create_clock -period 1.000 -name ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392366 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU:inst1\|triscFSM1:inst2\|state.F CU:inst1\|triscFSM1:inst2\|state.F " "create_clock -period 1.000 -name CU:inst1\|triscFSM1:inst2\|state.F CU:inst1\|triscFSM1:inst2\|state.F" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392366 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392366 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|24~2  from: dataa  to: combout " "Cell: inst5\|inst\|inst\|24~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392367 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1606766392367 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1606766392369 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1606766392377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606766392384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.810 " "Worst-case setup slack is -7.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.810       -28.448 CU:inst1\|triscFSM1:inst2\|state.S  " "   -7.810       -28.448 CU:inst1\|triscFSM1:inst2\|state.S " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.111       -25.007 CU:inst1\|triscFSM1:inst2\|state.F  " "   -7.111       -25.007 CU:inst1\|triscFSM1:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.498       -42.345 CU:inst1\|triscFSM1:inst2\|state.E  " "   -5.498       -42.345 CU:inst1\|triscFSM1:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.752        -4.752 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1  " "   -4.752        -4.752 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.340       -92.686 Clock  " "   -3.340       -92.686 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606766392389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.610 " "Worst-case hold slack is -3.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.610       -12.021 CU:inst1\|triscFSM1:inst2\|state.E  " "   -3.610       -12.021 CU:inst1\|triscFSM1:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.572        -7.669 Clock  " "   -2.572        -7.669 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.330        -1.330 CU:inst1\|triscFSM1:inst2\|state.F  " "   -1.330        -1.330 CU:inst1\|triscFSM1:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065         0.000 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1  " "    0.065         0.000 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800         0.000 CU:inst1\|triscFSM1:inst2\|state.S  " "    0.800         0.000 CU:inst1\|triscFSM1:inst2\|state.S " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606766392394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.248 " "Worst-case recovery slack is -7.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.248       -26.005 CU:inst1\|triscFSM1:inst2\|state.F  " "   -7.248       -26.005 CU:inst1\|triscFSM1:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.864       -20.797 CU:inst1\|triscFSM1:inst2\|state.E  " "   -5.864       -20.797 CU:inst1\|triscFSM1:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.889        -4.889 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1  " "   -4.889        -4.889 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.272       -11.984 CU:inst1\|triscFSM1:inst2\|state.S  " "   -3.272       -11.984 CU:inst1\|triscFSM1:inst2\|state.S " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606766392398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.830 " "Worst-case removal slack is 0.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830         0.000 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1  " "    0.830         0.000 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 CU:inst1\|triscFSM1:inst2\|state.F  " "    2.000         0.000 CU:inst1\|triscFSM1:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.472         0.000 CU:inst1\|triscFSM1:inst2\|state.S  " "    3.472         0.000 CU:inst1\|triscFSM1:inst2\|state.S " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.937         0.000 CU:inst1\|triscFSM1:inst2\|state.E  " "    3.937         0.000 CU:inst1\|triscFSM1:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606766392403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -167.483 Clock  " "   -2.064      -167.483 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -9.776 CU:inst1\|triscFSM1:inst2\|state.E  " "   -0.611        -9.776 CU:inst1\|triscFSM1:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -4.888 CU:inst1\|triscFSM1:inst2\|state.F  " "   -0.611        -4.888 CU:inst1\|triscFSM1:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -4.888 CU:inst1\|triscFSM1:inst2\|state.S  " "   -0.611        -4.888 CU:inst1\|triscFSM1:inst2\|state.S " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -1.222 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1  " "   -0.611        -1.222 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606766392407 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606766392573 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1606766392574 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|24~2  from: dataa  to: combout " "Cell: inst5\|inst\|inst\|24~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392584 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1606766392584 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606766392585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.272 " "Worst-case setup slack is -3.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.272       -10.770 CU:inst1\|triscFSM1:inst2\|state.S  " "   -3.272       -10.770 CU:inst1\|triscFSM1:inst2\|state.S " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.026        -9.494 CU:inst1\|triscFSM1:inst2\|state.F  " "   -3.026        -9.494 CU:inst1\|triscFSM1:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.351       -16.931 CU:inst1\|triscFSM1:inst2\|state.E  " "   -2.351       -16.931 CU:inst1\|triscFSM1:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.944        -1.944 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1  " "   -1.944        -1.944 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -31.369 Clock  " "   -1.460       -31.369 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606766392592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.888 " "Worst-case hold slack is -1.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.888        -4.030 CU:inst1\|triscFSM1:inst2\|state.E  " "   -1.888        -4.030 CU:inst1\|triscFSM1:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.373        -5.498 Clock  " "   -1.373        -5.498 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650        -0.650 CU:inst1\|triscFSM1:inst2\|state.F  " "   -0.650        -0.650 CU:inst1\|triscFSM1:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085         0.000 CU:inst1\|triscFSM1:inst2\|state.S  " "    0.085         0.000 CU:inst1\|triscFSM1:inst2\|state.S " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438         0.000 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1  " "    0.438         0.000 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606766392631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.237 " "Worst-case recovery slack is -3.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.237       -10.435 CU:inst1\|triscFSM1:inst2\|state.F  " "   -3.237       -10.435 CU:inst1\|triscFSM1:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.517        -8.435 CU:inst1\|triscFSM1:inst2\|state.E  " "   -2.517        -8.435 CU:inst1\|triscFSM1:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.155        -2.155 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1  " "   -2.155        -2.155 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.277        -4.688 CU:inst1\|triscFSM1:inst2\|state.S  " "   -1.277        -4.688 CU:inst1\|triscFSM1:inst2\|state.S " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606766392638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.822 " "Worst-case removal slack is 0.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.822         0.000 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1  " "    0.822         0.000 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877         0.000 CU:inst1\|triscFSM1:inst2\|state.F  " "    0.877         0.000 CU:inst1\|triscFSM1:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.947         0.000 CU:inst1\|triscFSM1:inst2\|state.S  " "    1.947         0.000 CU:inst1\|triscFSM1:inst2\|state.S " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.117         0.000 CU:inst1\|triscFSM1:inst2\|state.E  " "    2.117         0.000 CU:inst1\|triscFSM1:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606766392643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -158.222 Clock  " "   -2.000      -158.222 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 CU:inst1\|triscFSM1:inst2\|state.E  " "   -0.500        -8.000 CU:inst1\|triscFSM1:inst2\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 CU:inst1\|triscFSM1:inst2\|state.F  " "   -0.500        -4.000 CU:inst1\|triscFSM1:inst2\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 CU:inst1\|triscFSM1:inst2\|state.S  " "   -0.500        -4.000 CU:inst1\|triscFSM1:inst2\|state.S " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1  " "   -0.500        -1.000 ACC:inst5\|4BitCounter:inst\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606766392649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606766392649 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606766392862 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606766392901 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606766392902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606766392992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 13:59:52 2020 " "Processing ended: Mon Nov 30 13:59:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606766392992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606766392992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606766392992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606766392992 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606766393661 ""}
