

================================================================
== Vivado HLS Report for 'HoughLinesStandard'
================================================================
* Date:           Tue Sep 25 14:17:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.680|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+----------+
        |                               |                    |  Latency  |  Interval | Pipeline |
        |            Instance           |       Module       | min | max | min | max |   Type   |
        +-------------------------------+--------------------+-----+-----+-----+-----+----------+
        |grp_sin_or_cos_float_s_fu_629  |sin_or_cos_float_s  |    7|    7|    1|    1| function |
        |grp_sin_or_cos_float_s_fu_644  |sin_or_cos_float_s  |    7|    7|    1|    1| function |
        |grp_HoughSortDescent_fu_659    |HoughSortDescent    |    ?|    ?|    ?|    ?|   none   |
        +-------------------------------+--------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+--------+----------+------------+-----------+-----------+---------+----------+
        |                 |      Latency      |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    |   min  |    max   |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+--------+----------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  204386|    204386|           1|          -|          -|   204386|    no    |
        |- Loop 2         |     192|       192|          14|          1|          1|      180|    yes   |
        |- Loop 3         |       0|  28570080| 2 ~ 119042 |          -|          -| 0 ~ 240 |    no    |
        | + Loop 3.1      |       0|    119040|   3 ~ 372  |          -|          -| 0 ~ 320 |    no    |
        |  ++ Loop 3.1.1  |     368|       368|          11|          2|          2|      180|    yes   |
        |- Loop 4         |  610945|    610945|         545|          -|          -|     1121|    no    |
        | + Loop 4.1      |     542|       542|           6|          3|          3|      180|    yes   |
        |- Loop 5         |     101|       101|           4|          1|          1|       99|    yes   |
        +-----------------+--------+----------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|     11|      73|    4576|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     45|    4069|    6977|
|Memory           |     1026|      -|      47|      24|
|Multiplexer      |        -|      -|       -|     578|
|Register         |        0|      -|    2342|     256|
+-----------------+---------+-------+--------+--------+
|Total            |     1026|     56|    6531|   12411|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       34|      1|   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------+---------+-------+------+------+
    |            Instance           |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------+----------------------+---------+-------+------+------+
    |HoughLines_Core_fpcA_U46       |HoughLines_Core_fpcA  |        0|      3|   128|   137|
    |HoughLines_Core_fsc4_U49       |HoughLines_Core_fsc4  |        0|      0|   100|   134|
    |HoughLines_Core_fsc4_U50       |HoughLines_Core_fsc4  |        0|      0|   100|   134|
    |HoughLines_Core_srcU_U48       |HoughLines_Core_srcU  |        0|      0|   128|   337|
    |HoughLines_Core_uqcK_U47       |HoughLines_Core_uqcK  |        0|      0|   128|   337|
    |grp_HoughSortDescent_fu_659    |HoughSortDescent      |        0|      0|   367|   426|
    |grp_sin_or_cos_float_s_fu_629  |sin_or_cos_float_s    |        0|     21|  1559|  2736|
    |grp_sin_or_cos_float_s_fu_644  |sin_or_cos_float_s    |        0|     21|  1559|  2736|
    +-------------------------------+----------------------+---------+-------+------+------+
    |Total                          |                      |        0|     45|  4069|  6977|
    +-------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+--------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT|  Words | Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+--------+-----+------+-------------+
    |mask_table1_U      |HoughLinesStandarjbC  |        0|  23|  12|      32|   23|     1|          736|
    |one_half_table2_U  |HoughLinesStandarkbM  |        0|  24|  12|      32|   24|     1|          768|
    |tabSin_V_U         |HoughLinesStandarlbW  |        1|   0|   0|     180|   16|     1|         2880|
    |tabCos_V_U         |HoughLinesStandarlbW  |        1|   0|   0|     180|   16|     1|         2880|
    |accum_U            |HoughLinesStandarncg  |      512|   0|   0|  204386|   32|     1|      6540352|
    |sort_buf_U         |HoughLinesStandarocq  |      512|   0|   0|  204386|   32|     1|      6540352|
    +-------------------+----------------------+---------+----+----+--------+-----+------+-------------+
    |Total              |                      |     1026|  47|  24|  409196|  143|     6|     13087968|
    +-------------------+----------------------+---------+----+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+-----+------------+------------+
    |mul_fu_2336_p2                 |     *    |      4|   0|   22|          33|          32|
    |p_Val2_35_fu_1576_p2           |     *    |      3|   0|   25|          31|          16|
    |p_Val2_4_fu_1593_p2            |     *    |      3|   0|   25|          31|          16|
    |tmp_91_i_fu_2406_p2            |     *    |      1|   0|   40|          12|          24|
    |base_1_fu_2139_p2              |     +    |      0|   0|   39|          32|          32|
    |base_fu_2215_p2                |     +    |      0|   0|   25|          18|           1|
    |i_1_fu_1464_p2                 |     +    |      0|   0|   38|          31|           1|
    |i_2_fu_2307_p2                 |     +    |      0|   0|   15|           7|           1|
    |i_fu_698_p2                    |     +    |      0|   0|   25|          18|           1|
    |j_fu_1518_p2                   |     +    |      0|   0|   38|          31|           1|
    |n_1_fu_1554_p2                 |     +    |      0|   0|   15|           8|           1|
    |n_2_fu_716_p2                  |     +    |      0|   0|   15|           8|           1|
    |n_fu_2204_p2                   |     +    |      0|   0|   15|           8|           1|
    |next_mul1_fu_2235_p2           |     +    |      0|   0|   25|          18|          11|
    |next_mul_fu_1581_p2            |     +    |      0|   0|   25|          11|          18|
    |p_Repl2_4_trunc_i_fu_1832_p2   |     +    |      0|   0|   15|           8|           8|
    |p_Val2_28_fu_1158_p2           |     +    |      0|   0|   23|          16|          16|
    |p_Val2_33_fu_1375_p2           |     +    |      0|   0|   23|          16|          16|
    |p_Val2_36_fu_1602_p2           |     +    |      0|   0|   55|          48|          48|
    |p_Val2_45_fu_1928_p2           |     +    |      0|   0|   39|          32|          32|
    |p_Val2_8_cast11_i_fu_1608_p2   |     +    |      0|   0|   54|          47|          47|
    |p_angle_fu_2416_p2             |     +    |      0|   0|   23|           2|          16|
    |p_rho_fu_2425_p2               |     +    |      0|   0|   23|          11|          16|
    |r3_i_fu_1566_p2                |     +    |      0|   0|   25|          11|          18|
    |r_fu_2167_p2                   |     +    |      0|   0|   18|          11|           1|
    |sh_assign_fu_2031_p2           |     +    |      0|   0|   16|           8|           9|
    |tmp_102_i_fu_2241_p2           |     +    |      0|   0|   25|          18|           2|
    |tmp_105_i_fu_1081_p2           |     +    |      0|   0|   19|           5|          12|
    |tmp_112_i_fu_2256_p2           |     +    |      0|   0|   25|          18|          12|
    |tmp_120_i_fu_2266_p2           |     +    |      0|   0|   25|          18|          11|
    |tmp_121_i_fu_859_p2            |     +    |      0|   0|   19|           6|          12|
    |tmp_137_i_fu_941_p2            |     +    |      0|   0|   19|           5|          12|
    |tmp_143_i_fu_2150_p2           |     +    |      0|   0|   39|           1|          32|
    |tmp_155_i_fu_1298_p2           |     +    |      0|   0|   19|           5|          12|
    |tmp_159_i_fu_1003_p2           |     +    |      0|   0|   19|           6|          12|
    |tmp_15_fu_1528_p2              |     +    |      0|   0|   25|          18|          18|
    |tmp_62_i_fu_797_p2             |     +    |      0|   0|   19|           5|          12|
    |tmp_65_fu_1726_p2              |     +    |      0|   0|   15|           6|           6|
    |tmp_74_i_fu_2173_p2            |     +    |      0|   0|   19|          12|          11|
    |tmp_75_i_fu_2210_p2            |     +    |      0|   0|   25|          18|          18|
    |tmp_92_i_fu_2412_p2            |     +    |      0|   0|   39|          32|          32|
    |tmp_s_fu_1494_p2               |     +    |      0|   0|   25|          18|          18|
    |total_1_fu_2285_p2             |     +    |      0|   0|   39|          32|           1|
    |F2_1_fu_929_p2                 |     -    |      0|   0|   19|          11|          12|
    |F2_fu_785_p2                   |     -    |      0|   0|   19|          11|          12|
    |man_V_1_fu_773_p2              |     -    |      0|   0|   61|           1|          54|
    |man_V_3_fu_917_p2              |     -    |      0|   0|   61|           1|          54|
    |msb_idx_fu_1674_p2             |     -    |      0|   0|   39|           6|          32|
    |neg_mul_fu_2360_p2             |     -    |      0|   0|   72|           1|          65|
    |neg_ti_fu_2389_p2              |     -    |      0|   0|   39|           1|          32|
    |p_Val2_i_i_i_i_fu_2124_p2      |     -    |      0|   0|   39|           1|          32|
    |tmp_116_cast_i_fu_1627_p2      |     -    |      0|   0|   54|           1|          47|
    |tmp_121_cast_i_op_fu_1104_p2   |     -    |      0|   0|   15|           3|           6|
    |tmp_128_i_fu_1781_p2           |     -    |      0|   0|   38|           5|          31|
    |tmp_138_i_fu_947_p2            |     -    |      0|   0|   19|           4|          12|
    |tmp_159_cast_i_op_fu_1321_p2   |     -    |      0|   0|   15|           3|           6|
    |tmp_171_i_i_i_i_fu_2045_p2     |     -    |      0|   0|   15|           7|           8|
    |tmp_63_i_fu_803_p2             |     -    |      0|   0|   19|           4|          12|
    |tmp_67_fu_1742_p2              |     -    |      0|   0|   15|           4|           6|
    |p_Result_34_fu_1343_p2         |    and   |      0|   0|   54|          54|          54|
    |p_Result_s_fu_1126_p2          |    and   |      0|   0|   54|          54|          54|
    |qb_assign_1_fu_1148_p2         |    and   |      0|   0|    2|           1|           1|
    |qb_assign_3_fu_1365_p2         |    and   |      0|   0|    2|           1|           1|
    |r_1_fu_1138_p2                 |    and   |      0|   0|    2|           1|           1|
    |r_2_fu_1355_p2                 |    and   |      0|   0|    2|           1|           1|
    |sel_tmp11_fu_1419_p2           |    and   |      0|   0|    2|           1|           1|
    |sel_tmp14_fu_1983_p2           |    and   |      0|   0|    2|           1|           1|
    |sel_tmp2_fu_1169_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp3_fu_1202_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp5_fu_1386_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp7_fu_1186_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp9_fu_1403_p2            |    and   |      0|   0|    2|           1|           1|
    |xs_sig_V_fu_1943_p2            |    and   |      0|   0|   23|          23|          23|
    |tmp_149_i_fu_1267_p2           |   ashr   |      0|   0|  162|          54|          54|
    |tmp_79_i_fu_1050_p2            |   ashr   |      0|   0|  162|          54|          54|
    |tmp_117_i_fu_1662_p3           |   cttz   |      0|  73|   71|          64|           0|
    |exitcond3_i_fu_692_p2          |   icmp   |      0|   0|   18|          18|          17|
    |exitcond4_i_fu_710_p2          |   icmp   |      0|   0|   11|           8|           8|
    |exitcond5_i_fu_2161_p2         |   icmp   |      0|   0|   13|          11|          11|
    |exitcond6_i_fu_2198_p2         |   icmp   |      0|   0|   11|           8|           8|
    |exitcond7_i_fu_1548_p2         |   icmp   |      0|   0|   11|           8|           8|
    |exitcond_i_fu_2301_p2          |   icmp   |      0|   0|   11|           7|           6|
    |grp_fu_687_p2                  |   icmp   |      0|   0|   18|          32|          32|
    |icmp1_fu_849_p2                |   icmp   |      0|   0|   11|           8|           1|
    |icmp2_fu_971_p2                |   icmp   |      0|   0|   11|           8|           1|
    |icmp3_fu_993_p2                |   icmp   |      0|   0|   11|           8|           1|
    |icmp4_fu_1710_p2               |   icmp   |      0|   0|   18|          26|           1|
    |icmp_fu_827_p2                 |   icmp   |      0|   0|   11|           8|           1|
    |tmp_104_i_fu_2251_p2           |   icmp   |      0|   0|   18|          32|          32|
    |tmp_111_i_fu_1613_p2           |   icmp   |      0|   0|   24|          48|           1|
    |tmp_122_i_fu_865_p2            |   icmp   |      0|   0|   13|          12|           6|
    |tmp_124_i_fu_1132_p2           |   icmp   |      0|   0|   29|          54|           1|
    |tmp_127_i_fu_2280_p2           |   icmp   |      0|   0|   18|          32|          32|
    |tmp_133_i_fu_923_p2            |   icmp   |      0|   0|   29|          63|           1|
    |tmp_134_i_fu_1816_p2           |   icmp   |      0|   0|   11|           8|           8|
    |tmp_136_i_fu_935_p2            |   icmp   |      0|   0|   13|          12|           4|
    |tmp_139_i_fu_1249_p2           |   icmp   |      0|   0|   13|          12|           4|
    |tmp_145_i_fu_1258_p2           |   icmp   |      0|   0|   13|          12|           6|
    |tmp_154_i_fu_977_p2            |   icmp   |      0|   0|   13|          12|           6|
    |tmp_160_i_fu_1009_p2           |   icmp   |      0|   0|   13|          12|           6|
    |tmp_162_i_fu_1349_p2           |   icmp   |      0|   0|   29|          54|           1|
    |tmp_164_i_i_i_fu_1887_p2       |   icmp   |      0|   0|   11|           8|           8|
    |tmp_58_i_fu_779_p2             |   icmp   |      0|   0|   29|          63|           1|
    |tmp_59_i_fu_1459_p2            |   icmp   |      0|   0|   18|          32|          32|
    |tmp_61_i_fu_791_p2             |   icmp   |      0|   0|   13|          12|           4|
    |tmp_64_fu_1720_p2              |   icmp   |      0|   0|   18|          31|           5|
    |tmp_64_i_fu_1032_p2            |   icmp   |      0|   0|   13|          12|           4|
    |tmp_67_i_fu_1513_p2            |   icmp   |      0|   0|   18|          32|          32|
    |tmp_68_i_fu_1041_p2            |   icmp   |      0|   0|   13|          12|           6|
    |tmp_72_i_fu_1538_p2            |   icmp   |      0|   0|   11|           8|           1|
    |tmp_77_i_fu_2226_p2            |   icmp   |      0|   0|   18|          32|          32|
    |tmp_84_i_fu_2317_p2            |   icmp   |      0|   0|   18|          32|          32|
    |tmp_87_i_fu_833_p2             |   icmp   |      0|   0|   13|          12|           6|
    |tmp_i_i_fu_2183_p2             |   icmp   |      0|   0|   18|          32|           7|
    |tmp_i_i_i_fu_1881_p2           |   icmp   |      0|   0|   11|           8|           7|
    |tmp_173_i_i_i_i_fu_2075_p2     |   lshr   |      0|   0|   66|          25|          25|
    |tmp_39_fu_1120_p2              |   lshr   |      0|   0|  162|           2|          54|
    |tmp_52_fu_1337_p2              |   lshr   |      0|   0|  162|           2|          54|
    |tmp_71_fu_1768_p2              |   lshr   |      0|   0|  152|          49|          49|
    |ap_block_state1                |    or    |      0|   0|    2|           1|           1|
    |lines_d1                       |    or    |      0|   0|   32|          32|          32|
    |or_cond1_fu_1432_p2            |    or    |      0|   0|    2|           1|           1|
    |or_cond_fu_1215_p2             |    or    |      0|   0|    2|           1|           1|
    |p_r_i_i_i1_i_fu_1143_p2        |    or    |      0|   0|    2|           1|           1|
    |p_r_i_i_i_i_fu_1360_p2         |    or    |      0|   0|    2|           1|           1|
    |sel_tmp13_demorgan_fu_1191_p2  |    or    |      0|   0|    2|           1|           1|
    |sel_tmp25_demorgan_fu_1392_p2  |    or    |      0|   0|    2|           1|           1|
    |sel_tmp32_demorgan_fu_1408_p2  |    or    |      0|   0|    2|           1|           1|
    |sel_tmp6_demorgan_fu_1175_p2   |    or    |      0|   0|    2|           1|           1|
    |man_V_5_fu_1021_p3             |  select  |      0|   0|   54|           1|          54|
    |man_V_fu_1238_p3               |  select  |      0|   0|   54|           1|          54|
    |msb_idx_1_fu_1692_p3           |  select  |      0|   0|   31|           1|           1|
    |newSel1_fu_1221_p3             |  select  |      0|   0|   16|           1|          16|
    |newSel3_fu_1424_p3             |  select  |      0|   0|   16|           1|          16|
    |newSel4_fu_1438_p3             |  select  |      0|   0|   16|           1|          16|
    |newSel_fu_1207_p3              |  select  |      0|   0|   16|           1|          16|
    |p_Val2_27_fu_1073_p3           |  select  |      0|   0|   16|           1|          16|
    |p_Val2_32_fu_1290_p3           |  select  |      0|   0|   16|           1|          16|
    |p_Val2_38_fu_1633_p3           |  select  |      0|   0|   47|           1|          47|
    |p_Val2_49_fu_2109_p3           |  select  |      0|   0|   32|           1|          32|
    |p_Val2_s_fu_2129_p3            |  select  |      0|   0|   32|           1|          32|
    |qb_1_fu_1315_p3                |  select  |      0|   0|    2|           1|           1|
    |qb_fu_1098_p3                  |  select  |      0|   0|    2|           1|           1|
    |sel_tmp38_v_fu_1967_p3         |  select  |      0|   0|   32|           1|          32|
    |sh_amt_1_fu_953_p3             |  select  |      0|   0|   12|           1|          12|
    |sh_amt_fu_809_p3               |  select  |      0|   0|   12|           1|          12|
    |sh_assign_1_fu_2055_p3         |  select  |      0|   0|    9|           1|           9|
    |storemerge1_i_fu_1060_p3       |  select  |      0|   0|    2|           1|           2|
    |storemerge_i_fu_1277_p3        |  select  |      0|   0|    2|           1|           2|
    |tabCos_V_d0                    |  select  |      0|   0|   16|           1|          16|
    |tabSin_V_d0                    |  select  |      0|   0|   16|           1|          16|
    |tmp32_V_3_fu_1796_p3           |  select  |      0|   0|   32|           1|          32|
    |tmp_20_fu_2382_p3              |  select  |      0|   0|   32|           1|          32|
    |tmp_37_fu_1109_p3              |  select  |      0|   0|    6|           1|           1|
    |tmp_50_fu_1326_p3              |  select  |      0|   0|    6|           1|           1|
    |tmp_68_fu_1748_p3              |  select  |      0|   0|   49|           1|          49|
    |tmp_69_fu_1756_p3              |  select  |      0|   0|    6|           1|           6|
    |tmp_89_i_fu_2395_p3            |  select  |      0|   0|   32|           1|          32|
    |tmp_cast_cast_fu_1824_p3       |  select  |      0|   0|    7|           1|           7|
    |total_fu_2189_p3               |  select  |      0|   0|   32|           1|           7|
    |x_assign_2_fu_1988_p3          |  select  |      0|   0|   32|           1|          32|
    |x_assign_fu_1860_p3            |  select  |      0|   0|   32|           1|           1|
    |tmp32_V_1_fu_1790_p2           |    shl   |      0|   0|   85|          32|          32|
    |tmp_152_i_fu_1284_p2           |    shl   |      0|   0|   35|          16|          16|
    |tmp_174_i_i_i_i_fu_2081_p2     |    shl   |      0|   0|  243|          79|          79|
    |tmp_82_i_fu_1067_p2            |    shl   |      0|   0|   35|          16|          16|
    |ap_enable_pp0                  |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_pp1                  |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_pp2                  |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_pp3                  |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|   0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1        |    xor   |      0|   0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1        |    xor   |      0|   0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1        |    xor   |      0|   0|    2|           2|           1|
    |sel_tmp10_fu_1413_p2           |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp13_fu_1978_p2           |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp1_fu_1164_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp4_fu_1381_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp6_fu_1180_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp8_fu_1397_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp_fu_1196_p2             |    xor   |      0|   0|    2|           1|           2|
    |tmp_167_i_i_i_fu_1937_p2       |    xor   |      0|   0|   23|          23|           2|
    +-------------------------------+----------+-------+----+-----+------------+------------+
    |Total                          |          |     11|  73| 4576|        2284|        2681|
    +-------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |accum_address0                     |  38|          7|   18|        126|
    |accum_address1                     |  21|          4|   18|         72|
    |accum_ce0                          |  15|          3|    1|          3|
    |accum_d0                           |  15|          3|   32|         96|
    |ap_NS_fsm                          |  93|         19|    1|         19|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter3            |   9|          2|    1|          2|
    |ap_phi_mux_i7_i_phi_fu_622_p4      |   9|          2|    7|         14|
    |ap_phi_mux_n3_i_phi_fu_565_p4      |   9|          2|    8|         16|
    |ap_phi_mux_n5_i_phi_fu_599_p4      |   9|          2|    8|         16|
    |ap_phi_mux_n_i_phi_fu_530_p4       |   9|          2|    8|         16|
    |ap_phi_mux_phi_mul1_phi_fu_610_p4  |   9|          2|   18|         36|
    |ap_phi_mux_phi_mul_phi_fu_576_p4   |   9|          2|   18|         36|
    |edge_cols_blk_n                    |   9|          2|    1|          2|
    |edge_rows_blk_n                    |   9|          2|    1|          2|
    |i7_i_reg_618                       |   9|          2|    7|         14|
    |i_i_reg_515                        |   9|          2|   18|         36|
    |i_op_assign_1_reg_538              |   9|          2|   31|         62|
    |i_op_assign_reg_549                |   9|          2|   31|         62|
    |lines_address0                     |  15|          3|    7|         21|
    |lines_d0                           |  15|          3|   32|         96|
    |n3_i_reg_561                       |   9|          2|    8|         16|
    |n5_i_reg_595                       |   9|          2|    8|         16|
    |n_i_reg_526                        |   9|          2|    8|         16|
    |phi_mul1_reg_606                   |   9|          2|   18|         36|
    |phi_mul_reg_572                    |   9|          2|   18|         36|
    |r4_i_reg_584                       |   9|          2|   11|         22|
    |sort_buf_address0                  |  27|          5|   18|         90|
    |sort_buf_ce0                       |  15|          3|    1|          3|
    |sort_buf_d0                        |  21|          4|   32|        128|
    |sort_buf_we0                       |  15|          3|    1|          3|
    |tabCos_V_address0                  |  15|          3|    8|         24|
    |tabSin_V_address0                  |  15|          3|    8|         24|
    |threshold_blk_n                    |   9|          2|    1|          2|
    |y_assign_fu_296                    |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 578|        120|  445|       1242|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |F2_1_reg_2610                               |  12|   0|   12|          0|
    |F2_reg_2542                                 |  12|   0|   12|          0|
    |OP1_V_4_cast_i_reg_2667                     |  31|   0|   47|         16|
    |OP1_V_cast_i_reg_2696                       |  31|   0|   47|         16|
    |accum_addr_6_reg_2835                       |  18|   0|   18|          0|
    |angle_reg_2502                              |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  18|   0|   18|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                     |   1|   0|    1|          0|
    |base_reg_2881                               |  18|   0|   18|          0|
    |base_reg_2881_pp2_iter1_reg                 |  18|   0|   18|          0|
    |cols_reg_2459                               |  32|   0|   32|          0|
    |exitcond4_i_reg_2483                        |   1|   0|    1|          0|
    |exitcond6_i_reg_2864                        |   1|   0|    1|          0|
    |exitcond7_i_reg_2701                        |   1|   0|    1|          0|
    |exitcond_i_reg_2942                         |   1|   0|    1|          0|
    |grp_HoughSortDescent_fu_659_ap_start_reg    |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_629_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_644_ap_start_reg  |   1|   0|    1|          0|
    |i7_i_reg_618                                |   7|   0|    7|          0|
    |i_1_reg_2657                                |  31|   0|   31|          0|
    |i_2_reg_2946                                |   7|   0|    7|          0|
    |i_i_reg_515                                 |  18|   0|   18|          0|
    |i_op_assign_1_reg_538                       |  31|   0|   31|          0|
    |i_op_assign_reg_549                         |  31|   0|   31|          0|
    |icmp1_reg_2571                              |   1|   0|    1|          0|
    |icmp2_reg_2629                              |   1|   0|    1|          0|
    |icmp3_reg_2639                              |   1|   0|    1|          0|
    |icmp4_reg_2767                              |   1|   0|    1|          0|
    |icmp_reg_2561                               |   1|   0|    1|          0|
    |idx_reg_2961                                |  32|   0|   32|          0|
    |idx_reg_2961_pp3_iter2_reg                  |  32|   0|   32|          0|
    |is_neg_reg_2746                             |   1|   0|    1|          0|
    |isneg_1_reg_2586                            |   1|   0|    1|          0|
    |isneg_reg_2518                              |   1|   0|    1|          0|
    |j_reg_2682                                  |  31|   0|   31|          0|
    |man_V_1_reg_2531                            |  54|   0|   54|          0|
    |man_V_3_reg_2599                            |  54|   0|   54|          0|
    |msb_idx_1_reg_2762                          |  31|   0|   31|          0|
    |msb_idx_reg_2757                            |  32|   0|   32|          0|
    |msb_idx_reg_2757_pp1_iter2_reg              |  32|   0|   32|          0|
    |mul_reg_2966                                |  65|   0|   65|          0|
    |n3_i_reg_561                                |   8|   0|    8|          0|
    |n5_i_reg_595                                |   8|   0|    8|          0|
    |n_1_reg_2705                                |   8|   0|    8|          0|
    |n_2_reg_2487                                |   8|   0|    8|          0|
    |n_i_reg_526                                 |   8|   0|    8|          0|
    |n_reg_2868                                  |   8|   0|    8|          0|
    |next_mul1_reg_2907                          |  18|   0|   18|          0|
    |next_mul_reg_2736                           |  18|   0|   18|          0|
    |p_Result_12_i_reg_2787                      |   8|   0|    8|          0|
    |p_Result_54_reg_2526                        |  52|   0|   54|          2|
    |p_Result_55_reg_2594                        |  52|   0|   54|          2|
    |p_Val2_35_reg_2725                          |  47|   0|   47|          0|
    |p_Val2_38_reg_2751                          |  47|   0|   47|          0|
    |p_Val2_47_reg_2824                          |  32|   0|   32|          0|
    |p_Val2_49_reg_2829                          |  32|   0|   32|          0|
    |phi_mul1_reg_606                            |  18|   0|   18|          0|
    |phi_mul_reg_572                             |  18|   0|   18|          0|
    |r3_i_reg_2720                               |  18|   0|   18|          0|
    |r4_i_reg_584                                |  11|   0|   11|          0|
    |r_reg_2844                                  |  11|   0|   11|          0|
    |rows_reg_2454                               |  32|   0|   32|          0|
    |sh_amt_1_reg_2622                           |  12|   0|   12|          0|
    |sh_amt_reg_2554                             |  12|   0|   12|          0|
    |t_V_6_reg_2797                              |  32|   0|   32|          0|
    |tabSin_V_load_reg_2731                      |  16|   0|   16|          0|
    |threshold_read_reg_2464                     |  32|   0|   32|          0|
    |tmp32_V_2_reg_2772                          |  32|   0|   32|          0|
    |tmp32_V_3_reg_2777                          |  32|   0|   32|          0|
    |tmp32_V_6_reg_2782                          |  32|   0|   32|          0|
    |tmp_104_i_reg_2921                          |   1|   0|    1|          0|
    |tmp_111_i_reg_2741                          |   1|   0|    1|          0|
    |tmp_115_i_reg_2930                          |   1|   0|    1|          0|
    |tmp_122_i_reg_2581                          |   1|   0|    1|          0|
    |tmp_133_i_reg_2604                          |   1|   0|    1|          0|
    |tmp_136_i_reg_2616                          |   1|   0|    1|          0|
    |tmp_154_i_reg_2634                          |   1|   0|    1|          0|
    |tmp_160_i_reg_2649                          |   1|   0|    1|          0|
    |tmp_164_i_i_i_reg_2809                      |   1|   0|    1|          0|
    |tmp_36_reg_2576                             |   6|   0|    6|          0|
    |tmp_49_reg_2644                             |   6|   0|    6|          0|
    |tmp_54_i_reg_2497                           |  32|   0|   32|          0|
    |tmp_58_i_reg_2536                           |   1|   0|    1|          0|
    |tmp_61_i_reg_2548                           |   1|   0|    1|          0|
    |tmp_74_cast_i_reg_2849                      |  12|   0|   18|          6|
    |tmp_75_i_reg_2873                           |  18|   0|   18|          0|
    |tmp_75_i_reg_2873_pp2_iter1_reg             |  18|   0|   18|          0|
    |tmp_77_i_reg_2898                           |   1|   0|    1|          0|
    |tmp_77_i_reg_2898_pp2_iter1_reg             |   1|   0|    1|          0|
    |tmp_80_reg_2971                             |   1|   0|    1|          0|
    |tmp_82_reg_2977                             |  22|   0|   22|          0|
    |tmp_83_reg_2982                             |  16|   0|   16|          0|
    |tmp_84_i_reg_2952                           |   1|   0|    1|          0|
    |tmp_86_i_reg_2912                           |   1|   0|    1|          0|
    |tmp_87_i_reg_2566                           |   1|   0|    1|          0|
    |tmp_91_i_reg_2987                           |  32|   0|   32|          0|
    |tmp_i_i_i_reg_2803                          |   1|   0|    1|          0|
    |tmp_s_reg_2662                              |  12|   0|   18|          6|
    |total_reg_2859                              |  32|   0|   32|          0|
    |v_assign_1_reg_2513                         |  32|   0|   32|          0|
    |v_assign_reg_2508                           |  32|   0|   32|          0|
    |val_reg_2891                                |  32|   0|   32|          0|
    |val_reg_2891_pp2_iter1_reg                  |  32|   0|   32|          0|
    |x_assign_reg_2792                           |  32|   0|   32|          0|
    |y_assign_fu_296                             |  32|   0|   32|          0|
    |exitcond4_i_reg_2483                        |  64|  32|    1|          0|
    |exitcond7_i_reg_2701                        |  64|  32|    1|          0|
    |i_2_reg_2946                                |  64|  32|    7|          0|
    |is_neg_reg_2746                             |  64|  32|    1|          0|
    |n_i_reg_526                                 |  64|  32|    8|          0|
    |r3_i_reg_2720                               |  64|  32|   18|          0|
    |tmp_111_i_reg_2741                          |  64|  32|    1|          0|
    |tmp_84_i_reg_2952                           |  64|  32|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |2342| 256| 1916|         48|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------+-----+-----+------------+--------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | HoughLinesStandard | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | HoughLinesStandard | return value |
|ap_start           |  in |    1| ap_ctrl_hs | HoughLinesStandard | return value |
|ap_done            | out |    1| ap_ctrl_hs | HoughLinesStandard | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | HoughLinesStandard | return value |
|ap_idle            | out |    1| ap_ctrl_hs | HoughLinesStandard | return value |
|ap_ready           | out |    1| ap_ctrl_hs | HoughLinesStandard | return value |
|edge_val_address0  | out |   17|  ap_memory |      edge_val      |     array    |
|edge_val_ce0       | out |    1|  ap_memory |      edge_val      |     array    |
|edge_val_q0        |  in |    8|  ap_memory |      edge_val      |     array    |
|edge_rows_dout     |  in |   32|   ap_fifo  |      edge_rows     |    pointer   |
|edge_rows_empty_n  |  in |    1|   ap_fifo  |      edge_rows     |    pointer   |
|edge_rows_read     | out |    1|   ap_fifo  |      edge_rows     |    pointer   |
|edge_cols_dout     |  in |   32|   ap_fifo  |      edge_cols     |    pointer   |
|edge_cols_empty_n  |  in |    1|   ap_fifo  |      edge_cols     |    pointer   |
|edge_cols_read     | out |    1|   ap_fifo  |      edge_cols     |    pointer   |
|threshold_dout     |  in |   32|   ap_fifo  |      threshold     |    pointer   |
|threshold_empty_n  |  in |    1|   ap_fifo  |      threshold     |    pointer   |
|threshold_read     | out |    1|   ap_fifo  |      threshold     |    pointer   |
|lines_address0     | out |    7|  ap_memory |        lines       |     array    |
|lines_ce0          | out |    1|  ap_memory |        lines       |     array    |
|lines_we0          | out |    1|  ap_memory |        lines       |     array    |
|lines_d0           | out |   32|  ap_memory |        lines       |     array    |
|lines_address1     | out |    7|  ap_memory |        lines       |     array    |
|lines_ce1          | out |    1|  ap_memory |        lines       |     array    |
|lines_we1          | out |    1|  ap_memory |        lines       |     array    |
|lines_d1           | out |   32|  ap_memory |        lines       |     array    |
+-------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14
  * Pipeline-1: initiation interval (II) = 2, depth = 11
  * Pipeline-2: initiation interval (II) = 3, depth = 6
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 4
  Pipeline-0 : II = 1, D = 14, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
  Pipeline-1 : II = 2, D = 11, States = { 21 22 23 24 25 26 27 28 29 30 31 }
  Pipeline-2 : II = 3, D = 6, States = { 34 35 36 37 38 39 }
  Pipeline-3 : II = 1, D = 4, States = { 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond3_i)
	3  / (exitcond3_i)
3 --> 
	17  / (exitcond4_i)
	4  / (!exitcond4_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	3  / true
17 --> 
	18  / true
18 --> 
	19  / (tmp_59_i)
	33  / (!tmp_59_i)
19 --> 
	20  / (tmp_67_i)
	18  / (!tmp_67_i)
20 --> 
	32  / (tmp_72_i)
	21  / (!tmp_72_i)
21 --> 
	32  / (exitcond7_i)
	22  / (!exitcond7_i)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	21  / true
32 --> 
	19  / true
33 --> 
	41  / (exitcond5_i)
	34  / (!exitcond5_i)
34 --> 
	40  / (exitcond6_i)
	35  / (!exitcond6_i)
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	34  / true
40 --> 
	33  / true
41 --> 
	42  / true
42 --> 
	46  / (exitcond_i)
	43  / (!exitcond_i)
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	42  / true
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 47 [1/1] (1.99ns)   --->   "%tabSin_V = alloca [180 x i16], align 2" [./hough.h:50]   --->   Operation 47 'alloca' 'tabSin_V' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_1 : Operation 48 [1/1] (1.99ns)   --->   "%tabCos_V = alloca [180 x i16], align 2" [./hough.h:51]   --->   Operation 48 'alloca' 'tabCos_V' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_1 : Operation 49 [1/1] (1.99ns)   --->   "%accum = alloca [204386 x i32], align 16" [./hough.h:52]   --->   Operation 49 'alloca' 'accum' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_1 : Operation 50 [1/1] (1.99ns)   --->   "%sort_buf = alloca [204386 x i32], align 16" [./hough.h:53]   --->   Operation 50 'alloca' 'sort_buf' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %threshold, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %edge_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %edge_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %edge_rows)"   --->   Operation 54 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %edge_cols)"   --->   Operation 55 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (2.26ns)   --->   "%threshold_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %threshold)"   --->   Operation 56 'read' 'threshold_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%lines_addr = getelementptr [100 x i32]* %lines, i64 0, i64 0"   --->   Operation 57 'getelementptr' 'lines_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.97ns)   --->   "br label %.preheader140.i" [./hough.h:60]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i_i = phi i18 [ %i, %0 ], [ 0, %entry ]"   --->   Operation 59 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.25ns)   --->   "%exitcond3_i = icmp eq i18 %i_i, -57758" [./hough.h:60]   --->   Operation 60 'icmp' 'exitcond3_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 204386, i64 204386, i64 204386)"   --->   Operation 61 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.28ns)   --->   "%i = add i18 %i_i, 1" [./hough.h:60]   --->   Operation 62 'add' 'i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond3_i, label %ap_fixed_base.1.exit.i.preheader, label %0" [./hough.h:60]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_i = zext i18 %i_i to i64" [./hough.h:61]   --->   Operation 64 'zext' 'tmp_i' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%accum_addr = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_i" [./hough.h:61]   --->   Operation 65 'getelementptr' 'accum_addr' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.99ns)   --->   "store i32 0, i32* %accum_addr, align 4" [./hough.h:61]   --->   Operation 66 'store' <Predicate = (!exitcond3_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sort_buf_addr = getelementptr inbounds [204386 x i32]* %sort_buf, i64 0, i64 %tmp_i" [./hough.h:62]   --->   Operation 67 'getelementptr' 'sort_buf_addr' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.99ns)   --->   "store i32 0, i32* %sort_buf_addr, align 4" [./hough.h:62]   --->   Operation 68 'store' <Predicate = (!exitcond3_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader140.i" [./hough.h:60]   --->   Operation 69 'br' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "br label %ap_fixed_base.1.exit.i" [./hough.h:68]   --->   Operation 70 'br' <Predicate = (exitcond3_i)> <Delay = 0.97>

State 3 <SV = 2> <Delay = 8.28>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%n_i = phi i8 [ %n_2, %_ifconv ], [ 0, %ap_fixed_base.1.exit.i.preheader ]"   --->   Operation 71 'phi' 'n_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.98ns)   --->   "%exitcond4_i = icmp eq i8 %n_i, -76" [./hough.h:68]   --->   Operation 72 'icmp' 'exitcond4_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 73 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.28ns)   --->   "%n_2 = add i8 %n_i, 1" [./hough.h:68]   --->   Operation 74 'add' 'n_2' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %exitcond4_i, label %._crit_edge141.i.preheader, label %_ifconv" [./hough.h:68]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%n_cast16_i = zext i8 %n_i to i32" [./hough.h:68]   --->   Operation 76 'zext' 'n_cast16_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (8.28ns)   --->   "%tmp_54_i = sitofp i32 %n_cast16_i to float" [./hough.h:70]   --->   Operation 77 'sitofp' 'tmp_54_i' <Predicate = (!exitcond4_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.28>
ST_4 : Operation 78 [1/2] (8.28ns)   --->   "%tmp_54_i = sitofp i32 %n_cast16_i to float" [./hough.h:70]   --->   Operation 78 'sitofp' 'tmp_54_i' <Predicate = (!exitcond4_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 79 [2/2] (7.30ns)   --->   "%angle = fmul float %tmp_54_i, 0x3F91DF46A0000000" [./hough.h:70]   --->   Operation 79 'fmul' 'angle' <Predicate = (!exitcond4_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 80 [1/2] (7.30ns)   --->   "%angle = fmul float %tmp_54_i, 0x3F91DF46A0000000" [./hough.h:70]   --->   Operation 80 'fmul' 'angle' <Predicate = (!exitcond4_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.63>
ST_7 : Operation 81 [8/8] (1.63ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:71]   --->   Operation 81 'call' 'v_assign' <Predicate = (!exitcond4_i)> <Delay = 1.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 82 [8/8] (1.63ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:72]   --->   Operation 82 'call' 'v_assign_1' <Predicate = (!exitcond4_i)> <Delay = 1.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.37>
ST_8 : Operation 83 [7/8] (8.37ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:71]   --->   Operation 83 'call' 'v_assign' <Predicate = (!exitcond4_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 84 [7/8] (8.37ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:72]   --->   Operation 84 'call' 'v_assign_1' <Predicate = (!exitcond4_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.37>
ST_9 : Operation 85 [6/8] (8.37ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:71]   --->   Operation 85 'call' 'v_assign' <Predicate = (!exitcond4_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 86 [6/8] (8.37ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:72]   --->   Operation 86 'call' 'v_assign_1' <Predicate = (!exitcond4_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.37>
ST_10 : Operation 87 [5/8] (8.37ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:71]   --->   Operation 87 'call' 'v_assign' <Predicate = (!exitcond4_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 88 [5/8] (8.37ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:72]   --->   Operation 88 'call' 'v_assign_1' <Predicate = (!exitcond4_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.37>
ST_11 : Operation 89 [4/8] (8.37ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:71]   --->   Operation 89 'call' 'v_assign' <Predicate = (!exitcond4_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 90 [4/8] (8.37ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:72]   --->   Operation 90 'call' 'v_assign_1' <Predicate = (!exitcond4_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.37>
ST_12 : Operation 91 [3/8] (8.37ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:71]   --->   Operation 91 'call' 'v_assign' <Predicate = (!exitcond4_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 92 [3/8] (8.37ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:72]   --->   Operation 92 'call' 'v_assign_1' <Predicate = (!exitcond4_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.37>
ST_13 : Operation 93 [2/8] (8.37ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:71]   --->   Operation 93 'call' 'v_assign' <Predicate = (!exitcond4_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 94 [2/8] (8.37ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:72]   --->   Operation 94 'call' 'v_assign_1' <Predicate = (!exitcond4_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.48>
ST_14 : Operation 95 [1/8] (7.48ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:71]   --->   Operation 95 'call' 'v_assign' <Predicate = (!exitcond4_i)> <Delay = 7.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 96 [1/8] (7.48ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:72]   --->   Operation 96 'call' 'v_assign_1' <Predicate = (!exitcond4_i)> <Delay = 7.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 6.73>
ST_15 : Operation 97 [1/1] (2.65ns)   --->   "%d_assign_3 = fpext float %v_assign to double" [./hough.h:71]   --->   Operation 97 'fpext' 'd_assign_3' <Predicate = (!exitcond4_i)> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign_3 to i64" [./hough.h:71]   --->   Operation 98 'bitcast' 'ireg_V' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %ireg_V to i63" [./hough.h:71]   --->   Operation 99 'trunc' 'tmp' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./hough.h:71]   --->   Operation 100 'bitselect' 'isneg' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./hough.h:71]   --->   Operation 101 'partselect' 'exp_tmp_V' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_56_i = zext i11 %exp_tmp_V to i12" [./hough.h:71]   --->   Operation 102 'zext' 'tmp_56_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i64 %ireg_V to i52" [./hough.h:71]   --->   Operation 103 'trunc' 'tmp_30' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_37_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_30)" [./hough.h:71]   --->   Operation 104 'bitconcatenate' 'tmp_37_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_54 = zext i53 %tmp_37_i to i54" [./hough.h:71]   --->   Operation 105 'zext' 'p_Result_54' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (1.67ns)   --->   "%man_V_1 = sub i54 0, %p_Result_54" [./hough.h:71]   --->   Operation 106 'sub' 'man_V_1' <Predicate = (!exitcond4_i)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (1.33ns)   --->   "%tmp_58_i = icmp eq i63 %tmp, 0" [./hough.h:71]   --->   Operation 107 'icmp' 'tmp_58_i' <Predicate = (!exitcond4_i)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_56_i" [./hough.h:71]   --->   Operation 108 'sub' 'F2' <Predicate = (!exitcond4_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 109 [1/1] (1.11ns)   --->   "%tmp_61_i = icmp sgt i12 %F2, 14" [./hough.h:71]   --->   Operation 109 'icmp' 'tmp_61_i' <Predicate = (!exitcond4_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [1/1] (1.26ns)   --->   "%tmp_62_i = add i12 -14, %F2" [./hough.h:71]   --->   Operation 110 'add' 'tmp_62_i' <Predicate = (!exitcond4_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [1/1] (1.26ns)   --->   "%tmp_63_i = sub i12 14, %F2" [./hough.h:71]   --->   Operation 111 'sub' 'tmp_63_i' <Predicate = (!exitcond4_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_61_i, i12 %tmp_62_i, i12 %tmp_63_i" [./hough.h:71]   --->   Operation 112 'select' 'sh_amt' <Predicate = (!exitcond4_i)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [./hough.h:71]   --->   Operation 113 'partselect' 'tmp_32' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.98ns)   --->   "%icmp = icmp eq i8 %tmp_32, 0" [./hough.h:71]   --->   Operation 114 'icmp' 'icmp' <Predicate = (!exitcond4_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (1.11ns)   --->   "%tmp_87_i = icmp sgt i12 %tmp_62_i, 54" [./hough.h:71]   --->   Operation 115 'icmp' 'tmp_87_i' <Predicate = (!exitcond4_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %F2, i32 4, i32 11)" [./hough.h:71]   --->   Operation 116 'partselect' 'tmp_35' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.98ns)   --->   "%icmp1 = icmp sgt i8 %tmp_35, 0" [./hough.h:71]   --->   Operation 117 'icmp' 'icmp1' <Predicate = (!exitcond4_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i12 %F2 to i6" [./hough.h:71]   --->   Operation 118 'trunc' 'tmp_36' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (1.26ns)   --->   "%tmp_121_i = add i12 -16, %F2" [./hough.h:71]   --->   Operation 119 'add' 'tmp_121_i' <Predicate = (!exitcond4_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (1.11ns)   --->   "%tmp_122_i = icmp sgt i12 %tmp_121_i, 53" [./hough.h:71]   --->   Operation 120 'icmp' 'tmp_122_i' <Predicate = (!exitcond4_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (2.65ns)   --->   "%d_assign = fpext float %v_assign_1 to double" [./hough.h:72]   --->   Operation 121 'fpext' 'd_assign' <Predicate = (!exitcond4_i)> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign to i64" [./hough.h:72]   --->   Operation 122 'bitcast' 'ireg_V_1' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i64 %ireg_V_1 to i63" [./hough.h:72]   --->   Operation 123 'trunc' 'tmp_41' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [./hough.h:72]   --->   Operation 124 'bitselect' 'isneg_1' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [./hough.h:72]   --->   Operation 125 'partselect' 'exp_tmp_V_1' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_131_i = zext i11 %exp_tmp_V_1 to i12" [./hough.h:72]   --->   Operation 126 'zext' 'tmp_131_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i64 %ireg_V_1 to i52" [./hough.h:72]   --->   Operation 127 'trunc' 'tmp_43' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_42_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_43)" [./hough.h:72]   --->   Operation 128 'bitconcatenate' 'tmp_42_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_55 = zext i53 %tmp_42_i to i54" [./hough.h:72]   --->   Operation 129 'zext' 'p_Result_55' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (1.67ns)   --->   "%man_V_3 = sub i54 0, %p_Result_55" [./hough.h:72]   --->   Operation 130 'sub' 'man_V_3' <Predicate = (!exitcond4_i)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (1.33ns)   --->   "%tmp_133_i = icmp eq i63 %tmp_41, 0" [./hough.h:72]   --->   Operation 131 'icmp' 'tmp_133_i' <Predicate = (!exitcond4_i)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (1.26ns)   --->   "%F2_1 = sub i12 1075, %tmp_131_i" [./hough.h:72]   --->   Operation 132 'sub' 'F2_1' <Predicate = (!exitcond4_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (1.11ns)   --->   "%tmp_136_i = icmp sgt i12 %F2_1, 14" [./hough.h:72]   --->   Operation 133 'icmp' 'tmp_136_i' <Predicate = (!exitcond4_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (1.26ns)   --->   "%tmp_137_i = add i12 -14, %F2_1" [./hough.h:72]   --->   Operation 134 'add' 'tmp_137_i' <Predicate = (!exitcond4_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (1.26ns)   --->   "%tmp_138_i = sub i12 14, %F2_1" [./hough.h:72]   --->   Operation 135 'sub' 'tmp_138_i' <Predicate = (!exitcond4_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.55ns)   --->   "%sh_amt_1 = select i1 %tmp_136_i, i12 %tmp_137_i, i12 %tmp_138_i" [./hough.h:72]   --->   Operation 136 'select' 'sh_amt_1' <Predicate = (!exitcond4_i)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_1, i32 4, i32 11)" [./hough.h:72]   --->   Operation 137 'partselect' 'tmp_45' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.98ns)   --->   "%icmp2 = icmp eq i8 %tmp_45, 0" [./hough.h:72]   --->   Operation 138 'icmp' 'icmp2' <Predicate = (!exitcond4_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (1.11ns)   --->   "%tmp_154_i = icmp sgt i12 %tmp_137_i, 54" [./hough.h:72]   --->   Operation 139 'icmp' 'tmp_154_i' <Predicate = (!exitcond4_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %F2_1, i32 4, i32 11)" [./hough.h:72]   --->   Operation 140 'partselect' 'tmp_48' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.98ns)   --->   "%icmp3 = icmp sgt i8 %tmp_48, 0" [./hough.h:72]   --->   Operation 141 'icmp' 'icmp3' <Predicate = (!exitcond4_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i12 %F2_1 to i6" [./hough.h:72]   --->   Operation 142 'trunc' 'tmp_49' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (1.26ns)   --->   "%tmp_159_i = add i12 -16, %F2_1" [./hough.h:72]   --->   Operation 143 'add' 'tmp_159_i' <Predicate = (!exitcond4_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (1.11ns)   --->   "%tmp_160_i = icmp sgt i12 %tmp_159_i, 53" [./hough.h:72]   --->   Operation 144 'icmp' 'tmp_160_i' <Predicate = (!exitcond4_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.43>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_i_173 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str25)" [./hough.h:68]   --->   Operation 145 'specregionbegin' 'tmp_i_173' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:69]   --->   Operation 146 'specpipeline' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_55_i = zext i8 %n_i to i64" [./hough.h:71]   --->   Operation 147 'zext' 'tmp_55_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.53ns)   --->   "%man_V_5 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_54" [./hough.h:71]   --->   Operation 148 'select' 'man_V_5' <Predicate = (!exitcond4_i)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%sh_amt_cast15_i = sext i12 %sh_amt to i16" [./hough.h:71]   --->   Operation 149 'sext' 'sh_amt_cast15_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%sh_amt_cast_i = sext i12 %sh_amt to i32" [./hough.h:71]   --->   Operation 150 'sext' 'sh_amt_cast_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (1.11ns)   --->   "%tmp_64_i = icmp eq i12 %F2, 14" [./hough.h:71]   --->   Operation 151 'icmp' 'tmp_64_i' <Predicate = (!exitcond4_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i54 %man_V_5 to i16" [./hough.h:71]   --->   Operation 152 'trunc' 'tmp_31' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (1.11ns)   --->   "%tmp_68_i = icmp ult i12 %sh_amt, 54" [./hough.h:71]   --->   Operation 153 'icmp' 'tmp_68_i' <Predicate = (!exitcond4_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%tmp_78_i = zext i32 %sh_amt_cast_i to i54" [./hough.h:71]   --->   Operation 154 'zext' 'tmp_78_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%tmp_79_i = ashr i54 %man_V_5, %tmp_78_i" [./hough.h:71]   --->   Operation 155 'ashr' 'tmp_79_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%tmp_33 = trunc i54 %tmp_79_i to i16" [./hough.h:71]   --->   Operation 156 'trunc' 'tmp_33' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%storemerge1_i = select i1 %isneg, i16 -1, i16 0" [./hough.h:71]   --->   Operation 157 'select' 'storemerge1_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%tmp_82_i = shl i16 %tmp_31, %sh_amt_cast15_i" [./hough.h:71]   --->   Operation 158 'shl' 'tmp_82_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_27 = select i1 %tmp_68_i, i16 %tmp_33, i16 %storemerge1_i" [./hough.h:71]   --->   Operation 159 'select' 'p_Val2_27' <Predicate = (!exitcond4_i)> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (1.26ns)   --->   "%tmp_105_i = add i12 -15, %F2" [./hough.h:71]   --->   Operation 160 'add' 'tmp_105_i' <Predicate = (!exitcond4_i & !tmp_87_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%tmp_105_cast_i = zext i12 %tmp_105_i to i32" [./hough.h:71]   --->   Operation 161 'zext' 'tmp_105_cast_i' <Predicate = (!exitcond4_i & !tmp_87_i)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_5, i32 %tmp_105_cast_i)" [./hough.h:71]   --->   Operation 162 'bitselect' 'tmp_34' <Predicate = (!exitcond4_i & !tmp_87_i)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%qb = select i1 %tmp_87_i, i1 %isneg, i1 %tmp_34" [./hough.h:71]   --->   Operation 163 'select' 'qb' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 164 [1/1] (1.18ns)   --->   "%tmp_121_cast_i_op = sub i6 5, %tmp_36" [./hough.h:71]   --->   Operation 164 'sub' 'tmp_121_cast_i_op' <Predicate = (!exitcond4_i & !tmp_122_i)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_124_i)   --->   "%tmp_37 = select i1 %tmp_122_i, i6 0, i6 %tmp_121_cast_i_op" [./hough.h:71]   --->   Operation 165 'select' 'tmp_37' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_124_i)   --->   "%tmp_38 = zext i6 %tmp_37 to i54" [./hough.h:71]   --->   Operation 166 'zext' 'tmp_38' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_124_i)   --->   "%tmp_39 = lshr i54 -1, %tmp_38" [./hough.h:71]   --->   Operation 167 'lshr' 'tmp_39' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_124_i)   --->   "%p_Result_s = and i54 %man_V_5, %tmp_39" [./hough.h:71]   --->   Operation 168 'and' 'p_Result_s' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_124_i = icmp ne i54 %p_Result_s, 0" [./hough.h:71]   --->   Operation 169 'icmp' 'tmp_124_i' <Predicate = (!exitcond4_i)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i1_i)   --->   "%r_1 = and i1 %icmp1, %tmp_124_i" [./hough.h:71]   --->   Operation 170 'and' 'r_1' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i1_i = or i1 %isneg, %r_1" [./hough.h:71]   --->   Operation 171 'or' 'p_r_i_i_i1_i' <Predicate = (!exitcond4_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%qb_assign_1 = and i1 %p_r_i_i_i1_i, %qb" [./hough.h:71]   --->   Operation 172 'and' 'qb_assign_1' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%tmp_126_i = zext i1 %qb_assign_1 to i16" [./hough.h:71]   --->   Operation 173 'zext' 'tmp_126_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_28 = add i16 %tmp_126_i, %p_Val2_27" [./hough.h:71]   --->   Operation 174 'add' 'p_Val2_28' <Predicate = (!exitcond4_i)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%sel_tmp1 = xor i1 %tmp_58_i, true" [./hough.h:71]   --->   Operation 175 'xor' 'sel_tmp1' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%sel_tmp2 = and i1 %tmp_64_i, %sel_tmp1" [./hough.h:71]   --->   Operation 176 'and' 'sel_tmp2' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_58_i, %tmp_64_i" [./hough.h:71]   --->   Operation 177 'or' 'sel_tmp6_demorgan' <Predicate = (!exitcond4_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./hough.h:71]   --->   Operation 178 'xor' 'sel_tmp6' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp7 = and i1 %tmp_61_i, %sel_tmp6" [./hough.h:71]   --->   Operation 179 'and' 'sel_tmp7' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_61_i" [./hough.h:71]   --->   Operation 180 'or' 'sel_tmp13_demorgan' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp = xor i1 %sel_tmp13_demorgan, true" [./hough.h:71]   --->   Operation 181 'xor' 'sel_tmp' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %icmp, %sel_tmp" [./hough.h:71]   --->   Operation 182 'and' 'sel_tmp3' <Predicate = (!exitcond4_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%newSel = select i1 %sel_tmp3, i16 %tmp_82_i, i16 %p_Val2_28" [./hough.h:71]   --->   Operation 183 'select' 'newSel' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp3, %sel_tmp7" [./hough.h:71]   --->   Operation 184 'or' 'or_cond' <Predicate = (!exitcond4_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp2, i16 %tmp_31, i16 0" [./hough.h:71]   --->   Operation 185 'select' 'newSel1' <Predicate = (!exitcond4_i)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (1.89ns) (out node of the LUT)   --->   "%p_Val2_29 = select i1 %or_cond, i16 %newSel, i16 %newSel1" [./hough.h:71]   --->   Operation 186 'select' 'p_Val2_29' <Predicate = (!exitcond4_i)> <Delay = 1.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%tabSin_V_addr_1 = getelementptr [180 x i16]* %tabSin_V, i64 0, i64 %tmp_55_i" [./hough.h:71]   --->   Operation 187 'getelementptr' 'tabSin_V_addr_1' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (1.99ns)   --->   "store i16 %p_Val2_29, i16* %tabSin_V_addr_1, align 2" [./hough.h:71]   --->   Operation 188 'store' <Predicate = (!exitcond4_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_16 : Operation 189 [1/1] (0.53ns)   --->   "%man_V = select i1 %isneg_1, i54 %man_V_3, i54 %p_Result_55" [./hough.h:72]   --->   Operation 189 'select' 'man_V' <Predicate = (!exitcond4_i)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%sh_amt_1_cast14_i = sext i12 %sh_amt_1 to i16" [./hough.h:72]   --->   Operation 190 'sext' 'sh_amt_1_cast14_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%sh_amt_1_cast_i = sext i12 %sh_amt_1 to i32" [./hough.h:72]   --->   Operation 191 'sext' 'sh_amt_1_cast_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (1.11ns)   --->   "%tmp_139_i = icmp eq i12 %F2_1, 14" [./hough.h:72]   --->   Operation 192 'icmp' 'tmp_139_i' <Predicate = (!exitcond4_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i54 %man_V to i16" [./hough.h:72]   --->   Operation 193 'trunc' 'tmp_44' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (1.11ns)   --->   "%tmp_145_i = icmp ult i12 %sh_amt_1, 54" [./hough.h:72]   --->   Operation 194 'icmp' 'tmp_145_i' <Predicate = (!exitcond4_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%tmp_148_i = zext i32 %sh_amt_1_cast_i to i54" [./hough.h:72]   --->   Operation 195 'zext' 'tmp_148_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%tmp_149_i = ashr i54 %man_V, %tmp_148_i" [./hough.h:72]   --->   Operation 196 'ashr' 'tmp_149_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%tmp_46 = trunc i54 %tmp_149_i to i16" [./hough.h:72]   --->   Operation 197 'trunc' 'tmp_46' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%storemerge_i = select i1 %isneg_1, i16 -1, i16 0" [./hough.h:72]   --->   Operation 198 'select' 'storemerge_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%tmp_152_i = shl i16 %tmp_44, %sh_amt_1_cast14_i" [./hough.h:72]   --->   Operation 199 'shl' 'tmp_152_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_32 = select i1 %tmp_145_i, i16 %tmp_46, i16 %storemerge_i" [./hough.h:72]   --->   Operation 200 'select' 'p_Val2_32' <Predicate = (!exitcond4_i)> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (1.26ns)   --->   "%tmp_155_i = add i12 -15, %F2_1" [./hough.h:72]   --->   Operation 201 'add' 'tmp_155_i' <Predicate = (!exitcond4_i & !tmp_154_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%tmp_155_cast_i = zext i12 %tmp_155_i to i32" [./hough.h:72]   --->   Operation 202 'zext' 'tmp_155_cast_i' <Predicate = (!exitcond4_i & !tmp_154_i)> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V, i32 %tmp_155_cast_i)" [./hough.h:72]   --->   Operation 203 'bitselect' 'tmp_47' <Predicate = (!exitcond4_i & !tmp_154_i)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%qb_1 = select i1 %tmp_154_i, i1 %isneg_1, i1 %tmp_47" [./hough.h:72]   --->   Operation 204 'select' 'qb_1' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (1.18ns)   --->   "%tmp_159_cast_i_op = sub i6 5, %tmp_49" [./hough.h:72]   --->   Operation 205 'sub' 'tmp_159_cast_i_op' <Predicate = (!exitcond4_i & !tmp_160_i)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node tmp_162_i)   --->   "%tmp_50 = select i1 %tmp_160_i, i6 0, i6 %tmp_159_cast_i_op" [./hough.h:72]   --->   Operation 206 'select' 'tmp_50' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node tmp_162_i)   --->   "%tmp_51 = zext i6 %tmp_50 to i54" [./hough.h:72]   --->   Operation 207 'zext' 'tmp_51' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node tmp_162_i)   --->   "%tmp_52 = lshr i54 -1, %tmp_51" [./hough.h:72]   --->   Operation 208 'lshr' 'tmp_52' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node tmp_162_i)   --->   "%p_Result_34 = and i54 %man_V, %tmp_52" [./hough.h:72]   --->   Operation 209 'and' 'p_Result_34' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_162_i = icmp ne i54 %p_Result_34, 0" [./hough.h:72]   --->   Operation 210 'icmp' 'tmp_162_i' <Predicate = (!exitcond4_i)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_i)   --->   "%r_2 = and i1 %icmp3, %tmp_162_i" [./hough.h:72]   --->   Operation 211 'and' 'r_2' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_i = or i1 %isneg_1, %r_2" [./hough.h:72]   --->   Operation 212 'or' 'p_r_i_i_i_i' <Predicate = (!exitcond4_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%qb_assign_3 = and i1 %p_r_i_i_i_i, %qb_1" [./hough.h:72]   --->   Operation 213 'and' 'qb_assign_3' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%tmp_163_i = zext i1 %qb_assign_3 to i16" [./hough.h:72]   --->   Operation 214 'zext' 'tmp_163_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_33 = add i16 %tmp_163_i, %p_Val2_32" [./hough.h:72]   --->   Operation 215 'add' 'p_Val2_33' <Predicate = (!exitcond4_i)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%sel_tmp4 = xor i1 %tmp_133_i, true" [./hough.h:72]   --->   Operation 216 'xor' 'sel_tmp4' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%sel_tmp5 = and i1 %tmp_139_i, %sel_tmp4" [./hough.h:72]   --->   Operation 217 'and' 'sel_tmp5' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (0.46ns)   --->   "%sel_tmp25_demorgan = or i1 %tmp_133_i, %tmp_139_i" [./hough.h:72]   --->   Operation 218 'or' 'sel_tmp25_demorgan' <Predicate = (!exitcond4_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_cond1)   --->   "%sel_tmp8 = xor i1 %sel_tmp25_demorgan, true" [./hough.h:72]   --->   Operation 219 'xor' 'sel_tmp8' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_cond1)   --->   "%sel_tmp9 = and i1 %tmp_136_i, %sel_tmp8" [./hough.h:72]   --->   Operation 220 'and' 'sel_tmp9' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp32_demorgan = or i1 %sel_tmp25_demorgan, %tmp_136_i" [./hough.h:72]   --->   Operation 221 'or' 'sel_tmp32_demorgan' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = xor i1 %sel_tmp32_demorgan, true" [./hough.h:72]   --->   Operation 222 'xor' 'sel_tmp10' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 223 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %icmp2, %sel_tmp10" [./hough.h:72]   --->   Operation 223 'and' 'sel_tmp11' <Predicate = (!exitcond4_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%newSel3 = select i1 %sel_tmp11, i16 %tmp_152_i, i16 %p_Val2_33" [./hough.h:72]   --->   Operation 224 'select' 'newSel3' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 225 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond1 = or i1 %sel_tmp11, %sel_tmp9" [./hough.h:72]   --->   Operation 225 'or' 'or_cond1' <Predicate = (!exitcond4_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 226 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel4 = select i1 %sel_tmp5, i16 %tmp_44, i16 0" [./hough.h:72]   --->   Operation 226 'select' 'newSel4' <Predicate = (!exitcond4_i)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 227 [1/1] (1.89ns) (out node of the LUT)   --->   "%p_Val2_34 = select i1 %or_cond1, i16 %newSel3, i16 %newSel4" [./hough.h:72]   --->   Operation 227 'select' 'p_Val2_34' <Predicate = (!exitcond4_i)> <Delay = 1.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%tabCos_V_addr_1 = getelementptr [180 x i16]* %tabCos_V, i64 0, i64 %tmp_55_i" [./hough.h:72]   --->   Operation 228 'getelementptr' 'tabCos_V_addr_1' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (1.99ns)   --->   "store i16 %p_Val2_34, i16* %tabCos_V_addr_1, align 2" [./hough.h:72]   --->   Operation 229 'store' <Predicate = (!exitcond4_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str25, i32 %tmp_i_173)" [./hough.h:73]   --->   Operation 230 'specregionend' 'empty' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.1.exit.i" [./hough.h:68]   --->   Operation 231 'br' <Predicate = (!exitcond4_i)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 0.97>
ST_17 : Operation 232 [1/1] (0.97ns)   --->   "br label %._crit_edge141.i" [./hough.h:80]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.97>

State 18 <SV = 4> <Delay = 1.82>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i31 [ %i_1, %._crit_edge141.i.loopexit ], [ 0, %._crit_edge141.i.preheader ]"   --->   Operation 233 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%i_op_assign_1_cast_i = zext i31 %i_op_assign_1 to i32" [./hough.h:80]   --->   Operation 234 'zext' 'i_op_assign_1_cast_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (1.31ns)   --->   "%tmp_59_i = icmp slt i32 %i_op_assign_1_cast_i, %rows" [./hough.h:80]   --->   Operation 235 'icmp' 'tmp_59_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 240, i64 0)"   --->   Operation 236 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (1.55ns)   --->   "%i_1 = add i31 %i_op_assign_1, 1" [./hough.h:80]   --->   Operation 237 'add' 'i_1' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %tmp_59_i, label %.preheader139.preheader.i, label %.preheader137.i.preheader" [./hough.h:80]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i31 %i_op_assign_1 to i10" [./hough.h:80]   --->   Operation 239 'trunc' 'tmp_54' <Predicate = (tmp_59_i)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%p_shl_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_54, i8 0)" [./hough.h:80]   --->   Operation 240 'bitconcatenate' 'p_shl_cast' <Predicate = (tmp_59_i)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i31 %i_op_assign_1 to i12" [./hough.h:80]   --->   Operation 241 'trunc' 'tmp_55' <Predicate = (tmp_59_i)> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_55, i6 0)" [./hough.h:83]   --->   Operation 242 'bitconcatenate' 'p_shl1_cast' <Predicate = (tmp_59_i)> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (1.28ns)   --->   "%tmp_s = add i18 %p_shl_cast, %p_shl1_cast" [./hough.h:83]   --->   Operation 243 'add' 'tmp_s' <Predicate = (tmp_59_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%OP1_V_4_cast_i = zext i31 %i_op_assign_1 to i47" [./hough.h:81]   --->   Operation 244 'zext' 'OP1_V_4_cast_i' <Predicate = (tmp_59_i)> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.97ns)   --->   "br label %.preheader139.i" [./hough.h:81]   --->   Operation 245 'br' <Predicate = (tmp_59_i)> <Delay = 0.97>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%y_assign = alloca i32"   --->   Operation 246 'alloca' 'y_assign' <Predicate = (!tmp_59_i)> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.97ns)   --->   "store i32 0, i32* %y_assign"   --->   Operation 247 'store' <Predicate = (!tmp_59_i)> <Delay = 0.97>
ST_18 : Operation 248 [1/1] (0.97ns)   --->   "br label %.preheader137.i" [./hough.h:97]   --->   Operation 248 'br' <Predicate = (!tmp_59_i)> <Delay = 0.97>

State 19 <SV = 5> <Delay = 3.28>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%i_op_assign = phi i31 [ %j, %.loopexit.i ], [ 0, %.preheader139.preheader.i ]"   --->   Operation 249 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%i_op_assign_cast_i = zext i31 %i_op_assign to i32" [./hough.h:81]   --->   Operation 250 'zext' 'i_op_assign_cast_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (1.31ns)   --->   "%tmp_67_i = icmp slt i32 %i_op_assign_cast_i, %cols" [./hough.h:81]   --->   Operation 251 'icmp' 'tmp_67_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 320, i64 0)"   --->   Operation 252 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 253 [1/1] (1.55ns)   --->   "%j = add i31 %i_op_assign, 1" [./hough.h:81]   --->   Operation 253 'add' 'j' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %tmp_67_i, label %1, label %._crit_edge141.i.loopexit" [./hough.h:81]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i31 %i_op_assign to i18" [./hough.h:83]   --->   Operation 255 'trunc' 'tmp_56' <Predicate = (tmp_67_i)> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (1.28ns)   --->   "%tmp_15 = add i18 %tmp_s, %tmp_56" [./hough.h:83]   --->   Operation 256 'add' 'tmp_15' <Predicate = (tmp_67_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i18 %tmp_15 to i64" [./hough.h:83]   --->   Operation 257 'zext' 'tmp_21_cast' <Predicate = (tmp_67_i)> <Delay = 0.00>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%edge_val_addr = getelementptr [76800 x i8]* %edge_val, i64 0, i64 %tmp_21_cast" [./hough.h:83]   --->   Operation 258 'getelementptr' 'edge_val_addr' <Predicate = (tmp_67_i)> <Delay = 0.00>
ST_19 : Operation 259 [2/2] (1.99ns)   --->   "%edge_val_load = load i8* %edge_val_addr, align 1" [./hough.h:83]   --->   Operation 259 'load' 'edge_val_load' <Predicate = (tmp_67_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "br label %._crit_edge141.i"   --->   Operation 260 'br' <Predicate = (!tmp_67_i)> <Delay = 0.00>

State 20 <SV = 6> <Delay = 3.49>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_38_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str27)" [./hough.h:81]   --->   Operation 261 'specregionbegin' 'tmp_38_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 262 [1/2] (1.99ns)   --->   "%edge_val_load = load i8* %edge_val_addr, align 1" [./hough.h:83]   --->   Operation 262 'load' 'edge_val_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_20 : Operation 263 [1/1] (0.98ns)   --->   "%tmp_72_i = icmp eq i8 %edge_val_load, 0" [./hough.h:83]   --->   Operation 263 'icmp' 'tmp_72_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "br i1 %tmp_72_i, label %.loopexit.i, label %.preheader138.preheader.i" [./hough.h:83]   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%OP1_V_cast_i = zext i31 %i_op_assign to i47" [./hough.h:84]   --->   Operation 265 'zext' 'OP1_V_cast_i' <Predicate = (!tmp_72_i)> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (0.97ns)   --->   "br label %.preheader138.i" [./hough.h:84]   --->   Operation 266 'br' <Predicate = (!tmp_72_i)> <Delay = 0.97>

State 21 <SV = 7> <Delay = 1.99>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "%n3_i = phi i8 [ %n_1, %_ifconv35 ], [ 0, %.preheader138.preheader.i ]"   --->   Operation 267 'phi' 'n3_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (0.00ns)   --->   "%phi_mul = phi i18 [ %next_mul, %_ifconv35 ], [ 0, %.preheader138.preheader.i ]"   --->   Operation 268 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 269 [1/1] (0.98ns)   --->   "%exitcond7_i = icmp eq i8 %n3_i, -76" [./hough.h:84]   --->   Operation 269 'icmp' 'exitcond7_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 270 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (1.28ns)   --->   "%n_1 = add i8 %n3_i, 1" [./hough.h:84]   --->   Operation 271 'add' 'n_1' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "br i1 %exitcond7_i, label %.loopexit.i.loopexit, label %_ifconv35" [./hough.h:84]   --->   Operation 272 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_108_i = zext i8 %n3_i to i64" [./hough.h:86]   --->   Operation 273 'zext' 'tmp_108_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_21 : Operation 274 [1/1] (0.00ns)   --->   "%tabCos_V_addr = getelementptr [180 x i16]* %tabCos_V, i64 0, i64 %tmp_108_i" [./hough.h:86]   --->   Operation 274 'getelementptr' 'tabCos_V_addr' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_21 : Operation 275 [2/2] (1.99ns)   --->   "%tabCos_V_load = load i16* %tabCos_V_addr, align 2" [./hough.h:86]   --->   Operation 275 'load' 'tabCos_V_load' <Predicate = (!exitcond7_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%tabSin_V_addr = getelementptr [180 x i16]* %tabSin_V, i64 0, i64 %tmp_108_i" [./hough.h:86]   --->   Operation 276 'getelementptr' 'tabSin_V_addr' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_21 : Operation 277 [2/2] (1.99ns)   --->   "%tabSin_V_load = load i16* %tabSin_V_addr, align 2" [./hough.h:86]   --->   Operation 277 'load' 'tabSin_V_load' <Predicate = (!exitcond7_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_21 : Operation 278 [1/1] (1.28ns)   --->   "%r3_i = add i18 1684, %phi_mul" [./hough.h:88]   --->   Operation 278 'add' 'r3_i' <Predicate = (!exitcond7_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 8> <Delay = 6.84>
ST_22 : Operation 279 [1/2] (1.99ns)   --->   "%tabCos_V_load = load i16* %tabCos_V_addr, align 2" [./hough.h:86]   --->   Operation 279 'load' 'tabCos_V_load' <Predicate = (!exitcond7_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%OP2_V_cast_i = sext i16 %tabCos_V_load to i47" [./hough.h:86]   --->   Operation 280 'sext' 'OP2_V_cast_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (4.85ns)   --->   "%p_Val2_35 = mul i47 %OP1_V_cast_i, %OP2_V_cast_i" [./hough.h:86]   --->   Operation 281 'mul' 'p_Val2_35' <Predicate = (!exitcond7_i)> <Delay = 4.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 282 [1/2] (1.99ns)   --->   "%tabSin_V_load = load i16* %tabSin_V_addr, align 2" [./hough.h:86]   --->   Operation 282 'load' 'tabSin_V_load' <Predicate = (!exitcond7_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_22 : Operation 283 [1/1] (1.28ns)   --->   "%next_mul = add i18 1123, %phi_mul"   --->   Operation 283 'add' 'next_mul' <Predicate = (!exitcond7_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 9> <Delay = 8.68>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "%p_Val2_6_cast_i = sext i47 %p_Val2_35 to i48" [./hough.h:86]   --->   Operation 284 'sext' 'p_Val2_6_cast_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_23 : Operation 285 [1/1] (0.00ns)   --->   "%OP2_V_4_cast_i = sext i16 %tabSin_V_load to i47" [./hough.h:86]   --->   Operation 285 'sext' 'OP2_V_4_cast_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_23 : Operation 286 [1/1] (4.85ns)   --->   "%p_Val2_4 = mul i47 %OP1_V_4_cast_i, %OP2_V_4_cast_i" [./hough.h:86]   --->   Operation 286 'mul' 'p_Val2_4' <Predicate = (!exitcond7_i)> <Delay = 4.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "%p_Val2_7_cast_i = sext i47 %p_Val2_4 to i48" [./hough.h:86]   --->   Operation 287 'sext' 'p_Val2_7_cast_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_23 : Operation 288 [1/1] (1.65ns)   --->   "%p_Val2_36 = add i48 %p_Val2_6_cast_i, %p_Val2_7_cast_i" [./hough.h:86]   --->   Operation 288 'add' 'p_Val2_36' <Predicate = (!exitcond7_i)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 289 [1/1] (1.65ns)   --->   "%p_Val2_8_cast11_i = add i47 %p_Val2_4, %p_Val2_35" [./hough.h:86]   --->   Operation 289 'add' 'p_Val2_8_cast11_i' <Predicate = (!exitcond7_i)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 290 [1/1] (1.38ns)   --->   "%tmp_111_i = icmp eq i48 %p_Val2_36, 0" [./hough.h:86]   --->   Operation 290 'icmp' 'tmp_111_i' <Predicate = (!exitcond7_i)> <Delay = 1.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_36, i32 47)" [./hough.h:86]   --->   Operation 291 'bitselect' 'is_neg' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (1.65ns)   --->   "%tmp_116_cast_i = sub i47 0, %p_Val2_8_cast11_i" [./hough.h:86]   --->   Operation 292 'sub' 'tmp_116_cast_i' <Predicate = (!exitcond7_i)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 293 [1/1] (0.52ns)   --->   "%p_Val2_38 = select i1 %is_neg, i47 %tmp_116_cast_i, i47 %p_Val2_8_cast11_i" [./hough.h:86]   --->   Operation 293 'select' 'p_Val2_38' <Predicate = (!exitcond7_i)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 10> <Delay = 7.48>
ST_24 : Operation 294 [1/1] (0.00ns)   --->   "%p_Val2_12_cast_i = zext i47 %p_Val2_38 to i49" [./hough.h:86]   --->   Operation 294 'zext' 'p_Val2_12_cast_i' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_24 : Operation 295 [1/1] (0.00ns)   --->   "%p_Result_56 = call i49 @llvm.part.select.i49(i49 %p_Val2_12_cast_i, i32 48, i32 0) nounwind" [./hough.h:86]   --->   Operation 295 'partselect' 'p_Result_56' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_24 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_57 = call i64 @_ssdm_op_BitConcatenate.i64.i15.i49(i15 -1, i49 %p_Result_56)" [./hough.h:86]   --->   Operation 296 'bitconcatenate' 'p_Result_57' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_24 : Operation 297 [1/1] (2.00ns)   --->   "%tmp_117_i = call i64 @llvm.cttz.i64(i64 %p_Result_57, i1 true) nounwind" [./hough.h:86]   --->   Operation 297 'cttz' 'tmp_117_i' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 2.00> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 298 [1/1] (0.00ns)   --->   "%num_zeros = trunc i64 %tmp_117_i to i32" [./hough.h:86]   --->   Operation 298 'trunc' 'num_zeros' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_24 : Operation 299 [1/1] (1.57ns)   --->   "%msb_idx = sub nsw i32 48, %num_zeros" [./hough.h:86]   --->   Operation 299 'sub' 'msb_idx' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i32 %msb_idx to i31" [./hough.h:86]   --->   Operation 300 'trunc' 'tmp_59' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)" [./hough.h:86]   --->   Operation 301 'bitselect' 'tmp_60' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (0.44ns)   --->   "%msb_idx_1 = select i1 %tmp_60, i31 0, i31 %tmp_59" [./hough.h:86]   --->   Operation 302 'select' 'msb_idx_1' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_61 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_1, i32 5, i32 30)" [./hough.h:86]   --->   Operation 303 'partselect' 'tmp_61' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (1.28ns)   --->   "%icmp4 = icmp eq i26 %tmp_61, 0" [./hough.h:86]   --->   Operation 304 'icmp' 'icmp4' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i31 %msb_idx_1 to i6" [./hough.h:86]   --->   Operation 305 'trunc' 'tmp_63' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_24 : Operation 306 [1/1] (1.30ns)   --->   "%tmp_64 = icmp ult i31 %msb_idx_1, 31" [./hough.h:86]   --->   Operation 306 'icmp' 'tmp_64' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 307 [1/1] (1.18ns)   --->   "%tmp_65 = add i6 -31, %tmp_63" [./hough.h:86]   --->   Operation 307 'add' 'tmp_65' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_2)   --->   "%tmp_66 = call i49 @llvm.part.select.i49(i49 %p_Val2_12_cast_i, i32 48, i32 0)" [./hough.h:86]   --->   Operation 308 'partselect' 'tmp_66' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_24 : Operation 309 [1/1] (1.18ns)   --->   "%tmp_67 = sub i6 15, %tmp_63" [./hough.h:86]   --->   Operation 309 'sub' 'tmp_67' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_2)   --->   "%tmp_68 = select i1 %tmp_64, i49 %tmp_66, i49 %p_Val2_12_cast_i" [./hough.h:86]   --->   Operation 310 'select' 'tmp_68' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_2)   --->   "%tmp_69 = select i1 %tmp_64, i6 %tmp_67, i6 %tmp_65" [./hough.h:86]   --->   Operation 311 'select' 'tmp_69' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_2)   --->   "%tmp_70 = zext i6 %tmp_69 to i49" [./hough.h:86]   --->   Operation 312 'zext' 'tmp_70' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_2)   --->   "%tmp_71 = lshr i49 %tmp_68, %tmp_70" [./hough.h:86]   --->   Operation 313 'lshr' 'tmp_71' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 314 [1/1] (2.14ns) (out node of the LUT)   --->   "%tmp32_V_2 = trunc i49 %tmp_71 to i32" [./hough.h:86]   --->   Operation 314 'trunc' 'tmp32_V_2' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 2.14>

State 25 <SV = 11> <Delay = 3.34>
ST_25 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp32_V = trunc i47 %p_Val2_38 to i32" [./hough.h:86]   --->   Operation 315 'trunc' 'tmp32_V' <Predicate = (!exitcond7_i & icmp4 & !tmp_111_i)> <Delay = 0.00>
ST_25 : Operation 316 [1/1] (1.55ns)   --->   "%tmp_128_i = sub i31 31, %msb_idx_1" [./hough.h:86]   --->   Operation 316 'sub' 'tmp_128_i' <Predicate = (!exitcond7_i & icmp4 & !tmp_111_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp_128_cast_i = zext i31 %tmp_128_i to i32" [./hough.h:86]   --->   Operation 317 'zext' 'tmp_128_cast_i' <Predicate = (!exitcond7_i & icmp4 & !tmp_111_i)> <Delay = 0.00>
ST_25 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp32_V_1 = shl i32 %tmp32_V, %tmp_128_cast_i" [./hough.h:86]   --->   Operation 318 'shl' 'tmp32_V_1' <Predicate = (!exitcond7_i & icmp4 & !tmp_111_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 319 [1/1] (1.79ns) (out node of the LUT)   --->   "%tmp32_V_3 = select i1 %icmp4, i32 %tmp32_V_1, i32 %tmp32_V_2" [./hough.h:86]   --->   Operation 319 'select' 'tmp32_V_3' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 12> <Delay = 8.28>
ST_26 : Operation 320 [2/2] (8.28ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [./hough.h:86]   --->   Operation 320 'uitofp' 'f_1' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 13> <Delay = 8.28>
ST_27 : Operation 321 [1/2] (8.28ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [./hough.h:86]   --->   Operation 321 'uitofp' 'f_1' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 322 [1/1] (0.00ns)   --->   "%tmp32_V_6 = bitcast float %f_1 to i32" [./hough.h:86]   --->   Operation 322 'bitcast' 'tmp32_V_6' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_27 : Operation 323 [1/1] (0.00ns)   --->   "%p_Result_12_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_6, i32 23, i32 30)" [./hough.h:86]   --->   Operation 323 'partselect' 'p_Result_12_i' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>

State 28 <SV = 14> <Delay = 4.72>
ST_28 : Operation 324 [1/1] (0.98ns)   --->   "%tmp_134_i = icmp ne i8 %p_Result_12_i, -98" [./hough.h:86]   --->   Operation 324 'icmp' 'tmp_134_i' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc_i)   --->   "%tmp_73 = trunc i32 %msb_idx to i8" [./hough.h:86]   --->   Operation 325 'trunc' 'tmp_73' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_28 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc_i)   --->   "%tmp_cast_cast = select i1 %tmp_134_i, i8 114, i8 113" [./hough.h:86]   --->   Operation 326 'select' 'tmp_cast_cast' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 327 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_4_trunc_i = add i8 %tmp_cast_cast, %tmp_73" [./hough.h:86]   --->   Operation 327 'add' 'p_Repl2_4_trunc_i' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_46_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_4_trunc_i)" [./hough.h:86]   --->   Operation 328 'bitconcatenate' 'tmp_46_i' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (0.00ns)   --->   "%p_Result_58 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_6, i9 %tmp_46_i, i32 23, i32 31)" [./hough.h:86]   --->   Operation 329 'partset' 'p_Result_58' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_28 : Operation 330 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_58 to float" [./hough.h:86]   --->   Operation 330 'bitcast' 'f' <Predicate = (!exitcond7_i & !tmp_111_i)> <Delay = 0.00>
ST_28 : Operation 331 [1/1] (0.45ns)   --->   "%x_assign = select i1 %tmp_111_i, float 0.000000e+00, float %f" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 331 'select' 'x_assign' <Predicate = (!exitcond7_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 332 [1/1] (0.00ns)   --->   "%t_V_6 = bitcast float %x_assign to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 332 'bitcast' 't_V_6' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_28 : Operation 333 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_6, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 333 'partselect' 'loc_V' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_28 : Operation 334 [1/1] (0.98ns)   --->   "%tmp_i_i_i = icmp ult i8 %loc_V, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 334 'icmp' 'tmp_i_i_i' <Predicate = (!exitcond7_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 335 [1/1] (0.98ns)   --->   "%tmp_164_i_i_i = icmp ugt i8 %loc_V, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 335 'icmp' 'tmp_164_i_i_i' <Predicate = (!exitcond7_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 336 [1/1] (0.00ns)   --->   "%index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_6, i32 23, i32 27)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 336 'partselect' 'index_V' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_28 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_165_i_i_i = zext i5 %index_V to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 337 'zext' 'tmp_165_i_i_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_28 : Operation 338 [1/1] (0.00ns)   --->   "%mask_table1_addr = getelementptr [32 x i23]* @mask_table1, i64 0, i64 %tmp_165_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 338 'getelementptr' 'mask_table1_addr' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_28 : Operation 339 [2/2] (1.99ns)   --->   "%mask = load i23* %mask_table1_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 339 'load' 'mask' <Predicate = (!exitcond7_i)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_28 : Operation 340 [1/1] (0.00ns)   --->   "%one_half_table2_addr = getelementptr [32 x i24]* @one_half_table2, i64 0, i64 %tmp_165_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 340 'getelementptr' 'one_half_table2_addr' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_28 : Operation 341 [2/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table2_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 341 'load' 'one_half' <Predicate = (!exitcond7_i)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>

State 29 <SV = 15> <Delay = 8.06>
ST_29 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%p_Result_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_6, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 342 'bitselect' 'p_Result_43' <Predicate = (!exitcond7_i & tmp_i_i_i)> <Delay = 0.00>
ST_29 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%p_Result_59 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_43, i31 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 343 'bitconcatenate' 'p_Result_59' <Predicate = (!exitcond7_i & tmp_i_i_i)> <Delay = 0.00>
ST_29 : Operation 344 [1/2] (1.99ns)   --->   "%mask = load i23* %mask_table1_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 344 'load' 'mask' <Predicate = (!exitcond7_i)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_29 : Operation 345 [1/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table2_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 345 'load' 'one_half' <Predicate = (!exitcond7_i)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "%one_half_i_i_cast_i = zext i24 %one_half to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 346 'zext' 'one_half_i_i_cast_i' <Predicate = (!exitcond7_i & !tmp_i_i_i)> <Delay = 0.00>
ST_29 : Operation 347 [1/1] (1.57ns)   --->   "%p_Val2_45 = add i32 %t_V_6, %one_half_i_i_cast_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 347 'add' 'p_Val2_45' <Predicate = (!exitcond7_i & !tmp_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%loc_V_2 = trunc i32 %p_Val2_45 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 348 'trunc' 'loc_V_2' <Predicate = (!exitcond7_i & !tmp_i_i_i)> <Delay = 0.00>
ST_29 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%tmp_167_i_i_i = xor i23 %mask, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 349 'xor' 'tmp_167_i_i_i' <Predicate = (!exitcond7_i & !tmp_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%xs_sig_V = and i23 %loc_V_2, %tmp_167_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 350 'and' 'xs_sig_V' <Predicate = (!exitcond7_i & !tmp_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%tmp_11 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_45, i32 23, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 351 'partselect' 'tmp_11' <Predicate = (!exitcond7_i & !tmp_i_i_i)> <Delay = 0.00>
ST_29 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%p_Result_60 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_11, i23 %xs_sig_V)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 352 'bitconcatenate' 'p_Result_60' <Predicate = (!exitcond7_i & !tmp_i_i_i)> <Delay = 0.00>
ST_29 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%sel_tmp38_v = select i1 %tmp_i_i_i, i32 %p_Result_59, i32 %p_Result_60" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 353 'select' 'sel_tmp38_v' <Predicate = (!exitcond7_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 354 [1/1] (0.51ns) (out node of the LUT)   --->   "%sel_tmp12 = bitcast i32 %sel_tmp38_v to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 354 'bitcast' 'sel_tmp12' <Predicate = (!exitcond7_i)> <Delay = 0.51>
ST_29 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node x_assign_2)   --->   "%sel_tmp13 = xor i1 %tmp_i_i_i, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 355 'xor' 'sel_tmp13' <Predicate = (!exitcond7_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node x_assign_2)   --->   "%sel_tmp14 = and i1 %tmp_164_i_i_i, %sel_tmp13" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:86]   --->   Operation 356 'and' 'sel_tmp14' <Predicate = (!exitcond7_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 357 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_2 = select i1 %sel_tmp14, float %x_assign, float %sel_tmp12" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 357 'select' 'x_assign_2' <Predicate = (!exitcond7_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 358 [1/1] (0.00ns)   --->   "%p_Val2_47 = bitcast float %x_assign_2 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 358 'bitcast' 'p_Val2_47' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 359 [1/1] (0.00ns)   --->   "%loc_V_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_47, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 359 'partselect' 'loc_V_3' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 360 [1/1] (0.00ns)   --->   "%loc_V_4 = trunc i32 %p_Val2_47 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 360 'trunc' 'loc_V_4' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_170_i_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_4, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 361 'bitconcatenate' 'tmp_170_i_i_i_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%tmp_170_i_i_i_cast = zext i25 %tmp_170_i_i_i_i to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 362 'zext' 'tmp_170_i_i_i_cast' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast_i = zext i8 %loc_V_3 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 363 'zext' 'tmp_i_i_i_i_cast_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 364 [1/1] (1.28ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 364 'add' 'sh_assign' <Predicate = (!exitcond7_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 365 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 365 'bitselect' 'isNeg' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 366 [1/1] (1.28ns)   --->   "%tmp_171_i_i_i_i = sub i8 127, %loc_V_3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 366 'sub' 'tmp_171_i_i_i_i' <Predicate = (!exitcond7_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_171_i_i_i_cast_i = sext i8 %tmp_171_i_i_i_i to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 367 'sext' 'tmp_171_i_i_i_cast_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 368 [1/1] (0.42ns)   --->   "%sh_assign_1 = select i1 %isNeg, i9 %tmp_171_i_i_i_cast_i, i9 %sh_assign" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 368 'select' 'sh_assign_1' <Predicate = (!exitcond7_i)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%sh_assign_2_i_i_i_ca = sext i9 %sh_assign_1 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 369 'sext' 'sh_assign_2_i_i_i_ca' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%sh_assign_2_i_i_i_ca_1 = sext i9 %sh_assign_1 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 370 'sext' 'sh_assign_2_i_i_i_ca_1' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%tmp_172_i_i_i_i = zext i32 %sh_assign_2_i_i_i_ca to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 371 'zext' 'tmp_172_i_i_i_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%tmp_173_i_i_i_i = lshr i25 %tmp_170_i_i_i_i, %sh_assign_2_i_i_i_ca_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 372 'lshr' 'tmp_173_i_i_i_i' <Predicate = (!exitcond7_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%tmp_174_i_i_i_i = shl i79 %tmp_170_i_i_i_cast, %tmp_172_i_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 373 'shl' 'tmp_174_i_i_i_i' <Predicate = (!exitcond7_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_173_i_i_i_i, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 374 'bitselect' 'tmp_79' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%tmp_16 = zext i1 %tmp_79 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 375 'zext' 'tmp_16' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_174_i_i_i_i, i32 24, i32 55)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 376 'partselect' 'tmp_17' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_29 : Operation 377 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_49 = select i1 %isNeg, i32 %tmp_16, i32 %tmp_17" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 377 'select' 'p_Val2_49' <Predicate = (!exitcond7_i)> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 30 <SV = 16> <Delay = 5.15>
ST_30 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node base_1)   --->   "%p_Result_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_47, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 378 'bitselect' 'p_Result_61' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_30 : Operation 379 [1/1] (1.57ns)   --->   "%p_Val2_i_i_i_i = sub i32 0, %p_Val2_49" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 379 'sub' 'p_Val2_i_i_i_i' <Predicate = (!exitcond7_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node base_1)   --->   "%p_Val2_s = select i1 %p_Result_61, i32 %p_Val2_i_i_i_i, i32 %p_Val2_49" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:86]   --->   Operation 380 'select' 'p_Val2_s' <Predicate = (!exitcond7_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node base_1)   --->   "%r3_cast_i = zext i18 %r3_i to i32" [./hough.h:88]   --->   Operation 381 'zext' 'r3_cast_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_30 : Operation 382 [1/1] (1.57ns) (out node of the LUT)   --->   "%base_1 = add i32 %p_Val2_s, %r3_cast_i" [./hough.h:88]   --->   Operation 382 'add' 'base_1' <Predicate = (!exitcond7_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_142_i = sext i32 %base_1 to i64" [./hough.h:89]   --->   Operation 383 'sext' 'tmp_142_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_30 : Operation 384 [1/1] (0.00ns)   --->   "%accum_addr_6 = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_142_i" [./hough.h:89]   --->   Operation 384 'getelementptr' 'accum_addr_6' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_30 : Operation 385 [2/2] (1.99ns)   --->   "%accum_load_4 = load i32* %accum_addr_6, align 4" [./hough.h:89]   --->   Operation 385 'load' 'accum_load_4' <Predicate = (!exitcond7_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>

State 31 <SV = 17> <Delay = 5.57>
ST_31 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_41_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)" [./hough.h:84]   --->   Operation 386 'specregionbegin' 'tmp_41_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_31 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:85]   --->   Operation 387 'specpipeline' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_31 : Operation 388 [1/2] (1.99ns)   --->   "%accum_load_4 = load i32* %accum_addr_6, align 4" [./hough.h:89]   --->   Operation 388 'load' 'accum_load_4' <Predicate = (!exitcond7_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_31 : Operation 389 [1/1] (1.57ns)   --->   "%tmp_143_i = add nsw i32 1, %accum_load_4" [./hough.h:89]   --->   Operation 389 'add' 'tmp_143_i' <Predicate = (!exitcond7_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 390 [1/1] (1.99ns)   --->   "store i32 %tmp_143_i, i32* %accum_addr_6, align 4" [./hough.h:89]   --->   Operation 390 'store' <Predicate = (!exitcond7_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_31 : Operation 391 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_41_i)" [./hough.h:90]   --->   Operation 391 'specregionend' 'empty_174' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_31 : Operation 392 [1/1] (0.00ns)   --->   "br label %.preheader138.i" [./hough.h:84]   --->   Operation 392 'br' <Predicate = (!exitcond7_i)> <Delay = 0.00>

State 32 <SV = 8> <Delay = 0.00>
ST_32 : Operation 393 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 393 'br' <Predicate = (!tmp_72_i)> <Delay = 0.00>
ST_32 : Operation 394 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str27, i32 %tmp_38_i)" [./hough.h:92]   --->   Operation 394 'specregionend' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 395 [1/1] (0.00ns)   --->   "br label %.preheader139.i" [./hough.h:81]   --->   Operation 395 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 5> <Delay = 3.76>
ST_33 : Operation 396 [1/1] (0.00ns)   --->   "%r4_i = phi i11 [ 0, %.preheader137.i.preheader ], [ %r, %.preheader137.i.loopexit ]"   --->   Operation 396 'phi' 'r4_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 397 [1/1] (0.00ns)   --->   "%r4_cast_i = zext i11 %r4_i to i12" [./hough.h:97]   --->   Operation 397 'zext' 'r4_cast_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 398 [1/1] (1.08ns)   --->   "%exitcond5_i = icmp eq i11 %r4_i, -927" [./hough.h:97]   --->   Operation 398 'icmp' 'exitcond5_i' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1121, i64 1121, i64 1121)"   --->   Operation 399 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 400 [1/1] (1.26ns)   --->   "%r = add i11 %r4_i, 1" [./hough.h:97]   --->   Operation 400 'add' 'r' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 401 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i, label %8, label %.preheader.i.preheader" [./hough.h:97]   --->   Operation 401 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 402 [1/1] (1.26ns)   --->   "%tmp_74_i = add i12 %r4_cast_i, 1123" [./hough.h:101]   --->   Operation 402 'add' 'tmp_74_i' <Predicate = (!exitcond5_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_74_cast_i = zext i12 %tmp_74_i to i18" [./hough.h:101]   --->   Operation 403 'zext' 'tmp_74_cast_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_33 : Operation 404 [1/1] (0.97ns)   --->   "br label %.preheader.i" [./hough.h:101]   --->   Operation 404 'br' <Predicate = (!exitcond5_i)> <Delay = 0.97>
ST_33 : Operation 405 [1/1] (0.00ns)   --->   "%y_assign_load = load i32* %y_assign" [./hough.h:112]   --->   Operation 405 'load' 'y_assign_load' <Predicate = (exitcond5_i)> <Delay = 0.00>
ST_33 : Operation 406 [2/2] (1.57ns)   --->   "call fastcc void @HoughSortDescent([204386 x i32]* %sort_buf, i32 %y_assign_load, [204386 x i32]* %accum)" [./hough.h:112]   --->   Operation 406 'call' <Predicate = (exitcond5_i)> <Delay = 1.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 407 [1/1] (1.31ns)   --->   "%tmp_i_i = icmp sgt i32 %y_assign_load, 99" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./hough.h:115]   --->   Operation 407 'icmp' 'tmp_i_i' <Predicate = (exitcond5_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 408 [1/1] (0.45ns)   --->   "%total = select i1 %tmp_i_i, i32 99, i32 %y_assign_load" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./hough.h:115]   --->   Operation 408 'select' 'total' <Predicate = (exitcond5_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 409 [1/1] (1.99ns)   --->   "store i32 %total, i32* %lines_addr, align 4" [./hough.h:116]   --->   Operation 409 'store' <Predicate = (exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>

State 34 <SV = 6> <Delay = 4.57>
ST_34 : Operation 410 [1/1] (0.00ns)   --->   "%n5_i = phi i8 [ %n, %._crit_edge142.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 410 'phi' 'n5_i' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 411 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i18 [ %next_mul1, %._crit_edge142.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 411 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 412 [1/1] (0.98ns)   --->   "%exitcond6_i = icmp eq i8 %n5_i, -76" [./hough.h:98]   --->   Operation 412 'icmp' 'exitcond6_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 413 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 414 [1/1] (1.28ns)   --->   "%n = add i8 %n5_i, 1" [./hough.h:98]   --->   Operation 414 'add' 'n' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 415 [1/1] (0.00ns)   --->   "br i1 %exitcond6_i, label %.preheader137.i.loopexit, label %2" [./hough.h:98]   --->   Operation 415 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_39_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str29)" [./hough.h:98]   --->   Operation 416 'specregionbegin' 'tmp_39_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_34 : Operation 417 [1/1] (1.28ns)   --->   "%tmp_75_i = add i18 %phi_mul1, %tmp_74_cast_i" [./hough.h:101]   --->   Operation 417 'add' 'tmp_75_i' <Predicate = (!exitcond6_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 418 [1/1] (1.28ns)   --->   "%base = add i18 %tmp_75_i, 1" [./hough.h:101]   --->   Operation 418 'add' 'base' <Predicate = (!exitcond6_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_76_i = zext i18 %base to i64" [./hough.h:102]   --->   Operation 419 'zext' 'tmp_76_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_34 : Operation 420 [1/1] (0.00ns)   --->   "%accum_addr_1 = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_76_i" [./hough.h:102]   --->   Operation 420 'getelementptr' 'accum_addr_1' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_34 : Operation 421 [2/2] (1.99ns)   --->   "%val = load i32* %accum_addr_1, align 4" [./hough.h:102]   --->   Operation 421 'load' 'val' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_34 : Operation 422 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str29, i32 %tmp_39_i)" [./hough.h:108]   --->   Operation 422 'specregionend' 'empty_176' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_34 : Operation 423 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./hough.h:98]   --->   Operation 423 'br' <Predicate = (!exitcond6_i)> <Delay = 0.00>

State 35 <SV = 7> <Delay = 3.82>
ST_35 : Operation 424 [1/2] (1.99ns)   --->   "%val = load i32* %accum_addr_1, align 4" [./hough.h:102]   --->   Operation 424 'load' 'val' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_35 : Operation 425 [1/1] (1.31ns)   --->   "%tmp_77_i = icmp sgt i32 %val, %threshold_read" [./hough.h:103]   --->   Operation 425 'icmp' 'tmp_77_i' <Predicate = (!exitcond6_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 426 [1/1] (0.00ns)   --->   "br i1 %tmp_77_i, label %3, label %._crit_edge142.i" [./hough.h:103]   --->   Operation 426 'br' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_35 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_85_i = zext i18 %tmp_75_i to i64" [./hough.h:103]   --->   Operation 427 'zext' 'tmp_85_i' <Predicate = (!exitcond6_i & tmp_77_i)> <Delay = 0.00>
ST_35 : Operation 428 [1/1] (0.00ns)   --->   "%accum_addr_2 = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_85_i" [./hough.h:103]   --->   Operation 428 'getelementptr' 'accum_addr_2' <Predicate = (!exitcond6_i & tmp_77_i)> <Delay = 0.00>
ST_35 : Operation 429 [2/2] (1.99ns)   --->   "%accum_load = load i32* %accum_addr_2, align 4" [./hough.h:103]   --->   Operation 429 'load' 'accum_load' <Predicate = (!exitcond6_i & tmp_77_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>

State 36 <SV = 8> <Delay = 3.82>
ST_36 : Operation 430 [1/1] (1.28ns)   --->   "%next_mul1 = add i18 %phi_mul1, 1123"   --->   Operation 430 'add' 'next_mul1' <Predicate = (!exitcond6_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 431 [1/2] (1.99ns)   --->   "%accum_load = load i32* %accum_addr_2, align 4" [./hough.h:103]   --->   Operation 431 'load' 'accum_load' <Predicate = (!exitcond6_i & tmp_77_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_36 : Operation 432 [1/1] (1.31ns)   --->   "%tmp_86_i = icmp slt i32 %val, %accum_load" [./hough.h:103]   --->   Operation 432 'icmp' 'tmp_86_i' <Predicate = (!exitcond6_i & tmp_77_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 433 [1/1] (0.00ns)   --->   "br i1 %tmp_86_i, label %._crit_edge142.i, label %4" [./hough.h:103]   --->   Operation 433 'br' <Predicate = (!exitcond6_i & tmp_77_i)> <Delay = 0.00>
ST_36 : Operation 434 [1/1] (1.28ns)   --->   "%tmp_102_i = add i18 %tmp_75_i, 2" [./hough.h:103]   --->   Operation 434 'add' 'tmp_102_i' <Predicate = (!exitcond6_i & tmp_77_i & !tmp_86_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_103_i = zext i18 %tmp_102_i to i64" [./hough.h:103]   --->   Operation 435 'zext' 'tmp_103_i' <Predicate = (!exitcond6_i & tmp_77_i & !tmp_86_i)> <Delay = 0.00>
ST_36 : Operation 436 [1/1] (0.00ns)   --->   "%accum_addr_3 = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_103_i" [./hough.h:103]   --->   Operation 436 'getelementptr' 'accum_addr_3' <Predicate = (!exitcond6_i & tmp_77_i & !tmp_86_i)> <Delay = 0.00>
ST_36 : Operation 437 [2/2] (1.99ns)   --->   "%accum_load_1 = load i32* %accum_addr_3, align 4" [./hough.h:103]   --->   Operation 437 'load' 'accum_load_1' <Predicate = (!exitcond6_i & tmp_77_i & !tmp_86_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>

State 37 <SV = 9> <Delay = 3.82>
ST_37 : Operation 438 [1/2] (1.99ns)   --->   "%accum_load_1 = load i32* %accum_addr_3, align 4" [./hough.h:103]   --->   Operation 438 'load' 'accum_load_1' <Predicate = (tmp_77_i & !tmp_86_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_37 : Operation 439 [1/1] (1.31ns)   --->   "%tmp_104_i = icmp sgt i32 %val, %accum_load_1" [./hough.h:103]   --->   Operation 439 'icmp' 'tmp_104_i' <Predicate = (tmp_77_i & !tmp_86_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 440 [1/1] (0.00ns)   --->   "br i1 %tmp_104_i, label %5, label %._crit_edge142.i" [./hough.h:103]   --->   Operation 440 'br' <Predicate = (tmp_77_i & !tmp_86_i)> <Delay = 0.00>
ST_37 : Operation 441 [1/1] (1.28ns)   --->   "%tmp_112_i = add i18 %tmp_75_i, -1122" [./hough.h:103]   --->   Operation 441 'add' 'tmp_112_i' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_113_i = zext i18 %tmp_112_i to i64" [./hough.h:103]   --->   Operation 442 'zext' 'tmp_113_i' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i)> <Delay = 0.00>
ST_37 : Operation 443 [1/1] (0.00ns)   --->   "%accum_addr_4 = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_113_i" [./hough.h:103]   --->   Operation 443 'getelementptr' 'accum_addr_4' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i)> <Delay = 0.00>
ST_37 : Operation 444 [2/2] (1.99ns)   --->   "%accum_load_2 = load i32* %accum_addr_4, align 4" [./hough.h:103]   --->   Operation 444 'load' 'accum_load_2' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>

State 38 <SV = 10> <Delay = 3.82>
ST_38 : Operation 445 [1/2] (1.99ns)   --->   "%accum_load_2 = load i32* %accum_addr_4, align 4" [./hough.h:103]   --->   Operation 445 'load' 'accum_load_2' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_38 : Operation 446 [1/1] (1.31ns)   --->   "%tmp_115_i = icmp slt i32 %val, %accum_load_2" [./hough.h:103]   --->   Operation 446 'icmp' 'tmp_115_i' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 447 [1/1] (0.00ns)   --->   "br i1 %tmp_115_i, label %._crit_edge142.i, label %6" [./hough.h:103]   --->   Operation 447 'br' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i)> <Delay = 0.00>
ST_38 : Operation 448 [1/1] (1.28ns)   --->   "%tmp_120_i = add i18 %tmp_75_i, 1124" [./hough.h:103]   --->   Operation 448 'add' 'tmp_120_i' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_125_i = zext i18 %tmp_120_i to i64" [./hough.h:103]   --->   Operation 449 'zext' 'tmp_125_i' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i)> <Delay = 0.00>
ST_38 : Operation 450 [1/1] (0.00ns)   --->   "%accum_addr_5 = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_125_i" [./hough.h:103]   --->   Operation 450 'getelementptr' 'accum_addr_5' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i)> <Delay = 0.00>
ST_38 : Operation 451 [2/2] (1.99ns)   --->   "%accum_load_3 = load i32* %accum_addr_5, align 4" [./hough.h:103]   --->   Operation 451 'load' 'accum_load_3' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>

State 39 <SV = 11> <Delay = 3.30>
ST_39 : Operation 452 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:100]   --->   Operation 452 'specpipeline' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_39 : Operation 453 [1/1] (0.00ns)   --->   "%base_cast_i = zext i18 %base to i32" [./hough.h:101]   --->   Operation 453 'zext' 'base_cast_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_39 : Operation 454 [1/2] (1.99ns)   --->   "%accum_load_3 = load i32* %accum_addr_5, align 4" [./hough.h:103]   --->   Operation 454 'load' 'accum_load_3' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_39 : Operation 455 [1/1] (1.31ns)   --->   "%tmp_127_i = icmp sgt i32 %val, %accum_load_3" [./hough.h:103]   --->   Operation 455 'icmp' 'tmp_127_i' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 456 [1/1] (0.00ns)   --->   "br i1 %tmp_127_i, label %7, label %._crit_edge142.i" [./hough.h:103]   --->   Operation 456 'br' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i)> <Delay = 0.00>
ST_39 : Operation 457 [1/1] (0.00ns)   --->   "%y_assign_load_1 = load i32* %y_assign" [./hough.h:106]   --->   Operation 457 'load' 'y_assign_load_1' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i & tmp_127_i)> <Delay = 0.00>
ST_39 : Operation 458 [1/1] (1.57ns)   --->   "%total_1 = add nsw i32 %y_assign_load_1, 1" [./hough.h:106]   --->   Operation 458 'add' 'total_1' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i & tmp_127_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_130_i = sext i32 %y_assign_load_1 to i64" [./hough.h:106]   --->   Operation 459 'sext' 'tmp_130_i' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i & tmp_127_i)> <Delay = 0.00>
ST_39 : Operation 460 [1/1] (0.00ns)   --->   "%sort_buf_addr_2 = getelementptr inbounds [204386 x i32]* %sort_buf, i64 0, i64 %tmp_130_i" [./hough.h:106]   --->   Operation 460 'getelementptr' 'sort_buf_addr_2' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i & tmp_127_i)> <Delay = 0.00>
ST_39 : Operation 461 [1/1] (1.99ns)   --->   "store i32 %base_cast_i, i32* %sort_buf_addr_2, align 4" [./hough.h:106]   --->   Operation 461 'store' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i & tmp_127_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_39 : Operation 462 [1/1] (0.97ns)   --->   "store i32 %total_1, i32* %y_assign" [./hough.h:106]   --->   Operation 462 'store' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i & tmp_127_i)> <Delay = 0.97>
ST_39 : Operation 463 [1/1] (0.00ns)   --->   "br label %._crit_edge142.i" [./hough.h:107]   --->   Operation 463 'br' <Predicate = (tmp_77_i & !tmp_86_i & tmp_104_i & !tmp_115_i & tmp_127_i)> <Delay = 0.00>

State 40 <SV = 7> <Delay = 0.00>
ST_40 : Operation 464 [1/1] (0.00ns)   --->   "br label %.preheader137.i"   --->   Operation 464 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 6> <Delay = 0.97>
ST_41 : Operation 465 [1/2] (0.00ns)   --->   "call fastcc void @HoughSortDescent([204386 x i32]* %sort_buf, i32 %y_assign_load, [204386 x i32]* %accum)" [./hough.h:112]   --->   Operation 465 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 466 [1/1] (0.97ns)   --->   "br label %9" [./hough.h:117]   --->   Operation 466 'br' <Predicate = true> <Delay = 0.97>

State 42 <SV = 7> <Delay = 3.23>
ST_42 : Operation 467 [1/1] (0.00ns)   --->   "%i7_i = phi i7 [ 0, %8 ], [ %i_2, %13 ]"   --->   Operation 467 'phi' 'i7_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 468 [1/1] (0.94ns)   --->   "%exitcond_i = icmp eq i7 %i7_i, -29" [./hough.h:117]   --->   Operation 468 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 469 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 99, i64 99, i64 99)"   --->   Operation 469 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 470 [1/1] (1.23ns)   --->   "%i_2 = add i7 %i7_i, 1" [./hough.h:117]   --->   Operation 470 'add' 'i_2' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 471 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.exit, label %10" [./hough.h:117]   --->   Operation 471 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 472 [1/1] (0.00ns)   --->   "%i7_cast7_i = zext i7 %i7_i to i32" [./hough.h:117]   --->   Operation 472 'zext' 'i7_cast7_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_42 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_40_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str30)" [./hough.h:117]   --->   Operation 473 'specregionbegin' 'tmp_40_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_42 : Operation 474 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:118]   --->   Operation 474 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_42 : Operation 475 [1/1] (1.31ns)   --->   "%tmp_84_i = icmp slt i32 %i7_cast7_i, %total" [./hough.h:119]   --->   Operation 475 'icmp' 'tmp_84_i' <Predicate = (!exitcond_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 476 [1/1] (0.00ns)   --->   "br i1 %tmp_84_i, label %11, label %12" [./hough.h:119]   --->   Operation 476 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_42 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_101_i = zext i7 %i_2 to i64" [./hough.h:128]   --->   Operation 477 'zext' 'tmp_101_i' <Predicate = (!exitcond_i & !tmp_84_i)> <Delay = 0.00>
ST_42 : Operation 478 [1/1] (0.00ns)   --->   "%lines_addr_2 = getelementptr [100 x i32]* %lines, i64 0, i64 %tmp_101_i" [./hough.h:128]   --->   Operation 478 'getelementptr' 'lines_addr_2' <Predicate = (!exitcond_i & !tmp_84_i)> <Delay = 0.00>
ST_42 : Operation 479 [1/1] (1.99ns)   --->   "store i32 0, i32* %lines_addr_2, align 4" [./hough.h:128]   --->   Operation 479 'store' <Predicate = (!exitcond_i & !tmp_84_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_42 : Operation 480 [1/1] (0.00ns)   --->   "br label %13"   --->   Operation 480 'br' <Predicate = (!exitcond_i & !tmp_84_i)> <Delay = 0.00>
ST_42 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_88_i = zext i7 %i7_i to i64" [./hough.h:120]   --->   Operation 481 'zext' 'tmp_88_i' <Predicate = (!exitcond_i & tmp_84_i)> <Delay = 0.00>
ST_42 : Operation 482 [1/1] (0.00ns)   --->   "%sort_buf_addr_1 = getelementptr inbounds [204386 x i32]* %sort_buf, i64 0, i64 %tmp_88_i" [./hough.h:120]   --->   Operation 482 'getelementptr' 'sort_buf_addr_1' <Predicate = (!exitcond_i & tmp_84_i)> <Delay = 0.00>
ST_42 : Operation 483 [2/2] (1.99ns)   --->   "%idx = load i32* %sort_buf_addr_1, align 4" [./hough.h:120]   --->   Operation 483 'load' 'idx' <Predicate = (!exitcond_i & tmp_84_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_42 : Operation 484 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str30, i32 %tmp_40_i)" [./hough.h:130]   --->   Operation 484 'specregionend' 'empty_177' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_42 : Operation 485 [1/1] (0.00ns)   --->   "br label %9" [./hough.h:117]   --->   Operation 485 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 43 <SV = 8> <Delay = 6.93>
ST_43 : Operation 486 [1/2] (1.99ns)   --->   "%idx = load i32* %sort_buf_addr_1, align 4" [./hough.h:120]   --->   Operation 486 'load' 'idx' <Predicate = (tmp_84_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_43 : Operation 487 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %idx to i65" [./hough.h:121]   --->   Operation 487 'sext' 'sext_cast' <Predicate = (tmp_84_i)> <Delay = 0.00>
ST_43 : Operation 488 [1/1] (4.94ns)   --->   "%mul = mul i65 7832674108, %sext_cast" [./hough.h:121]   --->   Operation 488 'mul' 'mul' <Predicate = (tmp_84_i)> <Delay = 4.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %idx, i32 31)" [./hough.h:121]   --->   Operation 489 'bitselect' 'tmp_80' <Predicate = (tmp_84_i)> <Delay = 0.00>
ST_43 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_82 = call i22 @_ssdm_op_PartSelect.i22.i65.i32.i32(i65 %mul, i32 43, i32 64)" [./hough.h:121]   --->   Operation 490 'partselect' 'tmp_82' <Predicate = (tmp_84_i)> <Delay = 0.00>

State 44 <SV = 9> <Delay = 7.28>
ST_44 : Operation 491 [1/1] (1.73ns)   --->   "%neg_mul = sub i65 0, %mul" [./hough.h:121]   --->   Operation 491 'sub' 'neg_mul' <Predicate = (tmp_84_i & tmp_80)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_81 = call i22 @_ssdm_op_PartSelect.i22.i65.i32.i32(i65 %neg_mul, i32 43, i32 64)" [./hough.h:121]   --->   Operation 492 'partselect' 'tmp_81' <Predicate = (tmp_84_i & tmp_80)> <Delay = 0.00>
ST_44 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_18 = sext i22 %tmp_81 to i32" [./hough.h:121]   --->   Operation 493 'sext' 'tmp_18' <Predicate = (tmp_84_i & tmp_80)> <Delay = 0.00>
ST_44 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_19 = sext i22 %tmp_82 to i32" [./hough.h:121]   --->   Operation 494 'sext' 'tmp_19' <Predicate = (tmp_84_i)> <Delay = 0.00>
ST_44 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_20 = select i1 %tmp_80, i32 %tmp_18, i32 %tmp_19" [./hough.h:121]   --->   Operation 495 'select' 'tmp_20' <Predicate = (tmp_84_i & tmp_80)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 496 [1/1] (1.37ns) (out node of the LUT)   --->   "%neg_ti = sub i32 0, %tmp_20" [./hough.h:121]   --->   Operation 496 'sub' 'neg_ti' <Predicate = (tmp_84_i & tmp_80)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 497 [1/1] (0.38ns)   --->   "%tmp_89_i = select i1 %tmp_80, i32 %neg_ti, i32 %tmp_19" [./hough.h:121]   --->   Operation 497 'select' 'tmp_89_i' <Predicate = (tmp_84_i)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i32 %tmp_89_i to i16" [./hough.h:121]   --->   Operation 498 'trunc' 'tmp_83' <Predicate = (tmp_84_i)> <Delay = 0.00>
ST_44 : Operation 499 [1/1] (3.80ns)   --->   "%tmp_91_i = mul i32 -1123, %tmp_89_i" [./hough.h:122]   --->   Operation 499 'mul' 'tmp_91_i' <Predicate = (tmp_84_i)> <Delay = 3.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 10> <Delay = 5.32>
ST_45 : Operation 500 [1/1] (1.57ns)   --->   "%tmp_92_i = add i32 %tmp_91_i, %idx" [./hough.h:122]   --->   Operation 500 'add' 'tmp_92_i' <Predicate = (tmp_84_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 501 [1/1] (1.24ns)   --->   "%p_angle = add i16 -1, %tmp_83" [./hough.h:123]   --->   Operation 501 'add' 'p_angle' <Predicate = (tmp_84_i)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i32 %tmp_92_i to i16" [./hough.h:124]   --->   Operation 502 'trunc' 'tmp_84' <Predicate = (tmp_84_i)> <Delay = 0.00>
ST_45 : Operation 503 [1/1] (1.24ns)   --->   "%p_rho = add i16 -561, %tmp_84" [./hough.h:124]   --->   Operation 503 'add' 'p_rho' <Predicate = (tmp_84_i)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_95_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_rho, i16 0)" [./hough.h:125]   --->   Operation 504 'bitconcatenate' 'tmp_95_i' <Predicate = (tmp_84_i)> <Delay = 0.00>
ST_45 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_96_i = sext i16 %p_angle to i32" [./hough.h:125]   --->   Operation 505 'sext' 'tmp_96_i' <Predicate = (tmp_84_i)> <Delay = 0.00>
ST_45 : Operation 506 [1/1] (0.49ns)   --->   "%tmp_97_i = or i32 %tmp_95_i, %tmp_96_i" [./hough.h:125]   --->   Operation 506 'or' 'tmp_97_i' <Predicate = (tmp_84_i)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_99_i = zext i7 %i_2 to i64" [./hough.h:125]   --->   Operation 507 'zext' 'tmp_99_i' <Predicate = (tmp_84_i)> <Delay = 0.00>
ST_45 : Operation 508 [1/1] (0.00ns)   --->   "%lines_addr_1 = getelementptr [100 x i32]* %lines, i64 0, i64 %tmp_99_i" [./hough.h:125]   --->   Operation 508 'getelementptr' 'lines_addr_1' <Predicate = (tmp_84_i)> <Delay = 0.00>
ST_45 : Operation 509 [1/1] (1.99ns)   --->   "store i32 %tmp_97_i, i32* %lines_addr_1, align 4" [./hough.h:125]   --->   Operation 509 'store' <Predicate = (tmp_84_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204386> <RAM>
ST_45 : Operation 510 [1/1] (0.00ns)   --->   "br label %13" [./hough.h:126]   --->   Operation 510 'br' <Predicate = (tmp_84_i)> <Delay = 0.00>

State 46 <SV = 8> <Delay = 0.00>
ST_46 : Operation 511 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 511 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ edge_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ edge_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ edge_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ threshold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lines]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tabSin_V               (alloca           ) [ 00111111111111111111111111111111100000000000000]
tabCos_V               (alloca           ) [ 00111111111111111111111111111111100000000000000]
accum                  (alloca           ) [ 00111111111111111111111111111111111111111100000]
sort_buf               (alloca           ) [ 00111111111111111111111111111111111111111111110]
StgValue_51            (specinterface    ) [ 00000000000000000000000000000000000000000000000]
StgValue_52            (specinterface    ) [ 00000000000000000000000000000000000000000000000]
StgValue_53            (specinterface    ) [ 00000000000000000000000000000000000000000000000]
rows                   (read             ) [ 00111111111111111111111111111111100000000000000]
cols                   (read             ) [ 00111111111111111111111111111111100000000000000]
threshold_read         (read             ) [ 00111111111111111111111111111111111111111000000]
lines_addr             (getelementptr    ) [ 00111111111111111111111111111111111111111000000]
StgValue_58            (br               ) [ 01100000000000000000000000000000000000000000000]
i_i                    (phi              ) [ 00100000000000000000000000000000000000000000000]
exitcond3_i            (icmp             ) [ 00111111111111111000000000000000000000000000000]
StgValue_61            (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
i                      (add              ) [ 01100000000000000000000000000000000000000000000]
StgValue_63            (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_i                  (zext             ) [ 00000000000000000000000000000000000000000000000]
accum_addr             (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
StgValue_66            (store            ) [ 00000000000000000000000000000000000000000000000]
sort_buf_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
StgValue_68            (store            ) [ 00000000000000000000000000000000000000000000000]
StgValue_69            (br               ) [ 01100000000000000000000000000000000000000000000]
StgValue_70            (br               ) [ 00111111111111111000000000000000000000000000000]
n_i                    (phi              ) [ 00011111111111111000000000000000000000000000000]
exitcond4_i            (icmp             ) [ 00011111111111111000000000000000000000000000000]
StgValue_73            (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
n_2                    (add              ) [ 00111111111111111000000000000000000000000000000]
StgValue_75            (br               ) [ 00000000000000000000000000000000000000000000000]
n_cast16_i             (zext             ) [ 00011000000000000000000000000000000000000000000]
tmp_54_i               (sitofp           ) [ 00010110000000000000000000000000000000000000000]
angle                  (fmul             ) [ 00010001000000000000000000000000000000000000000]
v_assign               (call             ) [ 00010000000000010000000000000000000000000000000]
v_assign_1             (call             ) [ 00010000000000010000000000000000000000000000000]
d_assign_3             (fpext            ) [ 00000000000000000000000000000000000000000000000]
ireg_V                 (bitcast          ) [ 00000000000000000000000000000000000000000000000]
tmp                    (trunc            ) [ 00000000000000000000000000000000000000000000000]
isneg                  (bitselect        ) [ 00010000000000001000000000000000000000000000000]
exp_tmp_V              (partselect       ) [ 00000000000000000000000000000000000000000000000]
tmp_56_i               (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_30                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
tmp_37_i               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
p_Result_54            (zext             ) [ 00010000000000001000000000000000000000000000000]
man_V_1                (sub              ) [ 00010000000000001000000000000000000000000000000]
tmp_58_i               (icmp             ) [ 00010000000000001000000000000000000000000000000]
F2                     (sub              ) [ 00010000000000001000000000000000000000000000000]
tmp_61_i               (icmp             ) [ 00010000000000001000000000000000000000000000000]
tmp_62_i               (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_63_i               (sub              ) [ 00000000000000000000000000000000000000000000000]
sh_amt                 (select           ) [ 00010000000000001000000000000000000000000000000]
tmp_32                 (partselect       ) [ 00000000000000000000000000000000000000000000000]
icmp                   (icmp             ) [ 00010000000000001000000000000000000000000000000]
tmp_87_i               (icmp             ) [ 00010000000000001000000000000000000000000000000]
tmp_35                 (partselect       ) [ 00000000000000000000000000000000000000000000000]
icmp1                  (icmp             ) [ 00010000000000001000000000000000000000000000000]
tmp_36                 (trunc            ) [ 00010000000000001000000000000000000000000000000]
tmp_121_i              (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_122_i              (icmp             ) [ 00010000000000001000000000000000000000000000000]
d_assign               (fpext            ) [ 00000000000000000000000000000000000000000000000]
ireg_V_1               (bitcast          ) [ 00000000000000000000000000000000000000000000000]
tmp_41                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
isneg_1                (bitselect        ) [ 00010000000000001000000000000000000000000000000]
exp_tmp_V_1            (partselect       ) [ 00000000000000000000000000000000000000000000000]
tmp_131_i              (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_43                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
tmp_42_i               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
p_Result_55            (zext             ) [ 00010000000000001000000000000000000000000000000]
man_V_3                (sub              ) [ 00010000000000001000000000000000000000000000000]
tmp_133_i              (icmp             ) [ 00010000000000001000000000000000000000000000000]
F2_1                   (sub              ) [ 00010000000000001000000000000000000000000000000]
tmp_136_i              (icmp             ) [ 00010000000000001000000000000000000000000000000]
tmp_137_i              (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_138_i              (sub              ) [ 00000000000000000000000000000000000000000000000]
sh_amt_1               (select           ) [ 00010000000000001000000000000000000000000000000]
tmp_45                 (partselect       ) [ 00000000000000000000000000000000000000000000000]
icmp2                  (icmp             ) [ 00010000000000001000000000000000000000000000000]
tmp_154_i              (icmp             ) [ 00010000000000001000000000000000000000000000000]
tmp_48                 (partselect       ) [ 00000000000000000000000000000000000000000000000]
icmp3                  (icmp             ) [ 00010000000000001000000000000000000000000000000]
tmp_49                 (trunc            ) [ 00010000000000001000000000000000000000000000000]
tmp_159_i              (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_160_i              (icmp             ) [ 00010000000000001000000000000000000000000000000]
tmp_i_173              (specregionbegin  ) [ 00000000000000000000000000000000000000000000000]
StgValue_146           (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
tmp_55_i               (zext             ) [ 00000000000000000000000000000000000000000000000]
man_V_5                (select           ) [ 00000000000000000000000000000000000000000000000]
sh_amt_cast15_i        (sext             ) [ 00000000000000000000000000000000000000000000000]
sh_amt_cast_i          (sext             ) [ 00000000000000000000000000000000000000000000000]
tmp_64_i               (icmp             ) [ 00000000000000000000000000000000000000000000000]
tmp_31                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
tmp_68_i               (icmp             ) [ 00000000000000000000000000000000000000000000000]
tmp_78_i               (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_79_i               (ashr             ) [ 00000000000000000000000000000000000000000000000]
tmp_33                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
storemerge1_i          (select           ) [ 00000000000000000000000000000000000000000000000]
tmp_82_i               (shl              ) [ 00000000000000000000000000000000000000000000000]
p_Val2_27              (select           ) [ 00000000000000000000000000000000000000000000000]
tmp_105_i              (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_105_cast_i         (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_34                 (bitselect        ) [ 00000000000000000000000000000000000000000000000]
qb                     (select           ) [ 00000000000000000000000000000000000000000000000]
tmp_121_cast_i_op      (sub              ) [ 00000000000000000000000000000000000000000000000]
tmp_37                 (select           ) [ 00000000000000000000000000000000000000000000000]
tmp_38                 (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_39                 (lshr             ) [ 00000000000000000000000000000000000000000000000]
p_Result_s             (and              ) [ 00000000000000000000000000000000000000000000000]
tmp_124_i              (icmp             ) [ 00000000000000000000000000000000000000000000000]
r_1                    (and              ) [ 00000000000000000000000000000000000000000000000]
p_r_i_i_i1_i           (or               ) [ 00000000000000000000000000000000000000000000000]
qb_assign_1            (and              ) [ 00000000000000000000000000000000000000000000000]
tmp_126_i              (zext             ) [ 00000000000000000000000000000000000000000000000]
p_Val2_28              (add              ) [ 00000000000000000000000000000000000000000000000]
sel_tmp1               (xor              ) [ 00000000000000000000000000000000000000000000000]
sel_tmp2               (and              ) [ 00000000000000000000000000000000000000000000000]
sel_tmp6_demorgan      (or               ) [ 00000000000000000000000000000000000000000000000]
sel_tmp6               (xor              ) [ 00000000000000000000000000000000000000000000000]
sel_tmp7               (and              ) [ 00000000000000000000000000000000000000000000000]
sel_tmp13_demorgan     (or               ) [ 00000000000000000000000000000000000000000000000]
sel_tmp                (xor              ) [ 00000000000000000000000000000000000000000000000]
sel_tmp3               (and              ) [ 00000000000000000000000000000000000000000000000]
newSel                 (select           ) [ 00000000000000000000000000000000000000000000000]
or_cond                (or               ) [ 00000000000000000000000000000000000000000000000]
newSel1                (select           ) [ 00000000000000000000000000000000000000000000000]
p_Val2_29              (select           ) [ 00000000000000000000000000000000000000000000000]
tabSin_V_addr_1        (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
StgValue_188           (store            ) [ 00000000000000000000000000000000000000000000000]
man_V                  (select           ) [ 00000000000000000000000000000000000000000000000]
sh_amt_1_cast14_i      (sext             ) [ 00000000000000000000000000000000000000000000000]
sh_amt_1_cast_i        (sext             ) [ 00000000000000000000000000000000000000000000000]
tmp_139_i              (icmp             ) [ 00000000000000000000000000000000000000000000000]
tmp_44                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
tmp_145_i              (icmp             ) [ 00000000000000000000000000000000000000000000000]
tmp_148_i              (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_149_i              (ashr             ) [ 00000000000000000000000000000000000000000000000]
tmp_46                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
storemerge_i           (select           ) [ 00000000000000000000000000000000000000000000000]
tmp_152_i              (shl              ) [ 00000000000000000000000000000000000000000000000]
p_Val2_32              (select           ) [ 00000000000000000000000000000000000000000000000]
tmp_155_i              (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_155_cast_i         (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_47                 (bitselect        ) [ 00000000000000000000000000000000000000000000000]
qb_1                   (select           ) [ 00000000000000000000000000000000000000000000000]
tmp_159_cast_i_op      (sub              ) [ 00000000000000000000000000000000000000000000000]
tmp_50                 (select           ) [ 00000000000000000000000000000000000000000000000]
tmp_51                 (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_52                 (lshr             ) [ 00000000000000000000000000000000000000000000000]
p_Result_34            (and              ) [ 00000000000000000000000000000000000000000000000]
tmp_162_i              (icmp             ) [ 00000000000000000000000000000000000000000000000]
r_2                    (and              ) [ 00000000000000000000000000000000000000000000000]
p_r_i_i_i_i            (or               ) [ 00000000000000000000000000000000000000000000000]
qb_assign_3            (and              ) [ 00000000000000000000000000000000000000000000000]
tmp_163_i              (zext             ) [ 00000000000000000000000000000000000000000000000]
p_Val2_33              (add              ) [ 00000000000000000000000000000000000000000000000]
sel_tmp4               (xor              ) [ 00000000000000000000000000000000000000000000000]
sel_tmp5               (and              ) [ 00000000000000000000000000000000000000000000000]
sel_tmp25_demorgan     (or               ) [ 00000000000000000000000000000000000000000000000]
sel_tmp8               (xor              ) [ 00000000000000000000000000000000000000000000000]
sel_tmp9               (and              ) [ 00000000000000000000000000000000000000000000000]
sel_tmp32_demorgan     (or               ) [ 00000000000000000000000000000000000000000000000]
sel_tmp10              (xor              ) [ 00000000000000000000000000000000000000000000000]
sel_tmp11              (and              ) [ 00000000000000000000000000000000000000000000000]
newSel3                (select           ) [ 00000000000000000000000000000000000000000000000]
or_cond1               (or               ) [ 00000000000000000000000000000000000000000000000]
newSel4                (select           ) [ 00000000000000000000000000000000000000000000000]
p_Val2_34              (select           ) [ 00000000000000000000000000000000000000000000000]
tabCos_V_addr_1        (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
StgValue_229           (store            ) [ 00000000000000000000000000000000000000000000000]
empty                  (specregionend    ) [ 00000000000000000000000000000000000000000000000]
StgValue_231           (br               ) [ 00111111111111111000000000000000000000000000000]
StgValue_232           (br               ) [ 00000000000000000111111111111111100000000000000]
i_op_assign_1          (phi              ) [ 00000000000000000010000000000000000000000000000]
i_op_assign_1_cast_i   (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_59_i               (icmp             ) [ 00000000000000000011111111111111100000000000000]
StgValue_236           (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
i_1                    (add              ) [ 00000000000000000111111111111111100000000000000]
StgValue_238           (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_54                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
p_shl_cast             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
tmp_55                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
p_shl1_cast            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
tmp_s                  (add              ) [ 00000000000000000001111111111111100000000000000]
OP1_V_4_cast_i         (zext             ) [ 00000000000000000001111111111111100000000000000]
StgValue_245           (br               ) [ 00000000000000000011111111111111100000000000000]
y_assign               (alloca           ) [ 00000000000000000011111111111111111111111000000]
StgValue_247           (store            ) [ 00000000000000000000000000000000000000000000000]
StgValue_248           (br               ) [ 00000000000000000011111111111111111111111000000]
i_op_assign            (phi              ) [ 00000000000000000001100000000000000000000000000]
i_op_assign_cast_i     (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_67_i               (icmp             ) [ 00000000000000000011111111111111100000000000000]
StgValue_252           (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
j                      (add              ) [ 00000000000000000011111111111111100000000000000]
StgValue_254           (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_56                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
tmp_15                 (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_21_cast            (zext             ) [ 00000000000000000000000000000000000000000000000]
edge_val_addr          (getelementptr    ) [ 00000000000000000000100000000000000000000000000]
StgValue_260           (br               ) [ 00000000000000000111111111111111100000000000000]
tmp_38_i               (specregionbegin  ) [ 00000000000000000000011111111111100000000000000]
edge_val_load          (load             ) [ 00000000000000000000000000000000000000000000000]
tmp_72_i               (icmp             ) [ 00000000000000000011111111111111100000000000000]
StgValue_264           (br               ) [ 00000000000000000000000000000000000000000000000]
OP1_V_cast_i           (zext             ) [ 00000000000000000000011111111111000000000000000]
StgValue_266           (br               ) [ 00000000000000000011111111111111100000000000000]
n3_i                   (phi              ) [ 00000000000000000000010000000000000000000000000]
phi_mul                (phi              ) [ 00000000000000000000011000000000000000000000000]
exitcond7_i            (icmp             ) [ 00000000000000000011111111111111100000000000000]
StgValue_270           (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
n_1                    (add              ) [ 00000000000000000011111111111111100000000000000]
StgValue_272           (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_108_i              (zext             ) [ 00000000000000000000000000000000000000000000000]
tabCos_V_addr          (getelementptr    ) [ 00000000000000000000001000000000000000000000000]
tabSin_V_addr          (getelementptr    ) [ 00000000000000000000001000000000000000000000000]
r3_i                   (add              ) [ 00000000000000000000011111111110000000000000000]
tabCos_V_load          (load             ) [ 00000000000000000000000000000000000000000000000]
OP2_V_cast_i           (sext             ) [ 00000000000000000000000000000000000000000000000]
p_Val2_35              (mul              ) [ 00000000000000000000010100000000000000000000000]
tabSin_V_load          (load             ) [ 00000000000000000000010100000000000000000000000]
next_mul               (add              ) [ 00000000000000000011111111111111100000000000000]
p_Val2_6_cast_i        (sext             ) [ 00000000000000000000000000000000000000000000000]
OP2_V_4_cast_i         (sext             ) [ 00000000000000000000000000000000000000000000000]
p_Val2_4               (mul              ) [ 00000000000000000000000000000000000000000000000]
p_Val2_7_cast_i        (sext             ) [ 00000000000000000000000000000000000000000000000]
p_Val2_36              (add              ) [ 00000000000000000000000000000000000000000000000]
p_Val2_8_cast11_i      (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_111_i              (icmp             ) [ 00000000000000000000011011111000000000000000000]
is_neg                 (bitselect        ) [ 00000000000000000000011011111000000000000000000]
tmp_116_cast_i         (sub              ) [ 00000000000000000000000000000000000000000000000]
p_Val2_38              (select           ) [ 00000000000000000000011011000000000000000000000]
p_Val2_12_cast_i       (zext             ) [ 00000000000000000000000000000000000000000000000]
p_Result_56            (partselect       ) [ 00000000000000000000000000000000000000000000000]
p_Result_57            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
tmp_117_i              (cttz             ) [ 00000000000000000000000000000000000000000000000]
num_zeros              (trunc            ) [ 00000000000000000000000000000000000000000000000]
msb_idx                (sub              ) [ 00000000000000000000011001111000000000000000000]
tmp_59                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
tmp_60                 (bitselect        ) [ 00000000000000000000000000000000000000000000000]
msb_idx_1              (select           ) [ 00000000000000000000010001000000000000000000000]
tmp_61                 (partselect       ) [ 00000000000000000000000000000000000000000000000]
icmp4                  (icmp             ) [ 00000000000000000000010001000000000000000000000]
tmp_63                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
tmp_64                 (icmp             ) [ 00000000000000000000000000000000000000000000000]
tmp_65                 (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_66                 (partselect       ) [ 00000000000000000000000000000000000000000000000]
tmp_67                 (sub              ) [ 00000000000000000000000000000000000000000000000]
tmp_68                 (select           ) [ 00000000000000000000000000000000000000000000000]
tmp_69                 (select           ) [ 00000000000000000000000000000000000000000000000]
tmp_70                 (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_71                 (lshr             ) [ 00000000000000000000000000000000000000000000000]
tmp32_V_2              (trunc            ) [ 00000000000000000000010001000000000000000000000]
tmp32_V                (trunc            ) [ 00000000000000000000000000000000000000000000000]
tmp_128_i              (sub              ) [ 00000000000000000000000000000000000000000000000]
tmp_128_cast_i         (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp32_V_1              (shl              ) [ 00000000000000000000000000000000000000000000000]
tmp32_V_3              (select           ) [ 00000000000000000000011000110000000000000000000]
f_1                    (uitofp           ) [ 00000000000000000000000000000000000000000000000]
tmp32_V_6              (bitcast          ) [ 00000000000000000000001000001000000000000000000]
p_Result_12_i          (partselect       ) [ 00000000000000000000001000001000000000000000000]
tmp_134_i              (icmp             ) [ 00000000000000000000000000000000000000000000000]
tmp_73                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
tmp_cast_cast          (select           ) [ 00000000000000000000000000000000000000000000000]
p_Repl2_4_trunc_i      (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_46_i               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
p_Result_58            (partset          ) [ 00000000000000000000000000000000000000000000000]
f                      (bitcast          ) [ 00000000000000000000000000000000000000000000000]
x_assign               (select           ) [ 00000000000000000000010000000100000000000000000]
t_V_6                  (bitcast          ) [ 00000000000000000000010000000100000000000000000]
loc_V                  (partselect       ) [ 00000000000000000000000000000000000000000000000]
tmp_i_i_i              (icmp             ) [ 00000000000000000000010000000100000000000000000]
tmp_164_i_i_i          (icmp             ) [ 00000000000000000000010000000100000000000000000]
index_V                (partselect       ) [ 00000000000000000000000000000000000000000000000]
tmp_165_i_i_i          (zext             ) [ 00000000000000000000000000000000000000000000000]
mask_table1_addr       (getelementptr    ) [ 00000000000000000000010000000100000000000000000]
one_half_table2_addr   (getelementptr    ) [ 00000000000000000000010000000100000000000000000]
p_Result_43            (bitselect        ) [ 00000000000000000000000000000000000000000000000]
p_Result_59            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
mask                   (load             ) [ 00000000000000000000000000000000000000000000000]
one_half               (load             ) [ 00000000000000000000000000000000000000000000000]
one_half_i_i_cast_i    (zext             ) [ 00000000000000000000000000000000000000000000000]
p_Val2_45              (add              ) [ 00000000000000000000000000000000000000000000000]
loc_V_2                (trunc            ) [ 00000000000000000000000000000000000000000000000]
tmp_167_i_i_i          (xor              ) [ 00000000000000000000000000000000000000000000000]
xs_sig_V               (and              ) [ 00000000000000000000000000000000000000000000000]
tmp_11                 (partselect       ) [ 00000000000000000000000000000000000000000000000]
p_Result_60            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
sel_tmp38_v            (select           ) [ 00000000000000000000000000000000000000000000000]
sel_tmp12              (bitcast          ) [ 00000000000000000000000000000000000000000000000]
sel_tmp13              (xor              ) [ 00000000000000000000000000000000000000000000000]
sel_tmp14              (and              ) [ 00000000000000000000000000000000000000000000000]
x_assign_2             (select           ) [ 00000000000000000000000000000000000000000000000]
p_Val2_47              (bitcast          ) [ 00000000000000000000001000000010000000000000000]
loc_V_3                (partselect       ) [ 00000000000000000000000000000000000000000000000]
loc_V_4                (trunc            ) [ 00000000000000000000000000000000000000000000000]
tmp_170_i_i_i_i        (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
tmp_170_i_i_i_cast     (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_i_i_i_i_cast_i     (zext             ) [ 00000000000000000000000000000000000000000000000]
sh_assign              (add              ) [ 00000000000000000000000000000000000000000000000]
isNeg                  (bitselect        ) [ 00000000000000000000000000000000000000000000000]
tmp_171_i_i_i_i        (sub              ) [ 00000000000000000000000000000000000000000000000]
tmp_171_i_i_i_cast_i   (sext             ) [ 00000000000000000000000000000000000000000000000]
sh_assign_1            (select           ) [ 00000000000000000000000000000000000000000000000]
sh_assign_2_i_i_i_ca   (sext             ) [ 00000000000000000000000000000000000000000000000]
sh_assign_2_i_i_i_ca_1 (sext             ) [ 00000000000000000000000000000000000000000000000]
tmp_172_i_i_i_i        (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_173_i_i_i_i        (lshr             ) [ 00000000000000000000000000000000000000000000000]
tmp_174_i_i_i_i        (shl              ) [ 00000000000000000000000000000000000000000000000]
tmp_79                 (bitselect        ) [ 00000000000000000000000000000000000000000000000]
tmp_16                 (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_17                 (partselect       ) [ 00000000000000000000000000000000000000000000000]
p_Val2_49              (select           ) [ 00000000000000000000001000000010000000000000000]
p_Result_61            (bitselect        ) [ 00000000000000000000000000000000000000000000000]
p_Val2_i_i_i_i         (sub              ) [ 00000000000000000000000000000000000000000000000]
p_Val2_s               (select           ) [ 00000000000000000000000000000000000000000000000]
r3_cast_i              (zext             ) [ 00000000000000000000000000000000000000000000000]
base_1                 (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_142_i              (sext             ) [ 00000000000000000000000000000000000000000000000]
accum_addr_6           (getelementptr    ) [ 00000000000000000000010000000001000000000000000]
tmp_41_i               (specregionbegin  ) [ 00000000000000000000000000000000000000000000000]
StgValue_387           (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
accum_load_4           (load             ) [ 00000000000000000000000000000000000000000000000]
tmp_143_i              (add              ) [ 00000000000000000000000000000000000000000000000]
StgValue_390           (store            ) [ 00000000000000000000000000000000000000000000000]
empty_174              (specregionend    ) [ 00000000000000000000000000000000000000000000000]
StgValue_392           (br               ) [ 00000000000000000011111111111111100000000000000]
StgValue_393           (br               ) [ 00000000000000000000000000000000000000000000000]
empty_175              (specregionend    ) [ 00000000000000000000000000000000000000000000000]
StgValue_395           (br               ) [ 00000000000000000011111111111111100000000000000]
r4_i                   (phi              ) [ 00000000000000000000000000000000010000000000000]
r4_cast_i              (zext             ) [ 00000000000000000000000000000000000000000000000]
exitcond5_i            (icmp             ) [ 00000000000000000000000000000000011111111000000]
StgValue_399           (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
r                      (add              ) [ 00000000000000000010000000000000011111111000000]
StgValue_401           (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_74_i               (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_74_cast_i          (zext             ) [ 00000000000000000000000000000000001111110000000]
StgValue_404           (br               ) [ 00000000000000000000000000000000011111111000000]
y_assign_load          (load             ) [ 00000000000000000000000000000000000000000100000]
tmp_i_i                (icmp             ) [ 00000000000000000000000000000000000000000000000]
total                  (select           ) [ 00000000000000000000000000000000000000000111110]
StgValue_409           (store            ) [ 00000000000000000000000000000000000000000000000]
n5_i                   (phi              ) [ 00000000000000000000000000000000001111110000000]
phi_mul1               (phi              ) [ 00000000000000000000000000000000001111110000000]
exitcond6_i            (icmp             ) [ 00000000000000000000000000000000011111111000000]
StgValue_413           (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
n                      (add              ) [ 00000000000000000000000000000000011111111000000]
StgValue_415           (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_39_i               (specregionbegin  ) [ 00000000000000000000000000000000000000000000000]
tmp_75_i               (add              ) [ 00000000000000000000000000000000001111100000000]
base                   (add              ) [ 00000000000000000000000000000000001111110000000]
tmp_76_i               (zext             ) [ 00000000000000000000000000000000000000000000000]
accum_addr_1           (getelementptr    ) [ 00000000000000000000000000000000000100000000000]
empty_176              (specregionend    ) [ 00000000000000000000000000000000000000000000000]
StgValue_423           (br               ) [ 00000000000000000000000000000000011111111000000]
val                    (load             ) [ 00000000000000000000000000000000001111110000000]
tmp_77_i               (icmp             ) [ 00000000000000000000000000000000011111111000000]
StgValue_426           (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_85_i               (zext             ) [ 00000000000000000000000000000000000000000000000]
accum_addr_2           (getelementptr    ) [ 00000000000000000000000000000000000010000000000]
next_mul1              (add              ) [ 00000000000000000000000000000000011111111000000]
accum_load             (load             ) [ 00000000000000000000000000000000000000000000000]
tmp_86_i               (icmp             ) [ 00000000000000000000000000000000011111111000000]
StgValue_433           (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_102_i              (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_103_i              (zext             ) [ 00000000000000000000000000000000000000000000000]
accum_addr_3           (getelementptr    ) [ 00000000000000000000000000000000001001000000000]
accum_load_1           (load             ) [ 00000000000000000000000000000000000000000000000]
tmp_104_i              (icmp             ) [ 00000000000000000000000000000000011111111000000]
StgValue_440           (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_112_i              (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_113_i              (zext             ) [ 00000000000000000000000000000000000000000000000]
accum_addr_4           (getelementptr    ) [ 00000000000000000000000000000000000100100000000]
accum_load_2           (load             ) [ 00000000000000000000000000000000000000000000000]
tmp_115_i              (icmp             ) [ 00000000000000000000000000000000011111111000000]
StgValue_447           (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_120_i              (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_125_i              (zext             ) [ 00000000000000000000000000000000000000000000000]
accum_addr_5           (getelementptr    ) [ 00000000000000000000000000000000000010010000000]
StgValue_452           (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
base_cast_i            (zext             ) [ 00000000000000000000000000000000000000000000000]
accum_load_3           (load             ) [ 00000000000000000000000000000000000000000000000]
tmp_127_i              (icmp             ) [ 00000000000000000000000000000000011111111000000]
StgValue_456           (br               ) [ 00000000000000000000000000000000000000000000000]
y_assign_load_1        (load             ) [ 00000000000000000000000000000000000000000000000]
total_1                (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_130_i              (sext             ) [ 00000000000000000000000000000000000000000000000]
sort_buf_addr_2        (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
StgValue_461           (store            ) [ 00000000000000000000000000000000000000000000000]
StgValue_462           (store            ) [ 00000000000000000000000000000000000000000000000]
StgValue_463           (br               ) [ 00000000000000000000000000000000000000000000000]
StgValue_464           (br               ) [ 00000000000000000010000000000000011111111000000]
StgValue_465           (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_466           (br               ) [ 00000000000000000000000000000000000000000111110]
i7_i                   (phi              ) [ 00000000000000000000000000000000000000000011110]
exitcond_i             (icmp             ) [ 00000000000000000000000000000000000000000011110]
StgValue_469           (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
i_2                    (add              ) [ 00000000000000000000000000000000000000000111110]
StgValue_471           (br               ) [ 00000000000000000000000000000000000000000000000]
i7_cast7_i             (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_40_i               (specregionbegin  ) [ 00000000000000000000000000000000000000000000000]
StgValue_474           (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
tmp_84_i               (icmp             ) [ 00000000000000000000000000000000000000000011110]
StgValue_476           (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_101_i              (zext             ) [ 00000000000000000000000000000000000000000000000]
lines_addr_2           (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
StgValue_479           (store            ) [ 00000000000000000000000000000000000000000000000]
StgValue_480           (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_88_i               (zext             ) [ 00000000000000000000000000000000000000000000000]
sort_buf_addr_1        (getelementptr    ) [ 00000000000000000000000000000000000000000011000]
empty_177              (specregionend    ) [ 00000000000000000000000000000000000000000000000]
StgValue_485           (br               ) [ 00000000000000000000000000000000000000000111110]
idx                    (load             ) [ 00000000000000000000000000000000000000000010110]
sext_cast              (sext             ) [ 00000000000000000000000000000000000000000000000]
mul                    (mul              ) [ 00000000000000000000000000000000000000000010100]
tmp_80                 (bitselect        ) [ 00000000000000000000000000000000000000000010100]
tmp_82                 (partselect       ) [ 00000000000000000000000000000000000000000010100]
neg_mul                (sub              ) [ 00000000000000000000000000000000000000000000000]
tmp_81                 (partselect       ) [ 00000000000000000000000000000000000000000000000]
tmp_18                 (sext             ) [ 00000000000000000000000000000000000000000000000]
tmp_19                 (sext             ) [ 00000000000000000000000000000000000000000000000]
tmp_20                 (select           ) [ 00000000000000000000000000000000000000000000000]
neg_ti                 (sub              ) [ 00000000000000000000000000000000000000000000000]
tmp_89_i               (select           ) [ 00000000000000000000000000000000000000000000000]
tmp_83                 (trunc            ) [ 00000000000000000000000000000000000000000010010]
tmp_91_i               (mul              ) [ 00000000000000000000000000000000000000000010010]
tmp_92_i               (add              ) [ 00000000000000000000000000000000000000000000000]
p_angle                (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_84                 (trunc            ) [ 00000000000000000000000000000000000000000000000]
p_rho                  (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_95_i               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
tmp_96_i               (sext             ) [ 00000000000000000000000000000000000000000000000]
tmp_97_i               (or               ) [ 00000000000000000000000000000000000000000000000]
tmp_99_i               (zext             ) [ 00000000000000000000000000000000000000000000000]
lines_addr_1           (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
StgValue_509           (store            ) [ 00000000000000000000000000000000000000000000000]
StgValue_510           (br               ) [ 00000000000000000000000000000000000000000000000]
StgValue_511           (ret              ) [ 00000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="edge_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_val"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edge_rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="edge_cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="threshold">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lines">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lines"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="second_order_float_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="second_order_float_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="second_order_float_s">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mask_table1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="one_half_table2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<float>"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i49"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i15.i49"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i9.i23"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HoughSortDescent"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="280" class="1004" name="tabSin_V_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tabSin_V/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tabCos_V_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tabCos_V/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="accum_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sort_buf_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sort_buf/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="y_assign_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_assign/18 "/>
</bind>
</comp>

<comp id="300" class="1004" name="rows_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="cols_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="threshold_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="lines_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lines_addr/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="accum_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="18" slack="0"/>
<pin id="330" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="18" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="0" slack="0"/>
<pin id="454" dir="0" index="4" bw="18" slack="2147483647"/>
<pin id="455" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
<pin id="457" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_66/2 accum_load_4/30 StgValue_390/31 val/34 accum_load/35 accum_load_1/36 accum_load_2/37 accum_load_3/38 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sort_buf_addr_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="18" slack="0"/>
<pin id="343" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sort_buf_addr/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="18" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_68/2 StgValue_461/39 idx/42 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tabSin_V_addr_1_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tabSin_V_addr_1/16 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_188/16 tabSin_V_load/21 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tabCos_V_addr_1_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="8" slack="0"/>
<pin id="368" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tabCos_V_addr_1/16 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_229/16 tabCos_V_load/21 "/>
</bind>
</comp>

<comp id="376" class="1004" name="edge_val_addr_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="18" slack="0"/>
<pin id="380" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_val_addr/19 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="17" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge_val_load/19 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tabCos_V_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tabCos_V_addr/21 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tabSin_V_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="8" slack="0"/>
<pin id="400" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tabSin_V_addr/21 "/>
</bind>
</comp>

<comp id="403" class="1004" name="mask_table1_addr_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="23" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="0"/>
<pin id="407" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table1_addr/28 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask/28 "/>
</bind>
</comp>

<comp id="416" class="1004" name="one_half_table2_addr_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="24" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="one_half_table2_addr/28 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_access_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="one_half/28 "/>
</bind>
</comp>

<comp id="429" class="1004" name="accum_addr_6_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="32" slack="0"/>
<pin id="433" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr_6/30 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="0" slack="0"/>
<pin id="510" dir="0" index="4" bw="7" slack="0"/>
<pin id="511" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="513" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_409/33 StgValue_479/42 StgValue_509/45 "/>
</bind>
</comp>

<comp id="441" class="1004" name="accum_addr_1_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="18" slack="0"/>
<pin id="445" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr_1/34 "/>
</bind>
</comp>

<comp id="448" class="1004" name="accum_addr_2_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="18" slack="0"/>
<pin id="452" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr_2/35 "/>
</bind>
</comp>

<comp id="459" class="1004" name="accum_addr_3_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="18" slack="0"/>
<pin id="463" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr_3/36 "/>
</bind>
</comp>

<comp id="466" class="1004" name="accum_addr_4_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="18" slack="0"/>
<pin id="470" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr_4/37 "/>
</bind>
</comp>

<comp id="473" class="1004" name="accum_addr_5_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="18" slack="0"/>
<pin id="477" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr_5/38 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sort_buf_addr_2_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="32" slack="0"/>
<pin id="484" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sort_buf_addr_2/39 "/>
</bind>
</comp>

<comp id="487" class="1004" name="lines_addr_2_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="7" slack="0"/>
<pin id="491" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lines_addr_2/42 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sort_buf_addr_1_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="7" slack="0"/>
<pin id="500" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sort_buf_addr_1/42 "/>
</bind>
</comp>

<comp id="503" class="1004" name="lines_addr_1_gep_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="7" slack="0"/>
<pin id="507" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lines_addr_1/45 "/>
</bind>
</comp>

<comp id="515" class="1005" name="i_i_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="18" slack="1"/>
<pin id="517" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="519" class="1004" name="i_i_phi_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="18" slack="0"/>
<pin id="521" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="522" dir="0" index="2" bw="1" slack="1"/>
<pin id="523" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="n_i_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="1"/>
<pin id="528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_i (phireg) "/>
</bind>
</comp>

<comp id="530" class="1004" name="n_i_phi_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="533" dir="0" index="2" bw="1" slack="1"/>
<pin id="534" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="535" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_i/3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="i_op_assign_1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="31" slack="1"/>
<pin id="540" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="542" class="1004" name="i_op_assign_1_phi_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="31" slack="0"/>
<pin id="544" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="1" slack="1"/>
<pin id="546" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="547" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/18 "/>
</bind>
</comp>

<comp id="549" class="1005" name="i_op_assign_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="31" slack="1"/>
<pin id="551" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="553" class="1004" name="i_op_assign_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="31" slack="0"/>
<pin id="555" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="1" slack="1"/>
<pin id="557" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/19 "/>
</bind>
</comp>

<comp id="561" class="1005" name="n3_i_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n3_i (phireg) "/>
</bind>
</comp>

<comp id="565" class="1004" name="n3_i_phi_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="1" slack="1"/>
<pin id="569" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n3_i/21 "/>
</bind>
</comp>

<comp id="572" class="1005" name="phi_mul_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="18" slack="1"/>
<pin id="574" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="576" class="1004" name="phi_mul_phi_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="18" slack="1"/>
<pin id="578" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="579" dir="0" index="2" bw="1" slack="1"/>
<pin id="580" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="581" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/21 "/>
</bind>
</comp>

<comp id="584" class="1005" name="r4_i_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="11" slack="1"/>
<pin id="586" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="r4_i (phireg) "/>
</bind>
</comp>

<comp id="588" class="1004" name="r4_i_phi_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="591" dir="0" index="2" bw="11" slack="0"/>
<pin id="592" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="593" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r4_i/33 "/>
</bind>
</comp>

<comp id="595" class="1005" name="n5_i_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="1"/>
<pin id="597" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n5_i (phireg) "/>
</bind>
</comp>

<comp id="599" class="1004" name="n5_i_phi_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="602" dir="0" index="2" bw="1" slack="1"/>
<pin id="603" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="604" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n5_i/34 "/>
</bind>
</comp>

<comp id="606" class="1005" name="phi_mul1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="18" slack="1"/>
<pin id="608" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="610" class="1004" name="phi_mul1_phi_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="18" slack="1"/>
<pin id="612" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="613" dir="0" index="2" bw="1" slack="1"/>
<pin id="614" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="615" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/34 "/>
</bind>
</comp>

<comp id="618" class="1005" name="i7_i_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="1"/>
<pin id="620" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i7_i (phireg) "/>
</bind>
</comp>

<comp id="622" class="1004" name="i7_i_phi_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="625" dir="0" index="2" bw="7" slack="0"/>
<pin id="626" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7_i/42 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_sin_or_cos_float_s_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="1"/>
<pin id="632" dir="0" index="2" bw="1" slack="0"/>
<pin id="633" dir="0" index="3" bw="100" slack="0"/>
<pin id="634" dir="0" index="4" bw="30" slack="0"/>
<pin id="635" dir="0" index="5" bw="23" slack="0"/>
<pin id="636" dir="0" index="6" bw="15" slack="0"/>
<pin id="637" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="grp_sin_or_cos_float_s_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="1"/>
<pin id="647" dir="0" index="2" bw="1" slack="0"/>
<pin id="648" dir="0" index="3" bw="100" slack="0"/>
<pin id="649" dir="0" index="4" bw="30" slack="0"/>
<pin id="650" dir="0" index="5" bw="23" slack="0"/>
<pin id="651" dir="0" index="6" bw="15" slack="0"/>
<pin id="652" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign_1/7 "/>
</bind>
</comp>

<comp id="659" class="1004" name="grp_HoughSortDescent_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="0" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="662" dir="0" index="2" bw="32" slack="0"/>
<pin id="663" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="664" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_406/33 "/>
</bind>
</comp>

<comp id="666" class="1004" name="grp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="angle/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="grp_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="f_1/26 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_54_i/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="d_assign_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign_3/15 "/>
</bind>
</comp>

<comp id="680" class="1004" name="d_assign_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/15 "/>
</bind>
</comp>

<comp id="683" class="1004" name="grp_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_assign_load/33 y_assign_load_1/39 "/>
</bind>
</comp>

<comp id="687" class="1004" name="grp_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_86_i/36 tmp_115_i/38 "/>
</bind>
</comp>

<comp id="692" class="1004" name="exitcond3_i_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="18" slack="0"/>
<pin id="694" dir="0" index="1" bw="18" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="i_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="18" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_i_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="18" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="exitcond4_i_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="n_2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="n_cast16_i_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast16_i/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="ireg_V_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/15 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="735" class="1004" name="isneg_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="64" slack="0"/>
<pin id="738" dir="0" index="2" bw="7" slack="0"/>
<pin id="739" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/15 "/>
</bind>
</comp>

<comp id="743" class="1004" name="exp_tmp_V_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="11" slack="0"/>
<pin id="745" dir="0" index="1" bw="64" slack="0"/>
<pin id="746" dir="0" index="2" bw="7" slack="0"/>
<pin id="747" dir="0" index="3" bw="7" slack="0"/>
<pin id="748" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/15 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_56_i_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="11" slack="0"/>
<pin id="755" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56_i/15 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_30_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="0"/>
<pin id="759" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/15 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_37_i_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="53" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="0" index="2" bw="52" slack="0"/>
<pin id="765" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37_i/15 "/>
</bind>
</comp>

<comp id="769" class="1004" name="p_Result_54_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="53" slack="0"/>
<pin id="771" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_54/15 "/>
</bind>
</comp>

<comp id="773" class="1004" name="man_V_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="53" slack="0"/>
<pin id="776" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/15 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_58_i_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="63" slack="0"/>
<pin id="781" dir="0" index="1" bw="63" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_58_i/15 "/>
</bind>
</comp>

<comp id="785" class="1004" name="F2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="12" slack="0"/>
<pin id="787" dir="0" index="1" bw="11" slack="0"/>
<pin id="788" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/15 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_61_i_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="12" slack="0"/>
<pin id="793" dir="0" index="1" bw="12" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_61_i/15 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_62_i_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="0"/>
<pin id="799" dir="0" index="1" bw="12" slack="0"/>
<pin id="800" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62_i/15 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_63_i_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="5" slack="0"/>
<pin id="805" dir="0" index="1" bw="12" slack="0"/>
<pin id="806" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_63_i/15 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sh_amt_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="12" slack="0"/>
<pin id="812" dir="0" index="2" bw="12" slack="0"/>
<pin id="813" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/15 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_32_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="0" index="1" bw="12" slack="0"/>
<pin id="820" dir="0" index="2" bw="4" slack="0"/>
<pin id="821" dir="0" index="3" bw="5" slack="0"/>
<pin id="822" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/15 "/>
</bind>
</comp>

<comp id="827" class="1004" name="icmp_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="0" index="1" bw="8" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/15 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_87_i_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="12" slack="0"/>
<pin id="835" dir="0" index="1" bw="12" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_87_i/15 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_35_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="12" slack="0"/>
<pin id="842" dir="0" index="2" bw="4" slack="0"/>
<pin id="843" dir="0" index="3" bw="5" slack="0"/>
<pin id="844" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/15 "/>
</bind>
</comp>

<comp id="849" class="1004" name="icmp1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/15 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_36_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="12" slack="0"/>
<pin id="857" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/15 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_121_i_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="5" slack="0"/>
<pin id="861" dir="0" index="1" bw="12" slack="0"/>
<pin id="862" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_121_i/15 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_122_i_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="12" slack="0"/>
<pin id="867" dir="0" index="1" bw="12" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_122_i/15 "/>
</bind>
</comp>

<comp id="871" class="1004" name="ireg_V_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="64" slack="0"/>
<pin id="873" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_1/15 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_41_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="64" slack="0"/>
<pin id="877" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/15 "/>
</bind>
</comp>

<comp id="879" class="1004" name="isneg_1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="64" slack="0"/>
<pin id="882" dir="0" index="2" bw="7" slack="0"/>
<pin id="883" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_1/15 "/>
</bind>
</comp>

<comp id="887" class="1004" name="exp_tmp_V_1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="11" slack="0"/>
<pin id="889" dir="0" index="1" bw="64" slack="0"/>
<pin id="890" dir="0" index="2" bw="7" slack="0"/>
<pin id="891" dir="0" index="3" bw="7" slack="0"/>
<pin id="892" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_1/15 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_131_i_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="11" slack="0"/>
<pin id="899" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_131_i/15 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_43_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="0"/>
<pin id="903" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/15 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_42_i_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="53" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="0" index="2" bw="52" slack="0"/>
<pin id="909" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42_i/15 "/>
</bind>
</comp>

<comp id="913" class="1004" name="p_Result_55_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="53" slack="0"/>
<pin id="915" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_55/15 "/>
</bind>
</comp>

<comp id="917" class="1004" name="man_V_3_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="53" slack="0"/>
<pin id="920" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_3/15 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_133_i_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="63" slack="0"/>
<pin id="925" dir="0" index="1" bw="63" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_133_i/15 "/>
</bind>
</comp>

<comp id="929" class="1004" name="F2_1_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="12" slack="0"/>
<pin id="931" dir="0" index="1" bw="11" slack="0"/>
<pin id="932" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_1/15 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_136_i_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="12" slack="0"/>
<pin id="937" dir="0" index="1" bw="12" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_136_i/15 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_137_i_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="5" slack="0"/>
<pin id="943" dir="0" index="1" bw="12" slack="0"/>
<pin id="944" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_137_i/15 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_138_i_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="5" slack="0"/>
<pin id="949" dir="0" index="1" bw="12" slack="0"/>
<pin id="950" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_138_i/15 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sh_amt_1_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="12" slack="0"/>
<pin id="956" dir="0" index="2" bw="12" slack="0"/>
<pin id="957" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_1/15 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_45_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="0"/>
<pin id="963" dir="0" index="1" bw="12" slack="0"/>
<pin id="964" dir="0" index="2" bw="4" slack="0"/>
<pin id="965" dir="0" index="3" bw="5" slack="0"/>
<pin id="966" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/15 "/>
</bind>
</comp>

<comp id="971" class="1004" name="icmp2_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="0" index="1" bw="8" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/15 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_154_i_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="12" slack="0"/>
<pin id="979" dir="0" index="1" bw="12" slack="0"/>
<pin id="980" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_154_i/15 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_48_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="0"/>
<pin id="985" dir="0" index="1" bw="12" slack="0"/>
<pin id="986" dir="0" index="2" bw="4" slack="0"/>
<pin id="987" dir="0" index="3" bw="5" slack="0"/>
<pin id="988" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/15 "/>
</bind>
</comp>

<comp id="993" class="1004" name="icmp3_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="0"/>
<pin id="995" dir="0" index="1" bw="8" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/15 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_49_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="12" slack="0"/>
<pin id="1001" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_49/15 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_159_i_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="5" slack="0"/>
<pin id="1005" dir="0" index="1" bw="12" slack="0"/>
<pin id="1006" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_159_i/15 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="tmp_160_i_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="12" slack="0"/>
<pin id="1011" dir="0" index="1" bw="12" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_160_i/15 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_55_i_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="13"/>
<pin id="1017" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55_i/16 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="man_V_5_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1023" dir="0" index="1" bw="54" slack="1"/>
<pin id="1024" dir="0" index="2" bw="54" slack="1"/>
<pin id="1025" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_5/16 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="sh_amt_cast15_i_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="12" slack="1"/>
<pin id="1028" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast15_i/16 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sh_amt_cast_i_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="12" slack="1"/>
<pin id="1031" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast_i/16 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_64_i_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="12" slack="1"/>
<pin id="1034" dir="0" index="1" bw="12" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_64_i/16 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_31_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="54" slack="0"/>
<pin id="1039" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/16 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_68_i_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="12" slack="1"/>
<pin id="1043" dir="0" index="1" bw="12" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_68_i/16 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_78_i_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="12" slack="0"/>
<pin id="1048" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_78_i/16 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_79_i_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="54" slack="0"/>
<pin id="1052" dir="0" index="1" bw="32" slack="0"/>
<pin id="1053" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_79_i/16 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_33_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="54" slack="0"/>
<pin id="1058" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/16 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="storemerge1_i_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="1"/>
<pin id="1062" dir="0" index="1" bw="16" slack="0"/>
<pin id="1063" dir="0" index="2" bw="16" slack="0"/>
<pin id="1064" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1_i/16 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_82_i_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="0"/>
<pin id="1069" dir="0" index="1" bw="12" slack="0"/>
<pin id="1070" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_82_i/16 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="p_Val2_27_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="16" slack="0"/>
<pin id="1076" dir="0" index="2" bw="16" slack="0"/>
<pin id="1077" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_27/16 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp_105_i_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="5" slack="0"/>
<pin id="1083" dir="0" index="1" bw="12" slack="1"/>
<pin id="1084" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_105_i/16 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_105_cast_i_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="12" slack="0"/>
<pin id="1088" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105_cast_i/16 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_34_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="54" slack="0"/>
<pin id="1093" dir="0" index="2" bw="12" slack="0"/>
<pin id="1094" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/16 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="qb_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="0" index="1" bw="1" slack="1"/>
<pin id="1101" dir="0" index="2" bw="1" slack="0"/>
<pin id="1102" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb/16 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp_121_cast_i_op_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="4" slack="0"/>
<pin id="1106" dir="0" index="1" bw="6" slack="1"/>
<pin id="1107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_121_cast_i_op/16 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_37_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="1"/>
<pin id="1111" dir="0" index="1" bw="6" slack="0"/>
<pin id="1112" dir="0" index="2" bw="6" slack="0"/>
<pin id="1113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37/16 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_38_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="6" slack="0"/>
<pin id="1118" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/16 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_39_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122" dir="0" index="1" bw="6" slack="0"/>
<pin id="1123" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_39/16 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="p_Result_s_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="54" slack="0"/>
<pin id="1128" dir="0" index="1" bw="54" slack="0"/>
<pin id="1129" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/16 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp_124_i_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="54" slack="0"/>
<pin id="1134" dir="0" index="1" bw="54" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_124_i/16 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="r_1_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="1"/>
<pin id="1140" dir="0" index="1" bw="1" slack="0"/>
<pin id="1141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_1/16 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="p_r_i_i_i1_i_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="1"/>
<pin id="1145" dir="0" index="1" bw="1" slack="0"/>
<pin id="1146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_r_i_i_i1_i/16 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="qb_assign_1_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="0"/>
<pin id="1150" dir="0" index="1" bw="1" slack="0"/>
<pin id="1151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/16 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="tmp_126_i_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_126_i/16 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="p_Val2_28_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="16" slack="0"/>
<pin id="1161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_28/16 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="sel_tmp1_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="1"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/16 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="sel_tmp2_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/16 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="sel_tmp6_demorgan_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="1"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/16 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="sel_tmp6_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="1" slack="0"/>
<pin id="1183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/16 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="sel_tmp7_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="1"/>
<pin id="1188" dir="0" index="1" bw="1" slack="0"/>
<pin id="1189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/16 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="sel_tmp13_demorgan_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="0"/>
<pin id="1193" dir="0" index="1" bw="1" slack="1"/>
<pin id="1194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp13_demorgan/16 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="sel_tmp_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="0"/>
<pin id="1198" dir="0" index="1" bw="1" slack="0"/>
<pin id="1199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/16 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="sel_tmp3_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="1"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/16 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="newSel_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="16" slack="0"/>
<pin id="1210" dir="0" index="2" bw="16" slack="0"/>
<pin id="1211" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/16 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="or_cond_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="0"/>
<pin id="1217" dir="0" index="1" bw="1" slack="0"/>
<pin id="1218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/16 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="newSel1_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="0"/>
<pin id="1223" dir="0" index="1" bw="16" slack="0"/>
<pin id="1224" dir="0" index="2" bw="16" slack="0"/>
<pin id="1225" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/16 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="p_Val2_29_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="0" index="1" bw="16" slack="0"/>
<pin id="1232" dir="0" index="2" bw="16" slack="0"/>
<pin id="1233" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_29/16 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="man_V_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="1"/>
<pin id="1240" dir="0" index="1" bw="54" slack="1"/>
<pin id="1241" dir="0" index="2" bw="54" slack="1"/>
<pin id="1242" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V/16 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="sh_amt_1_cast14_i_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="12" slack="1"/>
<pin id="1245" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_1_cast14_i/16 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="sh_amt_1_cast_i_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="12" slack="1"/>
<pin id="1248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_1_cast_i/16 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="tmp_139_i_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="12" slack="1"/>
<pin id="1251" dir="0" index="1" bw="12" slack="0"/>
<pin id="1252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_139_i/16 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="tmp_44_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="54" slack="0"/>
<pin id="1256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/16 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="tmp_145_i_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="12" slack="1"/>
<pin id="1260" dir="0" index="1" bw="12" slack="0"/>
<pin id="1261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_145_i/16 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="tmp_148_i_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="12" slack="0"/>
<pin id="1265" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_148_i/16 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="tmp_149_i_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="54" slack="0"/>
<pin id="1269" dir="0" index="1" bw="32" slack="0"/>
<pin id="1270" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_149_i/16 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="tmp_46_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="54" slack="0"/>
<pin id="1275" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/16 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="storemerge_i_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="1"/>
<pin id="1279" dir="0" index="1" bw="16" slack="0"/>
<pin id="1280" dir="0" index="2" bw="16" slack="0"/>
<pin id="1281" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i/16 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="tmp_152_i_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="16" slack="0"/>
<pin id="1286" dir="0" index="1" bw="12" slack="0"/>
<pin id="1287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_152_i/16 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="p_Val2_32_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="0"/>
<pin id="1292" dir="0" index="1" bw="16" slack="0"/>
<pin id="1293" dir="0" index="2" bw="16" slack="0"/>
<pin id="1294" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_32/16 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="tmp_155_i_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="5" slack="0"/>
<pin id="1300" dir="0" index="1" bw="12" slack="1"/>
<pin id="1301" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_155_i/16 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="tmp_155_cast_i_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="12" slack="0"/>
<pin id="1305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_155_cast_i/16 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="tmp_47_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="0"/>
<pin id="1309" dir="0" index="1" bw="54" slack="0"/>
<pin id="1310" dir="0" index="2" bw="12" slack="0"/>
<pin id="1311" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/16 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="qb_1_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="1"/>
<pin id="1317" dir="0" index="1" bw="1" slack="1"/>
<pin id="1318" dir="0" index="2" bw="1" slack="0"/>
<pin id="1319" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb_1/16 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="tmp_159_cast_i_op_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="4" slack="0"/>
<pin id="1323" dir="0" index="1" bw="6" slack="1"/>
<pin id="1324" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_159_cast_i_op/16 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="tmp_50_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="1"/>
<pin id="1328" dir="0" index="1" bw="6" slack="0"/>
<pin id="1329" dir="0" index="2" bw="6" slack="0"/>
<pin id="1330" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_50/16 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="tmp_51_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="6" slack="0"/>
<pin id="1335" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51/16 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="tmp_52_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="1" slack="0"/>
<pin id="1339" dir="0" index="1" bw="6" slack="0"/>
<pin id="1340" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_52/16 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="p_Result_34_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="54" slack="0"/>
<pin id="1345" dir="0" index="1" bw="54" slack="0"/>
<pin id="1346" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_34/16 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="tmp_162_i_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="54" slack="0"/>
<pin id="1351" dir="0" index="1" bw="54" slack="0"/>
<pin id="1352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_162_i/16 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="r_2_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="1"/>
<pin id="1357" dir="0" index="1" bw="1" slack="0"/>
<pin id="1358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_2/16 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="p_r_i_i_i_i_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="1" slack="1"/>
<pin id="1362" dir="0" index="1" bw="1" slack="0"/>
<pin id="1363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_r_i_i_i_i/16 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="qb_assign_3_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="1" slack="0"/>
<pin id="1367" dir="0" index="1" bw="1" slack="0"/>
<pin id="1368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_3/16 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="tmp_163_i_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="0"/>
<pin id="1373" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_163_i/16 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="p_Val2_33_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="0"/>
<pin id="1377" dir="0" index="1" bw="16" slack="0"/>
<pin id="1378" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_33/16 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="sel_tmp4_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="0" index="1" bw="1" slack="0"/>
<pin id="1384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/16 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="sel_tmp5_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="0"/>
<pin id="1388" dir="0" index="1" bw="1" slack="0"/>
<pin id="1389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/16 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="sel_tmp25_demorgan_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="1"/>
<pin id="1394" dir="0" index="1" bw="1" slack="0"/>
<pin id="1395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp25_demorgan/16 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="sel_tmp8_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="0"/>
<pin id="1399" dir="0" index="1" bw="1" slack="0"/>
<pin id="1400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/16 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="sel_tmp9_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="1" slack="1"/>
<pin id="1405" dir="0" index="1" bw="1" slack="0"/>
<pin id="1406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/16 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="sel_tmp32_demorgan_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="0"/>
<pin id="1410" dir="0" index="1" bw="1" slack="1"/>
<pin id="1411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp32_demorgan/16 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="sel_tmp10_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="0"/>
<pin id="1415" dir="0" index="1" bw="1" slack="0"/>
<pin id="1416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp10/16 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="sel_tmp11_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="1"/>
<pin id="1421" dir="0" index="1" bw="1" slack="0"/>
<pin id="1422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp11/16 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="newSel3_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="1" slack="0"/>
<pin id="1426" dir="0" index="1" bw="16" slack="0"/>
<pin id="1427" dir="0" index="2" bw="16" slack="0"/>
<pin id="1428" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/16 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="or_cond1_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="0"/>
<pin id="1434" dir="0" index="1" bw="1" slack="0"/>
<pin id="1435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/16 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="newSel4_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="1" slack="0"/>
<pin id="1440" dir="0" index="1" bw="16" slack="0"/>
<pin id="1441" dir="0" index="2" bw="16" slack="0"/>
<pin id="1442" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/16 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="p_Val2_34_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="0"/>
<pin id="1448" dir="0" index="1" bw="16" slack="0"/>
<pin id="1449" dir="0" index="2" bw="16" slack="0"/>
<pin id="1450" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_34/16 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="i_op_assign_1_cast_i_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="31" slack="0"/>
<pin id="1457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_1_cast_i/18 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="tmp_59_i_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="32" slack="0"/>
<pin id="1461" dir="0" index="1" bw="32" slack="4"/>
<pin id="1462" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_59_i/18 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="i_1_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="31" slack="0"/>
<pin id="1466" dir="0" index="1" bw="1" slack="0"/>
<pin id="1467" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/18 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="tmp_54_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="31" slack="0"/>
<pin id="1472" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_54/18 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="p_shl_cast_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="18" slack="0"/>
<pin id="1476" dir="0" index="1" bw="10" slack="0"/>
<pin id="1477" dir="0" index="2" bw="1" slack="0"/>
<pin id="1478" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/18 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="tmp_55_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="31" slack="0"/>
<pin id="1484" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/18 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="p_shl1_cast_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="18" slack="0"/>
<pin id="1488" dir="0" index="1" bw="12" slack="0"/>
<pin id="1489" dir="0" index="2" bw="1" slack="0"/>
<pin id="1490" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/18 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="tmp_s_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="18" slack="0"/>
<pin id="1496" dir="0" index="1" bw="18" slack="0"/>
<pin id="1497" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/18 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="OP1_V_4_cast_i_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="31" slack="0"/>
<pin id="1502" dir="1" index="1" bw="47" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_4_cast_i/18 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="StgValue_247_store_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="1" slack="0"/>
<pin id="1506" dir="0" index="1" bw="32" slack="0"/>
<pin id="1507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_247/18 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="i_op_assign_cast_i_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="31" slack="0"/>
<pin id="1511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_cast_i/19 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="tmp_67_i_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="0"/>
<pin id="1515" dir="0" index="1" bw="32" slack="5"/>
<pin id="1516" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_67_i/19 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="j_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="31" slack="0"/>
<pin id="1520" dir="0" index="1" bw="1" slack="0"/>
<pin id="1521" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/19 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="tmp_56_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="31" slack="0"/>
<pin id="1526" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_56/19 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="tmp_15_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="18" slack="1"/>
<pin id="1530" dir="0" index="1" bw="18" slack="0"/>
<pin id="1531" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/19 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="tmp_21_cast_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="18" slack="0"/>
<pin id="1535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/19 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="tmp_72_i_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="8" slack="0"/>
<pin id="1540" dir="0" index="1" bw="8" slack="0"/>
<pin id="1541" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_72_i/20 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="OP1_V_cast_i_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="31" slack="1"/>
<pin id="1546" dir="1" index="1" bw="47" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_cast_i/20 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="exitcond7_i_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="8" slack="0"/>
<pin id="1550" dir="0" index="1" bw="8" slack="0"/>
<pin id="1551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7_i/21 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="n_1_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="8" slack="0"/>
<pin id="1556" dir="0" index="1" bw="1" slack="0"/>
<pin id="1557" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/21 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="tmp_108_i_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="8" slack="0"/>
<pin id="1562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_108_i/21 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="r3_i_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="12" slack="0"/>
<pin id="1568" dir="0" index="1" bw="18" slack="0"/>
<pin id="1569" dir="1" index="2" bw="18" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r3_i/21 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="OP2_V_cast_i_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="16" slack="0"/>
<pin id="1574" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast_i/22 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="p_Val2_35_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="31" slack="2"/>
<pin id="1578" dir="0" index="1" bw="16" slack="0"/>
<pin id="1579" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_35/22 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="next_mul_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="12" slack="0"/>
<pin id="1583" dir="0" index="1" bw="18" slack="1"/>
<pin id="1584" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/22 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="p_Val2_6_cast_i_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="47" slack="1"/>
<pin id="1589" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_6_cast_i/23 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="OP2_V_4_cast_i_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="16" slack="1"/>
<pin id="1592" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4_cast_i/23 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="p_Val2_4_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="31" slack="5"/>
<pin id="1595" dir="0" index="1" bw="16" slack="0"/>
<pin id="1596" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/23 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="p_Val2_7_cast_i_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="47" slack="0"/>
<pin id="1600" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_7_cast_i/23 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="p_Val2_36_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="47" slack="0"/>
<pin id="1604" dir="0" index="1" bw="47" slack="0"/>
<pin id="1605" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_36/23 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="p_Val2_8_cast11_i_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="47" slack="0"/>
<pin id="1610" dir="0" index="1" bw="47" slack="1"/>
<pin id="1611" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8_cast11_i/23 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="tmp_111_i_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="48" slack="0"/>
<pin id="1615" dir="0" index="1" bw="48" slack="0"/>
<pin id="1616" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_111_i/23 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="is_neg_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="1" slack="0"/>
<pin id="1621" dir="0" index="1" bw="48" slack="0"/>
<pin id="1622" dir="0" index="2" bw="7" slack="0"/>
<pin id="1623" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="is_neg/23 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="tmp_116_cast_i_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="1" slack="0"/>
<pin id="1629" dir="0" index="1" bw="47" slack="0"/>
<pin id="1630" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_116_cast_i/23 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="p_Val2_38_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="1" slack="0"/>
<pin id="1635" dir="0" index="1" bw="47" slack="0"/>
<pin id="1636" dir="0" index="2" bw="47" slack="0"/>
<pin id="1637" dir="1" index="3" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_38/23 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="p_Val2_12_cast_i_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="47" slack="1"/>
<pin id="1643" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_12_cast_i/24 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="p_Result_56_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="49" slack="0"/>
<pin id="1646" dir="0" index="1" bw="47" slack="0"/>
<pin id="1647" dir="0" index="2" bw="7" slack="0"/>
<pin id="1648" dir="0" index="3" bw="1" slack="0"/>
<pin id="1649" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_56/24 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="p_Result_57_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="64" slack="0"/>
<pin id="1656" dir="0" index="1" bw="1" slack="0"/>
<pin id="1657" dir="0" index="2" bw="49" slack="0"/>
<pin id="1658" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_57/24 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="tmp_117_i_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="64" slack="0"/>
<pin id="1664" dir="0" index="1" bw="64" slack="0"/>
<pin id="1665" dir="0" index="2" bw="1" slack="0"/>
<pin id="1666" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_117_i/24 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="num_zeros_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="64" slack="0"/>
<pin id="1672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="num_zeros/24 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="msb_idx_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="7" slack="0"/>
<pin id="1676" dir="0" index="1" bw="32" slack="0"/>
<pin id="1677" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="msb_idx/24 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="tmp_59_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="32" slack="0"/>
<pin id="1682" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/24 "/>
</bind>
</comp>

<comp id="1684" class="1004" name="tmp_60_fu_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="1" slack="0"/>
<pin id="1686" dir="0" index="1" bw="32" slack="0"/>
<pin id="1687" dir="0" index="2" bw="6" slack="0"/>
<pin id="1688" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/24 "/>
</bind>
</comp>

<comp id="1692" class="1004" name="msb_idx_1_fu_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="1" slack="0"/>
<pin id="1694" dir="0" index="1" bw="31" slack="0"/>
<pin id="1695" dir="0" index="2" bw="31" slack="0"/>
<pin id="1696" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="msb_idx_1/24 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="tmp_61_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="26" slack="0"/>
<pin id="1702" dir="0" index="1" bw="31" slack="0"/>
<pin id="1703" dir="0" index="2" bw="4" slack="0"/>
<pin id="1704" dir="0" index="3" bw="6" slack="0"/>
<pin id="1705" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_61/24 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="icmp4_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="26" slack="0"/>
<pin id="1712" dir="0" index="1" bw="26" slack="0"/>
<pin id="1713" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/24 "/>
</bind>
</comp>

<comp id="1716" class="1004" name="tmp_63_fu_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="31" slack="0"/>
<pin id="1718" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_63/24 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="tmp_64_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="31" slack="0"/>
<pin id="1722" dir="0" index="1" bw="31" slack="0"/>
<pin id="1723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_64/24 "/>
</bind>
</comp>

<comp id="1726" class="1004" name="tmp_65_fu_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="6" slack="0"/>
<pin id="1728" dir="0" index="1" bw="6" slack="0"/>
<pin id="1729" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/24 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="tmp_66_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="49" slack="0"/>
<pin id="1734" dir="0" index="1" bw="47" slack="0"/>
<pin id="1735" dir="0" index="2" bw="7" slack="0"/>
<pin id="1736" dir="0" index="3" bw="1" slack="0"/>
<pin id="1737" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/24 "/>
</bind>
</comp>

<comp id="1742" class="1004" name="tmp_67_fu_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="5" slack="0"/>
<pin id="1744" dir="0" index="1" bw="6" slack="0"/>
<pin id="1745" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_67/24 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="tmp_68_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="1" slack="0"/>
<pin id="1750" dir="0" index="1" bw="49" slack="0"/>
<pin id="1751" dir="0" index="2" bw="49" slack="0"/>
<pin id="1752" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_68/24 "/>
</bind>
</comp>

<comp id="1756" class="1004" name="tmp_69_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="1" slack="0"/>
<pin id="1758" dir="0" index="1" bw="6" slack="0"/>
<pin id="1759" dir="0" index="2" bw="6" slack="0"/>
<pin id="1760" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_69/24 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="tmp_70_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="6" slack="0"/>
<pin id="1766" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70/24 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="tmp_71_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="49" slack="0"/>
<pin id="1770" dir="0" index="1" bw="6" slack="0"/>
<pin id="1771" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_71/24 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="tmp32_V_2_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="49" slack="0"/>
<pin id="1776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp32_V_2/24 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="tmp32_V_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="47" slack="2"/>
<pin id="1780" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp32_V/25 "/>
</bind>
</comp>

<comp id="1781" class="1004" name="tmp_128_i_fu_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="6" slack="0"/>
<pin id="1783" dir="0" index="1" bw="31" slack="1"/>
<pin id="1784" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_128_i/25 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="tmp_128_cast_i_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="31" slack="0"/>
<pin id="1788" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_128_cast_i/25 "/>
</bind>
</comp>

<comp id="1790" class="1004" name="tmp32_V_1_fu_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="32" slack="0"/>
<pin id="1792" dir="0" index="1" bw="31" slack="0"/>
<pin id="1793" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp32_V_1/25 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="tmp32_V_3_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="1" slack="1"/>
<pin id="1798" dir="0" index="1" bw="32" slack="0"/>
<pin id="1799" dir="0" index="2" bw="32" slack="1"/>
<pin id="1800" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp32_V_3/25 "/>
</bind>
</comp>

<comp id="1802" class="1004" name="tmp32_V_6_fu_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="32" slack="0"/>
<pin id="1804" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp32_V_6/27 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="p_Result_12_i_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="8" slack="0"/>
<pin id="1808" dir="0" index="1" bw="32" slack="0"/>
<pin id="1809" dir="0" index="2" bw="6" slack="0"/>
<pin id="1810" dir="0" index="3" bw="6" slack="0"/>
<pin id="1811" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_12_i/27 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="tmp_134_i_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="8" slack="1"/>
<pin id="1818" dir="0" index="1" bw="8" slack="0"/>
<pin id="1819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_134_i/28 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="tmp_73_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="32" slack="4"/>
<pin id="1823" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/28 "/>
</bind>
</comp>

<comp id="1824" class="1004" name="tmp_cast_cast_fu_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="1" slack="0"/>
<pin id="1826" dir="0" index="1" bw="8" slack="0"/>
<pin id="1827" dir="0" index="2" bw="8" slack="0"/>
<pin id="1828" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_cast_cast/28 "/>
</bind>
</comp>

<comp id="1832" class="1004" name="p_Repl2_4_trunc_i_fu_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="8" slack="0"/>
<pin id="1834" dir="0" index="1" bw="8" slack="0"/>
<pin id="1835" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Repl2_4_trunc_i/28 "/>
</bind>
</comp>

<comp id="1838" class="1004" name="tmp_46_i_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="9" slack="0"/>
<pin id="1840" dir="0" index="1" bw="1" slack="5"/>
<pin id="1841" dir="0" index="2" bw="8" slack="0"/>
<pin id="1842" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46_i/28 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="p_Result_58_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="32" slack="0"/>
<pin id="1847" dir="0" index="1" bw="32" slack="1"/>
<pin id="1848" dir="0" index="2" bw="9" slack="0"/>
<pin id="1849" dir="0" index="3" bw="6" slack="0"/>
<pin id="1850" dir="0" index="4" bw="6" slack="0"/>
<pin id="1851" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_58/28 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="f_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="32" slack="0"/>
<pin id="1858" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="f/28 "/>
</bind>
</comp>

<comp id="1860" class="1004" name="x_assign_fu_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="1" slack="5"/>
<pin id="1862" dir="0" index="1" bw="32" slack="0"/>
<pin id="1863" dir="0" index="2" bw="32" slack="0"/>
<pin id="1864" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign/28 "/>
</bind>
</comp>

<comp id="1867" class="1004" name="t_V_6_fu_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="32" slack="0"/>
<pin id="1869" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t_V_6/28 "/>
</bind>
</comp>

<comp id="1871" class="1004" name="loc_V_fu_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="8" slack="0"/>
<pin id="1873" dir="0" index="1" bw="32" slack="0"/>
<pin id="1874" dir="0" index="2" bw="6" slack="0"/>
<pin id="1875" dir="0" index="3" bw="6" slack="0"/>
<pin id="1876" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/28 "/>
</bind>
</comp>

<comp id="1881" class="1004" name="tmp_i_i_i_fu_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="8" slack="0"/>
<pin id="1883" dir="0" index="1" bw="8" slack="0"/>
<pin id="1884" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i/28 "/>
</bind>
</comp>

<comp id="1887" class="1004" name="tmp_164_i_i_i_fu_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="8" slack="0"/>
<pin id="1889" dir="0" index="1" bw="8" slack="0"/>
<pin id="1890" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_164_i_i_i/28 "/>
</bind>
</comp>

<comp id="1893" class="1004" name="index_V_fu_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="5" slack="0"/>
<pin id="1895" dir="0" index="1" bw="32" slack="0"/>
<pin id="1896" dir="0" index="2" bw="6" slack="0"/>
<pin id="1897" dir="0" index="3" bw="6" slack="0"/>
<pin id="1898" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index_V/28 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="tmp_165_i_i_i_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="5" slack="0"/>
<pin id="1905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_165_i_i_i/28 "/>
</bind>
</comp>

<comp id="1909" class="1004" name="p_Result_43_fu_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="1" slack="0"/>
<pin id="1911" dir="0" index="1" bw="32" slack="1"/>
<pin id="1912" dir="0" index="2" bw="6" slack="0"/>
<pin id="1913" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_43/29 "/>
</bind>
</comp>

<comp id="1916" class="1004" name="p_Result_59_fu_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="32" slack="0"/>
<pin id="1918" dir="0" index="1" bw="1" slack="0"/>
<pin id="1919" dir="0" index="2" bw="1" slack="0"/>
<pin id="1920" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_59/29 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="one_half_i_i_cast_i_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="24" slack="0"/>
<pin id="1926" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="one_half_i_i_cast_i/29 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="p_Val2_45_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="32" slack="1"/>
<pin id="1930" dir="0" index="1" bw="24" slack="0"/>
<pin id="1931" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_45/29 "/>
</bind>
</comp>

<comp id="1933" class="1004" name="loc_V_2_fu_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="32" slack="0"/>
<pin id="1935" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_2/29 "/>
</bind>
</comp>

<comp id="1937" class="1004" name="tmp_167_i_i_i_fu_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="23" slack="0"/>
<pin id="1939" dir="0" index="1" bw="23" slack="0"/>
<pin id="1940" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_167_i_i_i/29 "/>
</bind>
</comp>

<comp id="1943" class="1004" name="xs_sig_V_fu_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="23" slack="0"/>
<pin id="1945" dir="0" index="1" bw="23" slack="0"/>
<pin id="1946" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V/29 "/>
</bind>
</comp>

<comp id="1949" class="1004" name="tmp_11_fu_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="9" slack="0"/>
<pin id="1951" dir="0" index="1" bw="32" slack="0"/>
<pin id="1952" dir="0" index="2" bw="6" slack="0"/>
<pin id="1953" dir="0" index="3" bw="6" slack="0"/>
<pin id="1954" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/29 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="p_Result_60_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="32" slack="0"/>
<pin id="1961" dir="0" index="1" bw="9" slack="0"/>
<pin id="1962" dir="0" index="2" bw="23" slack="0"/>
<pin id="1963" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_60/29 "/>
</bind>
</comp>

<comp id="1967" class="1004" name="sel_tmp38_v_fu_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="1" slack="1"/>
<pin id="1969" dir="0" index="1" bw="32" slack="0"/>
<pin id="1970" dir="0" index="2" bw="32" slack="0"/>
<pin id="1971" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp38_v/29 "/>
</bind>
</comp>

<comp id="1974" class="1004" name="sel_tmp12_fu_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="32" slack="0"/>
<pin id="1976" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sel_tmp12/29 "/>
</bind>
</comp>

<comp id="1978" class="1004" name="sel_tmp13_fu_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="1" slack="1"/>
<pin id="1980" dir="0" index="1" bw="1" slack="0"/>
<pin id="1981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp13/29 "/>
</bind>
</comp>

<comp id="1983" class="1004" name="sel_tmp14_fu_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="1" slack="1"/>
<pin id="1985" dir="0" index="1" bw="1" slack="0"/>
<pin id="1986" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp14/29 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="x_assign_2_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="1" slack="0"/>
<pin id="1990" dir="0" index="1" bw="32" slack="1"/>
<pin id="1991" dir="0" index="2" bw="32" slack="0"/>
<pin id="1992" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_2/29 "/>
</bind>
</comp>

<comp id="1995" class="1004" name="p_Val2_47_fu_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="32" slack="0"/>
<pin id="1997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_47/29 "/>
</bind>
</comp>

<comp id="1999" class="1004" name="loc_V_3_fu_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="8" slack="0"/>
<pin id="2001" dir="0" index="1" bw="32" slack="0"/>
<pin id="2002" dir="0" index="2" bw="6" slack="0"/>
<pin id="2003" dir="0" index="3" bw="6" slack="0"/>
<pin id="2004" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_3/29 "/>
</bind>
</comp>

<comp id="2009" class="1004" name="loc_V_4_fu_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="32" slack="0"/>
<pin id="2011" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_4/29 "/>
</bind>
</comp>

<comp id="2013" class="1004" name="tmp_170_i_i_i_i_fu_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="25" slack="0"/>
<pin id="2015" dir="0" index="1" bw="1" slack="0"/>
<pin id="2016" dir="0" index="2" bw="23" slack="0"/>
<pin id="2017" dir="0" index="3" bw="1" slack="0"/>
<pin id="2018" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_170_i_i_i_i/29 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="tmp_170_i_i_i_cast_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="25" slack="0"/>
<pin id="2025" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_170_i_i_i_cast/29 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="tmp_i_i_i_i_cast_i_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="8" slack="0"/>
<pin id="2029" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_cast_i/29 "/>
</bind>
</comp>

<comp id="2031" class="1004" name="sh_assign_fu_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="8" slack="0"/>
<pin id="2033" dir="0" index="1" bw="8" slack="0"/>
<pin id="2034" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/29 "/>
</bind>
</comp>

<comp id="2037" class="1004" name="isNeg_fu_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="1" slack="0"/>
<pin id="2039" dir="0" index="1" bw="9" slack="0"/>
<pin id="2040" dir="0" index="2" bw="5" slack="0"/>
<pin id="2041" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/29 "/>
</bind>
</comp>

<comp id="2045" class="1004" name="tmp_171_i_i_i_i_fu_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="8" slack="0"/>
<pin id="2047" dir="0" index="1" bw="8" slack="0"/>
<pin id="2048" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_171_i_i_i_i/29 "/>
</bind>
</comp>

<comp id="2051" class="1004" name="tmp_171_i_i_i_cast_i_fu_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="8" slack="0"/>
<pin id="2053" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_171_i_i_i_cast_i/29 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="sh_assign_1_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="1" slack="0"/>
<pin id="2057" dir="0" index="1" bw="9" slack="0"/>
<pin id="2058" dir="0" index="2" bw="9" slack="0"/>
<pin id="2059" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/29 "/>
</bind>
</comp>

<comp id="2063" class="1004" name="sh_assign_2_i_i_i_ca_fu_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="9" slack="0"/>
<pin id="2065" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_i_i_i_ca/29 "/>
</bind>
</comp>

<comp id="2067" class="1004" name="sh_assign_2_i_i_i_ca_1_fu_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="9" slack="0"/>
<pin id="2069" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_i_i_i_ca_1/29 "/>
</bind>
</comp>

<comp id="2071" class="1004" name="tmp_172_i_i_i_i_fu_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="9" slack="0"/>
<pin id="2073" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_172_i_i_i_i/29 "/>
</bind>
</comp>

<comp id="2075" class="1004" name="tmp_173_i_i_i_i_fu_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="25" slack="0"/>
<pin id="2077" dir="0" index="1" bw="9" slack="0"/>
<pin id="2078" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_173_i_i_i_i/29 "/>
</bind>
</comp>

<comp id="2081" class="1004" name="tmp_174_i_i_i_i_fu_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="25" slack="0"/>
<pin id="2083" dir="0" index="1" bw="32" slack="0"/>
<pin id="2084" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_174_i_i_i_i/29 "/>
</bind>
</comp>

<comp id="2087" class="1004" name="tmp_79_fu_2087">
<pin_list>
<pin id="2088" dir="0" index="0" bw="1" slack="0"/>
<pin id="2089" dir="0" index="1" bw="25" slack="0"/>
<pin id="2090" dir="0" index="2" bw="6" slack="0"/>
<pin id="2091" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_79/29 "/>
</bind>
</comp>

<comp id="2095" class="1004" name="tmp_16_fu_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="1" slack="0"/>
<pin id="2097" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/29 "/>
</bind>
</comp>

<comp id="2099" class="1004" name="tmp_17_fu_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="32" slack="0"/>
<pin id="2101" dir="0" index="1" bw="79" slack="0"/>
<pin id="2102" dir="0" index="2" bw="6" slack="0"/>
<pin id="2103" dir="0" index="3" bw="7" slack="0"/>
<pin id="2104" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/29 "/>
</bind>
</comp>

<comp id="2109" class="1004" name="p_Val2_49_fu_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="1" slack="0"/>
<pin id="2111" dir="0" index="1" bw="32" slack="0"/>
<pin id="2112" dir="0" index="2" bw="32" slack="0"/>
<pin id="2113" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_49/29 "/>
</bind>
</comp>

<comp id="2117" class="1004" name="p_Result_61_fu_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="1" slack="0"/>
<pin id="2119" dir="0" index="1" bw="32" slack="1"/>
<pin id="2120" dir="0" index="2" bw="6" slack="0"/>
<pin id="2121" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_61/30 "/>
</bind>
</comp>

<comp id="2124" class="1004" name="p_Val2_i_i_i_i_fu_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="1" slack="0"/>
<pin id="2126" dir="0" index="1" bw="32" slack="1"/>
<pin id="2127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i_i_i_i/30 "/>
</bind>
</comp>

<comp id="2129" class="1004" name="p_Val2_s_fu_2129">
<pin_list>
<pin id="2130" dir="0" index="0" bw="1" slack="0"/>
<pin id="2131" dir="0" index="1" bw="32" slack="0"/>
<pin id="2132" dir="0" index="2" bw="32" slack="1"/>
<pin id="2133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/30 "/>
</bind>
</comp>

<comp id="2136" class="1004" name="r3_cast_i_fu_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="18" slack="9"/>
<pin id="2138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r3_cast_i/30 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="base_1_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="32" slack="0"/>
<pin id="2141" dir="0" index="1" bw="18" slack="0"/>
<pin id="2142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_1/30 "/>
</bind>
</comp>

<comp id="2145" class="1004" name="tmp_142_i_fu_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="32" slack="0"/>
<pin id="2147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_142_i/30 "/>
</bind>
</comp>

<comp id="2150" class="1004" name="tmp_143_i_fu_2150">
<pin_list>
<pin id="2151" dir="0" index="0" bw="1" slack="0"/>
<pin id="2152" dir="0" index="1" bw="32" slack="0"/>
<pin id="2153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_143_i/31 "/>
</bind>
</comp>

<comp id="2157" class="1004" name="r4_cast_i_fu_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="11" slack="0"/>
<pin id="2159" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r4_cast_i/33 "/>
</bind>
</comp>

<comp id="2161" class="1004" name="exitcond5_i_fu_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="11" slack="0"/>
<pin id="2163" dir="0" index="1" bw="11" slack="0"/>
<pin id="2164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i/33 "/>
</bind>
</comp>

<comp id="2167" class="1004" name="r_fu_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="11" slack="0"/>
<pin id="2169" dir="0" index="1" bw="1" slack="0"/>
<pin id="2170" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/33 "/>
</bind>
</comp>

<comp id="2173" class="1004" name="tmp_74_i_fu_2173">
<pin_list>
<pin id="2174" dir="0" index="0" bw="11" slack="0"/>
<pin id="2175" dir="0" index="1" bw="12" slack="0"/>
<pin id="2176" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_74_i/33 "/>
</bind>
</comp>

<comp id="2179" class="1004" name="tmp_74_cast_i_fu_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="12" slack="0"/>
<pin id="2181" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_74_cast_i/33 "/>
</bind>
</comp>

<comp id="2183" class="1004" name="tmp_i_i_fu_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="32" slack="0"/>
<pin id="2185" dir="0" index="1" bw="32" slack="0"/>
<pin id="2186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/33 "/>
</bind>
</comp>

<comp id="2189" class="1004" name="total_fu_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="1" slack="0"/>
<pin id="2191" dir="0" index="1" bw="32" slack="0"/>
<pin id="2192" dir="0" index="2" bw="32" slack="0"/>
<pin id="2193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="total/33 "/>
</bind>
</comp>

<comp id="2198" class="1004" name="exitcond6_i_fu_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="8" slack="0"/>
<pin id="2200" dir="0" index="1" bw="8" slack="0"/>
<pin id="2201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6_i/34 "/>
</bind>
</comp>

<comp id="2204" class="1004" name="n_fu_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="8" slack="0"/>
<pin id="2206" dir="0" index="1" bw="1" slack="0"/>
<pin id="2207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/34 "/>
</bind>
</comp>

<comp id="2210" class="1004" name="tmp_75_i_fu_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="18" slack="0"/>
<pin id="2212" dir="0" index="1" bw="12" slack="1"/>
<pin id="2213" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_75_i/34 "/>
</bind>
</comp>

<comp id="2215" class="1004" name="base_fu_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="18" slack="0"/>
<pin id="2217" dir="0" index="1" bw="1" slack="0"/>
<pin id="2218" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/34 "/>
</bind>
</comp>

<comp id="2221" class="1004" name="tmp_76_i_fu_2221">
<pin_list>
<pin id="2222" dir="0" index="0" bw="18" slack="0"/>
<pin id="2223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76_i/34 "/>
</bind>
</comp>

<comp id="2226" class="1004" name="tmp_77_i_fu_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="32" slack="0"/>
<pin id="2228" dir="0" index="1" bw="32" slack="7"/>
<pin id="2229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_77_i/35 "/>
</bind>
</comp>

<comp id="2231" class="1004" name="tmp_85_i_fu_2231">
<pin_list>
<pin id="2232" dir="0" index="0" bw="18" slack="1"/>
<pin id="2233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_i/35 "/>
</bind>
</comp>

<comp id="2235" class="1004" name="next_mul1_fu_2235">
<pin_list>
<pin id="2236" dir="0" index="0" bw="18" slack="2"/>
<pin id="2237" dir="0" index="1" bw="12" slack="0"/>
<pin id="2238" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/36 "/>
</bind>
</comp>

<comp id="2241" class="1004" name="tmp_102_i_fu_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="18" slack="2"/>
<pin id="2243" dir="0" index="1" bw="3" slack="0"/>
<pin id="2244" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_102_i/36 "/>
</bind>
</comp>

<comp id="2246" class="1004" name="tmp_103_i_fu_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="18" slack="0"/>
<pin id="2248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_103_i/36 "/>
</bind>
</comp>

<comp id="2251" class="1004" name="tmp_104_i_fu_2251">
<pin_list>
<pin id="2252" dir="0" index="0" bw="32" slack="2"/>
<pin id="2253" dir="0" index="1" bw="32" slack="0"/>
<pin id="2254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_104_i/37 "/>
</bind>
</comp>

<comp id="2256" class="1004" name="tmp_112_i_fu_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="18" slack="3"/>
<pin id="2258" dir="0" index="1" bw="12" slack="0"/>
<pin id="2259" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_i/37 "/>
</bind>
</comp>

<comp id="2261" class="1004" name="tmp_113_i_fu_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="18" slack="0"/>
<pin id="2263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_i/37 "/>
</bind>
</comp>

<comp id="2266" class="1004" name="tmp_120_i_fu_2266">
<pin_list>
<pin id="2267" dir="0" index="0" bw="18" slack="4"/>
<pin id="2268" dir="0" index="1" bw="12" slack="0"/>
<pin id="2269" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_120_i/38 "/>
</bind>
</comp>

<comp id="2271" class="1004" name="tmp_125_i_fu_2271">
<pin_list>
<pin id="2272" dir="0" index="0" bw="18" slack="0"/>
<pin id="2273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_125_i/38 "/>
</bind>
</comp>

<comp id="2276" class="1004" name="base_cast_i_fu_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="18" slack="5"/>
<pin id="2278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="base_cast_i/39 "/>
</bind>
</comp>

<comp id="2280" class="1004" name="tmp_127_i_fu_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="32" slack="4"/>
<pin id="2282" dir="0" index="1" bw="32" slack="0"/>
<pin id="2283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_127_i/39 "/>
</bind>
</comp>

<comp id="2285" class="1004" name="total_1_fu_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="32" slack="0"/>
<pin id="2287" dir="0" index="1" bw="1" slack="0"/>
<pin id="2288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="total_1/39 "/>
</bind>
</comp>

<comp id="2291" class="1004" name="tmp_130_i_fu_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="32" slack="0"/>
<pin id="2293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_130_i/39 "/>
</bind>
</comp>

<comp id="2296" class="1004" name="StgValue_462_store_fu_2296">
<pin_list>
<pin id="2297" dir="0" index="0" bw="32" slack="0"/>
<pin id="2298" dir="0" index="1" bw="32" slack="7"/>
<pin id="2299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_462/39 "/>
</bind>
</comp>

<comp id="2301" class="1004" name="exitcond_i_fu_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="7" slack="0"/>
<pin id="2303" dir="0" index="1" bw="7" slack="0"/>
<pin id="2304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/42 "/>
</bind>
</comp>

<comp id="2307" class="1004" name="i_2_fu_2307">
<pin_list>
<pin id="2308" dir="0" index="0" bw="7" slack="0"/>
<pin id="2309" dir="0" index="1" bw="1" slack="0"/>
<pin id="2310" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/42 "/>
</bind>
</comp>

<comp id="2313" class="1004" name="i7_cast7_i_fu_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="7" slack="0"/>
<pin id="2315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i7_cast7_i/42 "/>
</bind>
</comp>

<comp id="2317" class="1004" name="tmp_84_i_fu_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="32" slack="0"/>
<pin id="2319" dir="0" index="1" bw="32" slack="2"/>
<pin id="2320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_84_i/42 "/>
</bind>
</comp>

<comp id="2322" class="1004" name="tmp_101_i_fu_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="7" slack="0"/>
<pin id="2324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_101_i/42 "/>
</bind>
</comp>

<comp id="2327" class="1004" name="tmp_88_i_fu_2327">
<pin_list>
<pin id="2328" dir="0" index="0" bw="7" slack="0"/>
<pin id="2329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_88_i/42 "/>
</bind>
</comp>

<comp id="2332" class="1004" name="sext_cast_fu_2332">
<pin_list>
<pin id="2333" dir="0" index="0" bw="32" slack="0"/>
<pin id="2334" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/43 "/>
</bind>
</comp>

<comp id="2336" class="1004" name="mul_fu_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="34" slack="0"/>
<pin id="2338" dir="0" index="1" bw="32" slack="0"/>
<pin id="2339" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/43 "/>
</bind>
</comp>

<comp id="2342" class="1004" name="tmp_80_fu_2342">
<pin_list>
<pin id="2343" dir="0" index="0" bw="1" slack="0"/>
<pin id="2344" dir="0" index="1" bw="32" slack="0"/>
<pin id="2345" dir="0" index="2" bw="6" slack="0"/>
<pin id="2346" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/43 "/>
</bind>
</comp>

<comp id="2350" class="1004" name="tmp_82_fu_2350">
<pin_list>
<pin id="2351" dir="0" index="0" bw="22" slack="0"/>
<pin id="2352" dir="0" index="1" bw="65" slack="0"/>
<pin id="2353" dir="0" index="2" bw="7" slack="0"/>
<pin id="2354" dir="0" index="3" bw="8" slack="0"/>
<pin id="2355" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_82/43 "/>
</bind>
</comp>

<comp id="2360" class="1004" name="neg_mul_fu_2360">
<pin_list>
<pin id="2361" dir="0" index="0" bw="1" slack="0"/>
<pin id="2362" dir="0" index="1" bw="65" slack="1"/>
<pin id="2363" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/44 "/>
</bind>
</comp>

<comp id="2365" class="1004" name="tmp_81_fu_2365">
<pin_list>
<pin id="2366" dir="0" index="0" bw="22" slack="0"/>
<pin id="2367" dir="0" index="1" bw="65" slack="0"/>
<pin id="2368" dir="0" index="2" bw="7" slack="0"/>
<pin id="2369" dir="0" index="3" bw="8" slack="0"/>
<pin id="2370" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_81/44 "/>
</bind>
</comp>

<comp id="2375" class="1004" name="tmp_18_fu_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="22" slack="0"/>
<pin id="2377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/44 "/>
</bind>
</comp>

<comp id="2379" class="1004" name="tmp_19_fu_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="22" slack="1"/>
<pin id="2381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19/44 "/>
</bind>
</comp>

<comp id="2382" class="1004" name="tmp_20_fu_2382">
<pin_list>
<pin id="2383" dir="0" index="0" bw="1" slack="1"/>
<pin id="2384" dir="0" index="1" bw="32" slack="0"/>
<pin id="2385" dir="0" index="2" bw="32" slack="0"/>
<pin id="2386" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20/44 "/>
</bind>
</comp>

<comp id="2389" class="1004" name="neg_ti_fu_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="1" slack="0"/>
<pin id="2391" dir="0" index="1" bw="22" slack="0"/>
<pin id="2392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/44 "/>
</bind>
</comp>

<comp id="2395" class="1004" name="tmp_89_i_fu_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="1" slack="1"/>
<pin id="2397" dir="0" index="1" bw="32" slack="0"/>
<pin id="2398" dir="0" index="2" bw="32" slack="0"/>
<pin id="2399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_89_i/44 "/>
</bind>
</comp>

<comp id="2402" class="1004" name="tmp_83_fu_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="24" slack="0"/>
<pin id="2404" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_83/44 "/>
</bind>
</comp>

<comp id="2406" class="1004" name="tmp_91_i_fu_2406">
<pin_list>
<pin id="2407" dir="0" index="0" bw="12" slack="0"/>
<pin id="2408" dir="0" index="1" bw="24" slack="0"/>
<pin id="2409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_91_i/44 "/>
</bind>
</comp>

<comp id="2412" class="1004" name="tmp_92_i_fu_2412">
<pin_list>
<pin id="2413" dir="0" index="0" bw="32" slack="1"/>
<pin id="2414" dir="0" index="1" bw="32" slack="2"/>
<pin id="2415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_92_i/45 "/>
</bind>
</comp>

<comp id="2416" class="1004" name="p_angle_fu_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="1" slack="0"/>
<pin id="2418" dir="0" index="1" bw="16" slack="1"/>
<pin id="2419" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_angle/45 "/>
</bind>
</comp>

<comp id="2421" class="1004" name="tmp_84_fu_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="32" slack="0"/>
<pin id="2423" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_84/45 "/>
</bind>
</comp>

<comp id="2425" class="1004" name="p_rho_fu_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="11" slack="0"/>
<pin id="2427" dir="0" index="1" bw="16" slack="0"/>
<pin id="2428" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rho/45 "/>
</bind>
</comp>

<comp id="2431" class="1004" name="tmp_95_i_fu_2431">
<pin_list>
<pin id="2432" dir="0" index="0" bw="32" slack="0"/>
<pin id="2433" dir="0" index="1" bw="16" slack="0"/>
<pin id="2434" dir="0" index="2" bw="1" slack="0"/>
<pin id="2435" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_95_i/45 "/>
</bind>
</comp>

<comp id="2439" class="1004" name="tmp_96_i_fu_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="16" slack="0"/>
<pin id="2441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_96_i/45 "/>
</bind>
</comp>

<comp id="2443" class="1004" name="tmp_97_i_fu_2443">
<pin_list>
<pin id="2444" dir="0" index="0" bw="32" slack="0"/>
<pin id="2445" dir="0" index="1" bw="32" slack="0"/>
<pin id="2446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_97_i/45 "/>
</bind>
</comp>

<comp id="2450" class="1004" name="tmp_99_i_fu_2450">
<pin_list>
<pin id="2451" dir="0" index="0" bw="7" slack="3"/>
<pin id="2452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99_i/45 "/>
</bind>
</comp>

<comp id="2454" class="1005" name="rows_reg_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="32" slack="4"/>
<pin id="2456" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="2459" class="1005" name="cols_reg_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="32" slack="5"/>
<pin id="2461" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="2464" class="1005" name="threshold_read_reg_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="32" slack="7"/>
<pin id="2466" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="threshold_read "/>
</bind>
</comp>

<comp id="2469" class="1005" name="lines_addr_reg_2469">
<pin_list>
<pin id="2470" dir="0" index="0" bw="7" slack="5"/>
<pin id="2471" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="lines_addr "/>
</bind>
</comp>

<comp id="2474" class="1005" name="exitcond3_i_reg_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="1" slack="1"/>
<pin id="2476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3_i "/>
</bind>
</comp>

<comp id="2478" class="1005" name="i_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="18" slack="0"/>
<pin id="2480" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="2483" class="1005" name="exitcond4_i_reg_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="1" slack="1"/>
<pin id="2485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4_i "/>
</bind>
</comp>

<comp id="2487" class="1005" name="n_2_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="8" slack="0"/>
<pin id="2489" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="2492" class="1005" name="n_cast16_i_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="32" slack="1"/>
<pin id="2494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_cast16_i "/>
</bind>
</comp>

<comp id="2497" class="1005" name="tmp_54_i_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="32" slack="1"/>
<pin id="2499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54_i "/>
</bind>
</comp>

<comp id="2502" class="1005" name="angle_reg_2502">
<pin_list>
<pin id="2503" dir="0" index="0" bw="32" slack="1"/>
<pin id="2504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="angle "/>
</bind>
</comp>

<comp id="2508" class="1005" name="v_assign_reg_2508">
<pin_list>
<pin id="2509" dir="0" index="0" bw="32" slack="1"/>
<pin id="2510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="2513" class="1005" name="v_assign_1_reg_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="32" slack="1"/>
<pin id="2515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_1 "/>
</bind>
</comp>

<comp id="2518" class="1005" name="isneg_reg_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="1" slack="1"/>
<pin id="2520" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="2526" class="1005" name="p_Result_54_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="54" slack="1"/>
<pin id="2528" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_54 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="man_V_1_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="54" slack="1"/>
<pin id="2533" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_1 "/>
</bind>
</comp>

<comp id="2536" class="1005" name="tmp_58_i_reg_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="1" slack="1"/>
<pin id="2538" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58_i "/>
</bind>
</comp>

<comp id="2542" class="1005" name="F2_reg_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="12" slack="1"/>
<pin id="2544" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="2548" class="1005" name="tmp_61_i_reg_2548">
<pin_list>
<pin id="2549" dir="0" index="0" bw="1" slack="1"/>
<pin id="2550" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_i "/>
</bind>
</comp>

<comp id="2554" class="1005" name="sh_amt_reg_2554">
<pin_list>
<pin id="2555" dir="0" index="0" bw="12" slack="1"/>
<pin id="2556" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="2561" class="1005" name="icmp_reg_2561">
<pin_list>
<pin id="2562" dir="0" index="0" bw="1" slack="1"/>
<pin id="2563" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="2566" class="1005" name="tmp_87_i_reg_2566">
<pin_list>
<pin id="2567" dir="0" index="0" bw="1" slack="1"/>
<pin id="2568" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87_i "/>
</bind>
</comp>

<comp id="2571" class="1005" name="icmp1_reg_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="1" slack="1"/>
<pin id="2573" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp1 "/>
</bind>
</comp>

<comp id="2576" class="1005" name="tmp_36_reg_2576">
<pin_list>
<pin id="2577" dir="0" index="0" bw="6" slack="1"/>
<pin id="2578" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="2581" class="1005" name="tmp_122_i_reg_2581">
<pin_list>
<pin id="2582" dir="0" index="0" bw="1" slack="1"/>
<pin id="2583" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_122_i "/>
</bind>
</comp>

<comp id="2586" class="1005" name="isneg_1_reg_2586">
<pin_list>
<pin id="2587" dir="0" index="0" bw="1" slack="1"/>
<pin id="2588" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg_1 "/>
</bind>
</comp>

<comp id="2594" class="1005" name="p_Result_55_reg_2594">
<pin_list>
<pin id="2595" dir="0" index="0" bw="54" slack="1"/>
<pin id="2596" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_55 "/>
</bind>
</comp>

<comp id="2599" class="1005" name="man_V_3_reg_2599">
<pin_list>
<pin id="2600" dir="0" index="0" bw="54" slack="1"/>
<pin id="2601" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_3 "/>
</bind>
</comp>

<comp id="2604" class="1005" name="tmp_133_i_reg_2604">
<pin_list>
<pin id="2605" dir="0" index="0" bw="1" slack="1"/>
<pin id="2606" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_133_i "/>
</bind>
</comp>

<comp id="2610" class="1005" name="F2_1_reg_2610">
<pin_list>
<pin id="2611" dir="0" index="0" bw="12" slack="1"/>
<pin id="2612" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2_1 "/>
</bind>
</comp>

<comp id="2616" class="1005" name="tmp_136_i_reg_2616">
<pin_list>
<pin id="2617" dir="0" index="0" bw="1" slack="1"/>
<pin id="2618" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_136_i "/>
</bind>
</comp>

<comp id="2622" class="1005" name="sh_amt_1_reg_2622">
<pin_list>
<pin id="2623" dir="0" index="0" bw="12" slack="1"/>
<pin id="2624" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_1 "/>
</bind>
</comp>

<comp id="2629" class="1005" name="icmp2_reg_2629">
<pin_list>
<pin id="2630" dir="0" index="0" bw="1" slack="1"/>
<pin id="2631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp2 "/>
</bind>
</comp>

<comp id="2634" class="1005" name="tmp_154_i_reg_2634">
<pin_list>
<pin id="2635" dir="0" index="0" bw="1" slack="1"/>
<pin id="2636" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_154_i "/>
</bind>
</comp>

<comp id="2639" class="1005" name="icmp3_reg_2639">
<pin_list>
<pin id="2640" dir="0" index="0" bw="1" slack="1"/>
<pin id="2641" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp3 "/>
</bind>
</comp>

<comp id="2644" class="1005" name="tmp_49_reg_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="6" slack="1"/>
<pin id="2646" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="2649" class="1005" name="tmp_160_i_reg_2649">
<pin_list>
<pin id="2650" dir="0" index="0" bw="1" slack="1"/>
<pin id="2651" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_160_i "/>
</bind>
</comp>

<comp id="2657" class="1005" name="i_1_reg_2657">
<pin_list>
<pin id="2658" dir="0" index="0" bw="31" slack="0"/>
<pin id="2659" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="2662" class="1005" name="tmp_s_reg_2662">
<pin_list>
<pin id="2663" dir="0" index="0" bw="18" slack="1"/>
<pin id="2664" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2667" class="1005" name="OP1_V_4_cast_i_reg_2667">
<pin_list>
<pin id="2668" dir="0" index="0" bw="47" slack="5"/>
<pin id="2669" dir="1" index="1" bw="47" slack="5"/>
</pin_list>
<bind>
<opset="OP1_V_4_cast_i "/>
</bind>
</comp>

<comp id="2672" class="1005" name="y_assign_reg_2672">
<pin_list>
<pin id="2673" dir="0" index="0" bw="32" slack="0"/>
<pin id="2674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_assign "/>
</bind>
</comp>

<comp id="2682" class="1005" name="j_reg_2682">
<pin_list>
<pin id="2683" dir="0" index="0" bw="31" slack="0"/>
<pin id="2684" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="2687" class="1005" name="edge_val_addr_reg_2687">
<pin_list>
<pin id="2688" dir="0" index="0" bw="17" slack="1"/>
<pin id="2689" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="edge_val_addr "/>
</bind>
</comp>

<comp id="2692" class="1005" name="tmp_72_i_reg_2692">
<pin_list>
<pin id="2693" dir="0" index="0" bw="1" slack="1"/>
<pin id="2694" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_72_i "/>
</bind>
</comp>

<comp id="2696" class="1005" name="OP1_V_cast_i_reg_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="47" slack="2"/>
<pin id="2698" dir="1" index="1" bw="47" slack="2"/>
</pin_list>
<bind>
<opset="OP1_V_cast_i "/>
</bind>
</comp>

<comp id="2701" class="1005" name="exitcond7_i_reg_2701">
<pin_list>
<pin id="2702" dir="0" index="0" bw="1" slack="1"/>
<pin id="2703" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond7_i "/>
</bind>
</comp>

<comp id="2705" class="1005" name="n_1_reg_2705">
<pin_list>
<pin id="2706" dir="0" index="0" bw="8" slack="0"/>
<pin id="2707" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="2710" class="1005" name="tabCos_V_addr_reg_2710">
<pin_list>
<pin id="2711" dir="0" index="0" bw="8" slack="1"/>
<pin id="2712" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tabCos_V_addr "/>
</bind>
</comp>

<comp id="2715" class="1005" name="tabSin_V_addr_reg_2715">
<pin_list>
<pin id="2716" dir="0" index="0" bw="8" slack="1"/>
<pin id="2717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tabSin_V_addr "/>
</bind>
</comp>

<comp id="2720" class="1005" name="r3_i_reg_2720">
<pin_list>
<pin id="2721" dir="0" index="0" bw="18" slack="9"/>
<pin id="2722" dir="1" index="1" bw="18" slack="9"/>
</pin_list>
<bind>
<opset="r3_i "/>
</bind>
</comp>

<comp id="2725" class="1005" name="p_Val2_35_reg_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="47" slack="1"/>
<pin id="2727" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_35 "/>
</bind>
</comp>

<comp id="2731" class="1005" name="tabSin_V_load_reg_2731">
<pin_list>
<pin id="2732" dir="0" index="0" bw="16" slack="1"/>
<pin id="2733" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tabSin_V_load "/>
</bind>
</comp>

<comp id="2736" class="1005" name="next_mul_reg_2736">
<pin_list>
<pin id="2737" dir="0" index="0" bw="18" slack="1"/>
<pin id="2738" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="2741" class="1005" name="tmp_111_i_reg_2741">
<pin_list>
<pin id="2742" dir="0" index="0" bw="1" slack="1"/>
<pin id="2743" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_111_i "/>
</bind>
</comp>

<comp id="2746" class="1005" name="is_neg_reg_2746">
<pin_list>
<pin id="2747" dir="0" index="0" bw="1" slack="5"/>
<pin id="2748" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="is_neg "/>
</bind>
</comp>

<comp id="2751" class="1005" name="p_Val2_38_reg_2751">
<pin_list>
<pin id="2752" dir="0" index="0" bw="47" slack="1"/>
<pin id="2753" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_38 "/>
</bind>
</comp>

<comp id="2757" class="1005" name="msb_idx_reg_2757">
<pin_list>
<pin id="2758" dir="0" index="0" bw="32" slack="4"/>
<pin id="2759" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="msb_idx "/>
</bind>
</comp>

<comp id="2762" class="1005" name="msb_idx_1_reg_2762">
<pin_list>
<pin id="2763" dir="0" index="0" bw="31" slack="1"/>
<pin id="2764" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="msb_idx_1 "/>
</bind>
</comp>

<comp id="2767" class="1005" name="icmp4_reg_2767">
<pin_list>
<pin id="2768" dir="0" index="0" bw="1" slack="1"/>
<pin id="2769" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp4 "/>
</bind>
</comp>

<comp id="2772" class="1005" name="tmp32_V_2_reg_2772">
<pin_list>
<pin id="2773" dir="0" index="0" bw="32" slack="1"/>
<pin id="2774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp32_V_2 "/>
</bind>
</comp>

<comp id="2777" class="1005" name="tmp32_V_3_reg_2777">
<pin_list>
<pin id="2778" dir="0" index="0" bw="32" slack="1"/>
<pin id="2779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp32_V_3 "/>
</bind>
</comp>

<comp id="2782" class="1005" name="tmp32_V_6_reg_2782">
<pin_list>
<pin id="2783" dir="0" index="0" bw="32" slack="1"/>
<pin id="2784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp32_V_6 "/>
</bind>
</comp>

<comp id="2787" class="1005" name="p_Result_12_i_reg_2787">
<pin_list>
<pin id="2788" dir="0" index="0" bw="8" slack="1"/>
<pin id="2789" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12_i "/>
</bind>
</comp>

<comp id="2792" class="1005" name="x_assign_reg_2792">
<pin_list>
<pin id="2793" dir="0" index="0" bw="32" slack="1"/>
<pin id="2794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="2797" class="1005" name="t_V_6_reg_2797">
<pin_list>
<pin id="2798" dir="0" index="0" bw="32" slack="1"/>
<pin id="2799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_6 "/>
</bind>
</comp>

<comp id="2803" class="1005" name="tmp_i_i_i_reg_2803">
<pin_list>
<pin id="2804" dir="0" index="0" bw="1" slack="1"/>
<pin id="2805" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i "/>
</bind>
</comp>

<comp id="2809" class="1005" name="tmp_164_i_i_i_reg_2809">
<pin_list>
<pin id="2810" dir="0" index="0" bw="1" slack="1"/>
<pin id="2811" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_164_i_i_i "/>
</bind>
</comp>

<comp id="2814" class="1005" name="mask_table1_addr_reg_2814">
<pin_list>
<pin id="2815" dir="0" index="0" bw="5" slack="1"/>
<pin id="2816" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_table1_addr "/>
</bind>
</comp>

<comp id="2819" class="1005" name="one_half_table2_addr_reg_2819">
<pin_list>
<pin id="2820" dir="0" index="0" bw="5" slack="1"/>
<pin id="2821" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="one_half_table2_addr "/>
</bind>
</comp>

<comp id="2824" class="1005" name="p_Val2_47_reg_2824">
<pin_list>
<pin id="2825" dir="0" index="0" bw="32" slack="1"/>
<pin id="2826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_47 "/>
</bind>
</comp>

<comp id="2829" class="1005" name="p_Val2_49_reg_2829">
<pin_list>
<pin id="2830" dir="0" index="0" bw="32" slack="1"/>
<pin id="2831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_49 "/>
</bind>
</comp>

<comp id="2835" class="1005" name="accum_addr_6_reg_2835">
<pin_list>
<pin id="2836" dir="0" index="0" bw="18" slack="1"/>
<pin id="2837" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr_6 "/>
</bind>
</comp>

<comp id="2840" class="1005" name="exitcond5_i_reg_2840">
<pin_list>
<pin id="2841" dir="0" index="0" bw="1" slack="1"/>
<pin id="2842" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5_i "/>
</bind>
</comp>

<comp id="2844" class="1005" name="r_reg_2844">
<pin_list>
<pin id="2845" dir="0" index="0" bw="11" slack="0"/>
<pin id="2846" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="2849" class="1005" name="tmp_74_cast_i_reg_2849">
<pin_list>
<pin id="2850" dir="0" index="0" bw="18" slack="1"/>
<pin id="2851" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74_cast_i "/>
</bind>
</comp>

<comp id="2854" class="1005" name="y_assign_load_reg_2854">
<pin_list>
<pin id="2855" dir="0" index="0" bw="32" slack="1"/>
<pin id="2856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_assign_load "/>
</bind>
</comp>

<comp id="2859" class="1005" name="total_reg_2859">
<pin_list>
<pin id="2860" dir="0" index="0" bw="32" slack="2"/>
<pin id="2861" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="total "/>
</bind>
</comp>

<comp id="2864" class="1005" name="exitcond6_i_reg_2864">
<pin_list>
<pin id="2865" dir="0" index="0" bw="1" slack="1"/>
<pin id="2866" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond6_i "/>
</bind>
</comp>

<comp id="2868" class="1005" name="n_reg_2868">
<pin_list>
<pin id="2869" dir="0" index="0" bw="8" slack="0"/>
<pin id="2870" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="2873" class="1005" name="tmp_75_i_reg_2873">
<pin_list>
<pin id="2874" dir="0" index="0" bw="18" slack="1"/>
<pin id="2875" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75_i "/>
</bind>
</comp>

<comp id="2881" class="1005" name="base_reg_2881">
<pin_list>
<pin id="2882" dir="0" index="0" bw="18" slack="5"/>
<pin id="2883" dir="1" index="1" bw="18" slack="5"/>
</pin_list>
<bind>
<opset="base "/>
</bind>
</comp>

<comp id="2886" class="1005" name="accum_addr_1_reg_2886">
<pin_list>
<pin id="2887" dir="0" index="0" bw="18" slack="1"/>
<pin id="2888" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr_1 "/>
</bind>
</comp>

<comp id="2891" class="1005" name="val_reg_2891">
<pin_list>
<pin id="2892" dir="0" index="0" bw="32" slack="1"/>
<pin id="2893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="2898" class="1005" name="tmp_77_i_reg_2898">
<pin_list>
<pin id="2899" dir="0" index="0" bw="1" slack="1"/>
<pin id="2900" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_77_i "/>
</bind>
</comp>

<comp id="2902" class="1005" name="accum_addr_2_reg_2902">
<pin_list>
<pin id="2903" dir="0" index="0" bw="18" slack="1"/>
<pin id="2904" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr_2 "/>
</bind>
</comp>

<comp id="2907" class="1005" name="next_mul1_reg_2907">
<pin_list>
<pin id="2908" dir="0" index="0" bw="18" slack="1"/>
<pin id="2909" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="2912" class="1005" name="tmp_86_i_reg_2912">
<pin_list>
<pin id="2913" dir="0" index="0" bw="1" slack="1"/>
<pin id="2914" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_86_i "/>
</bind>
</comp>

<comp id="2916" class="1005" name="accum_addr_3_reg_2916">
<pin_list>
<pin id="2917" dir="0" index="0" bw="18" slack="1"/>
<pin id="2918" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr_3 "/>
</bind>
</comp>

<comp id="2921" class="1005" name="tmp_104_i_reg_2921">
<pin_list>
<pin id="2922" dir="0" index="0" bw="1" slack="1"/>
<pin id="2923" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_104_i "/>
</bind>
</comp>

<comp id="2925" class="1005" name="accum_addr_4_reg_2925">
<pin_list>
<pin id="2926" dir="0" index="0" bw="18" slack="1"/>
<pin id="2927" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr_4 "/>
</bind>
</comp>

<comp id="2930" class="1005" name="tmp_115_i_reg_2930">
<pin_list>
<pin id="2931" dir="0" index="0" bw="1" slack="1"/>
<pin id="2932" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_115_i "/>
</bind>
</comp>

<comp id="2934" class="1005" name="accum_addr_5_reg_2934">
<pin_list>
<pin id="2935" dir="0" index="0" bw="18" slack="1"/>
<pin id="2936" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr_5 "/>
</bind>
</comp>

<comp id="2942" class="1005" name="exitcond_i_reg_2942">
<pin_list>
<pin id="2943" dir="0" index="0" bw="1" slack="1"/>
<pin id="2944" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="2946" class="1005" name="i_2_reg_2946">
<pin_list>
<pin id="2947" dir="0" index="0" bw="7" slack="0"/>
<pin id="2948" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="2952" class="1005" name="tmp_84_i_reg_2952">
<pin_list>
<pin id="2953" dir="0" index="0" bw="1" slack="1"/>
<pin id="2954" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_84_i "/>
</bind>
</comp>

<comp id="2956" class="1005" name="sort_buf_addr_1_reg_2956">
<pin_list>
<pin id="2957" dir="0" index="0" bw="18" slack="1"/>
<pin id="2958" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sort_buf_addr_1 "/>
</bind>
</comp>

<comp id="2961" class="1005" name="idx_reg_2961">
<pin_list>
<pin id="2962" dir="0" index="0" bw="32" slack="2"/>
<pin id="2963" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="2966" class="1005" name="mul_reg_2966">
<pin_list>
<pin id="2967" dir="0" index="0" bw="65" slack="1"/>
<pin id="2968" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="2971" class="1005" name="tmp_80_reg_2971">
<pin_list>
<pin id="2972" dir="0" index="0" bw="1" slack="1"/>
<pin id="2973" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="2977" class="1005" name="tmp_82_reg_2977">
<pin_list>
<pin id="2978" dir="0" index="0" bw="22" slack="1"/>
<pin id="2979" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="2982" class="1005" name="tmp_83_reg_2982">
<pin_list>
<pin id="2983" dir="0" index="0" bw="16" slack="1"/>
<pin id="2984" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="2987" class="1005" name="tmp_91_i_reg_2987">
<pin_list>
<pin id="2988" dir="0" index="0" bw="32" slack="1"/>
<pin id="2989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_91_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="283"><net_src comp="22" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="106" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="4" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="6" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="8" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="28" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="339" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="364" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="0" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="38" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="376" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="389" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="401"><net_src comp="38" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="402"><net_src comp="396" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="408"><net_src comp="18" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="38" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="20" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="38" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="416" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="38" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="435"><net_src comp="429" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="446"><net_src comp="38" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="447"><net_src comp="441" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="453"><net_src comp="38" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="464"><net_src comp="38" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="459" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="466" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="478"><net_src comp="38" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="473" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="485"><net_src comp="38" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="480" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="492"><net_src comp="8" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="28" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="495"><net_src comp="487" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="501"><net_src comp="38" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="496" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="508"><net_src comp="8" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="38" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="436" pin=2"/></net>

<net id="518"><net_src comp="40" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="515" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="529"><net_src comp="50" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="526" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="537"><net_src comp="530" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="541"><net_src comp="124" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="538" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="552"><net_src comp="124" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="549" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="560"><net_src comp="553" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="564"><net_src comp="50" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="575"><net_src comp="40" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="572" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="583"><net_src comp="576" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="587"><net_src comp="230" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="50" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="605"><net_src comp="595" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="609"><net_src comp="40" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="606" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="617"><net_src comp="610" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="621"><net_src comp="254" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="628"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="638"><net_src comp="60" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="639"><net_src comp="62" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="640"><net_src comp="10" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="641"><net_src comp="12" pin="0"/><net_sink comp="629" pin=4"/></net>

<net id="642"><net_src comp="14" pin="0"/><net_sink comp="629" pin=5"/></net>

<net id="643"><net_src comp="16" pin="0"/><net_sink comp="629" pin=6"/></net>

<net id="653"><net_src comp="60" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="654"><net_src comp="64" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="10" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="656"><net_src comp="12" pin="0"/><net_sink comp="644" pin=4"/></net>

<net id="657"><net_src comp="14" pin="0"/><net_sink comp="644" pin=5"/></net>

<net id="658"><net_src comp="16" pin="0"/><net_sink comp="644" pin=6"/></net>

<net id="665"><net_src comp="240" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="670"><net_src comp="58" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="686"><net_src comp="683" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="691"><net_src comp="332" pin="7"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="519" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="42" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="519" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="48" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="519" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="714"><net_src comp="530" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="52" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="530" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="56" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="530" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="730"><net_src comp="677" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="727" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="66" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="727" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="68" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="749"><net_src comp="70" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="727" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="72" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="752"><net_src comp="74" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="756"><net_src comp="743" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="727" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="76" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="64" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="757" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="772"><net_src comp="761" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="78" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="769" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="731" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="80" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="82" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="753" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="785" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="84" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="86" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="785" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="84" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="785" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="814"><net_src comp="791" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="797" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="803" pin="2"/><net_sink comp="809" pin=2"/></net>

<net id="823"><net_src comp="88" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="809" pin="3"/><net_sink comp="817" pin=1"/></net>

<net id="825"><net_src comp="90" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="826"><net_src comp="92" pin="0"/><net_sink comp="817" pin=3"/></net>

<net id="831"><net_src comp="817" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="50" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="797" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="94" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="845"><net_src comp="88" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="785" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="847"><net_src comp="90" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="848"><net_src comp="92" pin="0"/><net_sink comp="839" pin=3"/></net>

<net id="853"><net_src comp="839" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="50" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="785" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="96" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="785" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="859" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="98" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="680" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="871" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="66" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="871" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="68" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="893"><net_src comp="70" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="871" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="895"><net_src comp="72" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="896"><net_src comp="74" pin="0"/><net_sink comp="887" pin=3"/></net>

<net id="900"><net_src comp="887" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="871" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="76" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="64" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="901" pin="1"/><net_sink comp="905" pin=2"/></net>

<net id="916"><net_src comp="905" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="78" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="913" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="875" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="80" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="82" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="897" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="929" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="84" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="86" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="929" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="84" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="929" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="958"><net_src comp="935" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="941" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="947" pin="2"/><net_sink comp="953" pin=2"/></net>

<net id="967"><net_src comp="88" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="953" pin="3"/><net_sink comp="961" pin=1"/></net>

<net id="969"><net_src comp="90" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="970"><net_src comp="92" pin="0"/><net_sink comp="961" pin=3"/></net>

<net id="975"><net_src comp="961" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="50" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="941" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="94" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="989"><net_src comp="88" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="929" pin="2"/><net_sink comp="983" pin=1"/></net>

<net id="991"><net_src comp="90" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="992"><net_src comp="92" pin="0"/><net_sink comp="983" pin=3"/></net>

<net id="997"><net_src comp="983" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="50" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="929" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="96" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="929" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="98" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1018"><net_src comp="526" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1036"><net_src comp="84" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1040"><net_src comp="1021" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="94" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1049"><net_src comp="1029" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1054"><net_src comp="1021" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="1046" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1059"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1065"><net_src comp="108" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1066"><net_src comp="110" pin="0"/><net_sink comp="1060" pin=2"/></net>

<net id="1071"><net_src comp="1037" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1026" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1078"><net_src comp="1041" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="1056" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1080"><net_src comp="1060" pin="3"/><net_sink comp="1073" pin=2"/></net>

<net id="1085"><net_src comp="112" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1089"><net_src comp="1081" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1095"><net_src comp="114" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="1021" pin="3"/><net_sink comp="1090" pin=1"/></net>

<net id="1097"><net_src comp="1086" pin="1"/><net_sink comp="1090" pin=2"/></net>

<net id="1103"><net_src comp="1090" pin="3"/><net_sink comp="1098" pin=2"/></net>

<net id="1108"><net_src comp="116" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1114"><net_src comp="118" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1115"><net_src comp="1104" pin="2"/><net_sink comp="1109" pin=2"/></net>

<net id="1119"><net_src comp="1109" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1124"><net_src comp="120" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="1021" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1120" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="1126" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="78" pin="0"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="1132" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1147"><net_src comp="1138" pin="2"/><net_sink comp="1143" pin=1"/></net>

<net id="1152"><net_src comp="1143" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="1098" pin="3"/><net_sink comp="1148" pin=1"/></net>

<net id="1157"><net_src comp="1148" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1162"><net_src comp="1154" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="1073" pin="3"/><net_sink comp="1158" pin=1"/></net>

<net id="1168"><net_src comp="64" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1173"><net_src comp="1032" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="1164" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1179"><net_src comp="1032" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1184"><net_src comp="1175" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="64" pin="0"/><net_sink comp="1180" pin=1"/></net>

<net id="1190"><net_src comp="1180" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1195"><net_src comp="1175" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1200"><net_src comp="1191" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="64" pin="0"/><net_sink comp="1196" pin=1"/></net>

<net id="1206"><net_src comp="1196" pin="2"/><net_sink comp="1202" pin=1"/></net>

<net id="1212"><net_src comp="1202" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1213"><net_src comp="1067" pin="2"/><net_sink comp="1207" pin=1"/></net>

<net id="1214"><net_src comp="1158" pin="2"/><net_sink comp="1207" pin=2"/></net>

<net id="1219"><net_src comp="1202" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="1186" pin="2"/><net_sink comp="1215" pin=1"/></net>

<net id="1226"><net_src comp="1169" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1227"><net_src comp="1037" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1228"><net_src comp="110" pin="0"/><net_sink comp="1221" pin=2"/></net>

<net id="1234"><net_src comp="1215" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1235"><net_src comp="1207" pin="3"/><net_sink comp="1229" pin=1"/></net>

<net id="1236"><net_src comp="1221" pin="3"/><net_sink comp="1229" pin=2"/></net>

<net id="1237"><net_src comp="1229" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="1253"><net_src comp="84" pin="0"/><net_sink comp="1249" pin=1"/></net>

<net id="1257"><net_src comp="1238" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1262"><net_src comp="94" pin="0"/><net_sink comp="1258" pin=1"/></net>

<net id="1266"><net_src comp="1246" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1271"><net_src comp="1238" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="1263" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1276"><net_src comp="1267" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1282"><net_src comp="108" pin="0"/><net_sink comp="1277" pin=1"/></net>

<net id="1283"><net_src comp="110" pin="0"/><net_sink comp="1277" pin=2"/></net>

<net id="1288"><net_src comp="1254" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="1243" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1295"><net_src comp="1258" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="1273" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1297"><net_src comp="1277" pin="3"/><net_sink comp="1290" pin=2"/></net>

<net id="1302"><net_src comp="112" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1306"><net_src comp="1298" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1312"><net_src comp="114" pin="0"/><net_sink comp="1307" pin=0"/></net>

<net id="1313"><net_src comp="1238" pin="3"/><net_sink comp="1307" pin=1"/></net>

<net id="1314"><net_src comp="1303" pin="1"/><net_sink comp="1307" pin=2"/></net>

<net id="1320"><net_src comp="1307" pin="3"/><net_sink comp="1315" pin=2"/></net>

<net id="1325"><net_src comp="116" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1331"><net_src comp="118" pin="0"/><net_sink comp="1326" pin=1"/></net>

<net id="1332"><net_src comp="1321" pin="2"/><net_sink comp="1326" pin=2"/></net>

<net id="1336"><net_src comp="1326" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1341"><net_src comp="120" pin="0"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="1333" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1347"><net_src comp="1238" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1348"><net_src comp="1337" pin="2"/><net_sink comp="1343" pin=1"/></net>

<net id="1353"><net_src comp="1343" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1354"><net_src comp="78" pin="0"/><net_sink comp="1349" pin=1"/></net>

<net id="1359"><net_src comp="1349" pin="2"/><net_sink comp="1355" pin=1"/></net>

<net id="1364"><net_src comp="1355" pin="2"/><net_sink comp="1360" pin=1"/></net>

<net id="1369"><net_src comp="1360" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="1315" pin="3"/><net_sink comp="1365" pin=1"/></net>

<net id="1374"><net_src comp="1365" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1379"><net_src comp="1371" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="1290" pin="3"/><net_sink comp="1375" pin=1"/></net>

<net id="1385"><net_src comp="64" pin="0"/><net_sink comp="1381" pin=1"/></net>

<net id="1390"><net_src comp="1249" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="1381" pin="2"/><net_sink comp="1386" pin=1"/></net>

<net id="1396"><net_src comp="1249" pin="2"/><net_sink comp="1392" pin=1"/></net>

<net id="1401"><net_src comp="1392" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1402"><net_src comp="64" pin="0"/><net_sink comp="1397" pin=1"/></net>

<net id="1407"><net_src comp="1397" pin="2"/><net_sink comp="1403" pin=1"/></net>

<net id="1412"><net_src comp="1392" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1417"><net_src comp="1408" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1418"><net_src comp="64" pin="0"/><net_sink comp="1413" pin=1"/></net>

<net id="1423"><net_src comp="1413" pin="2"/><net_sink comp="1419" pin=1"/></net>

<net id="1429"><net_src comp="1419" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1430"><net_src comp="1284" pin="2"/><net_sink comp="1424" pin=1"/></net>

<net id="1431"><net_src comp="1375" pin="2"/><net_sink comp="1424" pin=2"/></net>

<net id="1436"><net_src comp="1419" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1437"><net_src comp="1403" pin="2"/><net_sink comp="1432" pin=1"/></net>

<net id="1443"><net_src comp="1386" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1444"><net_src comp="1254" pin="1"/><net_sink comp="1438" pin=1"/></net>

<net id="1445"><net_src comp="110" pin="0"/><net_sink comp="1438" pin=2"/></net>

<net id="1451"><net_src comp="1432" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1452"><net_src comp="1424" pin="3"/><net_sink comp="1446" pin=1"/></net>

<net id="1453"><net_src comp="1438" pin="3"/><net_sink comp="1446" pin=2"/></net>

<net id="1454"><net_src comp="1446" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="1458"><net_src comp="542" pin="4"/><net_sink comp="1455" pin=0"/></net>

<net id="1463"><net_src comp="1455" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1468"><net_src comp="542" pin="4"/><net_sink comp="1464" pin=0"/></net>

<net id="1469"><net_src comp="128" pin="0"/><net_sink comp="1464" pin=1"/></net>

<net id="1473"><net_src comp="542" pin="4"/><net_sink comp="1470" pin=0"/></net>

<net id="1479"><net_src comp="130" pin="0"/><net_sink comp="1474" pin=0"/></net>

<net id="1480"><net_src comp="1470" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="1481"><net_src comp="50" pin="0"/><net_sink comp="1474" pin=2"/></net>

<net id="1485"><net_src comp="542" pin="4"/><net_sink comp="1482" pin=0"/></net>

<net id="1491"><net_src comp="132" pin="0"/><net_sink comp="1486" pin=0"/></net>

<net id="1492"><net_src comp="1482" pin="1"/><net_sink comp="1486" pin=1"/></net>

<net id="1493"><net_src comp="118" pin="0"/><net_sink comp="1486" pin=2"/></net>

<net id="1498"><net_src comp="1474" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1499"><net_src comp="1486" pin="3"/><net_sink comp="1494" pin=1"/></net>

<net id="1503"><net_src comp="542" pin="4"/><net_sink comp="1500" pin=0"/></net>

<net id="1508"><net_src comp="28" pin="0"/><net_sink comp="1504" pin=0"/></net>

<net id="1512"><net_src comp="553" pin="4"/><net_sink comp="1509" pin=0"/></net>

<net id="1517"><net_src comp="1509" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1522"><net_src comp="553" pin="4"/><net_sink comp="1518" pin=0"/></net>

<net id="1523"><net_src comp="128" pin="0"/><net_sink comp="1518" pin=1"/></net>

<net id="1527"><net_src comp="553" pin="4"/><net_sink comp="1524" pin=0"/></net>

<net id="1532"><net_src comp="1524" pin="1"/><net_sink comp="1528" pin=1"/></net>

<net id="1536"><net_src comp="1528" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1542"><net_src comp="383" pin="3"/><net_sink comp="1538" pin=0"/></net>

<net id="1543"><net_src comp="50" pin="0"/><net_sink comp="1538" pin=1"/></net>

<net id="1547"><net_src comp="549" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="1552"><net_src comp="565" pin="4"/><net_sink comp="1548" pin=0"/></net>

<net id="1553"><net_src comp="52" pin="0"/><net_sink comp="1548" pin=1"/></net>

<net id="1558"><net_src comp="565" pin="4"/><net_sink comp="1554" pin=0"/></net>

<net id="1559"><net_src comp="56" pin="0"/><net_sink comp="1554" pin=1"/></net>

<net id="1563"><net_src comp="565" pin="4"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1565"><net_src comp="1560" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1570"><net_src comp="138" pin="0"/><net_sink comp="1566" pin=0"/></net>

<net id="1571"><net_src comp="576" pin="4"/><net_sink comp="1566" pin=1"/></net>

<net id="1575"><net_src comp="370" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1580"><net_src comp="1572" pin="1"/><net_sink comp="1576" pin=1"/></net>

<net id="1585"><net_src comp="140" pin="0"/><net_sink comp="1581" pin=0"/></net>

<net id="1586"><net_src comp="572" pin="1"/><net_sink comp="1581" pin=1"/></net>

<net id="1597"><net_src comp="1590" pin="1"/><net_sink comp="1593" pin=1"/></net>

<net id="1601"><net_src comp="1593" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1606"><net_src comp="1587" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1607"><net_src comp="1598" pin="1"/><net_sink comp="1602" pin=1"/></net>

<net id="1612"><net_src comp="1593" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1617"><net_src comp="1602" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1618"><net_src comp="142" pin="0"/><net_sink comp="1613" pin=1"/></net>

<net id="1624"><net_src comp="144" pin="0"/><net_sink comp="1619" pin=0"/></net>

<net id="1625"><net_src comp="1602" pin="2"/><net_sink comp="1619" pin=1"/></net>

<net id="1626"><net_src comp="146" pin="0"/><net_sink comp="1619" pin=2"/></net>

<net id="1631"><net_src comp="148" pin="0"/><net_sink comp="1627" pin=0"/></net>

<net id="1632"><net_src comp="1608" pin="2"/><net_sink comp="1627" pin=1"/></net>

<net id="1638"><net_src comp="1619" pin="3"/><net_sink comp="1633" pin=0"/></net>

<net id="1639"><net_src comp="1627" pin="2"/><net_sink comp="1633" pin=1"/></net>

<net id="1640"><net_src comp="1608" pin="2"/><net_sink comp="1633" pin=2"/></net>

<net id="1650"><net_src comp="150" pin="0"/><net_sink comp="1644" pin=0"/></net>

<net id="1651"><net_src comp="1641" pin="1"/><net_sink comp="1644" pin=1"/></net>

<net id="1652"><net_src comp="152" pin="0"/><net_sink comp="1644" pin=2"/></net>

<net id="1653"><net_src comp="28" pin="0"/><net_sink comp="1644" pin=3"/></net>

<net id="1659"><net_src comp="154" pin="0"/><net_sink comp="1654" pin=0"/></net>

<net id="1660"><net_src comp="156" pin="0"/><net_sink comp="1654" pin=1"/></net>

<net id="1661"><net_src comp="1644" pin="4"/><net_sink comp="1654" pin=2"/></net>

<net id="1667"><net_src comp="158" pin="0"/><net_sink comp="1662" pin=0"/></net>

<net id="1668"><net_src comp="1654" pin="3"/><net_sink comp="1662" pin=1"/></net>

<net id="1669"><net_src comp="64" pin="0"/><net_sink comp="1662" pin=2"/></net>

<net id="1673"><net_src comp="1662" pin="3"/><net_sink comp="1670" pin=0"/></net>

<net id="1678"><net_src comp="152" pin="0"/><net_sink comp="1674" pin=0"/></net>

<net id="1679"><net_src comp="1670" pin="1"/><net_sink comp="1674" pin=1"/></net>

<net id="1683"><net_src comp="1674" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1689"><net_src comp="160" pin="0"/><net_sink comp="1684" pin=0"/></net>

<net id="1690"><net_src comp="1674" pin="2"/><net_sink comp="1684" pin=1"/></net>

<net id="1691"><net_src comp="162" pin="0"/><net_sink comp="1684" pin=2"/></net>

<net id="1697"><net_src comp="1684" pin="3"/><net_sink comp="1692" pin=0"/></net>

<net id="1698"><net_src comp="124" pin="0"/><net_sink comp="1692" pin=1"/></net>

<net id="1699"><net_src comp="1680" pin="1"/><net_sink comp="1692" pin=2"/></net>

<net id="1706"><net_src comp="164" pin="0"/><net_sink comp="1700" pin=0"/></net>

<net id="1707"><net_src comp="1692" pin="3"/><net_sink comp="1700" pin=1"/></net>

<net id="1708"><net_src comp="166" pin="0"/><net_sink comp="1700" pin=2"/></net>

<net id="1709"><net_src comp="168" pin="0"/><net_sink comp="1700" pin=3"/></net>

<net id="1714"><net_src comp="1700" pin="4"/><net_sink comp="1710" pin=0"/></net>

<net id="1715"><net_src comp="170" pin="0"/><net_sink comp="1710" pin=1"/></net>

<net id="1719"><net_src comp="1692" pin="3"/><net_sink comp="1716" pin=0"/></net>

<net id="1724"><net_src comp="1692" pin="3"/><net_sink comp="1720" pin=0"/></net>

<net id="1725"><net_src comp="172" pin="0"/><net_sink comp="1720" pin=1"/></net>

<net id="1730"><net_src comp="174" pin="0"/><net_sink comp="1726" pin=0"/></net>

<net id="1731"><net_src comp="1716" pin="1"/><net_sink comp="1726" pin=1"/></net>

<net id="1738"><net_src comp="150" pin="0"/><net_sink comp="1732" pin=0"/></net>

<net id="1739"><net_src comp="1641" pin="1"/><net_sink comp="1732" pin=1"/></net>

<net id="1740"><net_src comp="152" pin="0"/><net_sink comp="1732" pin=2"/></net>

<net id="1741"><net_src comp="28" pin="0"/><net_sink comp="1732" pin=3"/></net>

<net id="1746"><net_src comp="176" pin="0"/><net_sink comp="1742" pin=0"/></net>

<net id="1747"><net_src comp="1716" pin="1"/><net_sink comp="1742" pin=1"/></net>

<net id="1753"><net_src comp="1720" pin="2"/><net_sink comp="1748" pin=0"/></net>

<net id="1754"><net_src comp="1732" pin="4"/><net_sink comp="1748" pin=1"/></net>

<net id="1755"><net_src comp="1641" pin="1"/><net_sink comp="1748" pin=2"/></net>

<net id="1761"><net_src comp="1720" pin="2"/><net_sink comp="1756" pin=0"/></net>

<net id="1762"><net_src comp="1742" pin="2"/><net_sink comp="1756" pin=1"/></net>

<net id="1763"><net_src comp="1726" pin="2"/><net_sink comp="1756" pin=2"/></net>

<net id="1767"><net_src comp="1756" pin="3"/><net_sink comp="1764" pin=0"/></net>

<net id="1772"><net_src comp="1748" pin="3"/><net_sink comp="1768" pin=0"/></net>

<net id="1773"><net_src comp="1764" pin="1"/><net_sink comp="1768" pin=1"/></net>

<net id="1777"><net_src comp="1768" pin="2"/><net_sink comp="1774" pin=0"/></net>

<net id="1785"><net_src comp="172" pin="0"/><net_sink comp="1781" pin=0"/></net>

<net id="1789"><net_src comp="1781" pin="2"/><net_sink comp="1786" pin=0"/></net>

<net id="1794"><net_src comp="1778" pin="1"/><net_sink comp="1790" pin=0"/></net>

<net id="1795"><net_src comp="1786" pin="1"/><net_sink comp="1790" pin=1"/></net>

<net id="1801"><net_src comp="1790" pin="2"/><net_sink comp="1796" pin=1"/></net>

<net id="1805"><net_src comp="671" pin="1"/><net_sink comp="1802" pin=0"/></net>

<net id="1812"><net_src comp="178" pin="0"/><net_sink comp="1806" pin=0"/></net>

<net id="1813"><net_src comp="1802" pin="1"/><net_sink comp="1806" pin=1"/></net>

<net id="1814"><net_src comp="180" pin="0"/><net_sink comp="1806" pin=2"/></net>

<net id="1815"><net_src comp="168" pin="0"/><net_sink comp="1806" pin=3"/></net>

<net id="1820"><net_src comp="182" pin="0"/><net_sink comp="1816" pin=1"/></net>

<net id="1829"><net_src comp="1816" pin="2"/><net_sink comp="1824" pin=0"/></net>

<net id="1830"><net_src comp="184" pin="0"/><net_sink comp="1824" pin=1"/></net>

<net id="1831"><net_src comp="186" pin="0"/><net_sink comp="1824" pin=2"/></net>

<net id="1836"><net_src comp="1824" pin="3"/><net_sink comp="1832" pin=0"/></net>

<net id="1837"><net_src comp="1821" pin="1"/><net_sink comp="1832" pin=1"/></net>

<net id="1843"><net_src comp="188" pin="0"/><net_sink comp="1838" pin=0"/></net>

<net id="1844"><net_src comp="1832" pin="2"/><net_sink comp="1838" pin=2"/></net>

<net id="1852"><net_src comp="190" pin="0"/><net_sink comp="1845" pin=0"/></net>

<net id="1853"><net_src comp="1838" pin="3"/><net_sink comp="1845" pin=2"/></net>

<net id="1854"><net_src comp="180" pin="0"/><net_sink comp="1845" pin=3"/></net>

<net id="1855"><net_src comp="162" pin="0"/><net_sink comp="1845" pin=4"/></net>

<net id="1859"><net_src comp="1845" pin="5"/><net_sink comp="1856" pin=0"/></net>

<net id="1865"><net_src comp="192" pin="0"/><net_sink comp="1860" pin=1"/></net>

<net id="1866"><net_src comp="1856" pin="1"/><net_sink comp="1860" pin=2"/></net>

<net id="1870"><net_src comp="1860" pin="3"/><net_sink comp="1867" pin=0"/></net>

<net id="1877"><net_src comp="178" pin="0"/><net_sink comp="1871" pin=0"/></net>

<net id="1878"><net_src comp="1867" pin="1"/><net_sink comp="1871" pin=1"/></net>

<net id="1879"><net_src comp="180" pin="0"/><net_sink comp="1871" pin=2"/></net>

<net id="1880"><net_src comp="168" pin="0"/><net_sink comp="1871" pin=3"/></net>

<net id="1885"><net_src comp="1871" pin="4"/><net_sink comp="1881" pin=0"/></net>

<net id="1886"><net_src comp="194" pin="0"/><net_sink comp="1881" pin=1"/></net>

<net id="1891"><net_src comp="1871" pin="4"/><net_sink comp="1887" pin=0"/></net>

<net id="1892"><net_src comp="196" pin="0"/><net_sink comp="1887" pin=1"/></net>

<net id="1899"><net_src comp="198" pin="0"/><net_sink comp="1893" pin=0"/></net>

<net id="1900"><net_src comp="1867" pin="1"/><net_sink comp="1893" pin=1"/></net>

<net id="1901"><net_src comp="180" pin="0"/><net_sink comp="1893" pin=2"/></net>

<net id="1902"><net_src comp="200" pin="0"/><net_sink comp="1893" pin=3"/></net>

<net id="1906"><net_src comp="1893" pin="4"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1908"><net_src comp="1903" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1914"><net_src comp="160" pin="0"/><net_sink comp="1909" pin=0"/></net>

<net id="1915"><net_src comp="162" pin="0"/><net_sink comp="1909" pin=2"/></net>

<net id="1921"><net_src comp="202" pin="0"/><net_sink comp="1916" pin=0"/></net>

<net id="1922"><net_src comp="1909" pin="3"/><net_sink comp="1916" pin=1"/></net>

<net id="1923"><net_src comp="124" pin="0"/><net_sink comp="1916" pin=2"/></net>

<net id="1927"><net_src comp="423" pin="3"/><net_sink comp="1924" pin=0"/></net>

<net id="1932"><net_src comp="1924" pin="1"/><net_sink comp="1928" pin=1"/></net>

<net id="1936"><net_src comp="1928" pin="2"/><net_sink comp="1933" pin=0"/></net>

<net id="1941"><net_src comp="410" pin="3"/><net_sink comp="1937" pin=0"/></net>

<net id="1942"><net_src comp="204" pin="0"/><net_sink comp="1937" pin=1"/></net>

<net id="1947"><net_src comp="1933" pin="1"/><net_sink comp="1943" pin=0"/></net>

<net id="1948"><net_src comp="1937" pin="2"/><net_sink comp="1943" pin=1"/></net>

<net id="1955"><net_src comp="206" pin="0"/><net_sink comp="1949" pin=0"/></net>

<net id="1956"><net_src comp="1928" pin="2"/><net_sink comp="1949" pin=1"/></net>

<net id="1957"><net_src comp="180" pin="0"/><net_sink comp="1949" pin=2"/></net>

<net id="1958"><net_src comp="162" pin="0"/><net_sink comp="1949" pin=3"/></net>

<net id="1964"><net_src comp="208" pin="0"/><net_sink comp="1959" pin=0"/></net>

<net id="1965"><net_src comp="1949" pin="4"/><net_sink comp="1959" pin=1"/></net>

<net id="1966"><net_src comp="1943" pin="2"/><net_sink comp="1959" pin=2"/></net>

<net id="1972"><net_src comp="1916" pin="3"/><net_sink comp="1967" pin=1"/></net>

<net id="1973"><net_src comp="1959" pin="3"/><net_sink comp="1967" pin=2"/></net>

<net id="1977"><net_src comp="1967" pin="3"/><net_sink comp="1974" pin=0"/></net>

<net id="1982"><net_src comp="64" pin="0"/><net_sink comp="1978" pin=1"/></net>

<net id="1987"><net_src comp="1978" pin="2"/><net_sink comp="1983" pin=1"/></net>

<net id="1993"><net_src comp="1983" pin="2"/><net_sink comp="1988" pin=0"/></net>

<net id="1994"><net_src comp="1974" pin="1"/><net_sink comp="1988" pin=2"/></net>

<net id="1998"><net_src comp="1988" pin="3"/><net_sink comp="1995" pin=0"/></net>

<net id="2005"><net_src comp="178" pin="0"/><net_sink comp="1999" pin=0"/></net>

<net id="2006"><net_src comp="1995" pin="1"/><net_sink comp="1999" pin=1"/></net>

<net id="2007"><net_src comp="180" pin="0"/><net_sink comp="1999" pin=2"/></net>

<net id="2008"><net_src comp="168" pin="0"/><net_sink comp="1999" pin=3"/></net>

<net id="2012"><net_src comp="1995" pin="1"/><net_sink comp="2009" pin=0"/></net>

<net id="2019"><net_src comp="210" pin="0"/><net_sink comp="2013" pin=0"/></net>

<net id="2020"><net_src comp="64" pin="0"/><net_sink comp="2013" pin=1"/></net>

<net id="2021"><net_src comp="2009" pin="1"/><net_sink comp="2013" pin=2"/></net>

<net id="2022"><net_src comp="62" pin="0"/><net_sink comp="2013" pin=3"/></net>

<net id="2026"><net_src comp="2013" pin="4"/><net_sink comp="2023" pin=0"/></net>

<net id="2030"><net_src comp="1999" pin="4"/><net_sink comp="2027" pin=0"/></net>

<net id="2035"><net_src comp="212" pin="0"/><net_sink comp="2031" pin=0"/></net>

<net id="2036"><net_src comp="2027" pin="1"/><net_sink comp="2031" pin=1"/></net>

<net id="2042"><net_src comp="214" pin="0"/><net_sink comp="2037" pin=0"/></net>

<net id="2043"><net_src comp="2031" pin="2"/><net_sink comp="2037" pin=1"/></net>

<net id="2044"><net_src comp="216" pin="0"/><net_sink comp="2037" pin=2"/></net>

<net id="2049"><net_src comp="218" pin="0"/><net_sink comp="2045" pin=0"/></net>

<net id="2050"><net_src comp="1999" pin="4"/><net_sink comp="2045" pin=1"/></net>

<net id="2054"><net_src comp="2045" pin="2"/><net_sink comp="2051" pin=0"/></net>

<net id="2060"><net_src comp="2037" pin="3"/><net_sink comp="2055" pin=0"/></net>

<net id="2061"><net_src comp="2051" pin="1"/><net_sink comp="2055" pin=1"/></net>

<net id="2062"><net_src comp="2031" pin="2"/><net_sink comp="2055" pin=2"/></net>

<net id="2066"><net_src comp="2055" pin="3"/><net_sink comp="2063" pin=0"/></net>

<net id="2070"><net_src comp="2055" pin="3"/><net_sink comp="2067" pin=0"/></net>

<net id="2074"><net_src comp="2063" pin="1"/><net_sink comp="2071" pin=0"/></net>

<net id="2079"><net_src comp="2013" pin="4"/><net_sink comp="2075" pin=0"/></net>

<net id="2080"><net_src comp="2067" pin="1"/><net_sink comp="2075" pin=1"/></net>

<net id="2085"><net_src comp="2023" pin="1"/><net_sink comp="2081" pin=0"/></net>

<net id="2086"><net_src comp="2071" pin="1"/><net_sink comp="2081" pin=1"/></net>

<net id="2092"><net_src comp="220" pin="0"/><net_sink comp="2087" pin=0"/></net>

<net id="2093"><net_src comp="2075" pin="2"/><net_sink comp="2087" pin=1"/></net>

<net id="2094"><net_src comp="222" pin="0"/><net_sink comp="2087" pin=2"/></net>

<net id="2098"><net_src comp="2087" pin="3"/><net_sink comp="2095" pin=0"/></net>

<net id="2105"><net_src comp="224" pin="0"/><net_sink comp="2099" pin=0"/></net>

<net id="2106"><net_src comp="2081" pin="2"/><net_sink comp="2099" pin=1"/></net>

<net id="2107"><net_src comp="222" pin="0"/><net_sink comp="2099" pin=2"/></net>

<net id="2108"><net_src comp="226" pin="0"/><net_sink comp="2099" pin=3"/></net>

<net id="2114"><net_src comp="2037" pin="3"/><net_sink comp="2109" pin=0"/></net>

<net id="2115"><net_src comp="2095" pin="1"/><net_sink comp="2109" pin=1"/></net>

<net id="2116"><net_src comp="2099" pin="4"/><net_sink comp="2109" pin=2"/></net>

<net id="2122"><net_src comp="160" pin="0"/><net_sink comp="2117" pin=0"/></net>

<net id="2123"><net_src comp="162" pin="0"/><net_sink comp="2117" pin=2"/></net>

<net id="2128"><net_src comp="28" pin="0"/><net_sink comp="2124" pin=0"/></net>

<net id="2134"><net_src comp="2117" pin="3"/><net_sink comp="2129" pin=0"/></net>

<net id="2135"><net_src comp="2124" pin="2"/><net_sink comp="2129" pin=1"/></net>

<net id="2143"><net_src comp="2129" pin="3"/><net_sink comp="2139" pin=0"/></net>

<net id="2144"><net_src comp="2136" pin="1"/><net_sink comp="2139" pin=1"/></net>

<net id="2148"><net_src comp="2139" pin="2"/><net_sink comp="2145" pin=0"/></net>

<net id="2149"><net_src comp="2145" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="2154"><net_src comp="106" pin="0"/><net_sink comp="2150" pin=0"/></net>

<net id="2155"><net_src comp="332" pin="3"/><net_sink comp="2150" pin=1"/></net>

<net id="2156"><net_src comp="2150" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="2160"><net_src comp="588" pin="4"/><net_sink comp="2157" pin=0"/></net>

<net id="2165"><net_src comp="588" pin="4"/><net_sink comp="2161" pin=0"/></net>

<net id="2166"><net_src comp="232" pin="0"/><net_sink comp="2161" pin=1"/></net>

<net id="2171"><net_src comp="588" pin="4"/><net_sink comp="2167" pin=0"/></net>

<net id="2172"><net_src comp="236" pin="0"/><net_sink comp="2167" pin=1"/></net>

<net id="2177"><net_src comp="2157" pin="1"/><net_sink comp="2173" pin=0"/></net>

<net id="2178"><net_src comp="238" pin="0"/><net_sink comp="2173" pin=1"/></net>

<net id="2182"><net_src comp="2173" pin="2"/><net_sink comp="2179" pin=0"/></net>

<net id="2187"><net_src comp="683" pin="1"/><net_sink comp="2183" pin=0"/></net>

<net id="2188"><net_src comp="242" pin="0"/><net_sink comp="2183" pin=1"/></net>

<net id="2194"><net_src comp="2183" pin="2"/><net_sink comp="2189" pin=0"/></net>

<net id="2195"><net_src comp="242" pin="0"/><net_sink comp="2189" pin=1"/></net>

<net id="2196"><net_src comp="683" pin="1"/><net_sink comp="2189" pin=2"/></net>

<net id="2197"><net_src comp="2189" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="2202"><net_src comp="599" pin="4"/><net_sink comp="2198" pin=0"/></net>

<net id="2203"><net_src comp="52" pin="0"/><net_sink comp="2198" pin=1"/></net>

<net id="2208"><net_src comp="599" pin="4"/><net_sink comp="2204" pin=0"/></net>

<net id="2209"><net_src comp="56" pin="0"/><net_sink comp="2204" pin=1"/></net>

<net id="2214"><net_src comp="610" pin="4"/><net_sink comp="2210" pin=0"/></net>

<net id="2219"><net_src comp="2210" pin="2"/><net_sink comp="2215" pin=0"/></net>

<net id="2220"><net_src comp="48" pin="0"/><net_sink comp="2215" pin=1"/></net>

<net id="2224"><net_src comp="2215" pin="2"/><net_sink comp="2221" pin=0"/></net>

<net id="2225"><net_src comp="2221" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="2230"><net_src comp="332" pin="3"/><net_sink comp="2226" pin=0"/></net>

<net id="2234"><net_src comp="2231" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="2239"><net_src comp="606" pin="1"/><net_sink comp="2235" pin=0"/></net>

<net id="2240"><net_src comp="140" pin="0"/><net_sink comp="2235" pin=1"/></net>

<net id="2245"><net_src comp="246" pin="0"/><net_sink comp="2241" pin=1"/></net>

<net id="2249"><net_src comp="2241" pin="2"/><net_sink comp="2246" pin=0"/></net>

<net id="2250"><net_src comp="2246" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="2255"><net_src comp="332" pin="7"/><net_sink comp="2251" pin=1"/></net>

<net id="2260"><net_src comp="248" pin="0"/><net_sink comp="2256" pin=1"/></net>

<net id="2264"><net_src comp="2256" pin="2"/><net_sink comp="2261" pin=0"/></net>

<net id="2265"><net_src comp="2261" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="2270"><net_src comp="250" pin="0"/><net_sink comp="2266" pin=1"/></net>

<net id="2274"><net_src comp="2266" pin="2"/><net_sink comp="2271" pin=0"/></net>

<net id="2275"><net_src comp="2271" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="2279"><net_src comp="2276" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="2284"><net_src comp="332" pin="3"/><net_sink comp="2280" pin=1"/></net>

<net id="2289"><net_src comp="683" pin="1"/><net_sink comp="2285" pin=0"/></net>

<net id="2290"><net_src comp="106" pin="0"/><net_sink comp="2285" pin=1"/></net>

<net id="2294"><net_src comp="683" pin="1"/><net_sink comp="2291" pin=0"/></net>

<net id="2295"><net_src comp="2291" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="2300"><net_src comp="2285" pin="2"/><net_sink comp="2296" pin=0"/></net>

<net id="2305"><net_src comp="622" pin="4"/><net_sink comp="2301" pin=0"/></net>

<net id="2306"><net_src comp="256" pin="0"/><net_sink comp="2301" pin=1"/></net>

<net id="2311"><net_src comp="622" pin="4"/><net_sink comp="2307" pin=0"/></net>

<net id="2312"><net_src comp="260" pin="0"/><net_sink comp="2307" pin=1"/></net>

<net id="2316"><net_src comp="622" pin="4"/><net_sink comp="2313" pin=0"/></net>

<net id="2321"><net_src comp="2313" pin="1"/><net_sink comp="2317" pin=0"/></net>

<net id="2325"><net_src comp="2307" pin="2"/><net_sink comp="2322" pin=0"/></net>

<net id="2326"><net_src comp="2322" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="2330"><net_src comp="622" pin="4"/><net_sink comp="2327" pin=0"/></net>

<net id="2331"><net_src comp="2327" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="2335"><net_src comp="345" pin="3"/><net_sink comp="2332" pin=0"/></net>

<net id="2340"><net_src comp="264" pin="0"/><net_sink comp="2336" pin=0"/></net>

<net id="2341"><net_src comp="2332" pin="1"/><net_sink comp="2336" pin=1"/></net>

<net id="2347"><net_src comp="160" pin="0"/><net_sink comp="2342" pin=0"/></net>

<net id="2348"><net_src comp="345" pin="3"/><net_sink comp="2342" pin=1"/></net>

<net id="2349"><net_src comp="162" pin="0"/><net_sink comp="2342" pin=2"/></net>

<net id="2356"><net_src comp="266" pin="0"/><net_sink comp="2350" pin=0"/></net>

<net id="2357"><net_src comp="2336" pin="2"/><net_sink comp="2350" pin=1"/></net>

<net id="2358"><net_src comp="268" pin="0"/><net_sink comp="2350" pin=2"/></net>

<net id="2359"><net_src comp="270" pin="0"/><net_sink comp="2350" pin=3"/></net>

<net id="2364"><net_src comp="272" pin="0"/><net_sink comp="2360" pin=0"/></net>

<net id="2371"><net_src comp="266" pin="0"/><net_sink comp="2365" pin=0"/></net>

<net id="2372"><net_src comp="2360" pin="2"/><net_sink comp="2365" pin=1"/></net>

<net id="2373"><net_src comp="268" pin="0"/><net_sink comp="2365" pin=2"/></net>

<net id="2374"><net_src comp="270" pin="0"/><net_sink comp="2365" pin=3"/></net>

<net id="2378"><net_src comp="2365" pin="4"/><net_sink comp="2375" pin=0"/></net>

<net id="2387"><net_src comp="2375" pin="1"/><net_sink comp="2382" pin=1"/></net>

<net id="2388"><net_src comp="2379" pin="1"/><net_sink comp="2382" pin=2"/></net>

<net id="2393"><net_src comp="28" pin="0"/><net_sink comp="2389" pin=0"/></net>

<net id="2394"><net_src comp="2382" pin="3"/><net_sink comp="2389" pin=1"/></net>

<net id="2400"><net_src comp="2389" pin="2"/><net_sink comp="2395" pin=1"/></net>

<net id="2401"><net_src comp="2379" pin="1"/><net_sink comp="2395" pin=2"/></net>

<net id="2405"><net_src comp="2395" pin="3"/><net_sink comp="2402" pin=0"/></net>

<net id="2410"><net_src comp="274" pin="0"/><net_sink comp="2406" pin=0"/></net>

<net id="2411"><net_src comp="2395" pin="3"/><net_sink comp="2406" pin=1"/></net>

<net id="2420"><net_src comp="108" pin="0"/><net_sink comp="2416" pin=0"/></net>

<net id="2424"><net_src comp="2412" pin="2"/><net_sink comp="2421" pin=0"/></net>

<net id="2429"><net_src comp="276" pin="0"/><net_sink comp="2425" pin=0"/></net>

<net id="2430"><net_src comp="2421" pin="1"/><net_sink comp="2425" pin=1"/></net>

<net id="2436"><net_src comp="278" pin="0"/><net_sink comp="2431" pin=0"/></net>

<net id="2437"><net_src comp="2425" pin="2"/><net_sink comp="2431" pin=1"/></net>

<net id="2438"><net_src comp="110" pin="0"/><net_sink comp="2431" pin=2"/></net>

<net id="2442"><net_src comp="2416" pin="2"/><net_sink comp="2439" pin=0"/></net>

<net id="2447"><net_src comp="2431" pin="3"/><net_sink comp="2443" pin=0"/></net>

<net id="2448"><net_src comp="2439" pin="1"/><net_sink comp="2443" pin=1"/></net>

<net id="2449"><net_src comp="2443" pin="2"/><net_sink comp="436" pin=4"/></net>

<net id="2453"><net_src comp="2450" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="2457"><net_src comp="300" pin="2"/><net_sink comp="2454" pin=0"/></net>

<net id="2458"><net_src comp="2454" pin="1"/><net_sink comp="1459" pin=1"/></net>

<net id="2462"><net_src comp="306" pin="2"/><net_sink comp="2459" pin=0"/></net>

<net id="2463"><net_src comp="2459" pin="1"/><net_sink comp="1513" pin=1"/></net>

<net id="2467"><net_src comp="312" pin="2"/><net_sink comp="2464" pin=0"/></net>

<net id="2468"><net_src comp="2464" pin="1"/><net_sink comp="2226" pin=1"/></net>

<net id="2472"><net_src comp="318" pin="3"/><net_sink comp="2469" pin=0"/></net>

<net id="2473"><net_src comp="2469" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="2477"><net_src comp="692" pin="2"/><net_sink comp="2474" pin=0"/></net>

<net id="2481"><net_src comp="698" pin="2"/><net_sink comp="2478" pin=0"/></net>

<net id="2482"><net_src comp="2478" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="2486"><net_src comp="710" pin="2"/><net_sink comp="2483" pin=0"/></net>

<net id="2490"><net_src comp="716" pin="2"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="2495"><net_src comp="722" pin="1"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="2500"><net_src comp="674" pin="1"/><net_sink comp="2497" pin=0"/></net>

<net id="2501"><net_src comp="2497" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="2505"><net_src comp="666" pin="2"/><net_sink comp="2502" pin=0"/></net>

<net id="2506"><net_src comp="2502" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="2507"><net_src comp="2502" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="2511"><net_src comp="629" pin="7"/><net_sink comp="2508" pin=0"/></net>

<net id="2512"><net_src comp="2508" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="2516"><net_src comp="644" pin="7"/><net_sink comp="2513" pin=0"/></net>

<net id="2517"><net_src comp="2513" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="2521"><net_src comp="735" pin="3"/><net_sink comp="2518" pin=0"/></net>

<net id="2522"><net_src comp="2518" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="2523"><net_src comp="2518" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="2524"><net_src comp="2518" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="2525"><net_src comp="2518" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="2529"><net_src comp="769" pin="1"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="1021" pin=2"/></net>

<net id="2534"><net_src comp="773" pin="2"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="2539"><net_src comp="779" pin="2"/><net_sink comp="2536" pin=0"/></net>

<net id="2540"><net_src comp="2536" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="2541"><net_src comp="2536" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="2545"><net_src comp="785" pin="2"/><net_sink comp="2542" pin=0"/></net>

<net id="2546"><net_src comp="2542" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="2547"><net_src comp="2542" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="2551"><net_src comp="791" pin="2"/><net_sink comp="2548" pin=0"/></net>

<net id="2552"><net_src comp="2548" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="2553"><net_src comp="2548" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="2557"><net_src comp="809" pin="3"/><net_sink comp="2554" pin=0"/></net>

<net id="2558"><net_src comp="2554" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="2559"><net_src comp="2554" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="2560"><net_src comp="2554" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="2564"><net_src comp="827" pin="2"/><net_sink comp="2561" pin=0"/></net>

<net id="2565"><net_src comp="2561" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="2569"><net_src comp="833" pin="2"/><net_sink comp="2566" pin=0"/></net>

<net id="2570"><net_src comp="2566" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="2574"><net_src comp="849" pin="2"/><net_sink comp="2571" pin=0"/></net>

<net id="2575"><net_src comp="2571" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="2579"><net_src comp="855" pin="1"/><net_sink comp="2576" pin=0"/></net>

<net id="2580"><net_src comp="2576" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="2584"><net_src comp="865" pin="2"/><net_sink comp="2581" pin=0"/></net>

<net id="2585"><net_src comp="2581" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="2589"><net_src comp="879" pin="3"/><net_sink comp="2586" pin=0"/></net>

<net id="2590"><net_src comp="2586" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="2591"><net_src comp="2586" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="2592"><net_src comp="2586" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="2593"><net_src comp="2586" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="2597"><net_src comp="913" pin="1"/><net_sink comp="2594" pin=0"/></net>

<net id="2598"><net_src comp="2594" pin="1"/><net_sink comp="1238" pin=2"/></net>

<net id="2602"><net_src comp="917" pin="2"/><net_sink comp="2599" pin=0"/></net>

<net id="2603"><net_src comp="2599" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="2607"><net_src comp="923" pin="2"/><net_sink comp="2604" pin=0"/></net>

<net id="2608"><net_src comp="2604" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="2609"><net_src comp="2604" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="2613"><net_src comp="929" pin="2"/><net_sink comp="2610" pin=0"/></net>

<net id="2614"><net_src comp="2610" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="2615"><net_src comp="2610" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="2619"><net_src comp="935" pin="2"/><net_sink comp="2616" pin=0"/></net>

<net id="2620"><net_src comp="2616" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="2621"><net_src comp="2616" pin="1"/><net_sink comp="1408" pin=1"/></net>

<net id="2625"><net_src comp="953" pin="3"/><net_sink comp="2622" pin=0"/></net>

<net id="2626"><net_src comp="2622" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="2627"><net_src comp="2622" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="2628"><net_src comp="2622" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="2632"><net_src comp="971" pin="2"/><net_sink comp="2629" pin=0"/></net>

<net id="2633"><net_src comp="2629" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="2637"><net_src comp="977" pin="2"/><net_sink comp="2634" pin=0"/></net>

<net id="2638"><net_src comp="2634" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="2642"><net_src comp="993" pin="2"/><net_sink comp="2639" pin=0"/></net>

<net id="2643"><net_src comp="2639" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="2647"><net_src comp="999" pin="1"/><net_sink comp="2644" pin=0"/></net>

<net id="2648"><net_src comp="2644" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="2652"><net_src comp="1009" pin="2"/><net_sink comp="2649" pin=0"/></net>

<net id="2653"><net_src comp="2649" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="2660"><net_src comp="1464" pin="2"/><net_sink comp="2657" pin=0"/></net>

<net id="2661"><net_src comp="2657" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="2665"><net_src comp="1494" pin="2"/><net_sink comp="2662" pin=0"/></net>

<net id="2666"><net_src comp="2662" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="2670"><net_src comp="1500" pin="1"/><net_sink comp="2667" pin=0"/></net>

<net id="2671"><net_src comp="2667" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="2675"><net_src comp="296" pin="1"/><net_sink comp="2672" pin=0"/></net>

<net id="2676"><net_src comp="2672" pin="1"/><net_sink comp="1504" pin=1"/></net>

<net id="2677"><net_src comp="2672" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="2678"><net_src comp="2672" pin="1"/><net_sink comp="2296" pin=1"/></net>

<net id="2685"><net_src comp="1518" pin="2"/><net_sink comp="2682" pin=0"/></net>

<net id="2686"><net_src comp="2682" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="2690"><net_src comp="376" pin="3"/><net_sink comp="2687" pin=0"/></net>

<net id="2691"><net_src comp="2687" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="2695"><net_src comp="1538" pin="2"/><net_sink comp="2692" pin=0"/></net>

<net id="2699"><net_src comp="1544" pin="1"/><net_sink comp="2696" pin=0"/></net>

<net id="2700"><net_src comp="2696" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="2704"><net_src comp="1548" pin="2"/><net_sink comp="2701" pin=0"/></net>

<net id="2708"><net_src comp="1554" pin="2"/><net_sink comp="2705" pin=0"/></net>

<net id="2709"><net_src comp="2705" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="2713"><net_src comp="389" pin="3"/><net_sink comp="2710" pin=0"/></net>

<net id="2714"><net_src comp="2710" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="2718"><net_src comp="396" pin="3"/><net_sink comp="2715" pin=0"/></net>

<net id="2719"><net_src comp="2715" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="2723"><net_src comp="1566" pin="2"/><net_sink comp="2720" pin=0"/></net>

<net id="2724"><net_src comp="2720" pin="1"/><net_sink comp="2136" pin=0"/></net>

<net id="2728"><net_src comp="1576" pin="2"/><net_sink comp="2725" pin=0"/></net>

<net id="2729"><net_src comp="2725" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="2730"><net_src comp="2725" pin="1"/><net_sink comp="1608" pin=1"/></net>

<net id="2734"><net_src comp="358" pin="3"/><net_sink comp="2731" pin=0"/></net>

<net id="2735"><net_src comp="2731" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="2739"><net_src comp="1581" pin="2"/><net_sink comp="2736" pin=0"/></net>

<net id="2740"><net_src comp="2736" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="2744"><net_src comp="1613" pin="2"/><net_sink comp="2741" pin=0"/></net>

<net id="2745"><net_src comp="2741" pin="1"/><net_sink comp="1860" pin=0"/></net>

<net id="2749"><net_src comp="1619" pin="3"/><net_sink comp="2746" pin=0"/></net>

<net id="2750"><net_src comp="2746" pin="1"/><net_sink comp="1838" pin=1"/></net>

<net id="2754"><net_src comp="1633" pin="3"/><net_sink comp="2751" pin=0"/></net>

<net id="2755"><net_src comp="2751" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="2756"><net_src comp="2751" pin="1"/><net_sink comp="1778" pin=0"/></net>

<net id="2760"><net_src comp="1674" pin="2"/><net_sink comp="2757" pin=0"/></net>

<net id="2761"><net_src comp="2757" pin="1"/><net_sink comp="1821" pin=0"/></net>

<net id="2765"><net_src comp="1692" pin="3"/><net_sink comp="2762" pin=0"/></net>

<net id="2766"><net_src comp="2762" pin="1"/><net_sink comp="1781" pin=1"/></net>

<net id="2770"><net_src comp="1710" pin="2"/><net_sink comp="2767" pin=0"/></net>

<net id="2771"><net_src comp="2767" pin="1"/><net_sink comp="1796" pin=0"/></net>

<net id="2775"><net_src comp="1774" pin="1"/><net_sink comp="2772" pin=0"/></net>

<net id="2776"><net_src comp="2772" pin="1"/><net_sink comp="1796" pin=2"/></net>

<net id="2780"><net_src comp="1796" pin="3"/><net_sink comp="2777" pin=0"/></net>

<net id="2781"><net_src comp="2777" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="2785"><net_src comp="1802" pin="1"/><net_sink comp="2782" pin=0"/></net>

<net id="2786"><net_src comp="2782" pin="1"/><net_sink comp="1845" pin=1"/></net>

<net id="2790"><net_src comp="1806" pin="4"/><net_sink comp="2787" pin=0"/></net>

<net id="2791"><net_src comp="2787" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="2795"><net_src comp="1860" pin="3"/><net_sink comp="2792" pin=0"/></net>

<net id="2796"><net_src comp="2792" pin="1"/><net_sink comp="1988" pin=1"/></net>

<net id="2800"><net_src comp="1867" pin="1"/><net_sink comp="2797" pin=0"/></net>

<net id="2801"><net_src comp="2797" pin="1"/><net_sink comp="1909" pin=1"/></net>

<net id="2802"><net_src comp="2797" pin="1"/><net_sink comp="1928" pin=0"/></net>

<net id="2806"><net_src comp="1881" pin="2"/><net_sink comp="2803" pin=0"/></net>

<net id="2807"><net_src comp="2803" pin="1"/><net_sink comp="1967" pin=0"/></net>

<net id="2808"><net_src comp="2803" pin="1"/><net_sink comp="1978" pin=0"/></net>

<net id="2812"><net_src comp="1887" pin="2"/><net_sink comp="2809" pin=0"/></net>

<net id="2813"><net_src comp="2809" pin="1"/><net_sink comp="1983" pin=0"/></net>

<net id="2817"><net_src comp="403" pin="3"/><net_sink comp="2814" pin=0"/></net>

<net id="2818"><net_src comp="2814" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="2822"><net_src comp="416" pin="3"/><net_sink comp="2819" pin=0"/></net>

<net id="2823"><net_src comp="2819" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="2827"><net_src comp="1995" pin="1"/><net_sink comp="2824" pin=0"/></net>

<net id="2828"><net_src comp="2824" pin="1"/><net_sink comp="2117" pin=1"/></net>

<net id="2832"><net_src comp="2109" pin="3"/><net_sink comp="2829" pin=0"/></net>

<net id="2833"><net_src comp="2829" pin="1"/><net_sink comp="2124" pin=1"/></net>

<net id="2834"><net_src comp="2829" pin="1"/><net_sink comp="2129" pin=2"/></net>

<net id="2838"><net_src comp="429" pin="3"/><net_sink comp="2835" pin=0"/></net>

<net id="2839"><net_src comp="2835" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="2843"><net_src comp="2161" pin="2"/><net_sink comp="2840" pin=0"/></net>

<net id="2847"><net_src comp="2167" pin="2"/><net_sink comp="2844" pin=0"/></net>

<net id="2848"><net_src comp="2844" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="2852"><net_src comp="2179" pin="1"/><net_sink comp="2849" pin=0"/></net>

<net id="2853"><net_src comp="2849" pin="1"/><net_sink comp="2210" pin=1"/></net>

<net id="2857"><net_src comp="683" pin="1"/><net_sink comp="2854" pin=0"/></net>

<net id="2858"><net_src comp="2854" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="2862"><net_src comp="2189" pin="3"/><net_sink comp="2859" pin=0"/></net>

<net id="2863"><net_src comp="2859" pin="1"/><net_sink comp="2317" pin=1"/></net>

<net id="2867"><net_src comp="2198" pin="2"/><net_sink comp="2864" pin=0"/></net>

<net id="2871"><net_src comp="2204" pin="2"/><net_sink comp="2868" pin=0"/></net>

<net id="2872"><net_src comp="2868" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="2876"><net_src comp="2210" pin="2"/><net_sink comp="2873" pin=0"/></net>

<net id="2877"><net_src comp="2873" pin="1"/><net_sink comp="2231" pin=0"/></net>

<net id="2878"><net_src comp="2873" pin="1"/><net_sink comp="2241" pin=0"/></net>

<net id="2879"><net_src comp="2873" pin="1"/><net_sink comp="2256" pin=0"/></net>

<net id="2880"><net_src comp="2873" pin="1"/><net_sink comp="2266" pin=0"/></net>

<net id="2884"><net_src comp="2215" pin="2"/><net_sink comp="2881" pin=0"/></net>

<net id="2885"><net_src comp="2881" pin="1"/><net_sink comp="2276" pin=0"/></net>

<net id="2889"><net_src comp="441" pin="3"/><net_sink comp="2886" pin=0"/></net>

<net id="2890"><net_src comp="2886" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="2894"><net_src comp="332" pin="3"/><net_sink comp="2891" pin=0"/></net>

<net id="2895"><net_src comp="2891" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="2896"><net_src comp="2891" pin="1"/><net_sink comp="2251" pin=0"/></net>

<net id="2897"><net_src comp="2891" pin="1"/><net_sink comp="2280" pin=0"/></net>

<net id="2901"><net_src comp="2226" pin="2"/><net_sink comp="2898" pin=0"/></net>

<net id="2905"><net_src comp="448" pin="3"/><net_sink comp="2902" pin=0"/></net>

<net id="2906"><net_src comp="2902" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="2910"><net_src comp="2235" pin="2"/><net_sink comp="2907" pin=0"/></net>

<net id="2911"><net_src comp="2907" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="2915"><net_src comp="687" pin="2"/><net_sink comp="2912" pin=0"/></net>

<net id="2919"><net_src comp="459" pin="3"/><net_sink comp="2916" pin=0"/></net>

<net id="2920"><net_src comp="2916" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="2924"><net_src comp="2251" pin="2"/><net_sink comp="2921" pin=0"/></net>

<net id="2928"><net_src comp="466" pin="3"/><net_sink comp="2925" pin=0"/></net>

<net id="2929"><net_src comp="2925" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="2933"><net_src comp="687" pin="2"/><net_sink comp="2930" pin=0"/></net>

<net id="2937"><net_src comp="473" pin="3"/><net_sink comp="2934" pin=0"/></net>

<net id="2938"><net_src comp="2934" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="2945"><net_src comp="2301" pin="2"/><net_sink comp="2942" pin=0"/></net>

<net id="2949"><net_src comp="2307" pin="2"/><net_sink comp="2946" pin=0"/></net>

<net id="2950"><net_src comp="2946" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="2951"><net_src comp="2946" pin="1"/><net_sink comp="2450" pin=0"/></net>

<net id="2955"><net_src comp="2317" pin="2"/><net_sink comp="2952" pin=0"/></net>

<net id="2959"><net_src comp="496" pin="3"/><net_sink comp="2956" pin=0"/></net>

<net id="2960"><net_src comp="2956" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="2964"><net_src comp="345" pin="3"/><net_sink comp="2961" pin=0"/></net>

<net id="2965"><net_src comp="2961" pin="1"/><net_sink comp="2412" pin=1"/></net>

<net id="2969"><net_src comp="2336" pin="2"/><net_sink comp="2966" pin=0"/></net>

<net id="2970"><net_src comp="2966" pin="1"/><net_sink comp="2360" pin=1"/></net>

<net id="2974"><net_src comp="2342" pin="3"/><net_sink comp="2971" pin=0"/></net>

<net id="2975"><net_src comp="2971" pin="1"/><net_sink comp="2382" pin=0"/></net>

<net id="2976"><net_src comp="2971" pin="1"/><net_sink comp="2395" pin=0"/></net>

<net id="2980"><net_src comp="2350" pin="4"/><net_sink comp="2977" pin=0"/></net>

<net id="2981"><net_src comp="2977" pin="1"/><net_sink comp="2379" pin=0"/></net>

<net id="2985"><net_src comp="2402" pin="1"/><net_sink comp="2982" pin=0"/></net>

<net id="2986"><net_src comp="2982" pin="1"/><net_sink comp="2416" pin=1"/></net>

<net id="2990"><net_src comp="2406" pin="2"/><net_sink comp="2987" pin=0"/></net>

<net id="2991"><net_src comp="2987" pin="1"/><net_sink comp="2412" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lines | {33 42 45 }
	Port: ref_4oPi_table_100_V | {}
	Port: second_order_float_2 | {}
	Port: second_order_float_3 | {}
	Port: second_order_float_s | {}
	Port: mask_table1 | {}
	Port: one_half_table2 | {}
 - Input state : 
	Port: HoughLinesStandard : edge_val | {19 20 }
	Port: HoughLinesStandard : edge_rows | {1 }
	Port: HoughLinesStandard : edge_cols | {1 }
	Port: HoughLinesStandard : threshold | {1 }
	Port: HoughLinesStandard : ref_4oPi_table_100_V | {7 8 }
	Port: HoughLinesStandard : second_order_float_2 | {11 12 }
	Port: HoughLinesStandard : second_order_float_3 | {11 12 }
	Port: HoughLinesStandard : second_order_float_s | {11 12 }
	Port: HoughLinesStandard : mask_table1 | {28 29 }
	Port: HoughLinesStandard : one_half_table2 | {28 29 }
  - Chain level:
	State 1
	State 2
		exitcond3_i : 1
		i : 1
		StgValue_63 : 2
		tmp_i : 1
		accum_addr : 2
		StgValue_66 : 3
		sort_buf_addr : 2
		StgValue_68 : 3
	State 3
		exitcond4_i : 1
		n_2 : 1
		StgValue_75 : 2
		n_cast16_i : 1
		tmp_54_i : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		ireg_V : 1
		tmp : 2
		isneg : 2
		exp_tmp_V : 2
		tmp_56_i : 3
		tmp_30 : 2
		tmp_37_i : 3
		p_Result_54 : 4
		man_V_1 : 5
		tmp_58_i : 3
		F2 : 4
		tmp_61_i : 5
		tmp_62_i : 5
		tmp_63_i : 5
		sh_amt : 6
		tmp_32 : 7
		icmp : 8
		tmp_87_i : 6
		tmp_35 : 5
		icmp1 : 6
		tmp_36 : 5
		tmp_121_i : 5
		tmp_122_i : 6
		ireg_V_1 : 1
		tmp_41 : 2
		isneg_1 : 2
		exp_tmp_V_1 : 2
		tmp_131_i : 3
		tmp_43 : 2
		tmp_42_i : 3
		p_Result_55 : 4
		man_V_3 : 5
		tmp_133_i : 3
		F2_1 : 4
		tmp_136_i : 5
		tmp_137_i : 5
		tmp_138_i : 5
		sh_amt_1 : 6
		tmp_45 : 7
		icmp2 : 8
		tmp_154_i : 6
		tmp_48 : 5
		icmp3 : 6
		tmp_49 : 5
		tmp_159_i : 5
		tmp_160_i : 6
	State 16
		tmp_31 : 1
		tmp_78_i : 1
		tmp_79_i : 2
		tmp_33 : 3
		tmp_82_i : 2
		p_Val2_27 : 4
		tmp_105_cast_i : 1
		tmp_34 : 2
		qb : 3
		tmp_37 : 1
		tmp_38 : 2
		tmp_39 : 3
		p_Result_s : 4
		tmp_124_i : 4
		r_1 : 5
		p_r_i_i_i1_i : 5
		qb_assign_1 : 5
		tmp_126_i : 5
		p_Val2_28 : 6
		sel_tmp6_demorgan : 1
		sel_tmp6 : 1
		sel_tmp7 : 1
		sel_tmp13_demorgan : 1
		sel_tmp : 1
		sel_tmp3 : 1
		newSel : 7
		or_cond : 1
		p_Val2_29 : 8
		tabSin_V_addr_1 : 1
		StgValue_188 : 9
		tmp_44 : 1
		tmp_148_i : 1
		tmp_149_i : 2
		tmp_46 : 3
		tmp_152_i : 2
		p_Val2_32 : 4
		tmp_155_cast_i : 1
		tmp_47 : 2
		qb_1 : 3
		tmp_50 : 1
		tmp_51 : 2
		tmp_52 : 3
		p_Result_34 : 4
		tmp_162_i : 4
		r_2 : 5
		p_r_i_i_i_i : 5
		qb_assign_3 : 5
		tmp_163_i : 5
		p_Val2_33 : 6
		sel_tmp25_demorgan : 1
		sel_tmp8 : 1
		sel_tmp9 : 1
		sel_tmp32_demorgan : 1
		sel_tmp10 : 1
		sel_tmp11 : 1
		newSel3 : 7
		or_cond1 : 1
		p_Val2_34 : 8
		tabCos_V_addr_1 : 1
		StgValue_229 : 9
		empty : 1
	State 17
	State 18
		i_op_assign_1_cast_i : 1
		tmp_59_i : 2
		i_1 : 1
		StgValue_238 : 3
		tmp_54 : 1
		p_shl_cast : 2
		tmp_55 : 1
		p_shl1_cast : 2
		tmp_s : 3
		OP1_V_4_cast_i : 1
		StgValue_247 : 1
	State 19
		i_op_assign_cast_i : 1
		tmp_67_i : 2
		j : 1
		StgValue_254 : 3
		tmp_56 : 1
		tmp_15 : 2
		tmp_21_cast : 3
		edge_val_addr : 4
		edge_val_load : 5
	State 20
		tmp_72_i : 1
		StgValue_264 : 2
	State 21
		exitcond7_i : 1
		n_1 : 1
		StgValue_272 : 2
		tmp_108_i : 1
		tabCos_V_addr : 2
		tabCos_V_load : 3
		tabSin_V_addr : 2
		tabSin_V_load : 3
		r3_i : 1
	State 22
		OP2_V_cast_i : 1
		p_Val2_35 : 2
	State 23
		p_Val2_4 : 1
		p_Val2_7_cast_i : 2
		p_Val2_36 : 3
		p_Val2_8_cast11_i : 2
		tmp_111_i : 4
		is_neg : 4
		tmp_116_cast_i : 3
		p_Val2_38 : 5
	State 24
		p_Result_56 : 1
		p_Result_57 : 2
		tmp_117_i : 3
		num_zeros : 4
		msb_idx : 5
		tmp_59 : 6
		tmp_60 : 6
		msb_idx_1 : 7
		tmp_61 : 8
		icmp4 : 9
		tmp_63 : 8
		tmp_64 : 8
		tmp_65 : 9
		tmp_66 : 1
		tmp_67 : 9
		tmp_68 : 9
		tmp_69 : 10
		tmp_70 : 11
		tmp_71 : 12
		tmp32_V_2 : 13
	State 25
		tmp_128_cast_i : 1
		tmp32_V_1 : 2
		tmp32_V_3 : 3
	State 26
	State 27
		tmp32_V_6 : 1
		p_Result_12_i : 2
	State 28
		tmp_cast_cast : 1
		p_Repl2_4_trunc_i : 2
		tmp_46_i : 3
		p_Result_58 : 4
		f : 5
		x_assign : 6
		t_V_6 : 7
		loc_V : 8
		tmp_i_i_i : 9
		tmp_164_i_i_i : 9
		index_V : 8
		tmp_165_i_i_i : 9
		mask_table1_addr : 10
		mask : 11
		one_half_table2_addr : 10
		one_half : 11
	State 29
		p_Result_59 : 1
		one_half_i_i_cast_i : 1
		p_Val2_45 : 2
		loc_V_2 : 3
		tmp_167_i_i_i : 1
		xs_sig_V : 4
		tmp_11 : 3
		p_Result_60 : 4
		sel_tmp38_v : 5
		sel_tmp12 : 6
		x_assign_2 : 7
		p_Val2_47 : 8
		loc_V_3 : 9
		loc_V_4 : 9
		tmp_170_i_i_i_i : 10
		tmp_170_i_i_i_cast : 11
		tmp_i_i_i_i_cast_i : 10
		sh_assign : 11
		isNeg : 12
		tmp_171_i_i_i_i : 10
		tmp_171_i_i_i_cast_i : 11
		sh_assign_1 : 13
		sh_assign_2_i_i_i_ca : 14
		sh_assign_2_i_i_i_ca_1 : 14
		tmp_172_i_i_i_i : 15
		tmp_173_i_i_i_i : 15
		tmp_174_i_i_i_i : 16
		tmp_79 : 16
		tmp_16 : 17
		tmp_17 : 17
		p_Val2_49 : 18
	State 30
		p_Val2_s : 1
		base_1 : 2
		tmp_142_i : 3
		accum_addr_6 : 4
		accum_load_4 : 5
	State 31
		tmp_143_i : 1
		StgValue_390 : 2
		empty_174 : 1
	State 32
	State 33
		r4_cast_i : 1
		exitcond5_i : 1
		r : 1
		StgValue_401 : 2
		tmp_74_i : 2
		tmp_74_cast_i : 3
		StgValue_406 : 1
		tmp_i_i : 1
		total : 2
		StgValue_409 : 3
	State 34
		exitcond6_i : 1
		n : 1
		StgValue_415 : 2
		tmp_75_i : 1
		base : 2
		tmp_76_i : 3
		accum_addr_1 : 4
		val : 5
		empty_176 : 1
	State 35
		tmp_77_i : 1
		StgValue_426 : 2
		accum_addr_2 : 1
		accum_load : 2
	State 36
		tmp_86_i : 1
		StgValue_433 : 2
		tmp_103_i : 1
		accum_addr_3 : 2
		accum_load_1 : 3
	State 37
		tmp_104_i : 1
		StgValue_440 : 2
		tmp_113_i : 1
		accum_addr_4 : 2
		accum_load_2 : 3
	State 38
		tmp_115_i : 1
		StgValue_447 : 2
		tmp_125_i : 1
		accum_addr_5 : 2
		accum_load_3 : 3
	State 39
		tmp_127_i : 1
		StgValue_456 : 2
		total_1 : 1
		tmp_130_i : 1
		sort_buf_addr_2 : 2
		StgValue_461 : 3
		StgValue_462 : 2
	State 40
	State 41
	State 42
		exitcond_i : 1
		i_2 : 1
		StgValue_471 : 2
		i7_cast7_i : 1
		tmp_84_i : 2
		StgValue_476 : 3
		tmp_101_i : 2
		lines_addr_2 : 3
		StgValue_479 : 4
		tmp_88_i : 1
		sort_buf_addr_1 : 2
		idx : 3
		empty_177 : 1
	State 43
		sext_cast : 1
		mul : 2
		tmp_80 : 1
		tmp_82 : 3
	State 44
		tmp_81 : 1
		tmp_18 : 2
		tmp_20 : 3
		neg_ti : 4
		tmp_89_i : 5
		tmp_83 : 6
		tmp_91_i : 6
	State 45
		tmp_84 : 1
		p_rho : 2
		tmp_95_i : 3
		tmp_96_i : 1
		tmp_97_i : 4
		lines_addr_1 : 1
		StgValue_509 : 4
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |  grp_sin_or_cos_float_s_fu_629 |    21   |  3.912  |   620   |   2104  |
|   call   |  grp_sin_or_cos_float_s_fu_644 |    21   |  3.912  |   620   |   2104  |
|          |   grp_HoughSortDescent_fu_659  |    0    |  3.1215 |   506   |   315   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |            i_fu_698            |    0    |    0    |    0    |    25   |
|          |           n_2_fu_716           |    0    |    0    |    0    |    15   |
|          |         tmp_62_i_fu_797        |    0    |    0    |    0    |    19   |
|          |        tmp_121_i_fu_859        |    0    |    0    |    0    |    19   |
|          |        tmp_137_i_fu_941        |    0    |    0    |    0    |    19   |
|          |        tmp_159_i_fu_1003       |    0    |    0    |    0    |    19   |
|          |        tmp_105_i_fu_1081       |    0    |    0    |    0    |    19   |
|          |        p_Val2_28_fu_1158       |    0    |    0    |    0    |    23   |
|          |        tmp_155_i_fu_1298       |    0    |    0    |    0    |    19   |
|          |        p_Val2_33_fu_1375       |    0    |    0    |    0    |    23   |
|          |           i_1_fu_1464          |    0    |    0    |    0    |    38   |
|          |          tmp_s_fu_1494         |    0    |    0    |    0    |    25   |
|          |            j_fu_1518           |    0    |    0    |    0    |    38   |
|          |         tmp_15_fu_1528         |    0    |    0    |    0    |    25   |
|          |           n_1_fu_1554          |    0    |    0    |    0    |    15   |
|          |          r3_i_fu_1566          |    0    |    0    |    0    |    25   |
|          |        next_mul_fu_1581        |    0    |    0    |    0    |    25   |
|          |        p_Val2_36_fu_1602       |    0    |    0    |    0    |    54   |
|          |    p_Val2_8_cast11_i_fu_1608   |    0    |    0    |    0    |    54   |
|    add   |         tmp_65_fu_1726         |    0    |    0    |    0    |    15   |
|          |    p_Repl2_4_trunc_i_fu_1832   |    0    |    0    |    0    |    15   |
|          |        p_Val2_45_fu_1928       |    0    |    0    |    0    |    39   |
|          |        sh_assign_fu_2031       |    0    |    0    |    0    |    15   |
|          |         base_1_fu_2139         |    0    |    0    |    0    |    39   |
|          |        tmp_143_i_fu_2150       |    0    |    0    |    0    |    39   |
|          |            r_fu_2167           |    0    |    0    |    0    |    18   |
|          |        tmp_74_i_fu_2173        |    0    |    0    |    0    |    19   |
|          |            n_fu_2204           |    0    |    0    |    0    |    15   |
|          |        tmp_75_i_fu_2210        |    0    |    0    |    0    |    25   |
|          |          base_fu_2215          |    0    |    0    |    0    |    25   |
|          |        next_mul1_fu_2235       |    0    |    0    |    0    |    25   |
|          |        tmp_102_i_fu_2241       |    0    |    0    |    0    |    25   |
|          |        tmp_112_i_fu_2256       |    0    |    0    |    0    |    25   |
|          |        tmp_120_i_fu_2266       |    0    |    0    |    0    |    25   |
|          |         total_1_fu_2285        |    0    |    0    |    0    |    39   |
|          |           i_2_fu_2307          |    0    |    0    |    0    |    15   |
|          |        tmp_92_i_fu_2412        |    0    |    0    |    0    |    39   |
|          |         p_angle_fu_2416        |    0    |    0    |    0    |    23   |
|          |          p_rho_fu_2425         |    0    |    0    |    0    |    23   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          sh_amt_fu_809         |    0    |    0    |    0    |    12   |
|          |         sh_amt_1_fu_953        |    0    |    0    |    0    |    12   |
|          |         man_V_5_fu_1021        |    0    |    0    |    0    |    54   |
|          |      storemerge1_i_fu_1060     |    0    |    0    |    0    |    16   |
|          |        p_Val2_27_fu_1073       |    0    |    0    |    0    |    16   |
|          |           qb_fu_1098           |    0    |    0    |    0    |    2    |
|          |         tmp_37_fu_1109         |    0    |    0    |    0    |    6    |
|          |         newSel_fu_1207         |    0    |    0    |    0    |    16   |
|          |         newSel1_fu_1221        |    0    |    0    |    0    |    16   |
|          |        p_Val2_29_fu_1229       |    0    |    0    |    0    |    16   |
|          |          man_V_fu_1238         |    0    |    0    |    0    |    54   |
|          |      storemerge_i_fu_1277      |    0    |    0    |    0    |    16   |
|          |        p_Val2_32_fu_1290       |    0    |    0    |    0    |    16   |
|          |          qb_1_fu_1315          |    0    |    0    |    0    |    2    |
|          |         tmp_50_fu_1326         |    0    |    0    |    0    |    6    |
|          |         newSel3_fu_1424        |    0    |    0    |    0    |    16   |
|  select  |         newSel4_fu_1438        |    0    |    0    |    0    |    16   |
|          |        p_Val2_34_fu_1446       |    0    |    0    |    0    |    16   |
|          |        p_Val2_38_fu_1633       |    0    |    0    |    0    |    47   |
|          |        msb_idx_1_fu_1692       |    0    |    0    |    0    |    31   |
|          |         tmp_68_fu_1748         |    0    |    0    |    0    |    49   |
|          |         tmp_69_fu_1756         |    0    |    0    |    0    |    6    |
|          |        tmp32_V_3_fu_1796       |    0    |    0    |    0    |    32   |
|          |      tmp_cast_cast_fu_1824     |    0    |    0    |    0    |    8    |
|          |        x_assign_fu_1860        |    0    |    0    |    0    |    32   |
|          |       sel_tmp38_v_fu_1967      |    0    |    0    |    0    |    32   |
|          |       x_assign_2_fu_1988       |    0    |    0    |    0    |    32   |
|          |       sh_assign_1_fu_2055      |    0    |    0    |    0    |    9    |
|          |        p_Val2_49_fu_2109       |    0    |    0    |    0    |    32   |
|          |        p_Val2_s_fu_2129        |    0    |    0    |    0    |    32   |
|          |          total_fu_2189         |    0    |    0    |    0    |    32   |
|          |         tmp_20_fu_2382         |    0    |    0    |    0    |    32   |
|          |        tmp_89_i_fu_2395        |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_687           |    0    |    0    |    0    |    18   |
|          |       exitcond3_i_fu_692       |    0    |    0    |    0    |    18   |
|          |       exitcond4_i_fu_710       |    0    |    0    |    0    |    11   |
|          |         tmp_58_i_fu_779        |    0    |    0    |    0    |    29   |
|          |         tmp_61_i_fu_791        |    0    |    0    |    0    |    13   |
|          |           icmp_fu_827          |    0    |    0    |    0    |    11   |
|          |         tmp_87_i_fu_833        |    0    |    0    |    0    |    13   |
|          |          icmp1_fu_849          |    0    |    0    |    0    |    11   |
|          |        tmp_122_i_fu_865        |    0    |    0    |    0    |    13   |
|          |        tmp_133_i_fu_923        |    0    |    0    |    0    |    29   |
|          |        tmp_136_i_fu_935        |    0    |    0    |    0    |    13   |
|          |          icmp2_fu_971          |    0    |    0    |    0    |    11   |
|          |        tmp_154_i_fu_977        |    0    |    0    |    0    |    13   |
|          |          icmp3_fu_993          |    0    |    0    |    0    |    11   |
|          |        tmp_160_i_fu_1009       |    0    |    0    |    0    |    13   |
|          |        tmp_64_i_fu_1032        |    0    |    0    |    0    |    13   |
|          |        tmp_68_i_fu_1041        |    0    |    0    |    0    |    13   |
|          |        tmp_124_i_fu_1132       |    0    |    0    |    0    |    29   |
|          |        tmp_139_i_fu_1249       |    0    |    0    |    0    |    13   |
|   icmp   |        tmp_145_i_fu_1258       |    0    |    0    |    0    |    13   |
|          |        tmp_162_i_fu_1349       |    0    |    0    |    0    |    29   |
|          |        tmp_59_i_fu_1459        |    0    |    0    |    0    |    18   |
|          |        tmp_67_i_fu_1513        |    0    |    0    |    0    |    18   |
|          |        tmp_72_i_fu_1538        |    0    |    0    |    0    |    11   |
|          |       exitcond7_i_fu_1548      |    0    |    0    |    0    |    11   |
|          |        tmp_111_i_fu_1613       |    0    |    0    |    0    |    24   |
|          |          icmp4_fu_1710         |    0    |    0    |    0    |    18   |
|          |         tmp_64_fu_1720         |    0    |    0    |    0    |    18   |
|          |        tmp_134_i_fu_1816       |    0    |    0    |    0    |    11   |
|          |        tmp_i_i_i_fu_1881       |    0    |    0    |    0    |    11   |
|          |      tmp_164_i_i_i_fu_1887     |    0    |    0    |    0    |    11   |
|          |       exitcond5_i_fu_2161      |    0    |    0    |    0    |    13   |
|          |         tmp_i_i_fu_2183        |    0    |    0    |    0    |    18   |
|          |       exitcond6_i_fu_2198      |    0    |    0    |    0    |    11   |
|          |        tmp_77_i_fu_2226        |    0    |    0    |    0    |    18   |
|          |        tmp_104_i_fu_2251       |    0    |    0    |    0    |    18   |
|          |        tmp_127_i_fu_2280       |    0    |    0    |    0    |    18   |
|          |       exitcond_i_fu_2301       |    0    |    0    |    0    |    11   |
|          |        tmp_84_i_fu_2317        |    0    |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         man_V_1_fu_773         |    0    |    0    |    0    |    60   |
|          |            F2_fu_785           |    0    |    0    |    0    |    19   |
|          |         tmp_63_i_fu_803        |    0    |    0    |    0    |    19   |
|          |         man_V_3_fu_917         |    0    |    0    |    0    |    60   |
|          |           F2_1_fu_929          |    0    |    0    |    0    |    19   |
|          |        tmp_138_i_fu_947        |    0    |    0    |    0    |    19   |
|          |    tmp_121_cast_i_op_fu_1104   |    0    |    0    |    0    |    15   |
|    sub   |    tmp_159_cast_i_op_fu_1321   |    0    |    0    |    0    |    15   |
|          |     tmp_116_cast_i_fu_1627     |    0    |    0    |    0    |    54   |
|          |         msb_idx_fu_1674        |    0    |    0    |    0    |    39   |
|          |         tmp_67_fu_1742         |    0    |    0    |    0    |    15   |
|          |        tmp_128_i_fu_1781       |    0    |    0    |    0    |    38   |
|          |     tmp_171_i_i_i_i_fu_2045    |    0    |    0    |    0    |    15   |
|          |     p_Val2_i_i_i_i_fu_2124     |    0    |    0    |    0    |    39   |
|          |         neg_mul_fu_2360        |    0    |    0    |    0    |    72   |
|          |         neg_ti_fu_2389         |    0    |    0    |    0    |    29   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fpext  |        d_assign_3_fu_677       |    0    |    0    |   100   |   134   |
|          |         d_assign_fu_680        |    0    |    0    |   100   |   134   |
|----------|--------------------------------|---------|---------|---------|---------|
|  uitofp  |           grp_fu_671           |    0    |    0    |   128   |   337   |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitofp  |           grp_fu_674           |    0    |    0    |   128   |   337   |
|----------|--------------------------------|---------|---------|---------|---------|
|   ashr   |        tmp_79_i_fu_1050        |    0    |    0    |    0    |   162   |
|          |        tmp_149_i_fu_1267       |    0    |    0    |    0    |   162   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fmul   |           grp_fu_666           |    3    |    0    |   128   |   137   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         tmp_39_fu_1120         |    0    |    0    |    0    |    13   |
|   lshr   |         tmp_52_fu_1337         |    0    |    0    |    0    |    13   |
|          |         tmp_71_fu_1768         |    0    |    0    |    0    |   152   |
|          |     tmp_173_i_i_i_i_fu_2075    |    0    |    0    |    0    |    66   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        tmp_82_i_fu_1067        |    0    |    0    |    0    |    35   |
|    shl   |        tmp_152_i_fu_1284       |    0    |    0    |    0    |    35   |
|          |        tmp32_V_1_fu_1790       |    0    |    0    |    0    |    85   |
|          |     tmp_174_i_i_i_i_fu_2081    |    0    |    0    |    0    |    85   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       p_Result_s_fu_1126       |    0    |    0    |    0    |    54   |
|          |           r_1_fu_1138          |    0    |    0    |    0    |    2    |
|          |       qb_assign_1_fu_1148      |    0    |    0    |    0    |    2    |
|          |        sel_tmp2_fu_1169        |    0    |    0    |    0    |    2    |
|          |        sel_tmp7_fu_1186        |    0    |    0    |    0    |    2    |
|          |        sel_tmp3_fu_1202        |    0    |    0    |    0    |    2    |
|    and   |       p_Result_34_fu_1343      |    0    |    0    |    0    |    54   |
|          |           r_2_fu_1355          |    0    |    0    |    0    |    2    |
|          |       qb_assign_3_fu_1365      |    0    |    0    |    0    |    2    |
|          |        sel_tmp5_fu_1386        |    0    |    0    |    0    |    2    |
|          |        sel_tmp9_fu_1403        |    0    |    0    |    0    |    2    |
|          |        sel_tmp11_fu_1419       |    0    |    0    |    0    |    2    |
|          |        xs_sig_V_fu_1943        |    0    |    0    |    0    |    23   |
|          |        sel_tmp14_fu_1983       |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   cttz   |        tmp_117_i_fu_1662       |    0    |    0    |    73   |    71   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        p_Val2_35_fu_1576       |    3    |    0    |    0    |    25   |
|    mul   |        p_Val2_4_fu_1593        |    3    |    0    |    0    |    25   |
|          |           mul_fu_2336          |    4    |    0    |    0    |    23   |
|          |        tmp_91_i_fu_2406        |    1    |    0    |    0    |    40   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |      p_r_i_i_i1_i_fu_1143      |    0    |    0    |    0    |    2    |
|          |    sel_tmp6_demorgan_fu_1175   |    0    |    0    |    0    |    2    |
|          |   sel_tmp13_demorgan_fu_1191   |    0    |    0    |    0    |    2    |
|          |         or_cond_fu_1215        |    0    |    0    |    0    |    2    |
|    or    |       p_r_i_i_i_i_fu_1360      |    0    |    0    |    0    |    2    |
|          |   sel_tmp25_demorgan_fu_1392   |    0    |    0    |    0    |    2    |
|          |   sel_tmp32_demorgan_fu_1408   |    0    |    0    |    0    |    2    |
|          |        or_cond1_fu_1432        |    0    |    0    |    0    |    2    |
|          |        tmp_97_i_fu_2443        |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        sel_tmp1_fu_1164        |    0    |    0    |    0    |    2    |
|          |        sel_tmp6_fu_1180        |    0    |    0    |    0    |    2    |
|          |         sel_tmp_fu_1196        |    0    |    0    |    0    |    2    |
|    xor   |        sel_tmp4_fu_1381        |    0    |    0    |    0    |    2    |
|          |        sel_tmp8_fu_1397        |    0    |    0    |    0    |    2    |
|          |        sel_tmp10_fu_1413       |    0    |    0    |    0    |    2    |
|          |      tmp_167_i_i_i_fu_1937     |    0    |    0    |    0    |    23   |
|          |        sel_tmp13_fu_1978       |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        rows_read_fu_300        |    0    |    0    |    0    |    0    |
|   read   |        cols_read_fu_306        |    0    |    0    |    0    |    0    |
|          |   threshold_read_read_fu_312   |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          tmp_i_fu_704          |    0    |    0    |    0    |    0    |
|          |        n_cast16_i_fu_722       |    0    |    0    |    0    |    0    |
|          |         tmp_56_i_fu_753        |    0    |    0    |    0    |    0    |
|          |       p_Result_54_fu_769       |    0    |    0    |    0    |    0    |
|          |        tmp_131_i_fu_897        |    0    |    0    |    0    |    0    |
|          |       p_Result_55_fu_913       |    0    |    0    |    0    |    0    |
|          |        tmp_55_i_fu_1015        |    0    |    0    |    0    |    0    |
|          |        tmp_78_i_fu_1046        |    0    |    0    |    0    |    0    |
|          |     tmp_105_cast_i_fu_1086     |    0    |    0    |    0    |    0    |
|          |         tmp_38_fu_1116         |    0    |    0    |    0    |    0    |
|          |        tmp_126_i_fu_1154       |    0    |    0    |    0    |    0    |
|          |        tmp_148_i_fu_1263       |    0    |    0    |    0    |    0    |
|          |     tmp_155_cast_i_fu_1303     |    0    |    0    |    0    |    0    |
|          |         tmp_51_fu_1333         |    0    |    0    |    0    |    0    |
|          |        tmp_163_i_fu_1371       |    0    |    0    |    0    |    0    |
|          |  i_op_assign_1_cast_i_fu_1455  |    0    |    0    |    0    |    0    |
|          |     OP1_V_4_cast_i_fu_1500     |    0    |    0    |    0    |    0    |
|          |   i_op_assign_cast_i_fu_1509   |    0    |    0    |    0    |    0    |
|          |       tmp_21_cast_fu_1533      |    0    |    0    |    0    |    0    |
|          |      OP1_V_cast_i_fu_1544      |    0    |    0    |    0    |    0    |
|          |        tmp_108_i_fu_1560       |    0    |    0    |    0    |    0    |
|   zext   |    p_Val2_12_cast_i_fu_1641    |    0    |    0    |    0    |    0    |
|          |         tmp_70_fu_1764         |    0    |    0    |    0    |    0    |
|          |     tmp_128_cast_i_fu_1786     |    0    |    0    |    0    |    0    |
|          |      tmp_165_i_i_i_fu_1903     |    0    |    0    |    0    |    0    |
|          |   one_half_i_i_cast_i_fu_1924  |    0    |    0    |    0    |    0    |
|          |   tmp_170_i_i_i_cast_fu_2023   |    0    |    0    |    0    |    0    |
|          |   tmp_i_i_i_i_cast_i_fu_2027   |    0    |    0    |    0    |    0    |
|          |     tmp_172_i_i_i_i_fu_2071    |    0    |    0    |    0    |    0    |
|          |         tmp_16_fu_2095         |    0    |    0    |    0    |    0    |
|          |        r3_cast_i_fu_2136       |    0    |    0    |    0    |    0    |
|          |        r4_cast_i_fu_2157       |    0    |    0    |    0    |    0    |
|          |      tmp_74_cast_i_fu_2179     |    0    |    0    |    0    |    0    |
|          |        tmp_76_i_fu_2221        |    0    |    0    |    0    |    0    |
|          |        tmp_85_i_fu_2231        |    0    |    0    |    0    |    0    |
|          |        tmp_103_i_fu_2246       |    0    |    0    |    0    |    0    |
|          |        tmp_113_i_fu_2261       |    0    |    0    |    0    |    0    |
|          |        tmp_125_i_fu_2271       |    0    |    0    |    0    |    0    |
|          |       base_cast_i_fu_2276      |    0    |    0    |    0    |    0    |
|          |       i7_cast7_i_fu_2313       |    0    |    0    |    0    |    0    |
|          |        tmp_101_i_fu_2322       |    0    |    0    |    0    |    0    |
|          |        tmp_88_i_fu_2327        |    0    |    0    |    0    |    0    |
|          |        tmp_99_i_fu_2450        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           tmp_fu_731           |    0    |    0    |    0    |    0    |
|          |          tmp_30_fu_757         |    0    |    0    |    0    |    0    |
|          |          tmp_36_fu_855         |    0    |    0    |    0    |    0    |
|          |          tmp_41_fu_875         |    0    |    0    |    0    |    0    |
|          |          tmp_43_fu_901         |    0    |    0    |    0    |    0    |
|          |          tmp_49_fu_999         |    0    |    0    |    0    |    0    |
|          |         tmp_31_fu_1037         |    0    |    0    |    0    |    0    |
|          |         tmp_33_fu_1056         |    0    |    0    |    0    |    0    |
|          |         tmp_44_fu_1254         |    0    |    0    |    0    |    0    |
|          |         tmp_46_fu_1273         |    0    |    0    |    0    |    0    |
|          |         tmp_54_fu_1470         |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_55_fu_1482         |    0    |    0    |    0    |    0    |
|          |         tmp_56_fu_1524         |    0    |    0    |    0    |    0    |
|          |        num_zeros_fu_1670       |    0    |    0    |    0    |    0    |
|          |         tmp_59_fu_1680         |    0    |    0    |    0    |    0    |
|          |         tmp_63_fu_1716         |    0    |    0    |    0    |    0    |
|          |        tmp32_V_2_fu_1774       |    0    |    0    |    0    |    0    |
|          |         tmp32_V_fu_1778        |    0    |    0    |    0    |    0    |
|          |         tmp_73_fu_1821         |    0    |    0    |    0    |    0    |
|          |         loc_V_2_fu_1933        |    0    |    0    |    0    |    0    |
|          |         loc_V_4_fu_2009        |    0    |    0    |    0    |    0    |
|          |         tmp_83_fu_2402         |    0    |    0    |    0    |    0    |
|          |         tmp_84_fu_2421         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          isneg_fu_735          |    0    |    0    |    0    |    0    |
|          |         isneg_1_fu_879         |    0    |    0    |    0    |    0    |
|          |         tmp_34_fu_1090         |    0    |    0    |    0    |    0    |
|          |         tmp_47_fu_1307         |    0    |    0    |    0    |    0    |
|          |         is_neg_fu_1619         |    0    |    0    |    0    |    0    |
| bitselect|         tmp_60_fu_1684         |    0    |    0    |    0    |    0    |
|          |       p_Result_43_fu_1909      |    0    |    0    |    0    |    0    |
|          |          isNeg_fu_2037         |    0    |    0    |    0    |    0    |
|          |         tmp_79_fu_2087         |    0    |    0    |    0    |    0    |
|          |       p_Result_61_fu_2117      |    0    |    0    |    0    |    0    |
|          |         tmp_80_fu_2342         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        exp_tmp_V_fu_743        |    0    |    0    |    0    |    0    |
|          |          tmp_32_fu_817         |    0    |    0    |    0    |    0    |
|          |          tmp_35_fu_839         |    0    |    0    |    0    |    0    |
|          |       exp_tmp_V_1_fu_887       |    0    |    0    |    0    |    0    |
|          |          tmp_45_fu_961         |    0    |    0    |    0    |    0    |
|          |          tmp_48_fu_983         |    0    |    0    |    0    |    0    |
|          |       p_Result_56_fu_1644      |    0    |    0    |    0    |    0    |
|          |         tmp_61_fu_1700         |    0    |    0    |    0    |    0    |
|partselect|         tmp_66_fu_1732         |    0    |    0    |    0    |    0    |
|          |      p_Result_12_i_fu_1806     |    0    |    0    |    0    |    0    |
|          |          loc_V_fu_1871         |    0    |    0    |    0    |    0    |
|          |         index_V_fu_1893        |    0    |    0    |    0    |    0    |
|          |         tmp_11_fu_1949         |    0    |    0    |    0    |    0    |
|          |         loc_V_3_fu_1999        |    0    |    0    |    0    |    0    |
|          |         tmp_17_fu_2099         |    0    |    0    |    0    |    0    |
|          |         tmp_82_fu_2350         |    0    |    0    |    0    |    0    |
|          |         tmp_81_fu_2365         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         tmp_37_i_fu_761        |    0    |    0    |    0    |    0    |
|          |         tmp_42_i_fu_905        |    0    |    0    |    0    |    0    |
|          |       p_shl_cast_fu_1474       |    0    |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_1486      |    0    |    0    |    0    |    0    |
|bitconcatenate|       p_Result_57_fu_1654      |    0    |    0    |    0    |    0    |
|          |        tmp_46_i_fu_1838        |    0    |    0    |    0    |    0    |
|          |       p_Result_59_fu_1916      |    0    |    0    |    0    |    0    |
|          |       p_Result_60_fu_1959      |    0    |    0    |    0    |    0    |
|          |     tmp_170_i_i_i_i_fu_2013    |    0    |    0    |    0    |    0    |
|          |        tmp_95_i_fu_2431        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |     sh_amt_cast15_i_fu_1026    |    0    |    0    |    0    |    0    |
|          |      sh_amt_cast_i_fu_1029     |    0    |    0    |    0    |    0    |
|          |    sh_amt_1_cast14_i_fu_1243   |    0    |    0    |    0    |    0    |
|          |     sh_amt_1_cast_i_fu_1246    |    0    |    0    |    0    |    0    |
|          |      OP2_V_cast_i_fu_1572      |    0    |    0    |    0    |    0    |
|          |     p_Val2_6_cast_i_fu_1587    |    0    |    0    |    0    |    0    |
|          |     OP2_V_4_cast_i_fu_1590     |    0    |    0    |    0    |    0    |
|          |     p_Val2_7_cast_i_fu_1598    |    0    |    0    |    0    |    0    |
|   sext   |  tmp_171_i_i_i_cast_i_fu_2051  |    0    |    0    |    0    |    0    |
|          |  sh_assign_2_i_i_i_ca_fu_2063  |    0    |    0    |    0    |    0    |
|          | sh_assign_2_i_i_i_ca_1_fu_2067 |    0    |    0    |    0    |    0    |
|          |        tmp_142_i_fu_2145       |    0    |    0    |    0    |    0    |
|          |        tmp_130_i_fu_2291       |    0    |    0    |    0    |    0    |
|          |        sext_cast_fu_2332       |    0    |    0    |    0    |    0    |
|          |         tmp_18_fu_2375         |    0    |    0    |    0    |    0    |
|          |         tmp_19_fu_2379         |    0    |    0    |    0    |    0    |
|          |        tmp_96_i_fu_2439        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  partset |       p_Result_58_fu_1845      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    56   | 10.9455 |   2403  |   9720  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|  accum |   512  |    0   |    0   |
|sort_buf|   512  |    0   |    0   |
|tabCos_V|    1   |    0   |    0   |
|tabSin_V|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |  1026  |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        F2_1_reg_2610        |   12   |
|         F2_reg_2542         |   12   |
|   OP1_V_4_cast_i_reg_2667   |   47   |
|    OP1_V_cast_i_reg_2696    |   47   |
|    accum_addr_1_reg_2886    |   18   |
|    accum_addr_2_reg_2902    |   18   |
|    accum_addr_3_reg_2916    |   18   |
|    accum_addr_4_reg_2925    |   18   |
|    accum_addr_5_reg_2934    |   18   |
|    accum_addr_6_reg_2835    |   18   |
|        angle_reg_2502       |   32   |
|        base_reg_2881        |   18   |
|        cols_reg_2459        |   32   |
|    edge_val_addr_reg_2687   |   17   |
|     exitcond3_i_reg_2474    |    1   |
|     exitcond4_i_reg_2483    |    1   |
|     exitcond5_i_reg_2840    |    1   |
|     exitcond6_i_reg_2864    |    1   |
|     exitcond7_i_reg_2701    |    1   |
|     exitcond_i_reg_2942     |    1   |
|         i7_i_reg_618        |    7   |
|         i_1_reg_2657        |   31   |
|         i_2_reg_2946        |    7   |
|         i_i_reg_515         |   18   |
|    i_op_assign_1_reg_538    |   31   |
|     i_op_assign_reg_549     |   31   |
|          i_reg_2478         |   18   |
|        icmp1_reg_2571       |    1   |
|        icmp2_reg_2629       |    1   |
|        icmp3_reg_2639       |    1   |
|        icmp4_reg_2767       |    1   |
|        icmp_reg_2561        |    1   |
|         idx_reg_2961        |   32   |
|       is_neg_reg_2746       |    1   |
|       isneg_1_reg_2586      |    1   |
|        isneg_reg_2518       |    1   |
|          j_reg_2682         |   31   |
|     lines_addr_reg_2469     |    7   |
|       man_V_1_reg_2531      |   54   |
|       man_V_3_reg_2599      |   54   |
|  mask_table1_addr_reg_2814  |    5   |
|      msb_idx_1_reg_2762     |   31   |
|       msb_idx_reg_2757      |   32   |
|         mul_reg_2966        |   65   |
|         n3_i_reg_561        |    8   |
|         n5_i_reg_595        |    8   |
|         n_1_reg_2705        |    8   |
|         n_2_reg_2487        |    8   |
|     n_cast16_i_reg_2492     |   32   |
|         n_i_reg_526         |    8   |
|          n_reg_2868         |    8   |
|      next_mul1_reg_2907     |   18   |
|      next_mul_reg_2736      |   18   |
|one_half_table2_addr_reg_2819|    5   |
|    p_Result_12_i_reg_2787   |    8   |
|     p_Result_54_reg_2526    |   54   |
|     p_Result_55_reg_2594    |   54   |
|      p_Val2_35_reg_2725     |   47   |
|      p_Val2_38_reg_2751     |   47   |
|      p_Val2_47_reg_2824     |   32   |
|      p_Val2_49_reg_2829     |   32   |
|       phi_mul1_reg_606      |   18   |
|       phi_mul_reg_572       |   18   |
|        r3_i_reg_2720        |   18   |
|         r4_i_reg_584        |   11   |
|          r_reg_2844         |   11   |
|        rows_reg_2454        |   32   |
|      sh_amt_1_reg_2622      |   12   |
|       sh_amt_reg_2554       |   12   |
|   sort_buf_addr_1_reg_2956  |   18   |
|        t_V_6_reg_2797       |   32   |
|    tabCos_V_addr_reg_2710   |    8   |
|    tabSin_V_addr_reg_2715   |    8   |
|    tabSin_V_load_reg_2731   |   16   |
|   threshold_read_reg_2464   |   32   |
|      tmp32_V_2_reg_2772     |   32   |
|      tmp32_V_3_reg_2777     |   32   |
|      tmp32_V_6_reg_2782     |   32   |
|      tmp_104_i_reg_2921     |    1   |
|      tmp_111_i_reg_2741     |    1   |
|      tmp_115_i_reg_2930     |    1   |
|      tmp_122_i_reg_2581     |    1   |
|      tmp_133_i_reg_2604     |    1   |
|      tmp_136_i_reg_2616     |    1   |
|      tmp_154_i_reg_2634     |    1   |
|      tmp_160_i_reg_2649     |    1   |
|    tmp_164_i_i_i_reg_2809   |    1   |
|       tmp_36_reg_2576       |    6   |
|       tmp_49_reg_2644       |    6   |
|      tmp_54_i_reg_2497      |   32   |
|      tmp_58_i_reg_2536      |    1   |
|      tmp_61_i_reg_2548      |    1   |
|      tmp_72_i_reg_2692      |    1   |
|    tmp_74_cast_i_reg_2849   |   18   |
|      tmp_75_i_reg_2873      |   18   |
|      tmp_77_i_reg_2898      |    1   |
|       tmp_80_reg_2971       |    1   |
|       tmp_82_reg_2977       |   22   |
|       tmp_83_reg_2982       |   16   |
|      tmp_84_i_reg_2952      |    1   |
|      tmp_86_i_reg_2912      |    1   |
|      tmp_87_i_reg_2566      |    1   |
|      tmp_91_i_reg_2987      |   32   |
|      tmp_i_i_i_reg_2803     |    1   |
|        tmp_s_reg_2662       |   18   |
|        total_reg_2859       |   32   |
|     v_assign_1_reg_2513     |   32   |
|      v_assign_reg_2508      |   32   |
|         val_reg_2891        |   32   |
|      x_assign_reg_2792      |   32   |
|    y_assign_load_reg_2854   |   32   |
|      y_assign_reg_2672      |   32   |
+-----------------------------+--------+
|            Total            |  1940  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_332      |  p0  |   7  |  18  |   126  ||    38   |
|      grp_access_fu_332      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_access_fu_332      |  p2  |   6  |   0  |    0   ||    33   |
|      grp_access_fu_345      |  p0  |   4  |  18  |   72   ||    21   |
|      grp_access_fu_345      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_access_fu_358      |  p0  |   3  |   8  |   24   ||    15   |
|      grp_access_fu_370      |  p0  |   3  |   8  |   24   ||    15   |
|      grp_access_fu_383      |  p0  |   2  |  17  |   34   ||    9    |
|      grp_access_fu_410      |  p0  |   2  |   5  |   10   ||    9    |
|      grp_access_fu_423      |  p0  |   2  |   5  |   10   ||    9    |
|      grp_access_fu_436      |  p0  |   2  |   7  |   14   ||    9    |
|      grp_access_fu_436      |  p1  |   2  |  32  |   64   ||    9    |
|         n_i_reg_526         |  p0  |   2  |   8  |   16   ||    9    |
|     i_op_assign_reg_549     |  p0  |   2  |  31  |   62   ||    9    |
|       phi_mul_reg_572       |  p0  |   2  |  18  |   36   ||    9    |
|       phi_mul1_reg_606      |  p0  |   2  |  18  |   36   ||    9    |
| grp_HoughSortDescent_fu_659 |  p2  |   2  |  32  |   64   ||    9    |
|          grp_fu_674         |  p0  |   2  |   8  |   16   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   736  || 17.9922 ||   239   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   56   |   10   |  2403  |  9720  |
|   Memory  |  1026  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   239  |
|  Register |    -   |    -   |    -   |  1940  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  1026  |   56   |   28   |  4343  |  9959  |
+-----------+--------+--------+--------+--------+--------+
