// Seed: 1671257226
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
  if (1) begin : id_3
    wire id_4;
    wor  id_5 = 1'b0;
  end else begin : id_6
    wire id_7;
  end
endmodule
module module_1 (
    output wand id_0,
    output logic id_1,
    input supply1 id_2,
    output supply1 id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    input wand id_7
);
  reg id_9;
  module_0(
      id_4, id_2
  );
  always @(posedge id_4 or posedge 1'b0) id_1 <= id_9;
endmodule
