#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-116-g92e459760)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55ea88c4b230 .scope module, "reg_bank_tb" "reg_bank_tb" 2 3;
 .timescale -9 -9;
P_0x55ea88c36250 .param/l "CLOCK_PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
P_0x55ea88c36290 .param/l "MAX_SIM_TIME" 0 2 7, +C4<00000101111101011110000100000000>;
v0x55ea88c6cdf0_0 .var "clock", 0 0;
v0x55ea88c6ceb0_0 .var "cnstA", 0 0;
v0x55ea88c6cf80_0 .var "cnstB", 0 0;
v0x55ea88c6d080_0 .var "endreg", 1 0;
v0x55ea88c6d150_0 .var "enrregA", 0 0;
v0x55ea88c6d1f0_0 .var "enrregB", 0 0;
v0x55ea88c6d2c0_0 .var "inA", 63 0;
v0x55ea88c6d390_0 .net "outA", 63 0, v0x55ea88c6c650_0;  1 drivers
v0x55ea88c6d460_0 .net "outB", 63 0, v0x55ea88c6c730_0;  1 drivers
v0x55ea88c6d530_0 .var "regwen", 0 0;
v0x55ea88c6d600_0 .var "reset", 0 0;
v0x55ea88c6d6d0_0 .var "seloutA", 3 0;
v0x55ea88c6d7a0_0 .var "seloutB", 3 0;
v0x55ea88c6d870_0 .var "selwreg", 3 0;
S_0x55ea88c08ce0 .scope module, "reg_bank_1" "reg_bank" 2 28, 3 1 0, S_0x55ea88c4b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regwen";
    .port_info 3 /INPUT 64 "inA";
    .port_info 4 /INPUT 4 "selwreg";
    .port_info 5 /INPUT 2 "endreg";
    .port_info 6 /OUTPUT 64 "outA";
    .port_info 7 /OUTPUT 64 "outB";
    .port_info 8 /INPUT 4 "seloutA";
    .port_info 9 /INPUT 4 "seloutB";
    .port_info 10 /INPUT 1 "cnstA";
    .port_info 11 /INPUT 1 "cnstB";
    .port_info 12 /INPUT 1 "enrregA";
    .port_info 13 /INPUT 1 "enrregB";
v0x55ea88c09020 .array "bank", 0 15, 0 63;
v0x55ea88c090c0_0 .net "clock", 0 0, v0x55ea88c6cdf0_0;  1 drivers
v0x55ea88c6c130_0 .net "cnstA", 0 0, v0x55ea88c6ceb0_0;  1 drivers
v0x55ea88c6c200_0 .net "cnstB", 0 0, v0x55ea88c6cf80_0;  1 drivers
v0x55ea88c6c2c0_0 .net "endreg", 1 0, v0x55ea88c6d080_0;  1 drivers
v0x55ea88c6c3f0_0 .net "enrregA", 0 0, v0x55ea88c6d150_0;  1 drivers
v0x55ea88c6c4b0_0 .net "enrregB", 0 0, v0x55ea88c6d1f0_0;  1 drivers
v0x55ea88c6c570_0 .net "inA", 63 0, v0x55ea88c6d2c0_0;  1 drivers
v0x55ea88c6c650_0 .var "outA", 63 0;
v0x55ea88c6c730_0 .var "outB", 63 0;
v0x55ea88c6c810_0 .net "regwen", 0 0, v0x55ea88c6d530_0;  1 drivers
v0x55ea88c6c8d0_0 .net "reset", 0 0, v0x55ea88c6d600_0;  1 drivers
v0x55ea88c6c990_0 .net "seloutA", 3 0, v0x55ea88c6d6d0_0;  1 drivers
v0x55ea88c6ca70_0 .net "seloutB", 3 0, v0x55ea88c6d7a0_0;  1 drivers
v0x55ea88c6cb50_0 .net "selwreg", 3 0, v0x55ea88c6d870_0;  1 drivers
E_0x55ea88c40bc0 .event posedge, v0x55ea88c090c0_0;
    .scope S_0x55ea88c08ce0;
T_0 ;
    %wait E_0x55ea88c40bc0;
    %load/vec4 v0x55ea88c6c8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55ea88c6c650_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55ea88c6c730_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ea88c6c810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x55ea88c6c2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %load/vec4 v0x55ea88c6c570_0;
    %pushi/vec4 4294967295, 0, 64;
    %and;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x55ea88c6c570_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 0, 0, 32;
    %and;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %load/vec4 v0x55ea88c6cb50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ea88c09020, 0, 4;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x55ea88c6c570_0;
    %load/vec4 v0x55ea88c6cb50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ea88c09020, 0, 4;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x55ea88c6cb50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55ea88c09020, 4;
    %pushi/vec4 4294967295, 0, 64;
    %and;
    %load/vec4 v0x55ea88c6c570_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 0, 0, 32;
    %and;
    %or;
    %load/vec4 v0x55ea88c6cb50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ea88c09020, 0, 4;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x55ea88c6cb50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55ea88c09020, 4;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 0, 0, 32;
    %and;
    %load/vec4 v0x55ea88c6c570_0;
    %pushi/vec4 4294967295, 0, 64;
    %and;
    %or;
    %load/vec4 v0x55ea88c6cb50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ea88c09020, 0, 4;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.2 ;
    %load/vec4 v0x55ea88c6c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x55ea88c6c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x55ea88c6c990_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55ea88c6c650_0, 0;
    %jmp T_0.22;
T_0.13 ;
    %pushi/vec4 1, 0, 64;
    %assign/vec4 v0x55ea88c6c650_0, 0;
    %jmp T_0.22;
T_0.14 ;
    %pushi/vec4 4294967295, 0, 64;
    %assign/vec4 v0x55ea88c6c650_0, 0;
    %jmp T_0.22;
T_0.15 ;
    %pushi/vec4 2147483648, 0, 63;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55ea88c6c650_0, 0;
    %jmp T_0.22;
T_0.16 ;
    %pushi/vec4 2147483648, 0, 63;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x55ea88c6c650_0, 0;
    %jmp T_0.22;
T_0.17 ;
    %pushi/vec4 4294967295, 0, 63;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x55ea88c6c650_0, 0;
    %jmp T_0.22;
T_0.18 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 0, 0, 32;
    %assign/vec4 v0x55ea88c6c650_0, 0;
    %jmp T_0.22;
T_0.19 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 1, 0, 32;
    %assign/vec4 v0x55ea88c6c650_0, 0;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %assign/vec4 v0x55ea88c6c650_0, 0;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x55ea88c6c990_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55ea88c09020, 4;
    %assign/vec4 v0x55ea88c6c650_0, 0;
T_0.12 ;
T_0.9 ;
    %load/vec4 v0x55ea88c6c4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %load/vec4 v0x55ea88c6c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %load/vec4 v0x55ea88c6ca70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55ea88c6c730_0, 0;
    %jmp T_0.36;
T_0.27 ;
    %pushi/vec4 1, 0, 64;
    %assign/vec4 v0x55ea88c6c730_0, 0;
    %jmp T_0.36;
T_0.28 ;
    %pushi/vec4 4294967295, 0, 64;
    %assign/vec4 v0x55ea88c6c730_0, 0;
    %jmp T_0.36;
T_0.29 ;
    %pushi/vec4 2147483648, 0, 63;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55ea88c6c730_0, 0;
    %jmp T_0.36;
T_0.30 ;
    %pushi/vec4 2147483648, 0, 63;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x55ea88c6c730_0, 0;
    %jmp T_0.36;
T_0.31 ;
    %pushi/vec4 4294967295, 0, 63;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x55ea88c6c730_0, 0;
    %jmp T_0.36;
T_0.32 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 0, 0, 32;
    %assign/vec4 v0x55ea88c6c730_0, 0;
    %jmp T_0.36;
T_0.33 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 1, 0, 32;
    %assign/vec4 v0x55ea88c6c730_0, 0;
    %jmp T_0.36;
T_0.34 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %assign/vec4 v0x55ea88c6c730_0, 0;
    %jmp T_0.36;
T_0.36 ;
    %pop/vec4 1;
    %jmp T_0.26;
T_0.25 ;
    %load/vec4 v0x55ea88c6ca70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55ea88c09020, 4;
    %assign/vec4 v0x55ea88c6c730_0, 0;
T_0.26 ;
T_0.23 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ea88c4b230;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea88c6cdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea88c6d600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea88c6d530_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x55ea88c6d2c0_0, 0, 64;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ea88c6d870_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ea88c6d080_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ea88c6d6d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ea88c6d7a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea88c6ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea88c6cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea88c6d150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea88c6d1f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55ea88c4b230;
T_2 ;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x55ea88c6cdf0_0;
    %inv;
    %store/vec4 v0x55ea88c6cdf0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x55ea88c4b230;
T_3 ;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea88c6d600_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea88c6d600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea88c6d530_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55ea88c6d870_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ea88c6d080_0, 0, 2;
    %delay 20, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55ea88c6d6d0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55ea88c6d7a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea88c6d150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea88c6d1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea88c6ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea88c6cf80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55ea88c4b230;
T_4 ;
    %delay 100000000, 0;
    %vpi_call 2 96 "$stop" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55ea88c4b230;
T_5 ;
    %vpi_call 2 101 "$dumpfile", "mysimdata.vcd" {0 0 0};
    %vpi_call 2 102 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ea88c4b230 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55ea88c4b230;
T_6 ;
    %delay 100, 0;
    %vpi_call 2 113 "$display", "A = %d, B = %d", v0x55ea88c6d390_0, v0x55ea88c6d460_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 116 "$stop" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../src/testbench/reg_bank_tb.v";
    "../src/rtl/reg_bank.v";
