Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jul 28 19:04:32 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6465)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24297)
5. checking no_input_delay (13)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6465)
---------------------------
 There are 6331 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_OV7670_Clk_Gen/pclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce_StartButton/counter_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce_StartButton/counter_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce_StartButton/counter_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce_StartButton/counter_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce_StartButton/counter_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce_StartButton/counter_reg_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce_StartButton/counter_reg_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce_StartButton/counter_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce_StartButton/counter_reg_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce_StartButton/counter_reg_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U_clk_div_100m_to_10/toggle_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24297)
----------------------------------------------------
 There are 24297 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.557        0.000                      0                  457        0.070        0.000                      0                  457        4.500        0.000                       0                   322  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.557        0.000                      0                  457        0.070        0.000                      0                  457        4.500        0.000                       0                   322  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 U_QVGA_MemController/rAddr_320x240_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 1.984ns (27.063%)  route 5.347ns (72.937%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.552     5.073    U_QVGA_MemController/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  U_QVGA_MemController/rAddr_320x240_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  U_QVGA_MemController/rAddr_320x240_reg[2]_rep__0/Q
                         net (fo=96, routed)          2.438     7.967    U_FRAME_BUFFER_160x120_cursor/mem_reg_3648_3711_0_2/ADDRC1
    SLICE_X34Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     8.091 r  U_FRAME_BUFFER_160x120_cursor/mem_reg_3648_3711_0_2/RAMC/O
                         net (fo=1, routed)           0.995     9.085    U_FRAME_BUFFER_160x120_cursor/mem_reg_3648_3711_0_2_n_2
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.209 r  U_FRAME_BUFFER_160x120_cursor/rData_rgb[4]_i_78/O
                         net (fo=1, routed)           0.000     9.209    U_FRAME_BUFFER_160x120_cursor/rData_rgb[4]_i_78_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     9.421 r  U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]_i_45/O
                         net (fo=1, routed)           0.000     9.421    U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]_i_45_n_0
    SLICE_X32Y68         MUXF8 (Prop_muxf8_I1_O)      0.094     9.515 r  U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]_i_28/O
                         net (fo=1, routed)           1.290    10.805    U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]_i_28_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I0_O)        0.316    11.121 r  U_FRAME_BUFFER_160x120_cursor/rData_rgb[4]_i_16/O
                         net (fo=1, routed)           0.000    11.121    U_FRAME_BUFFER_160x120_cursor/rData_rgb[4]_i_16_n_0
    SLICE_X28Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    11.359 r  U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]_i_7/O
                         net (fo=1, routed)           0.000    11.359    U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]_i_7_n_0
    SLICE_X28Y53         MUXF8 (Prop_muxf8_I0_O)      0.104    11.463 r  U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]_i_3/O
                         net (fo=1, routed)           0.625    12.088    U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]_i_3_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.316    12.404 r  U_FRAME_BUFFER_160x120_cursor/rData_rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    12.404    U_FRAME_BUFFER_160x120_cursor/rData_rgb[4]_i_1_n_0
    SLICE_X31Y48         FDRE                                         r  U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.446    14.787    U_FRAME_BUFFER_160x120_cursor/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)        0.029    14.961    U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.404    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 U_gesture/x_dis_sync2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_gesture/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 1.630ns (23.330%)  route 5.357ns (76.670%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.537     5.058    U_gesture/clk_IBUF_BUFG
    SLICE_X29Y72         FDCE                                         r  U_gesture/x_dis_sync2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDCE (Prop_fdce_C_Q)         0.456     5.514 f  U_gesture/x_dis_sync2_reg[2]/Q
                         net (fo=5, routed)           0.884     6.398    U_gesture/x_dis_sync2[2]
    SLICE_X29Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.522 r  U_gesture/FSM_sequential_state[3]_i_32/O
                         net (fo=3, routed)           0.801     7.323    U_gesture/FSM_sequential_state[3]_i_32_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.447 r  U_gesture/FSM_sequential_state[3]_i_17/O
                         net (fo=2, routed)           0.814     8.261    U_gesture/abs_x_dis_fclk[7]
    SLICE_X28Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  U_gesture/FSM_sequential_state[3]_i_21/O
                         net (fo=1, routed)           0.000     8.385    U_gesture/FSM_sequential_state[3]_i_21_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.633 f  U_gesture/FSM_sequential_state_reg[3]_i_11/O[3]
                         net (fo=2, routed)           1.003     9.636    U_gesture/movement[7]
    SLICE_X29Y72         LUT4 (Prop_lut4_I0_O)        0.306     9.942 f  U_gesture/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.784    10.726    U_gesture/FSM_sequential_state[3]_i_12_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.850 f  U_gesture/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.603    11.454    U_gesture/FSM_sequential_state[3]_i_7_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.578 r  U_gesture/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.467    12.045    U_gesture/FSM_sequential_state[3]_i_1_n_0
    SLICE_X10Y73         FDCE                                         r  U_gesture/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.426    14.767    U_gesture/clk_IBUF_BUFG
    SLICE_X10Y73         FDCE                                         r  U_gesture/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X10Y73         FDCE (Setup_fdce_C_CE)      -0.169    14.821    U_gesture/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 U_gesture/x_dis_sync2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_gesture/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 1.630ns (23.330%)  route 5.357ns (76.670%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.537     5.058    U_gesture/clk_IBUF_BUFG
    SLICE_X29Y72         FDCE                                         r  U_gesture/x_dis_sync2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDCE (Prop_fdce_C_Q)         0.456     5.514 f  U_gesture/x_dis_sync2_reg[2]/Q
                         net (fo=5, routed)           0.884     6.398    U_gesture/x_dis_sync2[2]
    SLICE_X29Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.522 r  U_gesture/FSM_sequential_state[3]_i_32/O
                         net (fo=3, routed)           0.801     7.323    U_gesture/FSM_sequential_state[3]_i_32_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.447 r  U_gesture/FSM_sequential_state[3]_i_17/O
                         net (fo=2, routed)           0.814     8.261    U_gesture/abs_x_dis_fclk[7]
    SLICE_X28Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  U_gesture/FSM_sequential_state[3]_i_21/O
                         net (fo=1, routed)           0.000     8.385    U_gesture/FSM_sequential_state[3]_i_21_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.633 f  U_gesture/FSM_sequential_state_reg[3]_i_11/O[3]
                         net (fo=2, routed)           1.003     9.636    U_gesture/movement[7]
    SLICE_X29Y72         LUT4 (Prop_lut4_I0_O)        0.306     9.942 f  U_gesture/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.784    10.726    U_gesture/FSM_sequential_state[3]_i_12_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.850 f  U_gesture/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.603    11.454    U_gesture/FSM_sequential_state[3]_i_7_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.578 r  U_gesture/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.467    12.045    U_gesture/FSM_sequential_state[3]_i_1_n_0
    SLICE_X10Y73         FDCE                                         r  U_gesture/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.426    14.767    U_gesture/clk_IBUF_BUFG
    SLICE_X10Y73         FDCE                                         r  U_gesture/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X10Y73         FDCE (Setup_fdce_C_CE)      -0.169    14.821    U_gesture/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 U_gesture/x_dis_sync2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_gesture/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 1.630ns (23.330%)  route 5.357ns (76.670%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.537     5.058    U_gesture/clk_IBUF_BUFG
    SLICE_X29Y72         FDCE                                         r  U_gesture/x_dis_sync2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDCE (Prop_fdce_C_Q)         0.456     5.514 f  U_gesture/x_dis_sync2_reg[2]/Q
                         net (fo=5, routed)           0.884     6.398    U_gesture/x_dis_sync2[2]
    SLICE_X29Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.522 r  U_gesture/FSM_sequential_state[3]_i_32/O
                         net (fo=3, routed)           0.801     7.323    U_gesture/FSM_sequential_state[3]_i_32_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.447 r  U_gesture/FSM_sequential_state[3]_i_17/O
                         net (fo=2, routed)           0.814     8.261    U_gesture/abs_x_dis_fclk[7]
    SLICE_X28Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  U_gesture/FSM_sequential_state[3]_i_21/O
                         net (fo=1, routed)           0.000     8.385    U_gesture/FSM_sequential_state[3]_i_21_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.633 f  U_gesture/FSM_sequential_state_reg[3]_i_11/O[3]
                         net (fo=2, routed)           1.003     9.636    U_gesture/movement[7]
    SLICE_X29Y72         LUT4 (Prop_lut4_I0_O)        0.306     9.942 f  U_gesture/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.784    10.726    U_gesture/FSM_sequential_state[3]_i_12_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.850 f  U_gesture/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.603    11.454    U_gesture/FSM_sequential_state[3]_i_7_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.578 r  U_gesture/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.467    12.045    U_gesture/FSM_sequential_state[3]_i_1_n_0
    SLICE_X10Y73         FDCE                                         r  U_gesture/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.426    14.767    U_gesture/clk_IBUF_BUFG
    SLICE_X10Y73         FDCE                                         r  U_gesture/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X10Y73         FDCE (Setup_fdce_C_CE)      -0.169    14.821    U_gesture/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 U_gesture/x_dis_sync2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_gesture/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 1.630ns (23.330%)  route 5.357ns (76.670%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.537     5.058    U_gesture/clk_IBUF_BUFG
    SLICE_X29Y72         FDCE                                         r  U_gesture/x_dis_sync2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDCE (Prop_fdce_C_Q)         0.456     5.514 f  U_gesture/x_dis_sync2_reg[2]/Q
                         net (fo=5, routed)           0.884     6.398    U_gesture/x_dis_sync2[2]
    SLICE_X29Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.522 r  U_gesture/FSM_sequential_state[3]_i_32/O
                         net (fo=3, routed)           0.801     7.323    U_gesture/FSM_sequential_state[3]_i_32_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.124     7.447 r  U_gesture/FSM_sequential_state[3]_i_17/O
                         net (fo=2, routed)           0.814     8.261    U_gesture/abs_x_dis_fclk[7]
    SLICE_X28Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  U_gesture/FSM_sequential_state[3]_i_21/O
                         net (fo=1, routed)           0.000     8.385    U_gesture/FSM_sequential_state[3]_i_21_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.633 f  U_gesture/FSM_sequential_state_reg[3]_i_11/O[3]
                         net (fo=2, routed)           1.003     9.636    U_gesture/movement[7]
    SLICE_X29Y72         LUT4 (Prop_lut4_I0_O)        0.306     9.942 f  U_gesture/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.784    10.726    U_gesture/FSM_sequential_state[3]_i_12_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.850 f  U_gesture/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.603    11.454    U_gesture/FSM_sequential_state[3]_i_7_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.578 r  U_gesture/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.467    12.045    U_gesture/FSM_sequential_state[3]_i_1_n_0
    SLICE_X10Y73         FDCE                                         r  U_gesture/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.426    14.767    U_gesture/clk_IBUF_BUFG
    SLICE_X10Y73         FDCE                                         r  U_gesture/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X10Y73         FDCE (Setup_fdce_C_CE)      -0.169    14.821    U_gesture/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 U_QVGA_MemController/rAddr_320x240_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_1_11__0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 0.580ns (13.104%)  route 3.846ns (86.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.564     5.085    U_QVGA_MemController/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  U_QVGA_MemController/rAddr_320x240_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  U_QVGA_MemController/rAddr_320x240_reg[15]/Q
                         net (fo=14, routed)          2.350     7.891    U_QVGA_MemController/rAddr_320x240[15]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.124     8.015 r  U_QVGA_MemController/mem_reg_1_8__0_i_2/O
                         net (fo=4, routed)           1.496     9.511    U_BackProjection2/U_BPBuffer/mem_reg_1_11__0_0
    RAMB36_X0Y14         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_11__0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.470    14.811    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_11__0/CLKBWRCLK
                         clock pessimism              0.180    14.991    
                         clock uncertainty           -0.035    14.956    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.513    U_BackProjection2/U_BPBuffer/mem_reg_1_11__0
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 U_SCCB_intf/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB_controlUnit/r_sda_reg/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.204ns (26.473%)  route 3.344ns (73.527%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.790     5.311    U_SCCB_intf/U_SCCB_controlUnit/clk_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  U_SCCB_intf/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  U_SCCB_intf/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.978     6.745    U_SCCB_intf/U_SCCB_controlUnit/sda_state[3]
    SLICE_X6Y127         LUT2 (Prop_lut2_I1_O)        0.152     6.897 f  U_SCCB_intf/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.457     7.354    U_SCCB_intf/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.348     7.702 r  U_SCCB_intf/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_3/O
                         net (fo=3, routed)           0.476     8.179    U_SCCB_intf/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_3_n_0
    SLICE_X5Y126         LUT6 (Prop_lut6_I5_O)        0.124     8.303 r  U_SCCB_intf/U_SCCB_controlUnit/dataBit[5]_i_1/O
                         net (fo=7, routed)           1.242     9.545    U_SCCB_intf/U_SCCB_controlUnit/dataBit[5]_i_1_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I0_O)        0.124     9.669 r  U_SCCB_intf/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=1, routed)           0.190     9.859    U_SCCB_intf/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X4Y127         FDSE                                         r  U_SCCB_intf/U_SCCB_controlUnit/r_sda_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.668    15.009    U_SCCB_intf/U_SCCB_controlUnit/clk_IBUF_BUFG
    SLICE_X4Y127         FDSE                                         r  U_SCCB_intf/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.281    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y127         FDSE (Setup_fdse_C_CE)      -0.205    15.050    U_SCCB_intf/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 U_QVGA_MemController/rAddr_320x240_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_1_10__0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.580ns (14.168%)  route 3.514ns (85.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.564     5.085    U_QVGA_MemController/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  U_QVGA_MemController/rAddr_320x240_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  U_QVGA_MemController/rAddr_320x240_reg[15]/Q
                         net (fo=14, routed)          2.350     7.891    U_QVGA_MemController/rAddr_320x240[15]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.124     8.015 r  U_QVGA_MemController/mem_reg_1_8__0_i_2/O
                         net (fo=4, routed)           1.164     9.179    U_BackProjection2/U_BPBuffer/mem_reg_1_11__0_0
    RAMB36_X0Y13         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_10__0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.475    14.816    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_10__0/CLKBWRCLK
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.961    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.518    U_BackProjection2/U_BPBuffer/mem_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 U_clk_div_100m_to_10/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100m_to_10/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 1.088ns (23.975%)  route 3.450ns (76.025%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.565     5.086    U_clk_div_100m_to_10/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  U_clk_div_100m_to_10/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  U_clk_div_100m_to_10/counter_reg[7]/Q
                         net (fo=2, routed)           1.211     6.716    U_clk_div_100m_to_10/counter[7]
    SLICE_X31Y40         LUT4 (Prop_lut4_I3_O)        0.297     7.013 r  U_clk_div_100m_to_10/counter[22]_i_7/O
                         net (fo=1, routed)           0.263     7.276    U_clk_div_100m_to_10/counter[22]_i_7_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.400 r  U_clk_div_100m_to_10/counter[22]_i_5/O
                         net (fo=1, routed)           0.580     7.980    U_clk_div_100m_to_10/counter[22]_i_5_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  U_clk_div_100m_to_10/counter[22]_i_2/O
                         net (fo=23, routed)          1.397     9.500    U_clk_div_100m_to_10/counter[22]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  U_clk_div_100m_to_10/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.624    U_clk_div_100m_to_10/counter_0[21]
    SLICE_X33Y45         FDRE                                         r  U_clk_div_100m_to_10/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.445    14.786    U_clk_div_100m_to_10/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  U_clk_div_100m_to_10/counter_reg[21]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X33Y45         FDRE (Setup_fdre_C_D)        0.031    14.970    U_clk_div_100m_to_10/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 U_clk_div_100m_to_10/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100m_to_10/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.118ns (24.474%)  route 3.450ns (75.526%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.565     5.086    U_clk_div_100m_to_10/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  U_clk_div_100m_to_10/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  U_clk_div_100m_to_10/counter_reg[7]/Q
                         net (fo=2, routed)           1.211     6.716    U_clk_div_100m_to_10/counter[7]
    SLICE_X31Y40         LUT4 (Prop_lut4_I3_O)        0.297     7.013 r  U_clk_div_100m_to_10/counter[22]_i_7/O
                         net (fo=1, routed)           0.263     7.276    U_clk_div_100m_to_10/counter[22]_i_7_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.400 r  U_clk_div_100m_to_10/counter[22]_i_5/O
                         net (fo=1, routed)           0.580     7.980    U_clk_div_100m_to_10/counter[22]_i_5_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  U_clk_div_100m_to_10/counter[22]_i_2/O
                         net (fo=23, routed)          1.397     9.500    U_clk_div_100m_to_10/counter[22]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.154     9.654 r  U_clk_div_100m_to_10/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.654    U_clk_div_100m_to_10/counter_0[22]
    SLICE_X33Y45         FDRE                                         r  U_clk_div_100m_to_10/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.445    14.786    U_clk_div_100m_to_10/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  U_clk_div_100m_to_10/counter_reg[22]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X33Y45         FDRE (Setup_fdre_C_D)        0.075    15.014    U_clk_div_100m_to_10/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  5.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U_QVGA_MemController/rAddr_320x240_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.330%)  route 0.170ns (54.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.566     1.449    U_QVGA_MemController/clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  U_QVGA_MemController/rAddr_320x240_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  U_QVGA_MemController/rAddr_320x240_reg[2]/Q
                         net (fo=12, routed)          0.170     1.760    U_BackProjection2/U_BPBuffer/rAddr_320x240[2]
    RAMB36_X0Y9          RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.878     2.006    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.691    U_BackProjection2/U_BPBuffer/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_tick_gen/cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_tick_gen/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.555     1.438    U_tick_gen/clk_IBUF_BUFG
    SLICE_X13Y79         FDCE                                         r  U_tick_gen/cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_tick_gen/cnt_reg_reg[9]/Q
                         net (fo=5, routed)           0.066     1.646    U_tick_gen/cnt_reg[9]
    SLICE_X12Y79         LUT5 (Prop_lut5_I4_O)        0.045     1.691 r  U_tick_gen/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.691    U_tick_gen/tick_next
    SLICE_X12Y79         FDCE                                         r  U_tick_gen/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.822     1.950    U_tick_gen/clk_IBUF_BUFG
    SLICE_X12Y79         FDCE                                         r  U_tick_gen/tick_reg_reg/C
                         clock pessimism             -0.499     1.451    
    SLICE_X12Y79         FDCE (Hold_fdce_C_D)         0.121     1.572    U_tick_gen/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_QVGA_MemController/rAddr_320x240_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.216%)  route 0.228ns (61.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.566     1.449    U_QVGA_MemController/clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  U_QVGA_MemController/rAddr_320x240_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  U_QVGA_MemController/rAddr_320x240_reg[1]/Q
                         net (fo=12, routed)          0.228     1.818    U_BackProjection2/U_BPBuffer/rAddr_320x240[1]
    RAMB36_X0Y9          RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.878     2.006    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.691    U_BackProjection2/U_BPBuffer/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U_QVGA_MemController/rAddr_320x240_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_1_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.873%)  route 0.457ns (78.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.566     1.449    U_QVGA_MemController/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  U_QVGA_MemController/rAddr_320x240_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.128     1.577 r  U_QVGA_MemController/rAddr_320x240_reg[0]/Q
                         net (fo=12, routed)          0.457     2.034    U_BackProjection2/U_BPBuffer/rAddr_320x240[0]
    RAMB36_X0Y10         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.877     2.005    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_1_0/CLKBWRCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.129     1.890    U_BackProjection2/U_BPBuffer/mem_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_QVGA_MemController/rAddr_320x240_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.842%)  route 0.228ns (58.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.566     1.449    U_QVGA_MemController/clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  U_QVGA_MemController/rAddr_320x240_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  U_QVGA_MemController/rAddr_320x240_reg[4]/Q
                         net (fo=12, routed)          0.228     1.841    U_BackProjection2/U_BPBuffer/rAddr_320x240[4]
    RAMB36_X0Y9          RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.878     2.006    U_BackProjection2/U_BPBuffer/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.691    U_BackProjection2/U_BPBuffer/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_QVGA_MemController/rAddr_160x120_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.564     1.447    U_QVGA_MemController/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  U_QVGA_MemController/rAddr_160x120_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  U_QVGA_MemController/rAddr_160x120_reg[14]/Q
                         net (fo=1, routed)           0.051     1.662    U_FRAME_BUFFER_160x120_cursor/Q[10]
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.707 r  U_FRAME_BUFFER_160x120_cursor/rData_rgb[4]_i_1/O
                         net (fo=1, routed)           0.000     1.707    U_FRAME_BUFFER_160x120_cursor/rData_rgb[4]_i_1_n_0
    SLICE_X31Y48         FDRE                                         r  U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.833     1.960    U_FRAME_BUFFER_160x120_cursor/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.091     1.551    U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_gesture/x_dis_sync1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_gesture/x_dis_sync2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.558%)  route 0.122ns (46.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.548     1.431    U_gesture/clk_IBUF_BUFG
    SLICE_X31Y74         FDCE                                         r  U_gesture/x_dis_sync1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  U_gesture/x_dis_sync1_reg[5]/Q
                         net (fo=1, routed)           0.122     1.694    U_gesture/x_dis_sync1[5]
    SLICE_X28Y74         FDCE                                         r  U_gesture/x_dis_sync2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.815     1.942    U_gesture/clk_IBUF_BUFG
    SLICE_X28Y74         FDCE                                         r  U_gesture/x_dis_sync2_reg[5]/C
                         clock pessimism             -0.478     1.464    
    SLICE_X28Y74         FDCE (Hold_fdce_C_D)         0.070     1.534    U_gesture/x_dis_sync2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_tick_gen/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_tick_gen/cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.554     1.437    U_tick_gen/clk_IBUF_BUFG
    SLICE_X13Y78         FDCE                                         r  U_tick_gen/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_tick_gen/cnt_reg_reg[0]/Q
                         net (fo=10, routed)          0.110     1.689    U_tick_gen/cnt_reg[0]
    SLICE_X12Y78         LUT4 (Prop_lut4_I2_O)        0.045     1.734 r  U_tick_gen/cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.734    U_tick_gen/cnt_next[1]
    SLICE_X12Y78         FDCE                                         r  U_tick_gen/cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.822     1.949    U_tick_gen/clk_IBUF_BUFG
    SLICE_X12Y78         FDCE                                         r  U_tick_gen/cnt_reg_reg[1]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X12Y78         FDCE (Hold_fdce_C_D)         0.120     1.570    U_tick_gen/cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_gesture/y_dis_sync1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_gesture/y_dis_sync2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.552     1.435    U_gesture/clk_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  U_gesture/y_dis_sync1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  U_gesture/y_dis_sync1_reg[2]/Q
                         net (fo=1, routed)           0.097     1.673    U_gesture/y_dis_sync1[2]
    SLICE_X28Y70         FDCE                                         r  U_gesture/y_dis_sync2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.820     1.947    U_gesture/clk_IBUF_BUFG
    SLICE_X28Y70         FDCE                                         r  U_gesture/y_dis_sync2_reg[2]/C
                         clock pessimism             -0.499     1.448    
    SLICE_X28Y70         FDCE (Hold_fdce_C_D)         0.057     1.505    U_gesture/y_dis_sync2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_QVGA_MemController/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_QVGA_MemController/dirData_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.223%)  route 0.123ns (39.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.554     1.437    U_QVGA_MemController/clk_IBUF_BUFG
    SLICE_X15Y77         FDRE                                         r  U_QVGA_MemController/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  U_QVGA_MemController/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.123     1.701    U_QVGA_MemController/state[0]
    SLICE_X14Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  U_QVGA_MemController/dirData_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.746    U_QVGA_MemController/dirData_reg[1]_i_1_n_0
    SLICE_X14Y77         FDRE                                         r  U_QVGA_MemController/dirData_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.820     1.948    U_QVGA_MemController/clk_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  U_QVGA_MemController/dirData_reg_reg[1]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X14Y77         FDRE (Hold_fdre_C_D)         0.120     1.570    U_QVGA_MemController/dirData_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   U_BackProjection/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  U_BackProjection/U_BPBuffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   U_BackProjection2/U_BPBuffer/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  U_BackProjection/U_BPBuffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   U_BackProjection2/U_BPBuffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   U_BackProjection/U_BPBuffer/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   U_BackProjection2/U_BPBuffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   U_BackProjection/U_BPBuffer/mem_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  U_BackProjection2/U_BPBuffer/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  U_BackProjection/U_BPBuffer/mem_reg_1_1/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y48  U_FRAME_BUFFER_160x120_cursor/rData_rgb_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y45  U_QVGA_MemController/is_frame_area_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y47  U_QVGA_MemController/rAddr_160x120_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y47  U_QVGA_MemController/rAddr_160x120_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y48  U_QVGA_MemController/rAddr_160x120_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y48  U_QVGA_MemController/rAddr_160x120_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y48  U_QVGA_MemController/rAddr_160x120_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y46  U_QVGA_MemController/rAddr_160x120_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y46  U_QVGA_MemController/rAddr_160x120_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y46  U_QVGA_MemController/rAddr_160x120_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y1   U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y2   U_FndController/U_Clk_Div_1Khz/div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y2   U_FndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y2   U_FndController/U_Clk_Div_1Khz/div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y3   U_FndController/U_Clk_Div_1Khz/div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y3   U_FndController/U_Clk_Div_1Khz/div_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y3   U_FndController/U_Clk_Div_1Khz/div_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y3   U_FndController/U_Clk_Div_1Khz/div_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y0   U_FndController/U_Clk_Div_1Khz/div_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y0   U_FndController/U_Clk_Div_1Khz/div_counter_reg[2]/C



