===== Dev information (to be updated) ======

This implementation attempts to support the WCET computation for:
    - Xilinx UltraScale ZCU 712 (both APU and RPU)
    - Xilinx Zynq 7000

===== TODO =====
    ===> TCM for A9 ?, DDR RAM ?
    ===> OOO ?

==== Main reference (to be updated) =====

    - https://docs.xilinx.com/v/u/en-US/ds891-zynq-ultrascale-plus-overview
    - https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=&ved=2ahUKEwiS6uKPoMaCAxXmRaQEHQjOAUkQFnoECA0QAQ&url=https%3A%2F%2Fdocumentation-service.arm.com%2Fstatic%2F5f042788cafe527e86f5cc83%3Ftoken%3D&usg=AOvVaw1t9Z6H0AlFH7k6BFcIRvB5&opi=89978449
    - https://documentation-service.arm.com/static/5f042788cafe527e86f5cc83?token=
    - https://docs.xilinx.com/r/en-US/am011-versal-acap-trm/States?tocId=GE0VLeFxsGZJjgNsLJxNjg
    - https://docs.xilinx.com/r/en-US/ug1085-zynq-ultrascale-trm/On-chip-Memory-Functional-Description?section=XREF_95107
    - https://docs.xilinx.com/r/en-US/ug585-zynq-7000-SoC-TRM/Address-Mapping
    - Cortex â„¢-R5 and Cortex-R5F Revision: r1p1 Technical Reference Manual 
    - https://docs.xilinx.com/r/en-US/ug1085-zynq-ultrascale-trm/Generic-Interrupt-Controller
    - https://chipsandcheese.com/2023/05/28/arms-cortex-a53-tiny-but-important/
    - https://hardwarebug.org/2014/05/15/cortex-a7-instruction-cycle-timings/
    - https://docs.xilinx.com/r/en-US/am011-versal-acap-trm/States?tocId=GE0VLeFxsGZJjgNsLJxNjg
    - https://docs.xilinx.com/r/en-US/ug1085-zynq-ultrascale-trm/On-chip-Memory-Functional-Description?section=XREF_95107
    - https://docs.xilinx.com/r/en-US/ug585-zynq-7000-SoC-TRM/Address-Mapping[Title](https://docs.xilinx.com/r/en-US/ug585-zynq-7000-SoC-TRM/Functionality)
