@inproceedings{ragan-kelley:halide,
  author    = {Jonathan Ragan{-}Kelley and
               Connelly Barnes and
               Andrew Adams and
               Sylvain Paris and
               Fr{\'{e}}do Durand and
               Saman P. Amarasinghe},
  title     = {Halide: A language and compiler for optimizing parallelism, locality,
               and recomputation in image processing pipelines},
  booktitle = pldi,
  year      = {2013},
}

@inproceedings{fluet:linear,
  title={Linear regions are all you need},
  author={Fluet, Matthew and Morrisett, Greg and Ahmed, Amal},
  booktitle=esop,
  year={2006},
}

@inproceedings{gordon:rely,
  title={Rely-guarantee references for refinement types over aliased mutable data},
  author={Gordon, Colin S and Ernst, Michael D and Grossman, Dan},
  booktitle=pldi,
  year={2013},
}

@inproceedings{spatial,
  author    = {David Koeplinger and
               Matthew Feldman and
               Raghu Prabhakar and
               Yaqi Zhang and
               Stefan Hadjis and
               Ruben Fiszel and
               Tian Zhao and
               Luigi Nardi and
               Ardavan Pedram and
               Christos Kozyrakis and
               Kunle Olukotun},
  title     = {Spatial: A language and compiler for application accelerators},
  booktitle = pldi,
  year      = {2018},
}

@inproceedings{chung:coram,
  title={{CoRAM}: an in-fabric memory architecture for {FPGA}-based computing},
  author={Chung, Eric S and Hoe, James C and Mai, Ken},
  booktitle={Field programmable gate arrays (FPGA)},
  year={2011},
}

@inproceedings{halide-hls,
  title={Programming heterogeneous systems from an image processing {DSL}},
  author={Pu, Jing and Bell, Steven and Yang, Xuan and Setter, Jeff and Richardson, Stephen and Ragan-Kelley, Jonathan and Horowitz, Mark},
  journal=taco,
  year={2017},
}

@inproceedings{bachrach:chisel,
  title={{Chisel}: constructing hardware in a {Scala} embedded language},
  author={Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avi{\v{z}}ienis, Rimas and Wawrzynek, John and Asanovi{\'c}, Krste},
  booktitle=dac,
  year={2012},
}

@inproceedings{bluespec,
  title={{Bluespec System Verilog}: Efficient, correct {RTL} from high level specifications},
  author={Nikhil, Rishiyur},
  booktitle={Conference on Formal Methods and Models for Co-Design (MEMOCODE)},
  year={2004},
}

@inproceedings{putnam:chimps,
  title={{CHiMPS}: A high-level compilation flow for hybrid {CPU-FPGA} architectures},
  author={Putnam, Andrew R and Bennett, Dave and Dellinger, Eric and Mason, Jeff and Sundararajan, Prasanna},
  booktitle=fpga,
  year={2008},
}

@incollection{autopilot,
  title={{AutoPilot}: A platform-based {ESL} synthesis system},
  author={Zhang, Zhiru and Fan, Yiping and Jiang, Wei and Han, Guoling and Yang, Changqi and Cong, Jason},
  booktitle={High-Level Synthesis},
  pages={99--112},
  year={2008},
}

@inproceedings{hegarty:rigel,
  title={{Rigel}: Flexible multi-rate image processing hardware},
  author={Hegarty, James and Daly, Ross and DeVito, Zachary and Ragan-Kelley, Jonathan and Horowitz, Mark and Hanrahan, Pat},
  journal=tog,
  year={2016},
}

@inproceedings{hegarty:darkroom,
  title={{Darkroom}: Compiling high-level image processing code into hardware pipelines},
  author={Hegarty, James and Brunhaver, John and DeVito, Zachary and Ragan-Kelley, Jonathan and Cohen, Noy and Bell, Steven and Vasilyev, Artem and Horowitz, Mark and Hanrahan, Pat},
  journal=tog,
  year={2014},
}

@inproceedings{legup,
  title={{LegUp}: High-level synthesis for {FPGA}-based processor/accelerator systems},
  author={Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Anderson, Jason H and Brown, Stephen and Czajkowski, Tomasz},
  booktitle=fpga,
  year={2011},
}

@inproceedings{bambu,
  title={{Bambu}: A modular framework for the high level synthesis of memory-intensive applications},
  author={Pilato, Christian and Ferrandi, Fabrizio},
  booktitle=fpl,
  year={2013},
}

@article{goldenage,
 author = {Hennessy, John L. and Patterson, David A.},
 title = {A New Golden Age for Computer Architecture},
 journal = cacm,
 year = {2019},
}

@inproceedings{darwin,
 author = {Turakhia, Yatish and Bejerano, Gill and Dally, William J.},
 title = {Darwin: A Genomics Co-processor Provides Up to 15,000X Acceleration on Long Read Assembly},
 booktitle = asplos,
 year = {2018},
}

@inproceedings{catapult,
 author = {Putnam, Andrew and Caulfield, Adrian M. and Chung, Eric S. and Chiou, Derek and Constantinides, Kypros and Demme, John and Esmaeilzadeh, Hadi and Fowers, Jeremy and Prashanth, Gopi and Jan, Gopal and Michael, Gray and Hauck, Haselman Scott and Heil, Stephen and Hormati, Amir and Kim, Joo-Young and Lanka, Sitaram and Larus, James and Peterson, Eric and Pope, Simon and Smith, Aaron and Thong, Jason and Xiao, Phillip Y. and Burger, Doug},
 title = {A Reconfigurable Fabric for Accelerating Large-scale Datacenter Services},
 booktitle = isca,
 year = {2014},
}

@inproceedings{brainwave,
 author = {Fowers, Jeremy and Ovtcharov, Kalin and Papamichael, Michael and Massengill, Todd and Liu, Ming and Lo, Daniel and Alkalay, Shlomi and Haselman, Michael and Adams, Logan and Ghandi, Mahdi and Heil, Stephen and Patel, Prerak and Sapek, Adam and Weisz, Gabriel and Woods, Lisa and Lanka, Sitaram and Reinhardt, Steven K. and Caulfield, Adrian M. and Chung, Eric S. and Burger, Doug},
 title = {A Configurable Cloud-scale {DNN} Processor for Real-time {AI}},
 booktitle = isca,
 year = {2018},
}

@inproceedings{tpu,
    author = {Norman P. Jouppi and Cliff Young and Nishant Patil and David Patterson and Gaurav Agrawal and Raminder Bajwa and Sarah Bates and Suresh Bhatia and Nan Boden and Al Borchers and Rick Boyle and Pierre-luc Cantin and Clifford Chao and Chris Clark and Jeremy Coriell and Mike Daley and Matt Dau and Jeffrey Dean and Ben Gelb and Tara Vazir Ghaemmaghami and Rajendra Gottipati and William Gulland and Robert Hagmann and C. Richard Ho and Doug Hogberg and John Hu and Robert Hundt and Dan Hurt and Julian Ibarz and Aaron Jaffey and Alek Jaworski and Alexander Kaplan and Harshit Khaitan and Andy Koch and Naveen Kumar and Steve Lacy and James Laudon and James Law and Diemthu Le and Chris Leary and Zhuyuan Liu and Kyle Lucke and Alan Lundin and Gordon MacKean and Adriana Maggiore and Maire Mahony and Kieran Miller and Rahul Nagarajan and Ravi Narayanaswami and Ray Ni and Kathy Nix and Thomas Norrie and Mark Omernick and Narayana Penukonda and Andy Phelps and Jonathan Ross and Matt Ross and Amir Salek and Emad Samadiani and Chris Severn and Gregory Sizikov and Matthew Snelham and Jed Souter and Dan Steinberg and Andy Swing and Mercedes Tan and Gregory Thorson and Bo Tian and Horia Toma and Erick Tuttle and Vijay Vasudevan and Richard Walter and Walter Wang and Eric Wilcox and Doe Hyun Yoon},
    title = {In-Datacenter Performance Analysis of a {Tensor Processing Unit}},
    booktitle = isca,
    year = {2017},
}

@inproceedings{cyclone-region,
 author = {Grossman, Dan and Morrisett, Greg and Jim, Trevor and Hicks, Michael and Wang, Yanling and Cheney, James},
 title = {Region-based Memory Management in {Cyclone}},
 booktitle = pldi,
 year = {2002},
}

@inproceedings{linear-haskell,
  title={Linear {Haskell}: practical linearity in a higher-order polymorphic language},
  author={J Bernardy and Mathieu Boespflug and Ryan Newton and Simon L. Peyton Jones and Arnaud Spiwack},
  booktitle=popl,
  year={2017},
}

@inproceedings{alms,
 author = {Tov, Jesse A. and Pucella, Riccardo},
 title = {Practical Affine Types},
 booktitle = popl,
 year = {2011},
}

@inproceedings{rust,
 author = {Matsakis, Nicholas D. and Klock,II, Felix S.},
 title = {The {Rust} Language},
 booktitle = {High Integrity Language Technology (HILT)},
 year = {2014},
}

@inproceedings{gordon:refim,
 author = {Gordon, Colin S. and Parkinson, Matthew J. and Parsons, Jared and Bromfield, Aleks and Duffy, Joe},
 title = {Uniqueness and Reference Immutability for Safe Parallelism},
 booktitle = oopsla,
 year = {2012},
}

@article{baker:useonce,
 author = {Baker, Henry G.},
 title = {{``Use-once''} Variables and Linear Objects: Storage Management, Reflection and Multi-threading},
 journal = {SIGPLAN Notices},
 year = {1995},
}

@inproceedings{pony-deny,
 author = {Clebsch, Sylvan and Drossopoulou, Sophia and Blessing, Sebastian and McNeil, Andy},
 title = {Deny Capabilities for Safe, Fast Actors},
 booktitle = {International Workshop on Programming Based on Actors, Agents,
     and Decentralized Control (AGERE!)},
 year = {2015},
}

@article{cong2011hls,
  title={High-Level Synthesis for {FPGAs}: From Prototyping to Deployment},
  author={Cong, J. and Liu, B. and Neuendorffer, S. and Noguera, J. and Vissers, K. and Zhang, Z.},
  journal=tcad,
  year={2011},
}

@inproceedings{gotcha-again,
    author = {Stuart Sutherland and Don Mills and Chris Spear},
    title = {Gotcha Again: More Subtleties in the {Verilog} and
        {SystemVerilog} Standards That Every Engineer Should Know},
    year = 2007,
    booktitle = {Synopsys Users Group (SNUG) San Jose},
    url = "https://lcdm-eng.com/papers/snug07\_Verilog%20Gotchas%20Part2.pdf",
}

@inproceedings{xpilot,
author={J. Cong and Y. Fan and G. Han and W. Jiang and Z. Zhang},
booktitle={International {SoC} Conference},
title={Platform-Based Behavior-Level and System-Level Synthesis},
year={2006},
}

@book{gupta:spark,
author = {Gupta, S and Gupta, Renu and Dutt, Nikil and Nicolau, Alex},
year = 2004,
month = jan,
title = {{SPARK}: A Parallelizing Approach to the High-Level Synthesis of
    Digital Circuits},
}

@inproceedings{sdc-sched,
author={J. Cong and Zhiru Zhang},
booktitle=dac,
title={An efficient and versatile scheduling algorithm based on {SDC} formulation},
year={2006},
}

@inproceedings{clash,
author={C. {Baaij} and M. {Kooijman} and J. {Kuper} and A. {Boeijink} and M. {Gerards}},
booktitle={Euromicro Conference on Digital System Design: Architectures, Methods and Tools},
title={{C$\lambda$aSH}: Structural Descriptions of Synchronous Hardware Using
    {Haskell}},
year={2010},
}

@inproceedings{pymtl,
 author = {Lockhart, Derek and Zibrat, Gary and Batten, Christopher},
 title = {{PyMTL}: A Unified Framework for Vertically Integrated Computer Architecture Research},
 booktitle = micro,
 year = {2014},
}

@inproceedings{pyrtl,
author={J. {Clow} and G. {Tzimpragos} and D. {Dangwal} and S. {Guo} and J. {McMahan} and T. {Sherwood}},
booktitle=fpl,
title={A {Pythonic} approach for rapid hardware prototyping and instrumentation},
year={2017},
}

@online{hardcaml,
    title = {{HardCaml}: Register Transfer Level Hardware Design in {OCaml}},
    author = {{Jane Street}},
    url = {https://github.com/janestreet/hardcaml}
}

@online{catapulthls,
    title = {{Catapult} High-Level Synthesis},
    author = {{Mentor Graphics}},
    howpublished = {\url{https://www.mentor.com/hls-lp/catapult-high-level-synthesis/}},
    url = {https://www.mentor.com/hls-lp/catapult-high-level-synthesis/},
    year = 2021,
    lastaccessed = { January 16, 2021 }
}

@online{stratushls,
    title = {{Stratus} High-Level Synthesis},
    author = {{Cadence}},
    url = {https://www.cadence.com/content/cadence-www/global/en_US/home/tools/digital-design-and-signoff/synthesis/stratus-high-level-synthesis.html},
}

@misc{truong:golden,
  author = {Lenny Truong and Pat Hanrahan},
  title = {A Golden Age of Hardware Description Languages: Applying Programming Language Techniques to Improve Design Productivity},
  booktitle = snapl,
  year = {2019},
}

@inproceedings{george:optimlfpga,
author={N. {George} and H. {Lee} and D. {Novo} and T. {Rompf} and K. J. {Brown} and A. K. {Sujeeth} and M. {Odersky} and K. {Olukotun} and P. {Ienne}},
booktitle=fpl,
title={Hardware system synthesis from Domain-Specific Languages},
year={2014},
}

@inproceedings{optiml,
  author    = {Arvind K. Sujeeth and
               HyoukJoong Lee and
               Kevin J. Brown and
               Tiark Rompf and
               Hassan Chafi and
               Michael Wu and
               Anand R. Atreya and
               Martin Odersky and
               Kunle Olukotun},
  title     = {{OptiML}: An Implicitly Parallel Domain-Specific Language for Machine
               Learning},
  booktitle = icml,
  year      = {2011},
}

@misc{halide-to-hardware,
    title = {{Halide-to-Hardware}},
    author = {Jeff Setter},
    howpublished = {\url{https://github.com/jeffsetter/Halide-to-Hardware}},
}

@misc{t2s,
    title = {Programmatic Control of a Compiler for Generating
        High-performance Spatial Hardware},
    year = 2017,
    month = nov,
    date = 21,
    author = {Hongbo Rong},
    howpublished = {arXiv preprint 1711.07606. \url{https://arxiv.org/abs/1711.07606}},
}

@inproceedings{heterocl,
 author = {Lai, Yi-Hsiang and Chi, Yuze and Hu, Yuwei and Wang, Jie and Yu, Cody Hao and Zhou, Yuan and Cong, Jason and Zhang, Zhiru},
 title = {{HeteroCL}: A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing},
 booktitle = fpga,
 year = {2019},
}

@inproceedings{dpj,
 author = {Bocchino,Jr., Robert L. and Adve, Vikram S. and Dig, Danny and Adve, Sarita V. and Heumann, Stephen and Komuravelli, Rakesh and Overbey, Jeffrey and Simmons, Patrick and Sung, Hyojin and Vakilian, Mohsen},
 title = {A Type and Effect System for Deterministic Parallel {Java}},
 booktitle = oopsla,
 year = {2009},
}

@article{ohearn:csl,
 author = {O'Hearn, Peter W.},
 title = {Resources, Concurrency, and Local Reasoning},
 journal = {Theoretical Computer Science},
 volume = {375},
 month = apr,
 year = {2007},
 pages = {271--307},
}

@inproceedings{lime,
 author = {Auerbach, Joshua and Bacon, David F. and Cheng, Perry and Rabbah, Rodric},
 title = {{Lime}: A {Java}-compatible and Synthesizable Language for Heterogeneous Architectures},
 booktitle = oopsla,
 year = {2010},
}

%% HLS Tools
@online{vivadohls2017,
    author = {{Xilinx Inc.}},
    title = {{Vivado Design Suite User Guide: High-Level Synthesis. UG902 (v2017.2) June 7, 2017.}},
    url = {https://www.xilinx.com/support/documentation/sw\_manuals/xilinx2017\_2/ug902-vivado-high-level-synthesis.pdf},
    year = 2021,
    lastaccessed = { January 16, 2021 }
}

@online{intelhls,
    author = {{Intel}},
    title = {{Intel High Level Synthesis Compiler}},
    url = {https://www.altera.com/products/design-software/high-level-design/intel-hls-compiler/overview.html},
    year = 2021,
    lastaccessed = { January 16, 2021 }
}

% our version is v2017.2
@online{sdsoc,
    author = {{Xilinx Inc.}},
    title = {{SDSoC Development Environment}},
    url = {https://www.xilinx.com/products/design-tools/software-zone/sdsoc.html},
}

@online{sdaccel,
    author = {{Xilinx Inc.}},
    title = {{SDAccel: Enabling Hardware-Accelerated Software}},
    url = {https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html},
}

@online{vivado,
    author = {{Xilinx Inc.}},
    title = {{Vivado Design Suite User Guide: Synthesis. UG901 (v2017.2) June 7, 2017.}},
    year = 2021,
    url = {https://www.xilinx.com/support/documentation/sw\_manuals/xilinx2017\_2/ug901-vivado-synthesis.pdf},
    lastaccessed = { November 19, 2021 }
}

@online{series7,
    author = {{Xilinx Inc.}},
    title = {{7 Series FPGAs Memory Resources}},
    url = {https://www.xilinx.com/support/documentation/user\_guides/ug473\_7Series\_Memory\_Resources.pdf},
}

%% Benchmarks
@inproceedings{machsuite,
  author = {Brandon Reagen and Robert Adolf and Yakun Sophia Shao and Gu-Yeon Wei and David Brooks},
  title = {{MachSuite}: Benchmarks for Accelerator Design and Customized Architectures},
  booktitle = iiswc,
  year = {2014},
}

%% Devices
@online{zynq,
    author = {{Xilinx Inc.}},
    title = {{Zynq-7000 SoC Data Sheet}},
    url = {https://www.xilinx.com/support/documentation/data\_sheets/ds190-Zynq-7000-Overview.pdf}
}

@misc{awsf1,
    author = {{Amazon Web Services}},
    title = {{Amazon EC2 F1 Instances}},
    howpublished = {\url{https://aws.amazon.com/ec2/instance-types/f1/}}
}

@misc{zedboard,
    author = {{Avnet}},
    title = {{ZedBoard} Technical Specifications},
    howpublished = {\url{http://www.zedboard.org/content/zedboard-0}},
}

@misc{magma,
  author={Hanrahan, Pat},
  title={Magma},
  howpublished={\url{https://github.com/phanrahan/magma}},
}

@article{vhdl,
    author={},
    journal={{IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002)}},
    title={{IEEE Standard VHDL Language Reference Manual}},
    year={2009},
    month={Jan}
}

@article{verilog,
    author={},
    journal={{IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)}},
    title={{IEEE Standard for Verilog Hardware Description Language}},
    year={2006},
}

@article{liang:hls,
    title={High-level synthesis: productivity, performance, and software constraints},
    author={Liang, Yun and Rupnow, Kyle and Li, Yinan and Min, Dongbo and Do, Minh N and Chen, Deming},
    journal={Journal of Electrical and Computer Engineering},
    year={2012},
}

@article{progress,
    title={A Syntactic Approach to Type Soundness},
    author={Wright, Andrew Kevin and Felleisen, M},
    journal={Information and Computation},
    year={1994},
}


@inproceedings{dnnweaver,
author={Hardik Sharma and Jongse Park and Divya Mahajan and Emmanuel Amaro and Joon Kyung Kim and Chenkai Shao and Asit Mishra and Hadi Esmaeilzadeh},
booktitle=micro,
title={From high-level deep neural models to {FPGAs}},
year=2016,
}

@inproceedings{linqits,
  title={{LINQits}: big data on little clients},
  author={Eric S. Chung and John D. Davis and Jaewon Lee},
  booktitle=isca,
  year={2013}
}

@inproceedings{chen-cloudcom,
  title={When {Apache} {Spark} meets {FPGAs}: a case study for next-generation {DNA} sequencing acceleration},
  author={Yu-Ting Chen and Jason Cong and Zhenman Fang and Jie Lei and Peng Wei},
  booktitle={IEEE International Conference on Cloud Computing (CloudCom)},
  year=2016,
}

@inproceedings{prabhakar:spatial-lang,
  title={Generating configurable hardware from parallel patterns},
  author={Prabhakar, Raghu and Koeplinger, David and Brown, Kevin J and Lee, HyoukJoong and De Sa, Christopher and Kozyrakis, Christos and Olukotun, Kunle},
  booktitle = asplos,
  year={2016},
}

@inproceedings{muir,
    author = {Sharifian, Amirali and Hojabr, Reza and Rahimi, Navid and Liu, Sihao and Guha, Apala and Nowatzki, Tony and Shriraman, Arrvindh},
    title = {$\mu$IR: An Intermediate Representation for Transforming and Optimizing the Microarchitecture of Application Accelerators},
    year = {2019},
    booktitle = micro,
}

@inproceedings{static-dynamic-scheduling-hls,
author = {Cheng, Jianyi and Josipovic, Lana and Constantinides, George A. and Ienne, Paolo and Wickerson, John},
title = {Combining Dynamic & Static Scheduling in High-Level Synthesis},
year = {2020},
booktitle = {FPGA},
}

@inproceedings{hpvm,
author = {Kotsifakou, Maria and Srivastava, Prakalp and Sinclair, Matthew D. and Komuravelli, Rakesh and Adve, Vikram and Adve, Sarita},
title = {{HPVM}: Heterogeneous Parallel Virtual Machine},
year = {2018},
booktitle = {PPoPP},
}

@inproceedings{dynamic-schedule-hls,
author = {Josipoviundefined, Lana and Ghosal, Radhika and Ienne, Paolo},
title = {Dynamically Scheduled High-Level Synthesis},
year = {2018},
booktitle = fpga,
}

@inproceedings{dynamic-static-scheduling,
  author = {Cheng, Jianyi and Josipovic, Lana and Constantinides, George A. and Ienne, Paolo and Wickerson, John},
  title = {Combining Dynamic \& Static Scheduling in High-Level Synthesis},
  year = {2020},
  booktitle = fpga,
}

@article{leroy:compcert,
  author = {Leroy, Xavier},
  title = {Formal Verification of a Realistic Compiler},
  year = {2009},
  journal = cacm,
  month = jul,
  pages = {107--115},
}

@inproceedings{llvm,
author = {Lattner, Chris and Adve, Vikram},
title = {{LLVM}: A Compilation Framework for Lifelong Program Analysis \& Transformation},
year = {2004},
booktitle = cgo,
}

@inproceedings{dahlia,
    title = {Predictable Accelerator Design with Time-Sensitive Affine Types},
    author = {Rachit Nigam and Sachille Atapattu and Samuel Thomas and Zhijing
        Li and Theodore Bauer and Yuwei Ye and Apurva Koti and Adrian Sampson
        and Zhiru Zhang},
    year = 2020,
    booktitle = pldi,
}


@inproceedings{aetherling,
    title = {Type-Directed Scheduling of Streaming Accelerators},
    author = {David Durst and Matthew Feldman and Dillon Huff and David Akeley
        and Ross Daly and Gilbert Louis Bernstein and Marco Patrignani and
            Kayvon Fatahalian and Pat Hanrahan},
    year = 2020,
    booktitle = pldi,
}

@inproceedings{plasticene,
  title={{Plasticine}: A reconfigurable architecture for parallel patterns},
  author={Raghu Prabhakar and Yaqi Zhang and David Koeplinger and Matthew Feldman and Tian Zhao and Stefan Hadjis and Ardavan Pedram and Christoforos E. Kozyrakis and Kunle Olukotun},
  booktitle=isca,
  year={2017},
}

@inproceedings{firrtl,
  title={Reusability is {FIRRTL} ground: Hardware construction languages, compiler frameworks, and transformations},
  author={Adam M. Izraelevitz and Jack Koenig and Patrick Li and Richard Lin and Angie Wang and Albert Magyar and Donggyu Kim and Colin Schmidt and Chick Markley and Jim Lawson and Jonathan Bachrach},
  booktitle=iccad,
  year={2017},
}

@inproceedings{coreir,
    title={Invoking and Linking Generators from Multiple Hardware Languages
        using {CoreIR}},
    author={Ross Daly and Lenny Truong and Pat Hanrahan},
    booktitle=woset,
    year={2018},
}

@inproceedings{llhd,
    title={{LLHD}: A Multi-Level Intermediate Representation for Hardware Description Languages},
    author={Fabian Schuiki and Andreas Kurth and Tobias Grosser and Luca Benini},
    year=2020,
    booktitle=pldi,
}

@inproceedings{huang:elastic,
  title={Elastic {CGRAs}},
  author={Yuanjie Huang and Paolo Ienne and Olivier Temam and Yunji Chen and Chengyong Wu},
  booktitle=fpga,
  year={2013}
}

@article{cgrame,
  title={{CGRA-ME}: A unified framework for {CGRA} modeling and exploration},
  author={S. Alexander Chin and Noriaki Sakamoto and Allan Rui and Jim Zhao and Jin Hee Kim and Yuko Hara-Azumi and Jason Helge Anderson},
  journal=asap,
  year={2017},
}

@inproceedings{p4fpga,
  author = {Wang, Han and Soul\'{e}, Robert and Dang, Huynh Tu and Lee, Ki Suh and Shrivastav, Vishal and Foster, Nate and Weatherspoon, Hakim},
  title = {{P4FPGA}: A Rapid Prototyping Framework for {P4}},
  booktitle = sosr,
  year = {2017},
}

@inproceedings{polysa,
  author={J. {Cong} and J. {Wang}},
  booktitle=iccad,
  title={{PolySA}: Polyhedral-Based Systolic Array Auto-Compilation},
  booktitle=iccad,
  year={2018}
}

@article{kung:systolic,
  title={Why systolic architectures?},
  author={Kung, Hsiang-Tsung},
  journal={IEEE computer},
  year={1982}
}

@inproceedings{lnast,
  title={{LNAST}: A language neutral intermediate representation for hardware description languages},
  author={Wang, Sheng-Hong and Sridhar, Akash and Renau, Jose},
  booktitle=woset,
  year={2019}
}

@inproceedings{yosys,
  title={{Yosys}-a free {Verilog} synthesis suite},
  author={Wolf, Clifford and Glaser, Johann and Kepler, Johannes},
  booktitle={Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)},
  year={2013}
}

@inproceedings{synasm,
  title={{synASM}: A high-level synthesis framework with support for parallel and timed constructs},
  author={Sinha, Rohit and Patel, Hiren D},
  journal=iccad,
  year={2012},
}

@article{cilk,
  title={{Cilk}: An efficient multithreaded runtime system},
  author={Blumofe, Robert D and Joerg, Christopher F and Kuszmaul, Bradley C and Leiserson, Charles E and Randall, Keith H and Zhou, Yuli},
  journal={Journal of parallel and distributed computing},
  year={1996},
}

@inproceedings{ahir,
  title={{AHIR}: A hardware intermediate representation for hardware generation from high-level programs},
  author={Sahasrabuddhe, Sameer D and Raja, Hakim and Arya, Kavi and Desai, Madhav P},
  booktitle=vlsid,
  year={2007},
}

@inproceedings{dutt:intermediate,
  title={An intermediate representation for behavioral synthesis},
  author={Dutt, Nikil D and Hadley, Tedd and Gajski, Daniel D},
  booktitle=dac,
  year={1991}
}

@inproceedings{wu:hierarchical,
  title={A hierarchical {CDFG} as intermediate representation for hardware/software codesign},
  author={Wu, Qiang and Wang, Yunfeng and Bian, Jinian and Wu, Weimin and Xue, Hongxi},
  booktitle=icccas,
  year={2002},
}

@article{guo:CIRRF,
  title={A compiler intermediate representation for reconfigurable fabrics},
  author={Guo, Zhi and Buyukkurt, Betul and Cortes, John and Mitra, Abhishek and Najjar, Walild},
  journal={International Journal of Parallel Programming},
  year={2008},
}

@inproceedings{roccc,
  title={Designing modular hardware accelerators in {C} with {ROCCC} 2.0},
  author={Villarreal, Jason and Park, Adrian and Najjar, Walid and Halstead, Robert},
  booktitle=fccm,
  year={2010},
}

@online{shanghls,
    title = {{The Shang High-Level Synthesis Framework}},
    author = {{Shang HLS Authors}},
    url = {https://web.archive.org/web/20180610233052/https://github.com/etherzhhb/Shang},
    year = 2021,
    lastaccessed = { January 16, 2021 }
}

@misc{suifhls,
  title={{Silicon C}: A Hardware Backend for {SUIF}},
  author={Ananian, C Scott},
  month=may,
  year=1998,
  note={\url{https://flex.cscott.net/SiliconC/}},
}

@inproceedings{zhang2013sdc,
  title={{SDC}-based modulo scheduling for pipeline synthesis},
  author={Zhang, Zhiru and Liu, Bin},
  booktitle=iccad,
  year={2013},
}

@inproceedings{handelc,
author = {Abdallah, Ali E. and Hawkins, John},
title = {Formal Behavioural Synthesis of {Handel-C} Parallel Hardware Implementations from Functional Specifications},
year = {2003},
booktitle = {Hawaii International Conference on System Sciences (HICSS)},
}

@inproceedings{kiwi,
author = {Singh, Satnam and Greaves, David J.},
title = {{Kiwi}: Synthesis of {FPGA} Circuits from Parallel Programs},
year = {2008},
booktitle = fccm,
}

@inproceedings{susy,
    author = {Y.-H. Lai and H. Rong and S. Zheng and W. Zhang and X. Cui and
        Y. Jia and J. Wang and B. Sullivan and Z. Zhang and Y. Liang and Y.
            Zhang and J. Cong and N. George and J. Alvarez and C. Hughes and
            P. Dubey},
    title = {{SuSy}: A Programming Model for Productive Construction of
        High-Performance Systolic Arrays on {FPGAs}},
    booktitle = iccad,
    year = 2020,
}

@online{polybench,
    author = {{Louis-Noel Pouchet}},
    title = {{PolyBench/C: The Polyhedral Benchmark Suite.}},
    url = {http://web.cse.ohio-state.edu/~pouchet.2/software/polybench/},
    year = 2021,
    lastaccessed = { January 16, 2021 }
}

@article{carloni:latency-insensitive,
  title={Theory of latency-insensitive design},
  author={Carloni, Luca P and McMillan, Kenneth L and Sangiovanni-Vincentelli, Alberto L},
  journal=iccad,
  year={2001},
}

@inproceedings{panda:systemc,
  title={{SystemC}: A modeling platform supporting multiple design abstractions},
  author={Panda, Preeti Ranjan},
  booktitle={International Symposium on Systems Synthesis},
  year={2001}
}

@online{rtlil,
    author={Claire Wolf},
    title={Yosys Manual},
    url={http://www.clifford.at/yosys/files/yosys\_manual.pdf},
    year = 2021,
    lastaccessed = { January 16, 2021 }
}

@misc{verilator,
    author = {{Veripool}},
    title = {{Verilator}},
    note = {\url{https://www.veripool.org/wiki/verilator}},
    year = 2021,
    lastaccessed = { January 16, 2021 }
}

@inproceedings{parallel-dataflow,
    author = {Grunwald, Dirk and Srinivasan, Harini},
    title = {Data Flow Equations for Explicitly Parallel Programs},
    year = {1993},
    booktitle = popl,
}

@InProceedings{explicit-parallelism,
    author={Srinivasan, H.  and Wolfe, M.},
    title={Analyzing programs with explicit parallelism},
    booktitle={Languages and Compilers for Parallel Computing},
    year={1992},
}

@inproceedings{calyx,
  title={A compiler infrastructure for accelerator generators},
  author={Nigam, Rachit and Thomas, Samuel and Li, Zhijing and Sampson, Adrian},
  booktitle=asplos,
  year={2021}
}

@online{iverilog,
    title = {{Icarus Verilog}},
    author = {Williams, Stephen},
    url = {http://iverilog.icarus.com/},
    year = 2021,
    lastaccessed = { November 8, 2021 }
}

@article{lenet,
  title={Backpropagation applied to handwritten zip code recognition},
  author={LeCun, Yann and Boser, Bernhard and Denker, John S and Henderson, Donnie and Howard, Richard E and Hubbard, Wayne and Jackel, Lawrence D},
  journal={Neural computation},
  year={1989},
}

@article{mnist,
  title={Gradient-based learning applied to document recognition},
  author={LeCun, Yann and Bottou, L{\'e}on and Bengio, Yoshua and Haffner, Patrick},
  journal={Proceedings of the IEEE},
  year={1998},
}

@inproceedings{fuzzing-hls,
  title={An Empirical Study of the Reliability of High-Level Synthesis Tools},
  author={Herklotz, Yann and Du, Zewei and Ramanathan, Nadesh and Wickerson, John},
  booktitle=fccm,
  year={2021},
}

@online{xilinx-chipscope,
  title = {{ChipScope Integrated Logic Analyzer}},
  author = {{Xilinx Inc.}},
  url = {https://www.xilinx.com/products/intellectual-property/chipscope_ila.html},
  year = 2021,
  lastaccessed = { November 17, 2021 }
}

@online{signal-tap,
  title = {{Intel Signal Tap II}},
  author = {{Intel Inc.}},
  url = {https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/mergedProjects/program/ela/ela_view_using.htm},
  year = 2021,
  lastaccessed = { November 19, 2021 }
}

@inproceedings{scan-chain-debugging,
  title={Scan-chain based watch-points for efficient run-time debugging and verification of FPGA designs},
  author={Tiwari, Anurag and Tomko, Karen A},
  booktitle={Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference},
  year={2003},
}

@online{gdb,
  title = {{GDB: The GNU Project Debugger}},
  author = {{The GNU Project}},
  url = {https://www.gnu.org/software/gdb/},
  year = 2021,
  lastaccessed = { November 17, 2021 }
}

@article{flash,
  title={{Flash}: Fast, parallel, and accurate simulator for hls},
  author={Choi, Young-Kyu and Chi, Yuze and Wang, Jie and Cong, Jason},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  year={2020},
}

@inproceedings{sea-cucumber-debugger,
  title={Source level debugger for the {Sea Cucumber} synthesizing compiler},
  author={Hemmert, K Scott and Tripp, Justin L and Hutchings, Brad L and Jackson, Preston A},
  booktitle=fccm,
  year={2003},
  organization={IEEE}
}

@inproceedings{connect-hls-debug,
  title={Effective {FPGA} debug for high-level synthesis generated circuits},
  author={Goeders, Jeffrey and Wilton, Steven JE},
  booktitle=fpl,
  year={2014},
}

@inproceedings{low-activity-factors,
  title={Efficiently exploiting low activity factors to accelerate RTL simulation},
  author={Beamer, Scott and Donofrio, David},
  booktitle=dac,
  year={2020},
}


@inproceedings{vericert,
author = {Herklotz, Yann and Pollard, James D. and Ramanathan, Nadesh and Wickerson, John},
title = {Formal Verification of High-Level Synthesis},
year = {2021},
booktitle = oopsla,
}

@inproceedings{spark-verif,
  title={Validating high-level synthesis},
  author={Kundu, Sudipta and Lerner, Sorin and Gupta, Rajesh},
  booktitle=cav,
  year={2008},
}


@misc{gtkwave,
    title = {{GTKWave}},
    note = {\url{http://gtkwave.sourceforge.net}},
    year = 2021,
    author = {Anthony Bybell},
}

@inproceedings{cascade,
  title={Just-in-time compilation for Verilog: A new technique for improving the {FPGA} programming experience},
  author={Schkufza, Eric and Wei, Michael and Rossbach, Christopher J},
  booktitle=asplos,
  year={2019}
}

@inproceedings{statemover,
  title={{StateMover}: Combining simulation and hardware execution for efficient {FPGA} debugging},
  author={Attia, Sameh and Betz, Vaughn},
  booktitle=fpga,
  year={2020}
}

@inproceedings{tvm,
  title={{TVM}: An automated end-to-end optimizing compiler for deep learning},
  author={Chen, Tianqi and Moreau, Thierry and Jiang, Ziheng and Zheng, Lianmin and Yan, Eddie and Shen, Haichen and Cowan, Meghan and Wang, Leyuan and Hu, Yuwei and Ceze, Luis and others},
  booktitle=osdi,
  year={2018}
}

@article{tvm-relay,
  title={Relay: A high-level compiler for deep learning},
  author={Roesch, Jared and Lyubomirsky, Steven and Kirisame, Marisa and Weber, Logan and Pollock, Josh and Vega, Luis and Jiang, Ziheng and Chen, Tianqi and Moreau, Thierry and Tatlock, Zachary},
  journal={arXiv preprint arXiv:1904.08368},
  year={2019}
}

@online{verilator-oob,
    author = {{Veripool Inc.}},
    title = {{Verilator array out of bounds behavior}},
    url = {https://github.com/verilator/verilator/blob/master/docs/guide/languages.rst#array-out-of-bounds},
    year = 2021,
}

