Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:00:10
gem5 executing on mnemosyne.ecn.purdue.edu, pid 8323
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/fluidanimate/kite_small_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec fluidanimate -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/fluidanimate --router_map_file ./topologies_and_routing/topo_maps/noci/kite_small_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373407e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437340bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373418ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373421ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437342aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43733b3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43733bcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43733c6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43733cfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43733d7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43733e1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43733e9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373372ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437337bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373384ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437338eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373397ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43733a0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43733a8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373333ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437333bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373345ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437334def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373357ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373360ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373369ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43732f2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43732faef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373304ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437330def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373317ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373320ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437332aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43732b2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43732bbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43732c4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43732ccef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43732d6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43732deef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43732e8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43732f0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437327aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373282ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437328def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373296ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43732a0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43732a9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43732b1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437323cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373244ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437324eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373256ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437325fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373268ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373271ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43731fbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373204ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437320eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373216ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f437321fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373227ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4373230ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43731b9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43731c2ef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43731cbbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43731d3668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43731dd0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43731ddb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43731e55c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43731ef048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43731efa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373177518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373177f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437317f9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373189470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373189eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373191940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437319b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437319be10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43731a4898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43731ac320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43731acd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43731367f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437313f278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437313fcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373149748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43731521d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373152c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437315a6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373164128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373164b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437316c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730f5080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730f5ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730ff550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730fff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373107a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43731114a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373111ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437311a978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373121400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373121e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437312b8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730b4358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730b4da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730bd828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730c82b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730c8cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730cf780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730d9208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730d9c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730e16d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730ea160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730eaba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373073630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437307b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437307bb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373083588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373083fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437308ea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730964e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373096f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730a09b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730aa438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43730aae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4373032908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437303b390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f437303bdd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373043748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373043978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373043ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373043dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f437304f048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f437304f278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f437304f4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f437304f6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f437304f908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f437304fb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f437304fd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f437304ff98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373059208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373059438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373059668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373059898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373059ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373059cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373059f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373065198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43730653c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43730655f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373065828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373065a58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373065c88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373065eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373071128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373071358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373071588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43730717b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43730719e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4373071c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f4372fd55f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f4372fd5c18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/kite_small_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_fluidanimate
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/fluidanimate/cpt.644489072977500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/fluidanimate/cpt.644489072977500
Real time: 195.59s
Total real time: 195.59s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/fluidanimate/kite_small_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 644491405652000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 644491406299231.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 644491406299231 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  644.491406299231  simulated seconds
Real time: 0.84s
Total real time: 196.43s
Dumping and resetting stats...
Switched CPUS @ tick 644491406299231
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 644491406396804.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 644491411747276 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  644.491411747276  simulated seconds
Real time: 6.80s
Total real time: 209.70s
Dumping and resetting stats...
Done with simulation! Completely exiting...
