// This is a comment
module counter( input clk, // Clock input
               input rst, // Reset input
               output reg [7:0] count // 8-bit output register
             );
    always @ (posedge clk) begin // Always block triggered by positive edge of clock
        if (rst) begin // Reset condition
            count <= 8'b0; // Set output to 0
        end
        else begin // Else condition
            count <= count + 8'b1; // Increment output by 1
        end
    end
endmodule