#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Apr 28 23:47:57 2023
# Process ID: 2416777
# Current directory: /home/jmc/projects/source_hls
# Command line: vivado
# Log file: /home/jmc/projects/source_hls/vivado.log
# Journal file: /home/jmc/projects/source_hls/vivado.jou
# Running On: brutus, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 8, Host memory: 33499 MB
#-----------------------------------------------------------
start_gui
create_project presnetq /home/jmc/projects/vivado/presnetq -part xczu7ev-ffvc1156-2-e
set_property board_part xilinx.com:zcu104:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.4 zynq_ultra_ps_e_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
set_property -dict [list \
  CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__MAXIGP0__DATA_WIDTH {32} \
  CONFIG.PSU__MAXIGP1__DATA_WIDTH {32} \
  CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__SATA__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__SD1__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__UART0__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__UART1__PERIPHERAL__IO {MIO 48 .. 49} \
  CONFIG.PSU__USB0__PERIPHERAL__ENABLE {0} \
] [get_bd_cells zynq_ultra_ps_e_0]
set_property  ip_repo_paths  /home/jmc/projects/ips [current_project]
update_ip_catalog
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
startgroup
create_bd_cell -type ip -vlnv IST:hls:simple_conv:1.0 simple_conv_0
endgroup
set_property location {1 21 -354} [get_bd_cells simple_conv_0]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/simple_conv_0/strm_in" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_strm_out "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_fifo_mm_s/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
regenerate_bd_layout
validate_bd_design
save_bd_design
