
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102563                       # Number of seconds simulated
sim_ticks                                102562791729                       # Number of ticks simulated
final_tick                               628749776493                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163744                       # Simulator instruction rate (inst/s)
host_op_rate                                   204731                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1900808                       # Simulator tick rate (ticks/s)
host_mem_usage                               67371504                       # Number of bytes of host memory used
host_seconds                                 53957.48                       # Real time elapsed on the host
sim_insts                                  8835188262                       # Number of instructions simulated
sim_ops                                   11046795123                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       779008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2821888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3382656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1047424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1666432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3380608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1669504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       779648                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15566080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5254016                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5254016                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6086                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22046                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        26427                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8183                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13019                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        26411                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13043                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         6091                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                121610                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           41047                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                41047                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7595425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27513760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     32981318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        53665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10212515                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        47425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16247920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     32961349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        47425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16277872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        46177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      7601665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               151771220                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46177                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46177                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        53665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        47425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        47425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        46177                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             379397                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51227311                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51227311                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51227311                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7595425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27513760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     32981318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        53665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10212515                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        47425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16247920                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     32961349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        47425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16277872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        46177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      7601665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              202998530                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               245953938                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22051193                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18359058                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2001324                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8486711                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8080479                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2373327                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93013                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191874172                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120950938                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22051193                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10453806                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25215906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5566095                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9478042                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         11911326                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1912642                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230114762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.645941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204898856     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1546961      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1954469      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3093423      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1306211      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1681495      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1950962      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          892790      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12789595      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230114762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089656                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491763                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190745608                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10715503                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25095780                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11781                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3546088                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3357098                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          542                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147837431                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2580                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3546088                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190939228                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         616705                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      9559075                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24914082                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       539580                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146925799                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          132                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77335                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       376606                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205207864                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683286993                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683286993                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33321330                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35691                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18643                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1898591                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13748669                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7198303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        80787                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1635981                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143452619                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35825                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137702323                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       126796                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17279879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35067400                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1434                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230114762                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598407                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.320206                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171756984     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26622842     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10881594      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6099564      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8261840      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2540340      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2498603      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1347037      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       105958      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230114762                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         939512     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        127861     10.74%     89.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122781     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116007565     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1882889      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12618590      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7176232      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137702323                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.559870                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1190154                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008643                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506836357                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160768980                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134118791                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138892477                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101875                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2576735                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          662                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        98967                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3546088                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         469330                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59327                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143488448                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       112198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13748669                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7198303                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18644                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         51799                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          662                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1184734                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1124885                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2309619                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135302946                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12414672                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2399376                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19590318                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19138597                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7175646                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550115                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134119217                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134118791                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80369218                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215865637                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.545300                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372311                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20265686                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2018453                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226568674                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543867                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.363876                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    174415248     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26430360     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9593356      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4783687      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4375761      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836797      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1816789      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865999      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2450677      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226568674                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2450677                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367606286                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290524109                       # The number of ROB writes
system.switch_cpus0.timesIdled                2905624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15839176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.459539                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.459539                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406580                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406580                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608815532                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187417256                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136745642                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus1.numCycles               245953938                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18975493                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15518064                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1854225                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8037388                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7505639                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1954856                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        82437                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    184266061                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             107611284                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18975493                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9460495                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22565223                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5364052                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5029430                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11328906                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1867142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    215330080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.959331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       192764857     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1224014      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1936390      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3071008      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1280694      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1440233      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1516943      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          992671      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11103270      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    215330080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077151                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.437526                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       182581730                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6727327                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22495729                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        56398                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3468894                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3111600                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          447                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     131430096                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2896                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3468894                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       182849551                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1744661                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4203065                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22287373                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       776534                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131350682                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        22009                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        225016                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       288713                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        36923                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    182359331                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    611028322                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    611028322                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    155899639                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26459692                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33468                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18392                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2347544                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12526391                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6729843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       203956                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1528791                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         131173712                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33570                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        124255432                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       154773                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16410789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36513359                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3168                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    215330080                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577046                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269121                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    162911367     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21051488      9.78%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11512840      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7837977      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7323196      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2114376      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1635384      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       560251      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       383201      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    215330080                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          28972     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         88457     38.46%     51.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       112584     48.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    104093384     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1961168      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15073      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11489508      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6696299      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     124255432                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505198                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             230013                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001851                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    464225730                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    147619426                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    122267235                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     124485445                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       374538                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2237020                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          353                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1381                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       188825                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7746                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3468894                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1113284                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       112789                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    131207411                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50144                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12526391                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6729843                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18388                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83770                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1381                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1085159                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1055215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2140374                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    122493610                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10806481                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1761822                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  129                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17501129                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17246142                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6694648                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.498035                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             122268100                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            122267235                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71492304                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        186739337                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.497114                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382845                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91574730                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112247065                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18960617                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30402                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1893337                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    211861186                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529814                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    166293988     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22065277     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8591541      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4630584      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3468395      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1935550      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1191510      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1068164      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2616177      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    211861186                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91574730                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112247065                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16830389                       # Number of memory references committed
system.switch_cpus1.commit.loads             10289371                       # Number of loads committed
system.switch_cpus1.commit.membars              15168                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16112493                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101143065                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2280276                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2616177                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           340452080                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265884448                       # The number of ROB writes
system.switch_cpus1.timesIdled                2975475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               30623858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91574730                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112247065                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91574730                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.685828                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.685828                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372325                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372325                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       552405638                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      169493719                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      122584762                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30374                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus2.numCycles               245953938                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18286771                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16500357                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       956062                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      6895217                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         6539636                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1011716                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        42619                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    193940930                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115003555                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18286771                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      7551352                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             22743946                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3003146                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      12617175                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11127082                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       960593                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    231325256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.583216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.901188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       208581310     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          812303      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1658353      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          701897      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3781499      1.63%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3365612      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          653962      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1362561      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10407759      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    231325256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074350                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.467582                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       192627966                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     13942045                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         22660451                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72078                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2022711                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1605761                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          494                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     134849038                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2748                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2022711                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       192839756                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       12241398                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1010388                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22538467                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       672531                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     134777737                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          226                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        305859                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       236024                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         6563                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    158214385                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    634810943                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    634810943                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    140454590                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        17759731                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        15646                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         7897                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1635032                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     31808343                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     16094346                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       147567                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       782531                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         134517629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        15694                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        129364902                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        70968                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     10303739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     24698724                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           78                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    231325256                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.559234                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.354585                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    185187495     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     13910918      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11358897      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      4914047      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6189304      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5951431      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3379337      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       266960      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       166867      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    231325256                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         327425     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2527479     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        73412      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     81143011     62.72%     62.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1130068      0.87%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         7748      0.01%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     31026552     23.98%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     16057523     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     129364902                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.525972                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            2928316                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022636                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    493054342                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    144840386                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128266829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     132293218                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       232938                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1214850                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          503                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3334                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        98073                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        11419                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2022711                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       11811238                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       194401                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    134533403                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1344                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     31808343                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     16094346                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         7898                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        129063                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           94                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3334                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       557800                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       563571                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1121371                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128463643                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     30923301                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       901257                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   80                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            46979278                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16834462                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          16055977                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.522308                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128270384                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128266829                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         69274593                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        136560764                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.521508                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507280                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104250565                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122511822                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     12035815                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        15616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       977059                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    229302545                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534280                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.356511                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    184821259     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16273245      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7620077      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      7522170      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2055496      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      8696968      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       652583      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       476385      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1184362      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    229302545                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104250565                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122511822                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              46589745                       # Number of memory references committed
system.switch_cpus2.commit.loads             30593482                       # Number of loads committed
system.switch_cpus2.commit.membars               7796                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16178388                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108942511                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1186706                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1184362                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           362665508                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          271118248                       # The number of ROB writes
system.switch_cpus2.timesIdled                4217682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               14628682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104250565                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122511822                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104250565                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.359258                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.359258                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.423862                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.423862                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       635115728                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      148939831                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      160605606                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         15592                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus3.numCycles               245953938                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19969024                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16338646                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1949822                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8158945                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7849320                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2063219                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88579                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    192308079                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             111710274                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19969024                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9912539                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23304130                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5329374                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5213508                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         11764301                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1951271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    224180207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       200876077     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1081827      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1720267      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2336974      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2403681      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2034002      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1136420      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1698263      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10892696      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    224180207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081190                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454192                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       190330546                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7208202                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23261031                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        26597                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3353830                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3287576                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          367                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     137060314                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1931                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3353830                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190848988                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1410033                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4589121                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22775255                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1202977                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     137014393                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          176                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        177044                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       517106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    191203549                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    637406374                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    637406374                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    165770698                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25432832                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        33952                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17656                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3577092                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12811970                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6951837                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        82298                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1672460                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         136860063                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34069                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        129974464                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17787                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15121495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36206688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1208                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    224180207                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579777                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.271004                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    169170516     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22634863     10.10%     85.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11453917      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8638809      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6788164      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2742860      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1730494      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       899252      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       121332      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    224180207                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          24492     11.34%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         79093     36.62%     47.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       112403     52.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109313853     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1942088      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16293      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11772056      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6930174      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     129974464                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528450                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             215988                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    484362910                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    152016146                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128026673                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     130190452                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       263460                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2042863                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          521                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       100797                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3353830                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1118892                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       117919                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    136894269                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         7916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12811970                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6951837                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17659                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         99619                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          521                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1134782                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1096496                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2231278                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    128181050                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11076682                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1793414                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18006590                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18213912                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6929908                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521159                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128026864                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128026673                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         73488531                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        198019717                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520531                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371117                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96633342                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118906357                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     17987910                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32861                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1974459                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    220826376                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538461                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386730                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    172032529     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24190574     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9132020      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4356262      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3677728      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2107889      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1834921      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       832550      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2661903      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    220826376                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96633342                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118906357                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17620136                       # Number of memory references committed
system.switch_cpus3.commit.loads             10769103                       # Number of loads committed
system.switch_cpus3.commit.membars              16394                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17146357                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107133353                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2448558                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2661903                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           355058077                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          277142454                       # The number of ROB writes
system.switch_cpus3.timesIdled                2913929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               21773731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96633342                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118906357                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96633342                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.545229                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.545229                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392892                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392892                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       576906999                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      178339450                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      127073737                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32832                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus4.numCycles               245953938                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19358216                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15875322                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1899011                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8113844                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7564722                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1989876                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        85863                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    184848340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             109970008                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19358216                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9554598                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24194723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5383166                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10036336                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11387063                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1884715                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    222533116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.604260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.950169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       198338393     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2624680      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3035900      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1668767      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1912598      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1064391      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          720539      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1873204      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11294644      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    222533116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078707                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.447116                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       183347349                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     11565722                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23991621                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       192447                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3435975                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3141488                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        17742                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     134250509                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        88048                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3435975                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       183641835                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4275815                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      6466925                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23900268                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       812296                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     134167650                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          198                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        210255                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       374055                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    186477429                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    624652224                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    624652224                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    159353691                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27123703                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        35418                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19863                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2169372                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12819476                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6976740                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       182398                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1546004                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         133969621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        35511                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        126673280                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       181420                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16645366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     38368677                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    222533116                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569233                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260061                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    169148350     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     21480659      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11543989      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      7977618      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6973883      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3566547      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       868381      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       556276      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       417413      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    222533116                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          34120     12.49%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        116523     42.64%     55.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       122607     44.87%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    106032072     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1977824      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15519      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11719993      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6927872      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     126673280                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515028                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             273250                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002157                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    476334343                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    150651684                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    124558736                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     126946530                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       317981                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2260209                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          752                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1188                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       144630                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         7761                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         1095                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3435975                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3809944                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       141799                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    134005252                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        53050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12819476                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6976740                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19874                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         99498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1188                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1102975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1063283                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2166258                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    124796138                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11004106                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1877139                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            17930517                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17467899                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6926411                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.507396                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             124560845                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            124558736                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         74035521                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        193878441                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.506431                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381866                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     93577464                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    114808135                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19198578                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        31306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1909871                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    219097141                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.524006                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.342150                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    172192543     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     21751626      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9116834      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5478731      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3789860      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2450957      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1268982      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1022333      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2025275      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    219097141                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     93577464                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     114808135                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              17391377                       # Number of memory references committed
system.switch_cpus4.commit.loads             10559267                       # Number of loads committed
system.switch_cpus4.commit.membars              15618                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16430959                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        103504202                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2335775                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2025275                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           351077942                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          271449485                       # The number of ROB writes
system.switch_cpus4.timesIdled                2833133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               23420822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           93577464                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            114808135                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     93577464                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.628346                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.628346                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380467                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380467                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       562955501                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      172884016                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      125294605                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         31278                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus5.numCycles               245953938                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18269144                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16485186                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       961669                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7338574                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6548963                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1010920                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        42528                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    193966374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             114875707                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18269144                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      7559883                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             22727865                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3006993                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      12457033                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11133001                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       966407                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    231172450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.582986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.900549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       208444585     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          813085      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1655939      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          702685      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         3781678      1.64%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3367209      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          662012      0.29%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1359515      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10385742      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    231172450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074279                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.467062                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       192657322                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     13777856                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         22644650                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        71931                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2020686                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1603066                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          492                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     134707684                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2751                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2020686                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       192867592                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       12081524                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1005184                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         22523639                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       673820                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     134636361                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          430                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        304655                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       234704                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        11765                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    158060315                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    634147460                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    634147460                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    140320930                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        17739373                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        15622                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7882                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1628763                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     31789879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     16082339                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       147557                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       778995                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         134378569                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        15670                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        129279044                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        71656                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     10244368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     24429754                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           70                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    231172450                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.559232                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.354373                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    185039912     80.04%     80.04% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     13928914      6.03%     86.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11360180      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      4910289      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6177051      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      5945937      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3376619      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       267084      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       166464      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    231172450                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         326621     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2526117     86.33%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        73357      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     81093784     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1127039      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7740      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     31005870     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     16044611     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     129279044                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.525623                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            2926095                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022634                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    492728289                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    144641940                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    128179312                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     132205139                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       232984                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1223044                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          524                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3339                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       100117                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        11409                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2020686                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       11648139                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       193204                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    134394329                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1328                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     31789879                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     16082339                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7882                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        128121                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           94                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3339                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       565520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       561468                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1126988                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    128375923                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     30901259                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       903121                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   90                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            46944080                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16822307                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          16042821                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521951                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             128182769                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            128179312                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         69229557                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        136461328                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521152                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507320                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    104153826                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    122397702                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     12010915                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        15600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       982930                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    229151764                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534134                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356266                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    184707693     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     16260440      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7617204      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      7511512      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2055909      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      8688937      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       652240      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       476075      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1181754      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    229151764                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    104153826                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     122397702                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              46549050                       # Number of memory references committed
system.switch_cpus5.commit.loads             30566828                       # Number of loads committed
system.switch_cpus5.commit.membars               7788                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16163173                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        108840917                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1185484                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1181754                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           362378315                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          270838146                       # The number of ROB writes
system.switch_cpus5.timesIdled                4223665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               14781488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          104153826                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            122397702                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    104153826                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.361449                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.361449                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.423469                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.423469                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       634696730                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      148850065                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      160443906                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         15576                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus6.numCycles               245953938                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19346047                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15863672                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1898844                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8112279                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7565029                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1988153                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        85629                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    184837113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             109929920                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19346047                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9553182                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24189529                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5377295                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      10048727                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11387077                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1884814                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    222523188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.604061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.949783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       198333659     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2624880      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3035583      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1670027      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1913436      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1064255      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          720797      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1872648      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11287903      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    222523188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078657                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.446953                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       183337663                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11576396                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23988008                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       191009                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3430110                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3140958                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        17709                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     134201667                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        87825                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3430110                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       183630481                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4091571                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      6665466                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23896648                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       808910                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     134119938                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          201                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        208596                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       373678                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    186408764                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    624434394                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    624434394                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    159340788                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27067965                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        35490                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19920                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2163475                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12808449                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6978117                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       182277                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1544386                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         133922504                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        35582                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        126653717                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       178445                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16599595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     38213452                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4280                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    222523188                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.569171                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.259969                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    169145307     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     21479634      9.65%     85.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11539488      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      7979508      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6969350      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3569350      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       867939      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       556097      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       416515      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    222523188                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          33908     12.41%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        116634     42.68%     55.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       122721     44.91%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    106017920     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1978080      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15518      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11713739      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6928460      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     126653717                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.514949                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             273263                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    476282330                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    150558869                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    124547277                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     126926980                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       319282                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2250033                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          779                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1190                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       146548                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7757                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked         1240                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3430110                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3627797                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       139534                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    133958208                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        53491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12808449                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6978117                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19945                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         98246                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1190                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1103860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1062801                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2166661                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    124782557                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11002524                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1871160                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            17929414                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17466437                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6926890                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507341                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             124549276                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            124547277                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74028264                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        193841010                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506385                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381902                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     93569843                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    114798864                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19160654                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        31302                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1909783                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    219093078                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.523973                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342141                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    172192682     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     21749974      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9115408      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5479940      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3786789      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2452439      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1268229      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1021407      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2026210      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    219093078                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     93569843                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     114798864                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17389985                       # Number of memory references committed
system.switch_cpus6.commit.loads             10558416                       # Number of loads committed
system.switch_cpus6.commit.membars              15616                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16429649                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        103495849                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2335599                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2026210                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           351025749                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          271349218                       # The number of ROB writes
system.switch_cpus6.timesIdled                2833934                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               23430750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           93569843                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            114798864                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     93569843                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.628560                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.628560                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380436                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380436                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       562898819                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      172863427                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      125255628                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         31274                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus7.numCycles               245953938                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        22064588                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     18369370                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2001086                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8472455                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8084944                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2374984                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        93246                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    191913793                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             121017121                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           22064588                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10459928                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             25232630                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5572630                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       9407093                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         11914893                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1912495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    230106894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.646432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.018174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       204874264     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1547551      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1952217      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3093426      1.34%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1310792      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1687271      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1950439      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          893349      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12797585      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    230106894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089710                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.492032                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       190780265                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     10649562                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         25112358                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        11889                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3552818                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3360058                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          548                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     147946248                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2623                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3552818                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       190974369                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         618540                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      9489186                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24930100                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       541877                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     147031803                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         77834                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       378283                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    205325253                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    683771591                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    683771591                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    171931857                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        33393364                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35700                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18648                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1907420                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13776676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7203191                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        80988                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1633284                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         143549840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35834                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        137761595                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       127825                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17334963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     35264927                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1435                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    230106894                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.598685                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.320466                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    171733513     74.63%     74.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     26617648     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     10890518      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6102218      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8269144      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2542718      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2497673      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1347643      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       105819      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    230106894                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         938613     78.79%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        129801     10.90%     89.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       122852     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    116055252     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1883561      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17051      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12624442      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7181289      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     137761595                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.560111                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1191266                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008647                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    506949171                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    160921301                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    134175686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     138952861                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       102280                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2601799                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          666                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       101998                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3552818                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         470374                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        59430                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    143585679                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       113765                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13776676                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7203191                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18649                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         51993                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          666                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1182909                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1126805                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2309714                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    135361107                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     12419676                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2400484                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            19600334                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19146561                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7180658                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.550351                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             134176103                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            134175686                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         80407939                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        215984688                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.545532                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372285                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    100026322                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    123255767                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20330535                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34399                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2018240                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    226554076                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.544046                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.364127                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    174388859     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26436644     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9595746      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4783141      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4377375      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1835670      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1818600      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       865570      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2452471      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    226554076                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    100026322                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     123255767                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18276070                       # Number of memory references committed
system.switch_cpus7.commit.loads             11174877                       # Number of loads committed
system.switch_cpus7.commit.membars              17160                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17865630                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        110970321                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2545205                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2452471                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           367687205                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          290725463                       # The number of ROB writes
system.switch_cpus7.timesIdled                2907924                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               15847044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          100026322                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            123255767                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    100026322                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.458892                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.458892                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.406687                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.406687                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       609063463                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      187482656                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      136819866                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         34370                       # number of misc regfile writes
system.l20.replacements                          6123                       # number of replacements
system.l20.tagsinuse                      4095.177070                       # Cycle average of tags in use
system.l20.total_refs                          287141                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10215                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.109741                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          121.102508                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    18.465175                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2210.751960                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1744.857427                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029566                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004508                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.539734                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.425991                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999799                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        29036                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29038                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9227                       # number of Writeback hits
system.l20.Writeback_hits::total                 9227                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          206                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  206                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        29242                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29244                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        29242                       # number of overall hits
system.l20.overall_hits::total                  29244                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6086                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6123                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6086                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6123                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6086                       # number of overall misses
system.l20.overall_misses::total                 6123                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2770738725                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2821412831                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2770738725                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2821412831                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2770738725                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2821412831                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        35122                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              35161                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9227                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9227                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          206                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              206                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        35328                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               35367                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        35328                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              35367                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.173282                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.174142                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.172271                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.173127                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.172271                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.173127                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 455264.332074                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 460789.291360                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 455264.332074                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 460789.291360                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 455264.332074                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 460789.291360                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3584                       # number of writebacks
system.l20.writebacks::total                     3584                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6086                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6123                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6086                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6123                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6086                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6123                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2333547746                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2381565005                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2333547746                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2381565005                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2333547746                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2381565005                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.173282                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.174142                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.172271                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.173127                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.172271                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.173127                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 383428.811370                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 388953.944962                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 383428.811370                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 388953.944962                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 383428.811370                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 388953.944962                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22086                       # number of replacements
system.l21.tagsinuse                      4095.575820                       # Cycle average of tags in use
system.l21.total_refs                          376783                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26182                       # Sample count of references to valid blocks.
system.l21.avg_refs                         14.390917                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.277334                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.218610                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2593.962995                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1453.116881                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002739                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.633292                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.354765                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        44424                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  44425                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13466                       # number of Writeback hits
system.l21.Writeback_hits::total                13466                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          123                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  123                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        44547                       # number of demand (read+write) hits
system.l21.demand_hits::total                   44548                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        44547                       # number of overall hits
system.l21.overall_hits::total                  44548                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22045                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22082                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22046                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22083                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22046                       # number of overall misses
system.l21.overall_misses::total                22083                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     37562478                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  11759953443                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    11797515921                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       748956                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       748956                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     37562478                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  11760702399                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     11798264877                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     37562478                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  11760702399                       # number of overall miss cycles
system.l21.overall_miss_latency::total    11798264877                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        66469                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              66507                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13466                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13466                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          124                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              124                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        66593                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               66631                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        66593                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              66631                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.331658                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.332025                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.008065                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.008065                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.331056                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.331422                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.331056                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.331422                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1015202.108108                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 533452.186119                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 534259.393216                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       748956                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       748956                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1015202.108108                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 533461.961308                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 534269.115473                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1015202.108108                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 533461.961308                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 534269.115473                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4013                       # number of writebacks
system.l21.writebacks::total                     4013                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22045                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22082                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22046                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22083                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22046                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22083                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     34891134                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  10175198631                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  10210089765                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       677156                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       677156                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     34891134                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  10175875787                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  10210766921                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     34891134                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  10175875787                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  10210766921                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.331658                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.332025                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.331056                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.331422                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.331056                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.331422                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 943003.621622                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 461564.918621                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 462371.604248                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       677156                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       677156                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 943003.621622                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 461574.697768                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 462381.330480                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 943003.621622                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 461574.697768                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 462381.330480                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         26465                       # number of replacements
system.l22.tagsinuse                      4095.912439                       # Cycle average of tags in use
system.l22.total_refs                          386120                       # Total number of references to valid blocks.
system.l22.sampled_refs                         30561                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.634403                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.174262                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.303439                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3312.666184                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           768.768554                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002484                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001051                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.808756                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.187688                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        48780                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  48781                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           19958                       # number of Writeback hits
system.l22.Writeback_hits::total                19958                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           72                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        48852                       # number of demand (read+write) hits
system.l22.demand_hits::total                   48853                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        48852                       # number of overall hits
system.l22.overall_hits::total                  48853                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        26427                       # number of ReadReq misses
system.l22.ReadReq_misses::total                26465                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        26427                       # number of demand (read+write) misses
system.l22.demand_misses::total                 26465                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        26427                       # number of overall misses
system.l22.overall_misses::total                26465                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     33923948                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  13626703324                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    13660627272                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     33923948                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  13626703324                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     13660627272                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     33923948                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  13626703324                       # number of overall miss cycles
system.l22.overall_miss_latency::total    13660627272                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        75207                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              75246                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        19958                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            19958                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           72                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        75279                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               75318                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        75279                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              75318                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.351390                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.351713                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.351054                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.351377                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.351054                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.351377                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 892735.473684                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 515635.650055                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 516177.112110                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 892735.473684                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 515635.650055                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 516177.112110                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 892735.473684                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 515635.650055                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 516177.112110                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4870                       # number of writebacks
system.l22.writebacks::total                     4870                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        26427                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           26465                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        26427                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            26465                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        26427                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           26465                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     31195548                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data  11728737806                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total  11759933354                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     31195548                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data  11728737806                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total  11759933354                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     31195548                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data  11728737806                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total  11759933354                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.351390                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.351713                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.351054                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.351377                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.351054                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.351377                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 820935.473684                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 443816.468233                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 444357.957831                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 820935.473684                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 443816.468233                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 444357.957831                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 820935.473684                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 443816.468233                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 444357.957831                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8227                       # number of replacements
system.l23.tagsinuse                      4095.353965                       # Cycle average of tags in use
system.l23.total_refs                          301982                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12323                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.505559                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.588845                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.956881                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2460.783163                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1542.025076                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003407                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.600777                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.376471                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999842                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        31226                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31228                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9690                       # number of Writeback hits
system.l23.Writeback_hits::total                 9690                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          150                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        31376                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31378                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        31376                       # number of overall hits
system.l23.overall_hits::total                  31378                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8184                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8227                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8184                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8227                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8184                       # number of overall misses
system.l23.overall_misses::total                 8227                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     41359281                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3734922265                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3776281546                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     41359281                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3734922265                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3776281546                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     41359281                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3734922265                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3776281546                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        39410                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              39455                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9690                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9690                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          150                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              150                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        39560                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               39605                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        39560                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              39605                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.955556                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.207663                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.208516                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.955556                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.206876                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.207726                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.955556                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.206876                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.207726                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 961843.744186                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 456368.800709                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 459010.762854                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 961843.744186                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 456368.800709                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 459010.762854                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 961843.744186                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 456368.800709                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 459010.762854                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4325                       # number of writebacks
system.l23.writebacks::total                     4325                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8184                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8227                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8184                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8227                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8184                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8227                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     38270188                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3146902834                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3185173022                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     38270188                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3146902834                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3185173022                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     38270188                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3146902834                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3185173022                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.207663                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.208516                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.955556                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.206876                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.207726                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.955556                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.206876                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.207726                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 890004.372093                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 384518.919110                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 387160.936186                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 890004.372093                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 384518.919110                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 387160.936186                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 890004.372093                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 384518.919110                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 387160.936186                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         13058                       # number of replacements
system.l24.tagsinuse                      4095.474329                       # Cycle average of tags in use
system.l24.total_refs                          401189                       # Total number of references to valid blocks.
system.l24.sampled_refs                         17152                       # Sample count of references to valid blocks.
system.l24.avg_refs                         23.390217                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           84.902392                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     9.019553                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2727.239681                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1274.312704                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020728                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002202                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.665830                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.311111                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999872                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        39224                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  39225                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           22225                       # number of Writeback hits
system.l24.Writeback_hits::total                22225                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          147                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        39371                       # number of demand (read+write) hits
system.l24.demand_hits::total                   39372                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        39371                       # number of overall hits
system.l24.overall_hits::total                  39372                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        13014                       # number of ReadReq misses
system.l24.ReadReq_misses::total                13052                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        13019                       # number of demand (read+write) misses
system.l24.demand_misses::total                 13057                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        13019                       # number of overall misses
system.l24.overall_misses::total                13057                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     29193141                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   6576798098                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     6605991239                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      2863835                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      2863835                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     29193141                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   6579661933                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      6608855074                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     29193141                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   6579661933                       # number of overall miss cycles
system.l24.overall_miss_latency::total     6608855074                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        52238                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              52277                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        22225                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            22225                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          152                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              152                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        52390                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               52429                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        52390                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              52429                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.249129                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.249670                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.032895                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.032895                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.248502                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.249042                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.248502                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.249042                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 768240.552632                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 505363.308591                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 506128.657600                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       572767                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       572767                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 768240.552632                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 505389.195253                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 506154.175844                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 768240.552632                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 505389.195253                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 506154.175844                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                7908                       # number of writebacks
system.l24.writebacks::total                     7908                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        13014                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           13052                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            5                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        13019                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            13057                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        13019                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           13057                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     26462976                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   5641896809                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   5668359785                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      2504835                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      2504835                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     26462976                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   5644401644                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   5670864620                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     26462976                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   5644401644                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   5670864620                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.249129                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.249670                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.032895                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.032895                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.248502                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.249042                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.248502                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.249042                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 696394.105263                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 433525.188950                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 434290.513714                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       500967                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       500967                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 696394.105263                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 433551.090253                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 434316.046565                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 696394.105263                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 433551.090253                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 434316.046565                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         26447                       # number of replacements
system.l25.tagsinuse                      4095.912074                       # Cycle average of tags in use
system.l25.total_refs                          386002                       # Total number of references to valid blocks.
system.l25.sampled_refs                         30543                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.637986                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.182900                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     4.316412                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  3312.861382                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data           768.551380                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002486                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001054                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.808804                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.187635                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        48703                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  48704                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           19917                       # number of Writeback hits
system.l25.Writeback_hits::total                19917                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           73                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   73                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        48776                       # number of demand (read+write) hits
system.l25.demand_hits::total                   48777                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        48776                       # number of overall hits
system.l25.overall_hits::total                  48777                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        26411                       # number of ReadReq misses
system.l25.ReadReq_misses::total                26447                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        26411                       # number of demand (read+write) misses
system.l25.demand_misses::total                 26447                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        26411                       # number of overall misses
system.l25.overall_misses::total                26447                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     34274126                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  13595824473                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    13630098599                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     34274126                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  13595824473                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     13630098599                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     34274126                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  13595824473                       # number of overall miss cycles
system.l25.overall_miss_latency::total    13630098599                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        75114                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              75151                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        19917                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            19917                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           73                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               73                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        75187                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               75224                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        75187                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              75224                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.351612                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.351918                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.351271                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.351577                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.351271                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.351577                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 952059.055556                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 514778.860058                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 515374.091542                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 952059.055556                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 514778.860058                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 515374.091542                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 952059.055556                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 514778.860058                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 515374.091542                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4863                       # number of writebacks
system.l25.writebacks::total                     4863                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        26411                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           26447                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        26411                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            26447                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        26411                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           26447                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     31688415                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  11698864729                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  11730553144                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     31688415                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  11698864729                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  11730553144                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     31688415                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  11698864729                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  11730553144                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.351612                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.351918                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.351271                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.351577                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.351271                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.351577                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 880233.750000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 442954.251221                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 443549.481756                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 880233.750000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 442954.251221                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 443549.481756                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 880233.750000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 442954.251221                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 443549.481756                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         13082                       # number of replacements
system.l26.tagsinuse                      4095.481262                       # Cycle average of tags in use
system.l26.total_refs                          401179                       # Total number of references to valid blocks.
system.l26.sampled_refs                         17176                       # Sample count of references to valid blocks.
system.l26.avg_refs                         23.356952                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           84.801664                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     8.869471                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2738.317416                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1263.492712                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020704                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002165                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.668535                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.308470                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        39224                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  39225                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           22214                       # number of Writeback hits
system.l26.Writeback_hits::total                22214                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          147                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        39371                       # number of demand (read+write) hits
system.l26.demand_hits::total                   39372                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        39371                       # number of overall hits
system.l26.overall_hits::total                  39372                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        13039                       # number of ReadReq misses
system.l26.ReadReq_misses::total                13077                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        13043                       # number of demand (read+write) misses
system.l26.demand_misses::total                 13081                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        13043                       # number of overall misses
system.l26.overall_misses::total                13081                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     32115762                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   6616962650                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     6649078412                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      2314174                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      2314174                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     32115762                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   6619276824                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      6651392586                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     32115762                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   6619276824                       # number of overall miss cycles
system.l26.overall_miss_latency::total     6651392586                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        52263                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              52302                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        22214                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            22214                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          151                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        52414                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               52453                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        52414                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              52453                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.249488                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.250029                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.026490                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.026490                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.248846                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.249385                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.248846                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.249385                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 845151.631579                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 507474.702815                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 508455.946471                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 578543.500000                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 578543.500000                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 845151.631579                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 507496.498045                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 508477.378335                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 845151.631579                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 507496.498045                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 508477.378335                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                7897                       # number of writebacks
system.l26.writebacks::total                     7897                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        13039                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           13077                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            4                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        13043                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            13081                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        13043                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           13081                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     29385464                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5679956660                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5709342124                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      2026974                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      2026974                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     29385464                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5681983634                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5711369098                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     29385464                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5681983634                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5711369098                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.249488                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.250029                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.026490                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.026490                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.248846                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.249385                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.248846                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.249385                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 773301.684211                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 435612.904364                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 436594.182458                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 506743.500000                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 506743.500000                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 773301.684211                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 435634.718546                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 436615.633208                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 773301.684211                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 435634.718546                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 436615.633208                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          6128                       # number of replacements
system.l27.tagsinuse                      4095.196517                       # Cycle average of tags in use
system.l27.total_refs                          287201                       # Total number of references to valid blocks.
system.l27.sampled_refs                         10220                       # Sample count of references to valid blocks.
system.l27.avg_refs                         28.101859                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          121.113381                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    18.001593                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2212.062294                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1744.019249                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029569                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.004395                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.540054                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.425786                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999804                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        29092                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  29094                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            9231                       # number of Writeback hits
system.l27.Writeback_hits::total                 9231                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          203                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  203                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        29295                       # number of demand (read+write) hits
system.l27.demand_hits::total                   29297                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        29295                       # number of overall hits
system.l27.overall_hits::total                  29297                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         6091                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 6128                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         6091                       # number of demand (read+write) misses
system.l27.demand_misses::total                  6128                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         6091                       # number of overall misses
system.l27.overall_misses::total                 6128                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     49631648                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   2738406473                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     2788038121                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     49631648                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   2738406473                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      2788038121                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     49631648                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   2738406473                       # number of overall miss cycles
system.l27.overall_miss_latency::total     2788038121                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        35183                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              35222                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         9231                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             9231                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          203                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              203                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        35386                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               35425                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        35386                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              35425                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.948718                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.173123                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.173982                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.948718                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.172130                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.172985                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.948718                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.172130                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.172985                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1341395.891892                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 449582.412248                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 454967.056299                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1341395.891892                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 449582.412248                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 454967.056299                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1341395.891892                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 449582.412248                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 454967.056299                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                3587                       # number of writebacks
system.l27.writebacks::total                     3587                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         6091                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            6128                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         6091                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             6128                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         6091                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            6128                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     46975048                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   2300936491                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   2347911539                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     46975048                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   2300936491                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   2347911539                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     46975048                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   2300936491                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   2347911539                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.173123                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.173982                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.948718                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.172130                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.172985                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.948718                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.172130                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.172985                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1269595.891892                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 377760.054342                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 383144.833388                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1269595.891892                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 377760.054342                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 383144.833388                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1269595.891892                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 377760.054342                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 383144.833388                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               493.581957                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011919367                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2048419.771255                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.581957                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790997                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11911267                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11911267                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11911267                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11911267                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11911267                       # number of overall hits
system.cpu0.icache.overall_hits::total       11911267                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11911326                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11911326                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11911326                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11911326                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11911326                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11911326                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35328                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163370512                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35584                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4591.122752                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.474682                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.525318                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912010                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087990                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9506052                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9506052                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062516                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062516                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18368                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18368                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16568568                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16568568                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16568568                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16568568                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90761                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90761                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2103                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92864                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92864                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92864                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92864                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12383568373                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12383568373                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    135023560                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    135023560                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12518591933                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12518591933                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12518591933                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12518591933                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9596813                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9596813                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16661432                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16661432                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16661432                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16661432                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009457                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009457                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005574                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005574                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005574                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005574                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 136441.515331                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 136441.515331                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64205.211602                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64205.211602                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134805.650553                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134805.650553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134805.650553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134805.650553                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8576                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets         4288                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9227                       # number of writebacks
system.cpu0.dcache.writebacks::total             9227                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55639                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55639                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57536                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57536                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57536                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57536                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35122                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35122                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35328                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35328                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4710963428                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4710963428                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15059698                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15059698                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4726023126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4726023126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4726023126                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4726023126                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002120                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002120                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 134131.411309                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 134131.411309                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73105.330097                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73105.330097                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 133775.564029                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 133775.564029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 133775.564029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 133775.564029                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               526.882641                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013996529                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1920447.971591                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.882641                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059107                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.844363                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11328848                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11328848                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11328848                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11328848                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11328848                       # number of overall hits
system.cpu1.icache.overall_hits::total       11328848                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     48221996                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     48221996                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     48221996                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     48221996                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     48221996                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     48221996                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11328906                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11328906                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11328906                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11328906                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11328906                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11328906                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 831413.724138                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 831413.724138                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 831413.724138                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 831413.724138                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 831413.724138                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 831413.724138                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           20                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     37958743                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37958743                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     37958743                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37958743                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     37958743                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37958743                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 998914.289474                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 998914.289474                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 998914.289474                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 998914.289474                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 998914.289474                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 998914.289474                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 66593                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               179786907                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66849                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2689.447965                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.065578                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.934422                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914319                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085681                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7858514                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7858514                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6509585                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6509585                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18213                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18213                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15187                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15187                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14368099                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14368099                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14368099                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14368099                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171053                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171053                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          750                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          750                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171803                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171803                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171803                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171803                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  39885004334                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39885004334                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     69307668                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     69307668                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  39954312002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39954312002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  39954312002                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39954312002                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8029567                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8029567                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6510335                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6510335                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15187                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15187                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14539902                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14539902                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14539902                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14539902                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021303                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011816                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011816                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011816                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011816                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 233173.369272                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 233173.369272                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 92410.224000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92410.224000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 232558.872674                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 232558.872674                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 232558.872674                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 232558.872674                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13466                       # number of writebacks
system.cpu1.dcache.writebacks::total            13466                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       104584                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       104584                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          626                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          626                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105210                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105210                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105210                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105210                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        66469                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        66469                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          124                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        66593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        66593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        66593                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        66593                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  14860725475                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14860725475                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8778599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8778599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  14869504074                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14869504074                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  14869504074                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14869504074                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008278                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008278                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004580                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004580                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004580                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004580                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223573.778378                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 223573.778378                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 70795.153226                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70795.153226                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 223289.295782                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 223289.295782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 223289.295782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 223289.295782                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               578.982233                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1038842347                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1784952.486254                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.945014                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   542.037220                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059207                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.868649                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.927856                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11127026                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11127026                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11127026                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11127026                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11127026                       # number of overall hits
system.cpu2.icache.overall_hits::total       11127026                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     44719514                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44719514                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     44719514                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44719514                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     44719514                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44719514                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11127082                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11127082                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11127082                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11127082                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11127082                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11127082                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 798562.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 798562.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 798562.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 798562.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 798562.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 798562.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     34306138                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     34306138                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     34306138                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     34306138                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     34306138                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     34306138                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 879644.564103                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 879644.564103                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 879644.564103                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 879644.564103                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 879644.564103                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 879644.564103                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 75279                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               445908570                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 75535                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5903.337128                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.904887                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.095113                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437128                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562872                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     29177583                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       29177583                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     15980191                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15980191                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         7810                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7810                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7796                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7796                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     45157774                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        45157774                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     45157774                       # number of overall hits
system.cpu2.dcache.overall_hits::total       45157774                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       271398                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       271398                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          255                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       271653                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        271653                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       271653                       # number of overall misses
system.cpu2.dcache.overall_misses::total       271653                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  67089293570                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  67089293570                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     25319017                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     25319017                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  67114612587                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  67114612587                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  67114612587                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  67114612587                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     29448981                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29448981                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     15980446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15980446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         7810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7796                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7796                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     45429427                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     45429427                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     45429427                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     45429427                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009216                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009216                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005980                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005980                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005980                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005980                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 247198.923979                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 247198.923979                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 99290.262745                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99290.262745                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 247060.082484                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 247060.082484                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 247060.082484                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 247060.082484                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19958                       # number of writebacks
system.cpu2.dcache.writebacks::total            19958                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       196191                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       196191                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          183                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          183                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       196374                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       196374                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       196374                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       196374                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        75207                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        75207                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        75279                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        75279                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        75279                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        75279                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  17186998793                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17186998793                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4940791                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4940791                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  17191939584                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  17191939584                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  17191939584                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  17191939584                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001657                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001657                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001657                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001657                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 228529.243195                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 228529.243195                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68622.097222                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68622.097222                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 228376.301279                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 228376.301279                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 228376.301279                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 228376.301279                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.957592                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008676711                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1939762.905769                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    43.957592                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.070445                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831663                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11764240                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11764240                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11764240                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11764240                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11764240                       # number of overall hits
system.cpu3.icache.overall_hits::total       11764240                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           60                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           60                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           60                       # number of overall misses
system.cpu3.icache.overall_misses::total           60                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     47645613                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     47645613                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     47645613                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     47645613                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     47645613                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     47645613                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11764300                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11764300                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11764300                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11764300                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11764300                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11764300                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 794093.550000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 794093.550000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 794093.550000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 794093.550000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 794093.550000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 794093.550000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       127200                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       127200                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     41856072                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     41856072                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     41856072                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     41856072                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     41856072                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     41856072                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 930134.933333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 930134.933333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 930134.933333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 930134.933333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 930134.933333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 930134.933333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39559                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165577750                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 39815                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4158.677634                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.537392                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.462608                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912255                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087745                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8099599                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8099599                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6818606                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6818606                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17531                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17531                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16416                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16416                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14918205                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14918205                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14918205                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14918205                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       126839                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       126839                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          890                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          890                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       127729                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        127729                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       127729                       # number of overall misses
system.cpu3.dcache.overall_misses::total       127729                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23621595188                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23621595188                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     74997658                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     74997658                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23696592846                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23696592846                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23696592846                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23696592846                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8226438                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8226438                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6819496                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6819496                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16416                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16416                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15045934                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15045934                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15045934                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15045934                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015418                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015418                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008489                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008489                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008489                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008489                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 186232.903035                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 186232.903035                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84267.031461                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84267.031461                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 185522.417352                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 185522.417352                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 185522.417352                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 185522.417352                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9690                       # number of writebacks
system.cpu3.dcache.writebacks::total             9690                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        87429                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        87429                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          740                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          740                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        88169                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88169                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        88169                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88169                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39410                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39410                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39560                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39560                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39560                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39560                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5837853181                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5837853181                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9681336                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9681336                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5847534517                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5847534517                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5847534517                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5847534517                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002629                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002629                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 148131.265694                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 148131.265694                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64542.240000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64542.240000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 147814.320450                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 147814.320450                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 147814.320450                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 147814.320450                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               519.221103                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1009606757                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1937824.869482                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.151387                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   481.069716                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061140                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.770945                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.832085                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11387012                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11387012                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11387012                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11387012                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11387012                       # number of overall hits
system.cpu4.icache.overall_hits::total       11387012                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     33650910                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33650910                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     33650910                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33650910                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     33650910                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33650910                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11387063                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11387063                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11387063                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11387063                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11387063                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11387063                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 659821.764706                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 659821.764706                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 659821.764706                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 659821.764706                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 659821.764706                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 659821.764706                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29574267                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29574267                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29574267                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29574267                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29574267                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29574267                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 758314.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 758314.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 758314.538462                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 758314.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 758314.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 758314.538462                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 52390                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               171365423                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 52646                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3255.051153                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.585576                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.414424                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912444                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087556                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8033267                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8033267                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6793165                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6793165                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        16974                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        16974                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        15639                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        15639                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     14826432                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        14826432                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     14826432                       # number of overall hits
system.cpu4.dcache.overall_hits::total       14826432                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       179897                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       179897                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         5442                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5442                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       185339                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        185339                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       185339                       # number of overall misses
system.cpu4.dcache.overall_misses::total       185339                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  42473914124                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  42473914124                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   2085159315                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2085159315                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  44559073439                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  44559073439                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  44559073439                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  44559073439                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8213164                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8213164                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6798607                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6798607                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        16974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15639                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15639                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15011771                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15011771                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15011771                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15011771                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021903                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021903                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000800                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000800                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012346                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012346                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012346                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012346                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 236101.291984                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 236101.291984                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 383160.476847                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 383160.476847                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 240419.304296                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 240419.304296                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 240419.304296                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 240419.304296                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets     12871323                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 147946.241379                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        22225                       # number of writebacks
system.cpu4.dcache.writebacks::total            22225                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       127659                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       127659                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         5290                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         5290                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       132949                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       132949                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       132949                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       132949                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        52238                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        52238                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          152                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        52390                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        52390                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        52390                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        52390                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9260034203                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9260034203                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     12470702                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     12470702                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9272504905                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9272504905                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9272504905                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9272504905                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006360                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006360                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003490                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003490                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003490                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003490                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 177266.246851                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 177266.246851                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 82044.092105                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 82044.092105                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 176989.977190                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 176989.977190                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 176989.977190                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 176989.977190                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               577.430318                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1038848262                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1791117.693103                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    35.393231                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.037087                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.056720                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868649                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.925369                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11132941                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11132941                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11132941                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11132941                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11132941                       # number of overall hits
system.cpu5.icache.overall_hits::total       11132941                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           60                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           60                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           60                       # number of overall misses
system.cpu5.icache.overall_misses::total           60                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     48038890                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     48038890                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     48038890                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     48038890                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     48038890                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     48038890                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11133001                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11133001                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11133001                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11133001                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11133001                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11133001                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 800648.166667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 800648.166667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 800648.166667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 800648.166667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 800648.166667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 800648.166667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           23                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           23                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           23                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     34677639                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     34677639                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     34677639                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     34677639                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     34677639                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     34677639                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 937233.486486                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 937233.486486                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 75187                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               445875247                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 75443                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5910.094336                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.904751                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.095249                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437128                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562872                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     29158303                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       29158303                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     15966163                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      15966163                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7803                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7803                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7788                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7788                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     45124466                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        45124466                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     45124466                       # number of overall hits
system.cpu5.dcache.overall_hits::total       45124466                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       269881                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       269881                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          259                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       270140                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        270140                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       270140                       # number of overall misses
system.cpu5.dcache.overall_misses::total       270140                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  66730032691                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  66730032691                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     25033384                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     25033384                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  66755066075                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  66755066075                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  66755066075                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  66755066075                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     29428184                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     29428184                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     15966422                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     15966422                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     45394606                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     45394606                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     45394606                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     45394606                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009171                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009171                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005951                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005951                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005951                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005951                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 247257.245567                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 247257.245567                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 96653.992278                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 96653.992278                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 247112.852873                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 247112.852873                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 247112.852873                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 247112.852873                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        19917                       # number of writebacks
system.cpu5.dcache.writebacks::total            19917                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       194767                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       194767                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          186                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          186                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       194953                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       194953                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       194953                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       194953                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        75114                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        75114                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           73                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        75187                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        75187                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        75187                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        75187                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  17149566098                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  17149566098                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5043758                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5043758                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  17154609856                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  17154609856                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  17154609856                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  17154609856                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001656                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001656                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001656                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001656                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 228313.844263                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 228313.844263                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69092.575342                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69092.575342                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 228159.254339                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 228159.254339                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 228159.254339                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 228159.254339                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               519.177976                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1009606768                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1937824.890595                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.108038                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   481.069938                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061071                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.770945                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.832016                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11387023                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11387023                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11387023                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11387023                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11387023                       # number of overall hits
system.cpu6.icache.overall_hits::total       11387023                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     39363601                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     39363601                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     39363601                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     39363601                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     39363601                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     39363601                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11387077                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11387077                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11387077                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11387077                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11387077                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11387077                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 728955.574074                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 728955.574074                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 728955.574074                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 728955.574074                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 728955.574074                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 728955.574074                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32532658                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32532658                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32532658                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32532658                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32532658                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32532658                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 834170.717949                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 834170.717949                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 834170.717949                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 834170.717949                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 834170.717949                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 834170.717949                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 52414                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               171362699                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 52670                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3253.516214                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.581096                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.418904                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912426                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087574                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8030947                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8030947                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6792745                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6792745                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        16992                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        16992                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15637                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15637                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     14823692                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14823692                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     14823692                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14823692                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       179386                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       179386                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         5324                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         5324                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       184710                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        184710                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       184710                       # number of overall misses
system.cpu6.dcache.overall_misses::total       184710                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  42243264269                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  42243264269                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   2145260201                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2145260201                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  44388524470                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  44388524470                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  44388524470                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  44388524470                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8210333                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8210333                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6798069                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6798069                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        16992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        16992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15637                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15637                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15008402                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15008402                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15008402                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15008402                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021849                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021849                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000783                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000783                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012307                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012307                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012307                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012307                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 235488.077492                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 235488.077492                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 402941.435199                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 402941.435199                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 240314.679606                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 240314.679606                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 240314.679606                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 240314.679606                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets     14659889                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 174522.488095                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        22214                       # number of writebacks
system.cpu6.dcache.writebacks::total            22214                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       127123                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       127123                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         5173                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         5173                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       132296                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       132296                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       132296                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       132296                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        52263                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        52263                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        52414                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        52414                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        52414                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        52414                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   9300555793                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9300555793                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11859055                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11859055                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   9312414848                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   9312414848                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9312414848                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9312414848                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006366                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006366                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003492                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003492                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003492                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003492                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 177956.791478                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 177956.791478                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 78536.788079                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 78536.788079                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 177670.371427                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 177670.371427                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 177670.371427                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 177670.371427                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               493.356838                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1011922938                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs                   2048427                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    38.356838                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.061469                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.790636                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11914838                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11914838                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11914838                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11914838                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11914838                       # number of overall hits
system.cpu7.icache.overall_hits::total       11914838                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           55                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           55                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           55                       # number of overall misses
system.cpu7.icache.overall_misses::total           55                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     75387565                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     75387565                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     75387565                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     75387565                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     75387565                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     75387565                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11914893                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11914893                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11914893                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11914893                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11914893                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11914893                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst      1370683                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total      1370683                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst      1370683                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total      1370683                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst      1370683                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total      1370683                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       209176                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       209176                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           16                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           16                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     50068436                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     50068436                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     50068436                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     50068436                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     50068436                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     50068436                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1283806.051282                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1283806.051282                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1283806.051282                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1283806.051282                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1283806.051282                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1283806.051282                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 35386                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               163376074                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 35642                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4583.807699                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.476067                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.523933                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912016                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087984                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9509716                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9509716                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7064409                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7064409                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18369                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18369                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17185                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17185                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     16574125                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        16574125                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     16574125                       # number of overall hits
system.cpu7.dcache.overall_hits::total       16574125                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        90968                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        90968                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2062                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2062                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        93030                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         93030                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        93030                       # number of overall misses
system.cpu7.dcache.overall_misses::total        93030                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  12314841600                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  12314841600                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    132376789                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    132376789                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  12447218389                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  12447218389                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  12447218389                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  12447218389                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9600684                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9600684                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7066471                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7066471                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17185                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17185                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     16667155                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     16667155                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     16667155                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     16667155                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009475                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009475                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000292                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005582                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005582                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005582                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005582                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 135375.534254                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 135375.534254                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 64198.248788                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 64198.248788                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 133797.897334                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 133797.897334                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 133797.897334                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 133797.897334                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets           37                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    12.333333                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9231                       # number of writebacks
system.cpu7.dcache.writebacks::total             9231                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        55785                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        55785                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         1859                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1859                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        57644                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        57644                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        57644                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        57644                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        35183                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        35183                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          203                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        35386                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        35386                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        35386                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        35386                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   4682238723                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4682238723                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     14771636                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     14771636                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   4697010359                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4697010359                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   4697010359                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   4697010359                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002123                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002123                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 133082.418299                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 133082.418299                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 72766.679803                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72766.679803                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 132736.403069                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 132736.403069                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 132736.403069                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 132736.403069                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
