<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit44_proc with non-FIFO I/O" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:59:03.512+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:59:03.500+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:26.511+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:26.494+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:26.482+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:26.466+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:26.454+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:26.440+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_5' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:26.428+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_4' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:26.413+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:26.401+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:26.391+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:26.379+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:26.363+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.829+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.754+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.745+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.739+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.736+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.723+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.715+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.709+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.700+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.688+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.676+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.668+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.659+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.650+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.643+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_0' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.634+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.628+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.621+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.614+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.607+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.600+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.593+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.580+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.569+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.563+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T15:58:24.556+0000" type="Warning"/>
      </synLog>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:01:35 ; elapsed = 00:01:59 . Memory (MB): peak = 4435.492 ; gain = 1760.238 ; free physical = 12500 ; free virtual = 32267&#xA;Contents of report file './report/myproject_axi_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------------&#xA;| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019&#xA;| Date              : Wed Apr 10 16:25:20 2024&#xA;| Host              : socp06-ubuntu running 64-bit Ubuntu 18.04.6 LTS&#xA;| Command           : report_timing_summary -file ./report/myproject_axi_timing_synth.rpt&#xA;| Design            : bd_0_wrapper&#xA;| Device            : xczu5ev-sfvc784&#xA;| Speed File        : -2LV  PRODUCTION 1.26 08-13-2019&#xA;| Temperature Grade : E&#xA;------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 36 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 35 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      0.697        0.000                      0                67287        0.109        0.000                      0                67287        1.738        0.000                       0                 36897  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)         Period(ns)      Frequency(MHz)&#xA;-----   ------------         ----------      --------------&#xA;ap_clk  {0.000 2.500}        5.000           200.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              0.697        0.000                      0                67287        0.109        0.000                      0                67287        1.738        0.000                       0                 36897  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        0.697ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        1.738ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.697ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/ap_CS_fsm_reg[1]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_12_reg_38134_reg/DSP_A_B_DATA_INST/A[24]&#xA;                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        3.737ns  (logic 0.931ns (24.913%)  route 2.806ns (75.087%))&#xA;  Logic Levels:           11  (LUT1=1 LUT2=1 LUT5=4 LUT6=3 MUXF7=2)&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=36981, unset)        0.000     0.000    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/ap_CS_fsm_reg[1]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_FDRE_C_Q)         0.114     0.114 r  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/ap_CS_fsm_reg[1]/Q&#xA;                         net (fo=198, unplaced)       0.208     0.322    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/ap_CS_fsm_pp0_stage0&#xA;                         LUT5 (Prop_LUT5_I1_O)        0.152     0.474 f  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/w_index_reg_38041[1]_i_2/O&#xA;                         net (fo=119, unplaced)       0.307     0.781    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/w_index_reg_38041[1]_i_2_n_1&#xA;                         LUT2 (Prop_LUT2_I1_O)        0.058     0.839 f  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_16_reg_38158_reg_i_239/O&#xA;                         net (fo=9, unplaced)         0.249     1.088    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_16_reg_38158_reg_i_239_n_1&#xA;                         LUT6 (Prop_LUT6_I3_O)        0.058     1.146 r  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_16_reg_38158_reg_i_606/O&#xA;                         net (fo=27, unplaced)        0.274     1.420    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/icmp_ln56_134_fu_29374_p2&#xA;                         LUT6 (Prop_LUT6_I5_O)        0.058     1.478 f  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_16_reg_38158_reg_i_240/O&#xA;                         net (fo=34, unplaced)        0.279     1.757    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_16_reg_38158_reg_i_240_n_1&#xA;                         LUT1 (Prop_LUT1_I0_O)        0.058     1.815 r  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_16_reg_38158_reg_i_2346/O&#xA;                         net (fo=26, unplaced)        0.282     2.097    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/p_171_in&#xA;                         MUXF7 (Prop_MUXF7_S_O)       0.105     2.202 r  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_16_reg_38158_reg_i_1323/O&#xA;                         net (fo=1, unplaced)         0.216     2.418    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/select_ln56_113_fu_31316_p3[15]&#xA;                         LUT6 (Prop_LUT6_I5_O)        0.058     2.476 r  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_16_reg_38158_reg_i_586/O&#xA;                         net (fo=1, unplaced)         0.218     2.694    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/select_ln56_154_fu_31884_p3[15]&#xA;                         LUT5 (Prop_LUT5_I4_O)        0.058     2.752 r  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_16_reg_38158_reg_i_227/O&#xA;                         net (fo=1, unplaced)         0.218     2.970    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/select_ln56_174_fu_32164_p3[15]&#xA;                         LUT5 (Prop_LUT5_I4_O)        0.058     3.028 r  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_16_reg_38158_reg_i_96/O&#xA;                         net (fo=1, unplaced)         0.021     3.049    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/select_ln56_184_fu_32304_p3[15]&#xA;                         MUXF7 (Prop_MUXF7_I0_O)      0.096     3.145 r  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_16_reg_38158_reg_i_43/O&#xA;                         net (fo=1, unplaced)         0.216     3.361    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/select_ln56_189_fu_32374_p3[15]&#xA;                         LUT5 (Prop_LUT5_I0_O)        0.058     3.419 r  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_16_reg_38158_reg_i_7/O&#xA;                         net (fo=60, unplaced)        0.318     3.737    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_12_reg_38134_reg/A[24]&#xA;                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_12_reg_38134_reg/DSP_A_B_DATA_INST/A[24]&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     5.000     5.000 r  &#xA;                                                      0.000     5.000 r  ap_clk (IN)&#xA;                         net (fo=36981, unset)        0.000     5.000    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_12_reg_38134_reg/CLK&#xA;                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_12_reg_38134_reg/DSP_A_B_DATA_INST/CLK&#xA;                         clock pessimism              0.000     5.000    &#xA;                         clock uncertainty           -0.035     4.965    &#xA;                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[24])&#xA;                                                     -0.531     4.434    bd_0_i/hls_inst/inst/myproject_U0/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_3722/mul_ln1118_12_reg_38134_reg/DSP_A_B_DATA_INST&#xA;  -------------------------------------------------------------------&#xA;                         required time                          4.434    &#xA;                         arrival time                          -3.737    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.697    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.109ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.153ns  (logic 0.103ns (67.320%)  route 0.050ns (32.680%))&#xA;  Logic Levels:           1  (CARRY8=1)&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=36981, unset)        0.000     0.000    bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_FDRE_C_Q)         0.084     0.084 r  bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]/Q&#xA;                         net (fo=2, unplaced)         0.042     0.126    bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]&#xA;                         CARRY8 (Prop_CARRY8_S[1]_O[1])&#xA;                                                      0.019     0.145 r  bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[11]_i_3/O[1]&#xA;                         net (fo=1, unplaced)         0.008     0.153    bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/add_ln241_fu_272_p2[10]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=36981, unset)        0.000     0.000    bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]/C&#xA;                         clock pessimism              0.000     0.000    &#xA;                         FDRE (Hold_FDRE_C_D)         0.044     0.044    bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.044    &#xA;                         arrival time                           0.153    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.109    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 2.500 }&#xA;Period(ns):         5.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         5.000       3.040                bd_0_i/hls_inst/inst/myproject_U0/layer4_out_V_data_2_V_U/mem_reg_bram_0/CLKARDCLK&#xA;Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.762         2.500       1.738                bd_0_i/hls_inst/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_322/line_buffer_Array_V_1_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_lbW_core_U/ShiftRegMem_reg[30][0]_srl28/CLK&#xA;High Pulse Width  Slow    SRLC32E/CLK         n/a            0.762         2.500       1.738                bd_0_i/hls_inst/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_322/line_buffer_Array_V_1_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_lbW_core_U/ShiftRegMem_reg[30][0]_srl28/CLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;HLS EXTRACTION: calculating BRAM count: (18 bram18) + 2 * (18 bram36)&#xA;HLS EXTRACTION: synth area_totals:  0 117120 234240 1248 288 0 64&#xA;HLS EXTRACTION: synth area_current: 0 26083 36466 18 54 0 344 0 0 64&#xA;HLS EXTRACTION: generated /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/report/verilog/myproject_axi_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2019.2&#xA;Project:             myproject_prj&#xA;Solution:            solution1&#xA;Device target:       xczu5ev-sfvc784-2LV-e&#xA;Report date:         Wed Apr 10 16:25:20 UTC 2024&#xA;&#xA;&#xA;#=== Post-Synthesis Resource usage ===&#xA;SLICE:            0&#xA;LUT:          26083&#xA;FF:           36466&#xA;DSP:             18&#xA;BRAM:            54&#xA;SRL:            344&#xA;URAM:             0&#xA;#=== Final timing ===&#xA;CP required:    5.000&#xA;CP achieved post-synthesis:    4.303&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/report/verilog/myproject_axi_export.rpt" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:25:20.478+0000" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:22:16.619+0000" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2570.273 ; gain = 149.527 ; free physical = 13717 ; free virtual = 33352&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:50 . Memory (MB): peak = 3109.133 ; gain = 688.387 ; free physical = 12941 ; free virtual = 32579&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:50 . Memory (MB): peak = 3109.133 ; gain = 688.387 ; free physical = 12941 ; free virtual = 32579&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:50 . Memory (MB): peak = 3118.148 ; gain = 697.402 ; free physical = 12933 ; free virtual = 32572&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:54 . Memory (MB): peak = 3133.023 ; gain = 712.277 ; free physical = 12942 ; free virtual = 32580&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:54 . Memory (MB): peak = 3133.023 ; gain = 712.277 ; free physical = 12942 ; free virtual = 32580&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:54 . Memory (MB): peak = 3133.023 ; gain = 712.277 ; free physical = 12942 ; free virtual = 32580&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:54 . Memory (MB): peak = 3133.023 ; gain = 712.277 ; free physical = 12942 ; free virtual = 32580&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:54 . Memory (MB): peak = 3133.023 ; gain = 712.277 ; free physical = 12942 ; free virtual = 32580&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:54 . Memory (MB): peak = 3133.023 ; gain = 712.277 ; free physical = 12942 ; free virtual = 32580&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+----------------+------+&#xA;|      |Cell            |Count |&#xA;+------+----------------+------+&#xA;|1     |bd_0_hls_inst_0 |     1|&#xA;+------+----------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |    35|&#xA;|2     |  bd_0_i |bd_0   |    35|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:54 . Memory (MB): peak = 3133.023 ; gain = 712.277 ; free physical = 12942 ; free virtual = 32580&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:40 . Memory (MB): peak = 3133.023 ; gain = 622.496 ; free physical = 12983 ; free virtual = 32621&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:54 . Memory (MB): peak = 3133.031 ; gain = 712.277 ; free physical = 12983 ; free virtual = 32621" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:22:16.597+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:01:04.291+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xA;create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1596.301 ; gain = 85.270 ; free physical = 15291 ; free virtual = 34706" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:00:30.650+0000" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
