0.6
2018.1
Apr  4 2018
19:30:32
F:/FPGA/Basys3/project/08_shiftled/prj/shiftled.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
F:/FPGA/Basys3/project/08_shiftled/prj/shiftled.srcs/sim_1/new/shiftled_tb.v,1527057826,verilog,,,,shiftled_tb,,,,,,,,
F:/FPGA/Basys3/project/08_shiftled/prj/shiftled.srcs/sources_1/new/shiftled.v,1527057657,verilog,,F:/FPGA/Basys3/project/08_shiftled/prj/shiftled.srcs/sim_1/new/shiftled_tb.v,,shiftled,,,,,,,,
