{
    "status": true,
    "messages": [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\clk0 (index=0, width=1, offset=0)",
    "    Detect input port \\clk1 (index=0, width=1, offset=0)",
    "    Detect input port \\clk2 (index=0, width=1, offset=0)",
    "    Detect output port \\clk_out (index=0, width=1, offset=0)",
    "    Detect output port \\delay_tap (index=0, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=1, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=2, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=3, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=4, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=5, width=6, offset=0)",
    "    Detect input port \\din (index=0, width=1, offset=0)",
    "    Detect input port \\din_clk2 (index=0, width=1, offset=0)",
    "    Detect input port \\din_n (index=0, width=1, offset=0)",
    "    Detect input port \\din_p (index=0, width=1, offset=0)",
    "    Detect input port \\din_serdes (index=0, width=1, offset=0)",
    "    Detect input port \\din_serdes_clk_out (index=0, width=1, offset=0)",
    "    Detect output port \\dma_ack (index=0, width=4, offset=0)",
    "    Detect output port \\dma_ack (index=1, width=4, offset=0)",
    "    Detect output port \\dma_ack (index=2, width=4, offset=0)",
    "    Detect output port \\dma_ack (index=3, width=4, offset=0)",
    "    Detect input port \\dma_clk (index=0, width=1, offset=0)",
    "    Detect input port \\dma_req (index=0, width=4, offset=0)",
    "    Detect input port \\dma_req (index=1, width=4, offset=0)",
    "    Detect input port \\dma_req (index=2, width=4, offset=0)",
    "    Detect input port \\dma_req (index=3, width=4, offset=0)",
    "    Detect input port \\dma_rst_n (index=0, width=1, offset=0)",
    "    Detect output port \\dout (index=0, width=1, offset=0)",
    "    Detect output port \\dout_clk2 (index=0, width=1, offset=0)",
    "    Detect output port \\dout_n (index=0, width=1, offset=0)",
    "    Detect output port \\dout_osc_n (index=0, width=1, offset=0)",
    "    Detect output port \\dout_osc_p (index=0, width=1, offset=0)",
    "    Detect output port \\dout_p (index=0, width=1, offset=0)",
    "    Detect output port \\dout_serdes (index=0, width=1, offset=0)",
    "    Detect output port \\dout_serdes_clk_out (index=0, width=1, offset=0)",
    "    Detect input port \\enable (index=0, width=1, offset=0)",
    "    Detect input port \\reset (index=0, width=1, offset=0)",
    "  Get Port/Standalone Primitives",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_clk0",
    "      Cell port \\I is connected to input port \\clk0",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_clk1",
    "      Cell port \\I is connected to input port \\clk1",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_clk2",
    "      Cell port \\I is connected to input port \\clk2",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_din",
    "      Cell port \\I is connected to input port \\din",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_din_clk2",
    "      Cell port \\I is connected to input port \\din_clk2",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_din_serdes",
    "      Cell port \\I is connected to input port \\din_serdes",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_din_serdes_clk_out",
    "      Cell port \\I is connected to input port \\din_serdes_clk_out",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_dma_req",
    "      Cell port \\I is connected to input port \\dma_req[0]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_dma_req_1",
    "      Cell port \\I is connected to input port \\dma_req[1]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_dma_req_2",
    "      Cell port \\I is connected to input port \\dma_req[2]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_dma_req_3",
    "      Cell port \\I is connected to input port \\dma_req[3]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_dma_rst_n",
    "      Cell port \\I is connected to input port \\dma_rst_n",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_enable",
    "      Cell port \\I is connected to input port \\enable",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_reset",
    "      Cell port \\I is connected to input port \\reset",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_clk_out",
    "      Cell port \\O is connected to output port \\clk_out",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_delay_tap",
    "      Cell port \\O is connected to output port \\delay_tap[0]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_delay_tap_1",
    "      Cell port \\O is connected to output port \\delay_tap[1]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_delay_tap_2",
    "      Cell port \\O is connected to output port \\delay_tap[2]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_delay_tap_3",
    "      Cell port \\O is connected to output port \\delay_tap[3]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_delay_tap_4",
    "      Cell port \\O is connected to output port \\delay_tap[4]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_delay_tap_5",
    "      Cell port \\O is connected to output port \\delay_tap[5]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_dma_ack",
    "      Cell port \\O is connected to output port \\dma_ack[0]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_dma_ack_1",
    "      Cell port \\O is connected to output port \\dma_ack[1]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_dma_ack_2",
    "      Cell port \\O is connected to output port \\dma_ack[2]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_dma_ack_3",
    "      Cell port \\O is connected to output port \\dma_ack[3]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_dout",
    "      Cell port \\O is connected to output port \\dout",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_dout_clk2",
    "      Cell port \\O is connected to output port \\dout_clk2",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_dout_serdes",
    "      Cell port \\O is connected to output port \\dout_serdes",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_dout_serdes_clk_out",
    "      Cell port \\O is connected to output port \\dout_serdes_clk_out",
    "        Data Width: -2",
    "    Get important connection of cell \\BOOT_CLOCK \\boot_clock",
    "        Parameter \\PERIOD: 25",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF \\i_buf_clk",
    "      Cell port \\I is connected to input port \\dma_clk",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF_DS \\i_buf_ds",
    "      Cell port \\I_N is connected to input port \\din_n",
    "      Cell port \\I_P is connected to input port \\din_p",
    "        Parameter \\DIFFERENTIAL_TERMINATION: \"TRUE\"",
    "        Parameter \\IOSTANDARD: \"DEFAULT\"",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT_DS \\o_buf_ds",
    "      Cell port \\O_N is connected to output port \\dout_n",
    "      Cell port \\O_P is connected to output port \\dout_p",
    "        Parameter \\DIFFERENTIAL_TERMINATION: \"TRUE\"",
    "        Parameter \\IOSTANDARD: \"DEFAULT\"",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT_DS \\o_buf_ds_osc",
    "      Cell port \\O_N is connected to output port \\dout_osc_n",
    "      Cell port \\O_P is connected to output port \\dout_osc_p",
    "        Parameter \\DIFFERENTIAL_TERMINATION: \"TRUE\"",
    "        Parameter \\IOSTANDARD: \"DEFAULT\"",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF $ibuf$top.$ibuf_clk0 out connection: $ibuf_clk0 -> $clkbuf$top.$ibuf_clk0",
    "      Connected $clkbuf$top.$ibuf_clk0",
    "        Data Width: -2",
    "    Try \\I_BUF $ibuf$top.$ibuf_clk1 out connection: $ibuf_clk1 -> \\clk_buf",
    "      Connected \\clk_buf",
    "        Data Width: -2",
    "    Try \\I_BUF $ibuf$top.$ibuf_clk2 out connection: $ibuf_clk2 -> $clkbuf$top.$ibuf_clk2",
    "      Connected $clkbuf$top.$ibuf_clk2",
    "        Data Width: -2",
    "    Try \\I_BUF \\i_buf_clk out connection: \\ibuf_dma_clk -> \\clk_buf_clk",
    "      Connected \\clk_buf_clk",
    "        Data Width: -2",
    "  Trace \\I_BUF_DS --> \\CLK_BUF",
    "  Trace \\CLK_BUF --> \\PLL",
    "    Try \\CLK_BUF \\clk_buf out connection: \\clk1_buf -> \\pll",
    "      Connected \\pll",
    "        Parameter \\DEV_FAMILY: \"VIRGO\"",
    "        Parameter \\DIVIDE_CLK_IN_BY_2: \"FALSE\"",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_MULT_FRAC: 0",
    "        Parameter \\PLL_POST_DIV: 34",
    "        Data Width: -2",
    "  Trace \\BOOT_CLOCK --> \\PLL",
    "    Try \\BOOT_CLOCK \\boot_clock out connection: \\osc -> \\pll_osc",
    "      Connected \\pll_osc",
    "        Parameter \\DEV_FAMILY: \"VIRGO\"",
    "        Parameter \\DIVIDE_CLK_IN_BY_2: \"TRUE\"",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_MULT_FRAC: 0",
    "        Parameter \\PLL_POST_DIV: 34",
    "        Data Width: -2",
    "  Trace \\I_BUF --> \\I_DELAY",
    "    Try \\I_BUF $ibuf$top.$ibuf_din out connection: $ibuf_din -> \\i_delay",
    "      Connected \\i_delay",
    "        Parameter \\DELAY: 50",
    "        Data Width: -2",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF --> \\I_SERDES",
    "    Try \\I_BUF $ibuf$top.$ibuf_din_serdes out connection: $ibuf_din_serdes -> \\i_serdes",
    "      Connected \\i_serdes",
    "        Parameter \\DATA_RATE: \"SDR\"",
    "        Parameter \\DPA_MODE: \"DPA\"",
    "        Parameter \\WIDTH: 8",
    "        Data Width: 8",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "    Try \\I_BUF_DS \\i_buf_ds out connection: \\i_ddr_d -> \\i_ddr",
    "      Connected \\i_ddr",
    "        Data Width: -2",
    "  Trace \\I_BUF_DS --> \\I_SERDES",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\I_DELAY --> \\I_SERDES",
    "  Trace \\O_BUF --> \\O_DELAY",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUF --> \\O_SERDES",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "    Try \\O_BUFT $obuf$top.$obuf_dout out connection: $obuf_dout -> \\o_delay",
    "      Connected \\o_delay",
    "        Parameter \\DELAY: 60",
    "        Data Width: -2",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_SERDES",
    "    Try \\O_BUFT $obuf$top.$obuf_dout_serdes out connection: $obuf_dout_serdes -> \\o_serdes",
    "      Connected \\o_serdes",
    "        Parameter \\DATA_RATE: \"DDR\"",
    "        Parameter \\WIDTH: 8",
    "        Data Width: 8",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "  Trace \\O_BUF_DS --> \\O_SERDES",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "    Try \\O_BUFT_DS \\o_buf_ds out connection: \\o_buf_ds_i -> \\o_ddr",
    "      Connected \\o_ddr",
    "        Data Width: -2",
    "    Try \\O_BUFT_DS \\o_buf_ds_osc out connection: \\o_buf_ds_i_osc -> \\o_ddr_osc",
    "      Connected \\o_ddr_osc",
    "        Data Width: -2",
    "  Trace \\O_BUFT_DS --> \\O_SERDES",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_SERDES",
    "  Trace \\O_BUF --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT --> \\O_SERDES_CLK",
    "    Try \\O_BUFT $obuf$top.$obuf_clk_out out connection: $obuf_clk_out -> \\o_serdes_clk",
    "      Connected \\o_serdes_clk",
    "        Parameter \\CLOCK_PHASE: 270",
    "        Parameter \\DATA_RATE: \"SDR\"",
    "        Data Width: -2",
    "  Trace \\O_BUF_DS --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT_DS --> \\O_SERDES_CLK",
    "  Trace fabric clock buffer",
    "    Fabric clock buffer: $clkbuf$top.clk0_div",
    "      Valid fabric clock buffer",
    "        \\I : \\clk0_div",
    "        \\O : $fclk_buf_clk0_div",
    "  Trace gearbox fast clock source",
    "    \\I_DELAY \\i_delay port \\CLK_IN: $clk_buf_$ibuf_clk0",
    "      Connected to \\CLK_BUF $clkbuf$top.$ibuf_clk0 port \\O",
    "    \\I_SERDES \\i_serdes port \\PLL_CLK: \\pll_clk",
    "      Connected to \\PLL \\pll port \\CLK_OUT",
    "    \\I_DDR \\i_ddr port \\C: \\pll_clk",
    "      Connected to \\PLL \\pll port \\CLK_OUT",
    "    \\O_DELAY \\o_delay port \\CLK_IN: \\clk1_buf",
    "      Connected to \\CLK_BUF \\clk_buf port \\O",
    "    \\O_SERDES \\o_serdes port \\PLL_CLK: \\pll_clk",
    "      Connected to \\PLL \\pll port \\CLK_OUT",
    "    \\O_SERDES_CLK \\o_serdes_clk port \\PLL_CLK: \\pll_clk",
    "      Connected to \\PLL \\pll port \\CLK_OUT",
    "  Trace Core/Fabric Clock",
    "    Module \\CLK_BUF $clkbuf$top.$ibuf_clk0: clock port \\O, net $clk_buf_$ibuf_clk0",
    "      Connected to cell \\DFFRE $abc$218$auto_219",
    "        Which is not a IO/SOC primitive. Send to fabric",
    "      Connected to cell \\I_DELAY \\i_delay",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Use slot 0",
    "    Module \\CLK_BUF \\clk_buf: clock port \\O, net \\clk1_buf",
    "      Connected to cell \\O_DELAY \\o_delay",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Connected to cell \\PLL \\pll",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Use slot 1",
    "    Module \\PLL \\pll: clock port \\CLK_OUT, net \\pll_clk",
    "      Connected to cell \\I_DDR \\i_ddr",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\I_SERDES \\i_serdes",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Connected to cell \\I_SERDES \\i_serdes",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\O_DDR \\o_ddr",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Connected to cell \\O_SERDES \\o_serdes",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Connected to cell \\O_SERDES \\o_serdes",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\O_SERDES_CLK \\o_serdes_clk",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Use slot 2",
    "    Module \\PLL \\pll: clock port \\CLK_OUT_DIV4, net $delete_wire$512",
    "    Module \\CLK_BUF $clkbuf$top.$ibuf_clk2: clock port \\O, net $clk_buf_$ibuf_clk2",
    "      Connected to cell \\DFFRE $abc$222$auto_223",
    "        Which is not a IO/SOC primitive. Send to fabric",
    "      Use slot 3",
    "    Module \\I_SERDES \\i_serdes: clock port \\CLK_OUT, net \\iserdes_clk_out",
    "      Connected to cell \\DFFRE $abc$209$auto_210",
    "        Which is not a IO/SOC primitive. Send to fabric",
    "      Connected to cell \\I_SERDES \\i_serdes",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Use slot 4",
    "    Module \\BOOT_CLOCK \\boot_clock: clock port \\O, net \\osc",
    "      Connected to cell \\PLL \\pll_osc",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "    Module \\PLL \\pll_osc: clock port \\CLK_OUT, net \\osc_pll",
    "      Connected to cell \\O_DDR \\o_ddr_osc",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Use slot 5",
    "    Module \\CLK_BUF \\clk_buf_clk: clock port \\O, net \\clkbuf_dma_clk",
    "      Connected to cell \\SOC_FPGA_INTF_DMA \\dma",
    "        This is SOC clock. Send to fabric",
    "      Use slot 6",
    "    Module \\FCLK_BUF $clkbuf$top.clk0_div: clock port \\O, net $fclk_buf_clk0_div",
    "      Connected to cell \\DFFRE $abc$213$auto_214",
    "        Which is not a IO/SOC primitive. Send to fabric",
    "      Use slot 7",
    "  Double check Core/Fabric Clock",
    "    \\I_DELAY \\i_delay port \\CLK_IN",
    "      Good. Found clocking",
    "    \\I_SERDES \\i_serdes port \\CLK_IN",
    "      Good. Found clocking",
    "    \\O_DELAY \\o_delay port \\CLK_IN",
    "      Good. Found clocking",
    "    \\O_SERDES \\o_serdes port \\CLK_IN",
    "      Good. Found clocking",
    "    \\O_DDR \\o_ddr port \\C",
    "      Good. Found clocking",
    "    \\O_DDR \\o_ddr_osc port \\C",
    "      Good. Found clocking",
    "  Summary",
    "        |------------------------------------------------------------------------------------------------------|",
    "        |                    ***********************************************************                       |",
    "    IN  |               clk0 * I_BUF |-> CLK_BUF                                       *                       |",
    "    IN  |               clk1 * I_BUF |-> CLK_BUF |-> PLL                               *                       |",
    "    IN  |               clk2 * I_BUF |-> CLK_BUF                                       *                       |",
    "    IN  |                din * I_BUF |-> I_DELAY                                       *                       |",
    "    IN  |           din_clk2 * I_BUF                                                   *                       |",
    "    IN  |         din_serdes * I_BUF |-> I_SERDES                                      *                       |",
    "    IN  | din_serdes_clk_out * I_BUF                                                   *                       |",
    "    IN  |         dma_req[0] * I_BUF                                                   *                       |",
    "    IN  |         dma_req[1] * I_BUF                                                   *                       |",
    "    IN  |         dma_req[2] * I_BUF                                                   *                       |",
    "    IN  |         dma_req[3] * I_BUF                                                   *                       |",
    "    IN  |          dma_rst_n * I_BUF                                                   *                       |",
    "    IN  |             enable * I_BUF                                                   *                       |",
    "    IN  |              reset * I_BUF                                                   *                       |",
    "    OUT |                    *                                 O_SERDES_CLK |-> O_BUFT * clk_out               |",
    "    OUT |                    *                                                  O_BUFT * delay_tap[0]          |",
    "    OUT |                    *                                                  O_BUFT * delay_tap[1]          |",
    "    OUT |                    *                                                  O_BUFT * delay_tap[2]          |",
    "    OUT |                    *                                                  O_BUFT * delay_tap[3]          |",
    "    OUT |                    *                                                  O_BUFT * delay_tap[4]          |",
    "    OUT |                    *                                                  O_BUFT * delay_tap[5]          |",
    "    OUT |                    *                                                  O_BUFT * dma_ack[0]            |",
    "    OUT |                    *                                                  O_BUFT * dma_ack[1]            |",
    "    OUT |                    *                                                  O_BUFT * dma_ack[2]            |",
    "    OUT |                    *                                                  O_BUFT * dma_ack[3]            |",
    "    OUT |                    *                                      O_DELAY |-> O_BUFT * dout                  |",
    "    OUT |                    *                                                  O_BUFT * dout_clk2             |",
    "    OUT |                    *                                     O_SERDES |-> O_BUFT * dout_serdes           |",
    "    OUT |                    *                                                  O_BUFT * dout_serdes_clk_out   |",
    "    IN  |       BOOT_CLOCK#0 * BOOT_CLOCK |-> PLL                                      *                       |",
    "    IN  |            dma_clk * I_BUF |-> CLK_BUF                                       *                       |",
    "    IN  |        din_n+din_p * I_BUF_DS |-> I_DDR                                      *                       |",
    "    OUT |                    *                                     O_DDR |-> O_BUFT_DS * dout_n+dout_p         |",
    "    OUT |                    *                                     O_DDR |-> O_BUFT_DS * dout_osc_n+dout_osc_p |",
    "    IN  |    FABRIC_CLKBUF#0 * FCLK_BUF                                                *                       |",
    "        |                    ***********************************************************                       |",
    "        |------------------------------------------------------------------------------------------------------|",
    "  Final checking is good",
    "  Assign location HR_1_CC_18_9P (and properties) to Port clk0",
    "  Assign location HP_1_CC_18_9P (and properties) to Port clk1",
    "  Assign location HP_1_0_0P (and properties) to Port reset",
    "  Assign location HP_1_20_10P (and properties) to Port din",
    "  Assign location HP_1_4_2P (and properties) to Port din_p",
    "  Assign location HP_1_5_2N (and properties) to Port din_n",
    "  Assign location HP_2_20_10P (and properties) to Port dout",
    "  Assign location HP_1_8_4P (and properties) to Port dout_p",
    "  Assign location HP_1_9_4N (and properties) to Port dout_n",
    "  Assign location HP_2_22_11P (and properties) to Port dout_osc_p",
    "  Assign location HP_2_23_11N (and properties) to Port dout_osc_n",
    "  Assign location HR_5_CC_18_9P (and properties) to Port clk2",
    "  Assign location HR_5_0_0P (and properties) to Port din_clk2",
    "  Assign location HR_5_1_0N (and properties) to Port dout_clk2",
    "  Assign location HR_2_0_0P (and properties) to Port din_serdes",
    "  Assign location HR_2_2_1P (and properties) to Port dout_serdes",
    "  Assign location HR_2_6_3P (and properties) to Port din_serdes_clk_out",
    "  Assign location HR_2_7_3N (and properties) to Port dout_serdes_clk_out",
    "  Assign location HR_2_4_2P (and properties) to Port clk_out",
    "  Assign location HR_2_20_10P (and properties) to Port delay_tap[0]",
    "  Assign location HR_2_22_11P (and properties) to Port delay_tap[1]",
    "  Assign location HR_2_24_12P (and properties) to Port delay_tap[2]",
    "  Assign location HR_2_26_13P (and properties) to Port delay_tap[3]",
    "  Assign location HR_2_28_14P (and properties) to Port delay_tap[4]",
    "  Assign location HR_2_30_15P (and properties) to Port delay_tap[5]",
    "  Assign location HR_5_20_10P (and properties) to Port dma_req[0]",
    "  Assign location HR_5_21_10N (and properties) to Port dma_req[1]",
    "  Assign location HR_5_22_11P (and properties) to Port dma_req[2]",
    "  Assign location HR_5_23_11N (and properties) to Port dma_req[3]",
    "  Assign location HR_5_24_12P (and properties) to Port dma_ack[0]",
    "  Assign location HR_5_25_12N (and properties) to Port dma_ack[1]",
    "  Assign location HR_5_26_13P (and properties) to Port dma_ack[2]",
    "  Assign location HR_5_27_13N (and properties) to Port dma_ack[3]",
    "  Assign location HR_5_28_14P (and properties) to Port dma_clk",
    "  Assign location HR_5_29_14N (and properties) to Port dma_rst_n",
    "  Cross-check instances vs wrapped-instances",
    "  Finalize instance location",
    "  Generate SDC",
    "    Determine fabric clock",
    "    Determine data pin mode and location",
    "      Pin object=clk0, location: HR_1_CC_18_9P",
    "        Data signal from object clk0",
    "          Skip reason: Clock data from module I_BUF object clk0 port O does not need to route to fabric",
    "      Pin object=clk1, location: HP_1_CC_18_9P",
    "        Data signal from object clk1",
    "          Skip reason: Object clk1 is primitive \\PLL but data signal is not defined",
    "      Pin object=clk2, location: HR_5_CC_18_9P",
    "        Data signal from object clk2",
    "          Skip reason: Clock data from module I_BUF object clk2 port O does not need to route to fabric",
    "      Pin object=din, location: HP_1_20_10P",
    "        Data signal from object din",
    "          Module=I_DELAY Linked-object=din Port=O Net=din_delay",
    "      Pin object=din_clk2, location: HR_5_0_0P",
    "        Data signal from object din_clk2",
    "          Module=I_BUF Linked-object=din_clk2 Port=O Net=$ibuf_din_clk2",
    "      Pin object=din_serdes, location: HR_2_0_0P",
    "        Data signal from object din_serdes",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[0]",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[1]",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[2]",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[3]",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[4]",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[5]",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[6]",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[7]",
    "      Pin object=din_serdes_clk_out, location: HR_2_6_3P",
    "        Data signal from object din_serdes_clk_out",
    "          Module=I_BUF Linked-object=din_serdes_clk_out Port=O Net=$ibuf_din_serdes_clk_out",
    "      Pin object=dma_req[0], location: HR_5_20_10P",
    "        Data signal from object dma_req[0]",
    "          Module=I_BUF Linked-object=dma_req[0] Port=O Net=$ibuf_dma_req[0]",
    "      Pin object=dma_req[1], location: HR_5_21_10N",
    "        Data signal from object dma_req[1]",
    "          Module=I_BUF Linked-object=dma_req[1] Port=O Net=$ibuf_dma_req[1]",
    "      Pin object=dma_req[2], location: HR_5_22_11P",
    "        Data signal from object dma_req[2]",
    "          Module=I_BUF Linked-object=dma_req[2] Port=O Net=$ibuf_dma_req[2]",
    "      Pin object=dma_req[3], location: HR_5_23_11N",
    "        Data signal from object dma_req[3]",
    "          Module=I_BUF Linked-object=dma_req[3] Port=O Net=$ibuf_dma_req[3]",
    "      Pin object=dma_rst_n, location: HR_5_29_14N",
    "        Data signal from object dma_rst_n",
    "          Module=I_BUF Linked-object=dma_rst_n Port=O Net=$ibuf_dma_rst_n",
    "      Pin object=enable, location: ",
    "        Pin location is not assigned",
    "      Pin object=reset, location: HP_1_0_0P",
    "        Data signal from object reset",
    "          Module=I_BUF Linked-object=reset Port=O Net=$ibuf_reset",
    "      Pin object=clk_out, location: HR_2_4_2P",
    "        Data signal from object clk_out",
    "          Skip reason: Object clk_out is primitive \\O_SERDES_CLK but data signal is not defined",
    "      Pin object=delay_tap[0], location: HR_2_20_10P",
    "        Data signal from object delay_tap[0]",
    "          Module=O_BUFT Linked-object=delay_tap[0] Port=I Net=$f2g_tx_out_$obuf_delay_tap[0]",
    "      Pin object=delay_tap[1], location: HR_2_22_11P",
    "        Data signal from object delay_tap[1]",
    "          Module=O_BUFT Linked-object=delay_tap[1] Port=I Net=$f2g_tx_out_$obuf_delay_tap[1]",
    "      Pin object=delay_tap[2], location: HR_2_24_12P",
    "        Data signal from object delay_tap[2]",
    "          Module=O_BUFT Linked-object=delay_tap[2] Port=I Net=$f2g_tx_out_$obuf_delay_tap[2]",
    "      Pin object=delay_tap[3], location: HR_2_26_13P",
    "        Data signal from object delay_tap[3]",
    "          Module=O_BUFT Linked-object=delay_tap[3] Port=I Net=$f2g_tx_out_$obuf_delay_tap[3]",
    "      Pin object=delay_tap[4], location: HR_2_28_14P",
    "        Data signal from object delay_tap[4]",
    "          Module=O_BUFT Linked-object=delay_tap[4] Port=I Net=$f2g_tx_out_$obuf_delay_tap[4]",
    "      Pin object=delay_tap[5], location: HR_2_30_15P",
    "        Data signal from object delay_tap[5]",
    "          Module=O_BUFT Linked-object=delay_tap[5] Port=I Net=$f2g_tx_out_$obuf_delay_tap[5]",
    "      Pin object=dma_ack[0], location: HR_5_24_12P",
    "        Data signal from object dma_ack[0]",
    "          Module=O_BUFT Linked-object=dma_ack[0] Port=I Net=$f2g_tx_out_$obuf_dma_ack[0]",
    "      Pin object=dma_ack[1], location: HR_5_25_12N",
    "        Data signal from object dma_ack[1]",
    "          Module=O_BUFT Linked-object=dma_ack[1] Port=I Net=$f2g_tx_out_$obuf_dma_ack[1]",
    "      Pin object=dma_ack[2], location: HR_5_26_13P",
    "        Data signal from object dma_ack[2]",
    "          Module=O_BUFT Linked-object=dma_ack[2] Port=I Net=$f2g_tx_out_$obuf_dma_ack[2]",
    "      Pin object=dma_ack[3], location: HR_5_27_13N",
    "        Data signal from object dma_ack[3]",
    "          Module=O_BUFT Linked-object=dma_ack[3] Port=I Net=$f2g_tx_out_$obuf_dma_ack[3]",
    "      Pin object=dout, location: HP_2_20_10P",
    "        Data signal from object dout",
    "          Module=O_DELAY Linked-object=dout Port=I Net=$f2g_tx_out_dout_pre_delay",
    "      Pin object=dout_clk2, location: HR_5_1_0N",
    "        Data signal from object dout_clk2",
    "          Module=O_BUFT Linked-object=dout_clk2 Port=I Net=$f2g_tx_out_$obuf_dout_clk2",
    "      Pin object=dout_serdes, location: HR_2_2_1P",
    "        Data signal from object dout_serdes",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$f2g_tx_out_serdes_data[0]",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$f2g_tx_out_serdes_data[1]",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$f2g_tx_out_serdes_data[2]",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$f2g_tx_out_serdes_data[3]",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$f2g_tx_out_serdes_data[4]",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$f2g_tx_out_serdes_data[5]",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$f2g_tx_out_serdes_data[6]",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$f2g_tx_out_serdes_data[7]",
    "      Pin object=dout_serdes_clk_out, location: HR_2_7_3N",
    "        Data signal from object dout_serdes_clk_out",
    "          Module=O_BUFT Linked-object=dout_serdes_clk_out Port=I Net=$f2g_tx_out_$obuf_dout_serdes_clk_out",
    "      Pin object=dma_clk, location: HR_5_28_14P",
    "        Data signal from object dma_clk",
    "          Skip reason: Clock data from module I_BUF object dma_clk port O does not need to route to fabric",
    "      Pin object=din_n, location: HP_1_5_2N",
    "        Skip this because 'This is secondary pin. But IO bitstream generation will still make sure it is used in pair. Otherwise the IO bitstream will be invalid'",
    "      Pin object=din_p, location: HP_1_4_2P",
    "        Data signal from object din_p",
    "          Module=I_DDR Linked-object=din_n+din_p Port=Q Net=o_ddr_d[0]",
    "          Module=I_DDR Linked-object=din_n+din_p Port=Q Net=o_ddr_d[1]",
    "      Pin object=dout_n, location: HP_1_9_4N",
    "        Skip this because 'This is secondary pin. But IO bitstream generation will still make sure it is used in pair. Otherwise the IO bitstream will be invalid'",
    "      Pin object=dout_p, location: HP_1_8_4P",
    "        Data signal from object dout_p",
    "          Module=O_DDR Linked-object=dout_n+dout_p Port=D Net=$f2g_tx_out_o_ddr_d[0]",
    "          Module=O_DDR Linked-object=dout_n+dout_p Port=D Net=$f2g_tx_out_o_ddr_d[1]",
    "      Pin object=dout_osc_n, location: HP_2_23_11N",
    "        Skip this because 'This is secondary pin. But IO bitstream generation will still make sure it is used in pair. Otherwise the IO bitstream will be invalid'",
    "      Pin object=dout_osc_p, location: HP_2_22_11P",
    "        Data signal from object dout_osc_p",
    "          Module=O_DDR Linked-object=dout_osc_n+dout_osc_p Port=D Net=$f2g_tx_out_o_ddr_d[0]_2",
    "          Module=O_DDR Linked-object=dout_osc_n+dout_osc_p Port=D Net=$f2g_tx_out_o_ddr_d[1]_2",
    "    Determine internal control signals",
    "      Group signals by location",
    "        Process output fabric signal f2g_in_en",
    "          Look for primitive \\I_SERDES port \\EN",
    "            Instance i_serdes location HR_2_0_0P",
    "              Effective assigned location: HR_2_0_0P",
    "                [0] $auto_547 - prioritized",
    "          Look for primitive \\I_DDR port \\E",
    "            Instance i_ddr location HP_1_4_2P",
    "              Effective assigned location: HP_1_4_2P",
    "                [0] $ofab_$ibuf_enable_4 - prioritized",
    "          Look for primitive \\O_SERDES port \\OE_IN",
    "            Instance o_serdes location HR_2_2_1P",
    "              Effective assigned location: HR_2_2_1P",
    "                [0] $auto_555 - prioritized",
    "          Look for primitive \\I_BUF port \\EN",
    "            Instance $ibuf$top.$ibuf_clk0 location HR_1_CC_18_9P",
    "              Effective assigned location: HR_1_CC_18_9P",
    "                [0] $auto_513 - prioritized",
    "            Instance $ibuf$top.$ibuf_clk1 location HP_1_CC_18_9P",
    "              Effective assigned location: HP_1_CC_18_9P",
    "                [0] $auto_514 - prioritized",
    "            Instance $ibuf$top.$ibuf_clk2 location HR_5_CC_18_9P",
    "              Effective assigned location: HR_5_CC_18_9P",
    "                [0] $auto_515 - prioritized",
    "            Instance $ibuf$top.$ibuf_din location HP_1_20_10P",
    "              Effective assigned location: HP_1_20_10P",
    "                [0] $auto_516 - prioritized",
    "            Instance $ibuf$top.$ibuf_din_clk2 location HR_5_0_0P",
    "              Effective assigned location: HR_5_0_0P",
    "                [0] $auto_517 - prioritized",
    "            Instance $ibuf$top.$ibuf_din_serdes location HR_2_0_0P",
    "              Effective assigned location: HR_2_0_0P",
    "                Skip: [0] $auto_518 - conflict with primitive i_serdes port EN (net: $auto_547)",
    "            Instance $ibuf$top.$ibuf_din_serdes_clk_out location HR_2_6_3P",
    "              Effective assigned location: HR_2_6_3P",
    "                [0] $auto_519 - prioritized",
    "            Instance $ibuf$top.$ibuf_dma_req location HR_5_20_10P",
    "              Effective assigned location: HR_5_20_10P",
    "                [0] $auto_520 - prioritized",
    "            Instance $ibuf$top.$ibuf_dma_req_1 location HR_5_21_10N",
    "              Effective assigned location: HR_5_21_10N",
    "                [0] $auto_521 - prioritized",
    "            Instance $ibuf$top.$ibuf_dma_req_2 location HR_5_22_11P",
    "              Effective assigned location: HR_5_22_11P",
    "                [0] $auto_522 - prioritized",
    "            Instance $ibuf$top.$ibuf_dma_req_3 location HR_5_23_11N",
    "              Effective assigned location: HR_5_23_11N",
    "                [0] $auto_523 - prioritized",
    "            Instance $ibuf$top.$ibuf_dma_rst_n location HR_5_29_14N",
    "              Effective assigned location: HR_5_29_14N",
    "                [0] $auto_524 - prioritized",
    "            Instance $ibuf$top.$ibuf_enable location ",
    "              Skip: Location is not assigned",
    "            Instance $ibuf$top.$ibuf_reset location HP_1_0_0P",
    "              Effective assigned location: HP_1_0_0P",
    "                [0] $auto_526 - prioritized",
    "            Instance i_buf_clk location HR_5_28_14P",
    "              Effective assigned location: HR_5_28_14P",
    "                Skip: User design does not utilize linked-object dma_clk wrapped-instance port EN",
    "          Look for primitive \\I_BUF_DS port \\EN",
    "            Instance i_buf_ds location HP_1_4_2P",
    "              Effective assigned location: HP_1_4_2P",
    "                Skip: [0] $auto_542 - conflict with primitive i_ddr port E (net: $ofab_$ibuf_enable_4)",
    "        Process output fabric signal f2g_tx_oe",
    "          Look for primitive \\O_DDR port \\E",
    "            Instance o_ddr location HP_1_8_4P",
    "              Effective assigned location: HP_1_8_4P",
    "                [0] $ofab_$ibuf_enable - prioritized",
    "            Instance o_ddr_osc location HP_2_22_11P",
    "              Effective assigned location: HP_2_22_11P",
    "                [0] $ofab_$ibuf_enable_2 - prioritized",
    "          Look for primitive \\O_BUFT port \\T",
    "            Instance $obuf$top.$obuf_clk_out location HR_2_4_2P",
    "              Effective assigned location: HR_2_4_2P",
    "                [0] $auto_527 - prioritized",
    "            Instance $obuf$top.$obuf_delay_tap location HR_2_20_10P",
    "              Effective assigned location: HR_2_20_10P",
    "                [0] $auto_528 - prioritized",
    "            Instance $obuf$top.$obuf_delay_tap_1 location HR_2_22_11P",
    "              Effective assigned location: HR_2_22_11P",
    "                [0] $auto_529 - prioritized",
    "            Instance $obuf$top.$obuf_delay_tap_2 location HR_2_24_12P",
    "              Effective assigned location: HR_2_24_12P",
    "                [0] $auto_530 - prioritized",
    "            Instance $obuf$top.$obuf_delay_tap_3 location HR_2_26_13P",
    "              Effective assigned location: HR_2_26_13P",
    "                [0] $auto_531 - prioritized",
    "            Instance $obuf$top.$obuf_delay_tap_4 location HR_2_28_14P",
    "              Effective assigned location: HR_2_28_14P",
    "                [0] $auto_532 - prioritized",
    "            Instance $obuf$top.$obuf_delay_tap_5 location HR_2_30_15P",
    "              Effective assigned location: HR_2_30_15P",
    "                [0] $auto_533 - prioritized",
    "            Instance $obuf$top.$obuf_dma_ack location HR_5_24_12P",
    "              Effective assigned location: HR_5_24_12P",
    "                [0] $auto_534 - prioritized",
    "            Instance $obuf$top.$obuf_dma_ack_1 location HR_5_25_12N",
    "              Effective assigned location: HR_5_25_12N",
    "                [0] $auto_535 - prioritized",
    "            Instance $obuf$top.$obuf_dma_ack_2 location HR_5_26_13P",
    "              Effective assigned location: HR_5_26_13P",
    "                [0] $auto_536 - prioritized",
    "            Instance $obuf$top.$obuf_dma_ack_3 location HR_5_27_13N",
    "              Effective assigned location: HR_5_27_13N",
    "                [0] $auto_537 - prioritized",
    "            Instance $obuf$top.$obuf_dout location HP_2_20_10P",
    "              Effective assigned location: HP_2_20_10P",
    "                [0] $auto_538 - prioritized",
    "            Instance $obuf$top.$obuf_dout_clk2 location HR_5_1_0N",
    "              Effective assigned location: HR_5_1_0N",
    "                [0] $auto_539 - prioritized",
    "            Instance $obuf$top.$obuf_dout_serdes location HR_2_2_1P",
    "              Effective assigned location: HR_2_2_1P",
    "                [0] $auto_540 - prioritized",
    "            Instance $obuf$top.$obuf_dout_serdes_clk_out location HR_2_7_3N",
    "              Effective assigned location: HR_2_7_3N",
    "                [0] $auto_541 - prioritized",
    "          Look for primitive \\O_BUFT_DS port \\T",
    "            Instance o_buf_ds location HP_1_8_4P",
    "              Effective assigned location: HP_1_8_4P",
    "                Skip: [0] $auto_549 - conflict with primitive o_ddr port E (net: $ofab_$ibuf_enable)",
    "            Instance o_buf_ds_osc location HP_2_22_11P",
    "              Effective assigned location: HP_2_22_11P",
    "                Skip: [0] $auto_550 - conflict with primitive o_ddr_osc port E (net: $ofab_$ibuf_enable_2)",
    "        Process output fabric signal f2g_trx_dly_ld",
    "          Look for primitive \\I_DELAY port \\DLY_LOAD",
    "            Instance i_delay location HP_1_20_10P",
    "              Effective assigned location: HP_1_20_10P",
    "                [0] $auto_545 - prioritized",
    "          Look for primitive \\O_DELAY port \\DLY_LOAD",
    "            Instance o_delay location HP_2_20_10P",
    "              Effective assigned location: HP_2_20_10P",
    "                [0] $auto_553 - prioritized",
    "        Process output fabric signal f2g_trx_dly_adj",
    "          Look for primitive \\I_DELAY port \\DLY_ADJ",
    "            Instance i_delay location HP_1_20_10P",
    "              Effective assigned location: HP_1_20_10P",
    "                [0] $auto_543 - prioritized",
    "          Look for primitive \\O_DELAY port \\DLY_ADJ",
    "            Instance o_delay location HP_2_20_10P",
    "              Effective assigned location: HP_2_20_10P",
    "                [0] $auto_551 - prioritized",
    "        Process output fabric signal f2g_trx_dly_inc",
    "          Look for primitive \\I_DELAY port \\DLY_INCDEC",
    "            Instance i_delay location HP_1_20_10P",
    "              Effective assigned location: HP_1_20_10P",
    "                [0] $auto_544 - prioritized",
    "          Look for primitive \\O_DELAY port \\DLY_INCDEC",
    "            Instance o_delay location HP_2_20_10P",
    "              Effective assigned location: HP_2_20_10P",
    "                [0] $auto_552 - prioritized",
    "        Process input fabric signal g2f_trx_dly_tap",
    "          Look for primitive \\I_DELAY port \\DLY_TAP_VALUE",
    "            Instance i_delay location HP_1_20_10P",
    "              Effective assigned location: HP_1_20_10P",
    "                [0] $ifab_$obuf_delay_tap[0] - prioritized",
    "                [1] $ifab_$obuf_delay_tap[1] - prioritized",
    "                [2] $ifab_$obuf_delay_tap[2] - prioritized",
    "                [3] $ifab_$obuf_delay_tap[3] - prioritized",
    "                [4] $ifab_$obuf_delay_tap[4] - prioritized",
    "                [5] $ifab_$obuf_delay_tap[5] - prioritized",
    "          Look for primitive \\O_DELAY port \\DLY_TAP_VALUE",
    "            Instance o_delay location HP_2_20_10P",
    "              Effective assigned location: HP_2_20_10P",
    "                Skip: User design does not utilize linked-object dout wrapped-instance port DLY_TAP_VALUE",
    "        Process output fabric signal f2g_trx_reset_n",
    "          Look for primitive \\I_SERDES port \\RST",
    "            Instance i_serdes location HR_2_0_0P",
    "              Effective assigned location: HR_2_0_0P",
    "                [0] $auto_548 - prioritized",
    "          Look for primitive \\O_SERDES port \\RST",
    "            Instance o_serdes location HR_2_2_1P",
    "              Effective assigned location: HR_2_2_1P",
    "                [0] $auto_556 - prioritized",
    "          Look for primitive \\I_DDR port \\R",
    "            Instance i_ddr location HP_1_4_2P",
    "              Effective assigned location: HP_1_4_2P",
    "                [0] $f2g_trx_reset_n_$ibuf_reset_4 - prioritized",
    "          Look for primitive \\O_DDR port \\R",
    "            Instance o_ddr location HP_1_8_4P",
    "              Effective assigned location: HP_1_8_4P",
    "                [0] $f2g_trx_reset_n_$ibuf_reset - prioritized",
    "            Instance o_ddr_osc location HP_2_22_11P",
    "              Effective assigned location: HP_2_22_11P",
    "                [0] $f2g_trx_reset_n_$ibuf_reset_2 - prioritized",
    "        Process input fabric signal g2f_rx_dvalid",
    "          Look for primitive \\I_SERDES port \\DATA_VALID",
    "            Instance i_serdes location HR_2_0_0P",
    "              Effective assigned location: HR_2_0_0P",
    "                Skip: User design does not utilize linked-object din_serdes wrapped-instance port DATA_VALID",
    "        Process output fabric signal f2g_rx_bitslip_adj",
    "          Look for primitive \\I_SERDES port \\BITSLIP_ADJ",
    "            Instance i_serdes location HR_2_0_0P",
    "              Effective assigned location: HR_2_0_0P",
    "                [0] $auto_546 - prioritized",
    "        Process input fabric signal g2f_rx_dpa_lock",
    "          Look for primitive \\I_SERDES port \\DPA_LOCK",
    "            Instance i_serdes location HR_2_0_0P",
    "              Effective assigned location: HR_2_0_0P",
    "                Skip: User design does not utilize linked-object din_serdes wrapped-instance port DPA_LOCK",
    "        Process input fabric signal g2f_rx_dpa_error",
    "          Look for primitive \\I_SERDES port \\DPA_ERROR",
    "            Instance i_serdes location HR_2_0_0P",
    "              Effective assigned location: HR_2_0_0P",
    "                Skip: User design does not utilize linked-object din_serdes wrapped-instance port DPA_ERROR",
    "        Process output fabric signal f2g_tx_dvalid",
    "          Look for primitive \\O_SERDES port \\DATA_VALID",
    "            Instance o_serdes location HR_2_2_1P",
    "              Effective assigned location: HR_2_2_1P",
    "                [0] $auto_554 - prioritized",
    "        Process output fabric signal f2g_tx_clk_en",
    "          Look for primitive \\O_SERDES_CLK port \\CLK_EN",
    "            Instance o_serdes_clk location HR_2_4_2P",
    "              Effective assigned location: HR_2_4_2P",
    "                [0] $auto_557 - prioritized",
    "      Write out SDC",
    "        Module=I_BUF LinkedObject=clk0 Location=HR_1_CC_18_9P Port=EN Signal=in:f2g_in_en_A",
    "        Module=I_BUF LinkedObject=clk1 Location=HP_1_CC_18_9P Port=EN Signal=in:f2g_in_en_A",
    "        Module=I_BUF LinkedObject=clk2 Location=HR_5_CC_18_9P Port=EN Signal=in:f2g_in_en_A",
    "        Module=I_BUF LinkedObject=din Location=HP_1_20_10P Port=EN Signal=in:f2g_in_en_A",
    "        Module=I_DELAY LinkedObject=din Location=HP_1_20_10P Port=DLY_ADJ Signal=in:f2g_trx_dly_adj",
    "        Module=I_DELAY LinkedObject=din Location=HP_1_20_10P Port=DLY_INCDEC Signal=in:f2g_trx_dly_inc",
    "        Module=I_DELAY LinkedObject=din Location=HP_1_20_10P Port=DLY_LOAD Signal=in:f2g_trx_dly_ld",
    "        Module=I_DELAY LinkedObject=din Location=HP_1_20_10P Port=DLY_TAP_VALUE Signal=out:g2f_trx_dly_tap",
    "        Module=I_BUF LinkedObject=din_clk2 Location=HR_5_0_0P Port=EN Signal=in:f2g_in_en_A",
    "        Module=I_BUF LinkedObject=din_serdes Location=HR_2_0_0P Port=EN Signal=in:f2g_in_en_A",
    "          Skip: Accpetable-conflict with primitive i_serdes port EN",
    "        Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=BITSLIP_ADJ Signal=in:f2g_rx_bitslip_adj",
    "        Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=DATA_VALID Signal=out:g2f_rx_dvalid_A",
    "          Skip: User design does not utilize linked-object din_serdes wrapped-instance port DATA_VALID",
    "        Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=DPA_ERROR Signal=out:g2f_rx_dpa_error",
    "          Skip: User design does not utilize linked-object din_serdes wrapped-instance port DPA_ERROR",
    "        Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=DPA_LOCK Signal=out:g2f_rx_dpa_lock",
    "          Skip: User design does not utilize linked-object din_serdes wrapped-instance port DPA_LOCK",
    "        Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=EN Signal=in:f2g_in_en_A",
    "        Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=RST Signal=in:f2g_trx_reset_n_A",
    "        Module=I_BUF LinkedObject=din_serdes_clk_out Location=HR_2_6_3P Port=EN Signal=in:f2g_in_en_A",
    "        Module=I_BUF LinkedObject=dma_req[0] Location=HR_5_20_10P Port=EN Signal=in:f2g_in_en_A",
    "        Module=I_BUF LinkedObject=dma_req[1] Location=HR_5_21_10N Port=EN Signal=in:f2g_in_en_B",
    "        Module=I_BUF LinkedObject=dma_req[2] Location=HR_5_22_11P Port=EN Signal=in:f2g_in_en_A",
    "        Module=I_BUF LinkedObject=dma_req[3] Location=HR_5_23_11N Port=EN Signal=in:f2g_in_en_B",
    "        Module=I_BUF LinkedObject=dma_rst_n Location=HR_5_29_14N Port=EN Signal=in:f2g_in_en_B",
    "        Module=I_BUF LinkedObject=enable Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "          Skip: Location is not assigned",
    "        Module=I_BUF LinkedObject=reset Location=HP_1_0_0P Port=EN Signal=in:f2g_in_en_A",
    "        Module=O_BUFT LinkedObject=clk_out Location=HR_2_4_2P Port=T Signal=in:f2g_tx_oe_A",
    "        Module=O_SERDES_CLK LinkedObject=clk_out Location=HR_2_4_2P Port=CLK_EN Signal=in:f2g_tx_clk_en_A",
    "        Module=O_BUFT LinkedObject=delay_tap[0] Location=HR_2_20_10P Port=T Signal=in:f2g_tx_oe_A",
    "        Module=O_BUFT LinkedObject=delay_tap[1] Location=HR_2_22_11P Port=T Signal=in:f2g_tx_oe_A",
    "        Module=O_BUFT LinkedObject=delay_tap[2] Location=HR_2_24_12P Port=T Signal=in:f2g_tx_oe_A",
    "        Module=O_BUFT LinkedObject=delay_tap[3] Location=HR_2_26_13P Port=T Signal=in:f2g_tx_oe_A",
    "        Module=O_BUFT LinkedObject=delay_tap[4] Location=HR_2_28_14P Port=T Signal=in:f2g_tx_oe_A",
    "        Module=O_BUFT LinkedObject=delay_tap[5] Location=HR_2_30_15P Port=T Signal=in:f2g_tx_oe_A",
    "        Module=O_BUFT LinkedObject=dma_ack[0] Location=HR_5_24_12P Port=T Signal=in:f2g_tx_oe_A",
    "        Module=O_BUFT LinkedObject=dma_ack[1] Location=HR_5_25_12N Port=T Signal=in:f2g_tx_oe_B",
    "        Module=O_BUFT LinkedObject=dma_ack[2] Location=HR_5_26_13P Port=T Signal=in:f2g_tx_oe_A",
    "        Module=O_BUFT LinkedObject=dma_ack[3] Location=HR_5_27_13N Port=T Signal=in:f2g_tx_oe_B",
    "        Module=O_BUFT LinkedObject=dout Location=HP_2_20_10P Port=T Signal=in:f2g_tx_oe_A",
    "        Module=O_DELAY LinkedObject=dout Location=HP_2_20_10P Port=DLY_ADJ Signal=in:f2g_trx_dly_adj",
    "        Module=O_DELAY LinkedObject=dout Location=HP_2_20_10P Port=DLY_INCDEC Signal=in:f2g_trx_dly_inc",
    "        Module=O_DELAY LinkedObject=dout Location=HP_2_20_10P Port=DLY_LOAD Signal=in:f2g_trx_dly_ld",
    "        Module=O_DELAY LinkedObject=dout Location=HP_2_20_10P Port=DLY_TAP_VALUE Signal=out:g2f_trx_dly_tap",
    "          Skip: User design does not utilize linked-object dout wrapped-instance port DLY_TAP_VALUE",
    "        Module=O_BUFT LinkedObject=dout_clk2 Location=HR_5_1_0N Port=T Signal=in:f2g_tx_oe_B",
    "        Module=O_BUFT LinkedObject=dout_serdes Location=HR_2_2_1P Port=T Signal=in:f2g_tx_oe_A",
    "        Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=DATA_VALID Signal=in:f2g_tx_dvalid_A",
    "        Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=OE_IN Signal=in:f2g_in_en_A",
    "        Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=RST Signal=in:f2g_trx_reset_n_A",
    "        Module=O_BUFT LinkedObject=dout_serdes_clk_out Location=HR_2_7_3N Port=T Signal=in:f2g_tx_oe_B",
    "        Module=I_BUF LinkedObject=dma_clk Location=HR_5_28_14P Port=EN Signal=in:f2g_in_en_A",
    "          Skip: User design does not utilize linked-object dma_clk wrapped-instance port EN",
    "        Module=I_BUF_DS LinkedObject=din_n+din_p Location=HP_1_4_2P Port=EN Signal=in:f2g_in_en_A",
    "          Skip: Accpetable-conflict with primitive i_ddr port E",
    "        Module=I_DDR LinkedObject=din_n+din_p Location=HP_1_4_2P Port=E Signal=in:f2g_in_en_A",
    "        Module=I_DDR LinkedObject=din_n+din_p Location=HP_1_4_2P Port=R Signal=in:f2g_trx_reset_n_A",
    "        Module=O_BUFT_DS LinkedObject=dout_n+dout_p Location=HP_1_8_4P Port=T Signal=in:f2g_tx_oe_A",
    "          Skip: Accpetable-conflict with primitive o_ddr port E",
    "        Module=O_DDR LinkedObject=dout_n+dout_p Location=HP_1_8_4P Port=E Signal=in:f2g_tx_oe_A",
    "        Module=O_DDR LinkedObject=dout_n+dout_p Location=HP_1_8_4P Port=R Signal=in:f2g_trx_reset_n_A",
    "        Module=O_BUFT_DS LinkedObject=dout_osc_n+dout_osc_p Location=HP_2_22_11P Port=T Signal=in:f2g_tx_oe_A",
    "          Skip: Accpetable-conflict with primitive o_ddr_osc port E",
    "        Module=O_DDR LinkedObject=dout_osc_n+dout_osc_p Location=HP_2_22_11P Port=E Signal=in:f2g_tx_oe_A",
    "        Module=O_DDR LinkedObject=dout_osc_n+dout_osc_p Location=HP_2_22_11P Port=R Signal=in:f2g_trx_reset_n_A",
    "    Determine gearbox core clock",
    "    Determine SOC mapping signals",
    "      Module: SOC_FPGA_INTF_DMA ($auto_569.dma)",
    "    Determine SOC clock",
    "End of IO Analysis"
  ],
  "instances": [
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_clk0",
      "location_object": "clk0",
      "location": "HR_1_CC_18_9P",
      "linked_object": "clk0",
      "linked_objects": {
        "clk0": {
          "location": "HR_1_CC_18_9P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "clk0",
        "O": "$ibuf_clk0"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "CLK_BUF"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "CLK_BUF",
      "name": "$clkbuf$top.$ibuf_clk0",
      "location_object": "clk0",
      "location": "HR_1_CC_18_9P",
      "linked_object": "clk0",
      "linked_objects": {
        "clk0": {
          "location": "HR_1_CC_18_9P",
          "properties": {
            "ROUTE_TO_FABRIC_CLK": "0"
          }
        }
      },
      "connectivity": {
        "I": "$ibuf_clk0",
        "O": "$clk_buf_$ibuf_clk0"
      },
      "parameters": {
        "ROUTE_TO_FABRIC_CLK": "0"
      },
      "flags": [
        "CLK_BUF"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
        "O": [
          "i_delay"
        ]
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_clk1",
      "location_object": "clk1",
      "location": "HP_1_CC_18_9P",
      "linked_object": "clk1",
      "linked_objects": {
        "clk1": {
          "location": "HP_1_CC_18_9P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "clk1",
        "O": "$ibuf_clk1"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "CLK_BUF"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "CLK_BUF",
      "name": "clk_buf",
      "location_object": "clk1",
      "location": "HP_1_CC_18_9P",
      "linked_object": "clk1",
      "linked_objects": {
        "clk1": {
          "location": "HP_1_CC_18_9P",
          "properties": {
            "ROUTE_TO_FABRIC_CLK": "1"
          }
        }
      },
      "connectivity": {
        "I": "$ibuf_clk1",
        "O": "clk1_buf"
      },
      "parameters": {
        "ROUTE_TO_FABRIC_CLK": "1"
      },
      "flags": [
        "CLK_BUF"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
        "PLL"
      ],
      "route_clock_to": {
        "O": [
          "o_delay"
        ]
      },
      "errors": [
      ]
    },
    {
      "module": "PLL",
      "name": "pll",
      "location_object": "clk1",
      "location": "HP_1_CC_18_9P",
      "linked_object": "clk1",
      "linked_objects": {
        "clk1": {
          "location": "HP_1_CC_18_9P",
          "properties": {
            "OUT0_ROUTE_TO_FABRIC_CLK": "2"
          }
        }
      },
      "connectivity": {
        "CLK_IN": "clk1_buf",
        "CLK_OUT": "pll_clk",
        "CLK_OUT_DIV4": "$delete_wire$512"
      },
      "parameters": {
        "DEV_FAMILY": "VIRGO",
        "DIVIDE_CLK_IN_BY_2": "FALSE",
        "OUT0_ROUTE_TO_FABRIC_CLK": "2",
        "PLL_DIV": "1",
        "PLL_MULT": "16",
        "PLL_MULT_FRAC": "0",
        "PLL_POST_DIV": "34"
      },
      "flags": [
        "PLL"
      ],
      "pre_primitive": "CLK_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
        "CLK_OUT": [
          "i_serdes",
          "i_ddr",
          "o_serdes",
          "o_serdes_clk"
        ]
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_clk2",
      "location_object": "clk2",
      "location": "HR_5_CC_18_9P",
      "linked_object": "clk2",
      "linked_objects": {
        "clk2": {
          "location": "HR_5_CC_18_9P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "clk2",
        "O": "$ibuf_clk2"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "CLK_BUF"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "CLK_BUF",
      "name": "$clkbuf$top.$ibuf_clk2",
      "location_object": "clk2",
      "location": "HR_5_CC_18_9P",
      "linked_object": "clk2",
      "linked_objects": {
        "clk2": {
          "location": "HR_5_CC_18_9P",
          "properties": {
            "ROUTE_TO_FABRIC_CLK": "3"
          }
        }
      },
      "connectivity": {
        "I": "$ibuf_clk2",
        "O": "$clk_buf_$ibuf_clk2"
      },
      "parameters": {
        "ROUTE_TO_FABRIC_CLK": "3"
      },
      "flags": [
        "CLK_BUF",
        "PIN_CLOCK_CORE_ONLY"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_din",
      "location_object": "din",
      "location": "HP_1_20_10P",
      "linked_object": "din",
      "linked_objects": {
        "din": {
          "location": "HP_1_20_10P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "din",
        "O": "$ibuf_din"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "I_DELAY"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_DELAY",
      "name": "i_delay",
      "location_object": "din",
      "location": "HP_1_20_10P",
      "linked_object": "din",
      "linked_objects": {
        "din": {
          "location": "HP_1_20_10P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "CLK_IN": "$clk_buf_$ibuf_clk0",
        "I": "$ibuf_din",
        "O": "din_delay"
      },
      "parameters": {
        "DELAY": "50"
      },
      "flags": [
        "I_DELAY"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_din_clk2",
      "location_object": "din_clk2",
      "location": "HR_5_0_0P",
      "linked_object": "din_clk2",
      "linked_objects": {
        "din_clk2": {
          "location": "HR_5_0_0P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "din_clk2",
        "O": "$ibuf_din_clk2"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_din_serdes",
      "location_object": "din_serdes",
      "location": "HR_2_0_0P",
      "linked_object": "din_serdes",
      "linked_objects": {
        "din_serdes": {
          "location": "HR_2_0_0P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "din_serdes",
        "O": "$ibuf_din_serdes"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "I_SERDES"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_SERDES",
      "name": "i_serdes",
      "location_object": "din_serdes",
      "location": "HR_2_0_0P",
      "linked_object": "din_serdes",
      "linked_objects": {
        "din_serdes": {
          "location": "HR_2_0_0P",
          "properties": {
            "ROUTE_TO_FABRIC_CLK": "4"
          }
        }
      },
      "connectivity": {
        "CLK_IN": "pll_clk",
        "CLK_OUT": "iserdes_clk_out",
        "D": "$ibuf_din_serdes",
        "PLL_CLK": "pll_clk"
      },
      "parameters": {
        "DATA_RATE": "SDR",
        "DPA_MODE": "DPA",
        "ROUTE_TO_FABRIC_CLK": "4",
        "WIDTH": "8"
      },
      "flags": [
        "I_SERDES"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_din_serdes_clk_out",
      "location_object": "din_serdes_clk_out",
      "location": "HR_2_6_3P",
      "linked_object": "din_serdes_clk_out",
      "linked_objects": {
        "din_serdes_clk_out": {
          "location": "HR_2_6_3P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "din_serdes_clk_out",
        "O": "$ibuf_din_serdes_clk_out"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_dma_req",
      "location_object": "dma_req[0]",
      "location": "HR_5_20_10P",
      "linked_object": "dma_req[0]",
      "linked_objects": {
        "dma_req[0]": {
          "location": "HR_5_20_10P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "dma_req[0]",
        "O": "$ibuf_dma_req[0]"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_dma_req_1",
      "location_object": "dma_req[1]",
      "location": "HR_5_21_10N",
      "linked_object": "dma_req[1]",
      "linked_objects": {
        "dma_req[1]": {
          "location": "HR_5_21_10N",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "dma_req[1]",
        "O": "$ibuf_dma_req[1]"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_dma_req_2",
      "location_object": "dma_req[2]",
      "location": "HR_5_22_11P",
      "linked_object": "dma_req[2]",
      "linked_objects": {
        "dma_req[2]": {
          "location": "HR_5_22_11P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "dma_req[2]",
        "O": "$ibuf_dma_req[2]"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_dma_req_3",
      "location_object": "dma_req[3]",
      "location": "HR_5_23_11N",
      "linked_object": "dma_req[3]",
      "linked_objects": {
        "dma_req[3]": {
          "location": "HR_5_23_11N",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "dma_req[3]",
        "O": "$ibuf_dma_req[3]"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_dma_rst_n",
      "location_object": "dma_rst_n",
      "location": "HR_5_29_14N",
      "linked_object": "dma_rst_n",
      "linked_objects": {
        "dma_rst_n": {
          "location": "HR_5_29_14N",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "dma_rst_n",
        "O": "$ibuf_dma_rst_n"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_enable",
      "location_object": "enable",
      "location": "",
      "linked_object": "enable",
      "linked_objects": {
        "enable": {
          "location": "",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "enable",
        "O": "$ibuf_enable"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_reset",
      "location_object": "reset",
      "location": "HP_1_0_0P",
      "linked_object": "reset",
      "linked_objects": {
        "reset": {
          "location": "HP_1_0_0P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "reset",
        "O": "$ibuf_reset"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_clk_out",
      "location_object": "clk_out",
      "location": "HR_2_4_2P",
      "linked_object": "clk_out",
      "linked_objects": {
        "clk_out": {
          "location": "HR_2_4_2P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_clk_out",
        "O": "clk_out"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_SERDES_CLK"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_SERDES_CLK",
      "name": "o_serdes_clk",
      "location_object": "clk_out",
      "location": "HR_2_4_2P",
      "linked_object": "clk_out",
      "linked_objects": {
        "clk_out": {
          "location": "HR_2_4_2P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "OUTPUT_CLK": "$obuf_clk_out",
        "PLL_CLK": "pll_clk"
      },
      "parameters": {
        "CLOCK_PHASE": "270",
        "DATA_RATE": "SDR"
      },
      "flags": [
        "O_SERDES_CLK"
      ],
      "pre_primitive": "O_BUFT",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap",
      "location_object": "delay_tap[0]",
      "location": "HR_2_20_10P",
      "linked_object": "delay_tap[0]",
      "linked_objects": {
        "delay_tap[0]": {
          "location": "HR_2_20_10P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$f2g_tx_out_$obuf_delay_tap[0]",
        "O": "delay_tap[0]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_1",
      "location_object": "delay_tap[1]",
      "location": "HR_2_22_11P",
      "linked_object": "delay_tap[1]",
      "linked_objects": {
        "delay_tap[1]": {
          "location": "HR_2_22_11P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$f2g_tx_out_$obuf_delay_tap[1]",
        "O": "delay_tap[1]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_2",
      "location_object": "delay_tap[2]",
      "location": "HR_2_24_12P",
      "linked_object": "delay_tap[2]",
      "linked_objects": {
        "delay_tap[2]": {
          "location": "HR_2_24_12P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$f2g_tx_out_$obuf_delay_tap[2]",
        "O": "delay_tap[2]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_3",
      "location_object": "delay_tap[3]",
      "location": "HR_2_26_13P",
      "linked_object": "delay_tap[3]",
      "linked_objects": {
        "delay_tap[3]": {
          "location": "HR_2_26_13P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$f2g_tx_out_$obuf_delay_tap[3]",
        "O": "delay_tap[3]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_4",
      "location_object": "delay_tap[4]",
      "location": "HR_2_28_14P",
      "linked_object": "delay_tap[4]",
      "linked_objects": {
        "delay_tap[4]": {
          "location": "HR_2_28_14P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$f2g_tx_out_$obuf_delay_tap[4]",
        "O": "delay_tap[4]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_5",
      "location_object": "delay_tap[5]",
      "location": "HR_2_30_15P",
      "linked_object": "delay_tap[5]",
      "linked_objects": {
        "delay_tap[5]": {
          "location": "HR_2_30_15P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$f2g_tx_out_$obuf_delay_tap[5]",
        "O": "delay_tap[5]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dma_ack",
      "location_object": "dma_ack[0]",
      "location": "HR_5_24_12P",
      "linked_object": "dma_ack[0]",
      "linked_objects": {
        "dma_ack[0]": {
          "location": "HR_5_24_12P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$f2g_tx_out_$obuf_dma_ack[0]",
        "O": "dma_ack[0]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dma_ack_1",
      "location_object": "dma_ack[1]",
      "location": "HR_5_25_12N",
      "linked_object": "dma_ack[1]",
      "linked_objects": {
        "dma_ack[1]": {
          "location": "HR_5_25_12N",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$f2g_tx_out_$obuf_dma_ack[1]",
        "O": "dma_ack[1]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dma_ack_2",
      "location_object": "dma_ack[2]",
      "location": "HR_5_26_13P",
      "linked_object": "dma_ack[2]",
      "linked_objects": {
        "dma_ack[2]": {
          "location": "HR_5_26_13P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$f2g_tx_out_$obuf_dma_ack[2]",
        "O": "dma_ack[2]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dma_ack_3",
      "location_object": "dma_ack[3]",
      "location": "HR_5_27_13N",
      "linked_object": "dma_ack[3]",
      "linked_objects": {
        "dma_ack[3]": {
          "location": "HR_5_27_13N",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$f2g_tx_out_$obuf_dma_ack[3]",
        "O": "dma_ack[3]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dout",
      "location_object": "dout",
      "location": "HP_2_20_10P",
      "linked_object": "dout",
      "linked_objects": {
        "dout": {
          "location": "HP_2_20_10P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_dout",
        "O": "dout"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_DELAY"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_DELAY",
      "name": "o_delay",
      "location_object": "dout",
      "location": "HP_2_20_10P",
      "linked_object": "dout",
      "linked_objects": {
        "dout": {
          "location": "HP_2_20_10P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "CLK_IN": "clk1_buf",
        "I": "$f2g_tx_out_dout_pre_delay",
        "O": "$obuf_dout"
      },
      "parameters": {
        "DELAY": "60"
      },
      "flags": [
        "O_DELAY"
      ],
      "pre_primitive": "O_BUFT",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dout_clk2",
      "location_object": "dout_clk2",
      "location": "HR_5_1_0N",
      "linked_object": "dout_clk2",
      "linked_objects": {
        "dout_clk2": {
          "location": "HR_5_1_0N",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$f2g_tx_out_$obuf_dout_clk2",
        "O": "dout_clk2"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dout_serdes",
      "location_object": "dout_serdes",
      "location": "HR_2_2_1P",
      "linked_object": "dout_serdes",
      "linked_objects": {
        "dout_serdes": {
          "location": "HR_2_2_1P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_dout_serdes",
        "O": "dout_serdes"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_SERDES"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_SERDES",
      "name": "o_serdes",
      "location_object": "dout_serdes",
      "location": "HR_2_2_1P",
      "linked_object": "dout_serdes",
      "linked_objects": {
        "dout_serdes": {
          "location": "HR_2_2_1P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "CLK_IN": "pll_clk",
        "PLL_CLK": "pll_clk",
        "Q": "$obuf_dout_serdes"
      },
      "parameters": {
        "DATA_RATE": "DDR",
        "WIDTH": "8"
      },
      "flags": [
        "O_SERDES"
      ],
      "pre_primitive": "O_BUFT",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dout_serdes_clk_out",
      "location_object": "dout_serdes_clk_out",
      "location": "HR_2_7_3N",
      "linked_object": "dout_serdes_clk_out",
      "linked_objects": {
        "dout_serdes_clk_out": {
          "location": "HR_2_7_3N",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$f2g_tx_out_$obuf_dout_serdes_clk_out",
        "O": "dout_serdes_clk_out"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "BOOT_CLOCK",
      "name": "boot_clock",
      "location_object": "BOOT_CLOCK#0",
      "location": "",
      "linked_object": "BOOT_CLOCK#0",
      "linked_objects": {
        "BOOT_CLOCK#0": {
          "location": "",
          "properties": {
          }
        }
      },
      "connectivity": {
        "O": "osc"
      },
      "parameters": {
        "PERIOD": "25"
      },
      "flags": [
        "BOOT_CLOCK"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "PLL"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "PLL",
      "name": "pll_osc",
      "location_object": "BOOT_CLOCK#0",
      "location": "",
      "linked_object": "BOOT_CLOCK#0",
      "linked_objects": {
        "BOOT_CLOCK#0": {
          "location": "",
          "properties": {
            "OUT0_ROUTE_TO_FABRIC_CLK": "5"
          }
        }
      },
      "connectivity": {
        "CLK_IN": "osc",
        "CLK_OUT": "osc_pll"
      },
      "parameters": {
        "DEV_FAMILY": "VIRGO",
        "DIVIDE_CLK_IN_BY_2": "TRUE",
        "OUT0_ROUTE_TO_FABRIC_CLK": "5",
        "PLL_DIV": "1",
        "PLL_MULT": "16",
        "PLL_MULT_FRAC": "0",
        "PLL_POST_DIV": "34"
      },
      "flags": [
        "PLL"
      ],
      "pre_primitive": "BOOT_CLOCK",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "i_buf_clk",
      "location_object": "dma_clk",
      "location": "HR_5_28_14P",
      "linked_object": "dma_clk",
      "linked_objects": {
        "dma_clk": {
          "location": "HR_5_28_14P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "dma_clk",
        "O": "ibuf_dma_clk"
      },
      "parameters": {
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "CLK_BUF"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "CLK_BUF",
      "name": "clk_buf_clk",
      "location_object": "dma_clk",
      "location": "HR_5_28_14P",
      "linked_object": "dma_clk",
      "linked_objects": {
        "dma_clk": {
          "location": "HR_5_28_14P",
          "properties": {
            "ROUTE_TO_FABRIC_CLK": "6"
          }
        }
      },
      "connectivity": {
        "I": "ibuf_dma_clk",
        "O": "clkbuf_dma_clk"
      },
      "parameters": {
        "ROUTE_TO_FABRIC_CLK": "6"
      },
      "flags": [
        "CLK_BUF",
        "PIN_CLOCK_CORE_ONLY"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF_DS",
      "name": "i_buf_ds",
      "location_object": "din_p",
      "location": "HP_1_4_2P",
      "linked_object": "din_n+din_p",
      "linked_objects": {
        "din_n": {
          "location": "HP_1_5_2N",
          "properties": {
          }
        },
        "din_p": {
          "location": "HP_1_4_2P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I_N": "din_n",
        "I_P": "din_p",
        "O": "i_ddr_d"
      },
      "parameters": {
        "DIFFERENTIAL_TERMINATION": "TRUE",
        "IOSTANDARD": "DEFAULT",
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF_DS"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "I_DDR"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_DDR",
      "name": "i_ddr",
      "location_object": "din_p",
      "location": "HP_1_4_2P",
      "linked_object": "din_n+din_p",
      "linked_objects": {
        "din_n": {
          "location": "HP_1_5_2N",
          "properties": {
          }
        },
        "din_p": {
          "location": "HP_1_4_2P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "C": "pll_clk",
        "D": "i_ddr_d"
      },
      "parameters": {
      },
      "flags": [
        "I_DDR"
      ],
      "pre_primitive": "I_BUF_DS",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT_DS",
      "name": "o_buf_ds",
      "location_object": "dout_p",
      "location": "HP_1_8_4P",
      "linked_object": "dout_n+dout_p",
      "linked_objects": {
        "dout_n": {
          "location": "HP_1_9_4N",
          "properties": {
          }
        },
        "dout_p": {
          "location": "HP_1_8_4P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "o_buf_ds_i",
        "O_N": "dout_n",
        "O_P": "dout_p"
      },
      "parameters": {
        "DIFFERENTIAL_TERMINATION": "TRUE",
        "IOSTANDARD": "DEFAULT",
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "O_BUFT_DS"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_DDR"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_DDR",
      "name": "o_ddr",
      "location_object": "dout_p",
      "location": "HP_1_8_4P",
      "linked_object": "dout_n+dout_p",
      "linked_objects": {
        "dout_n": {
          "location": "HP_1_9_4N",
          "properties": {
          }
        },
        "dout_p": {
          "location": "HP_1_8_4P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "C": "pll_clk",
        "Q": "o_buf_ds_i"
      },
      "parameters": {
      },
      "flags": [
        "O_DDR"
      ],
      "pre_primitive": "O_BUFT_DS",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT_DS",
      "name": "o_buf_ds_osc",
      "location_object": "dout_osc_p",
      "location": "HP_2_22_11P",
      "linked_object": "dout_osc_n+dout_osc_p",
      "linked_objects": {
        "dout_osc_n": {
          "location": "HP_2_23_11N",
          "properties": {
          }
        },
        "dout_osc_p": {
          "location": "HP_2_22_11P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "o_buf_ds_i_osc",
        "O_N": "dout_osc_n",
        "O_P": "dout_osc_p"
      },
      "parameters": {
        "DIFFERENTIAL_TERMINATION": "TRUE",
        "IOSTANDARD": "DEFAULT",
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "O_BUFT_DS"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_DDR"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_DDR",
      "name": "o_ddr_osc",
      "location_object": "dout_osc_p",
      "location": "HP_2_22_11P",
      "linked_object": "dout_osc_n+dout_osc_p",
      "linked_objects": {
        "dout_osc_n": {
          "location": "HP_2_23_11N",
          "properties": {
          }
        },
        "dout_osc_p": {
          "location": "HP_2_22_11P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "C": "osc_pll",
        "Q": "o_buf_ds_i_osc"
      },
      "parameters": {
      },
      "flags": [
        "O_DDR"
      ],
      "pre_primitive": "O_BUFT_DS",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "FCLK_BUF",
      "name": "$clkbuf$top.clk0_div",
      "location_object": "FABRIC_CLKBUF#0",
      "location": "",
      "linked_object": "FABRIC_CLKBUF#0",
      "linked_objects": {
        "FABRIC_CLKBUF#0": {
          "location": "",
          "properties": {
            "ROUTE_FROM_FABRIC_CLK": "0",
            "ROUTE_TO_FABRIC_CLK": "7"
          }
        }
      },
      "connectivity": {
        "I": "clk0_div",
        "O": "$fclk_buf_clk0_div"
      },
      "parameters": {
        "ROUTE_FROM_FABRIC_CLK": "0",
        "ROUTE_TO_FABRIC_CLK": "7"
      },
      "flags": [
        "FCLK_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    }
  ]
}
