// ==============================================================
// Generated by Vitis HLS v2024.2.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module harness_store (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        numEvents,
        m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY,
        m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY,
        m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY,
        m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID,
        m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA,
        m_axi_gmem1_0_RLAST,
        m_axi_gmem1_0_RID,
        m_axi_gmem1_0_RFIFONUM,
        m_axi_gmem1_0_RUSER,
        m_axi_gmem1_0_RRESP,
        m_axi_gmem1_0_BVALID,
        m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP,
        m_axi_gmem1_0_BID,
        m_axi_gmem1_0_BUSER,
        outputNumList_dout,
        outputNumList_empty_n,
        outputNumList_read,
        outputNumList_num_data_valid,
        outputNumList_fifo_cap,
        outFeatureList_dout,
        outFeatureList_empty_n,
        outFeatureList_read,
        outFeatureList_num_data_valid,
        outFeatureList_fifo_cap,
        outputStream_0_dout,
        outputStream_0_empty_n,
        outputStream_0_read,
        outputStream_0_num_data_valid,
        outputStream_0_fifo_cap,
        outputStream_1_dout,
        outputStream_1_empty_n,
        outputStream_1_read,
        outputStream_1_num_data_valid,
        outputStream_1_fifo_cap,
        lastStream_dout,
        lastStream_empty_n,
        lastStream_read,
        lastStream_num_data_valid,
        lastStream_fifo_cap,
        lastStream_1_dout,
        lastStream_1_empty_n,
        lastStream_1_read,
        lastStream_1_num_data_valid,
        lastStream_1_fifo_cap
);

parameter    ap_ST_fsm_state1 = 79'd1;
parameter    ap_ST_fsm_state2 = 79'd2;
parameter    ap_ST_fsm_state3 = 79'd4;
parameter    ap_ST_fsm_state4 = 79'd8;
parameter    ap_ST_fsm_state5 = 79'd16;
parameter    ap_ST_fsm_state6 = 79'd32;
parameter    ap_ST_fsm_state7 = 79'd64;
parameter    ap_ST_fsm_state8 = 79'd128;
parameter    ap_ST_fsm_state9 = 79'd256;
parameter    ap_ST_fsm_state10 = 79'd512;
parameter    ap_ST_fsm_state11 = 79'd1024;
parameter    ap_ST_fsm_state12 = 79'd2048;
parameter    ap_ST_fsm_state13 = 79'd4096;
parameter    ap_ST_fsm_state14 = 79'd8192;
parameter    ap_ST_fsm_state15 = 79'd16384;
parameter    ap_ST_fsm_state16 = 79'd32768;
parameter    ap_ST_fsm_state17 = 79'd65536;
parameter    ap_ST_fsm_state18 = 79'd131072;
parameter    ap_ST_fsm_state19 = 79'd262144;
parameter    ap_ST_fsm_state20 = 79'd524288;
parameter    ap_ST_fsm_state21 = 79'd1048576;
parameter    ap_ST_fsm_state22 = 79'd2097152;
parameter    ap_ST_fsm_state23 = 79'd4194304;
parameter    ap_ST_fsm_state24 = 79'd8388608;
parameter    ap_ST_fsm_state25 = 79'd16777216;
parameter    ap_ST_fsm_state26 = 79'd33554432;
parameter    ap_ST_fsm_state27 = 79'd67108864;
parameter    ap_ST_fsm_state28 = 79'd134217728;
parameter    ap_ST_fsm_state29 = 79'd268435456;
parameter    ap_ST_fsm_state30 = 79'd536870912;
parameter    ap_ST_fsm_state31 = 79'd1073741824;
parameter    ap_ST_fsm_state32 = 79'd2147483648;
parameter    ap_ST_fsm_state33 = 79'd4294967296;
parameter    ap_ST_fsm_state34 = 79'd8589934592;
parameter    ap_ST_fsm_state35 = 79'd17179869184;
parameter    ap_ST_fsm_state36 = 79'd34359738368;
parameter    ap_ST_fsm_state37 = 79'd68719476736;
parameter    ap_ST_fsm_state38 = 79'd137438953472;
parameter    ap_ST_fsm_state39 = 79'd274877906944;
parameter    ap_ST_fsm_state40 = 79'd549755813888;
parameter    ap_ST_fsm_state41 = 79'd1099511627776;
parameter    ap_ST_fsm_state42 = 79'd2199023255552;
parameter    ap_ST_fsm_state43 = 79'd4398046511104;
parameter    ap_ST_fsm_state44 = 79'd8796093022208;
parameter    ap_ST_fsm_state45 = 79'd17592186044416;
parameter    ap_ST_fsm_state46 = 79'd35184372088832;
parameter    ap_ST_fsm_state47 = 79'd70368744177664;
parameter    ap_ST_fsm_state48 = 79'd140737488355328;
parameter    ap_ST_fsm_state49 = 79'd281474976710656;
parameter    ap_ST_fsm_state50 = 79'd562949953421312;
parameter    ap_ST_fsm_state51 = 79'd1125899906842624;
parameter    ap_ST_fsm_state52 = 79'd2251799813685248;
parameter    ap_ST_fsm_state53 = 79'd4503599627370496;
parameter    ap_ST_fsm_state54 = 79'd9007199254740992;
parameter    ap_ST_fsm_state55 = 79'd18014398509481984;
parameter    ap_ST_fsm_state56 = 79'd36028797018963968;
parameter    ap_ST_fsm_state57 = 79'd72057594037927936;
parameter    ap_ST_fsm_state58 = 79'd144115188075855872;
parameter    ap_ST_fsm_state59 = 79'd288230376151711744;
parameter    ap_ST_fsm_state60 = 79'd576460752303423488;
parameter    ap_ST_fsm_state61 = 79'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 79'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 79'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 79'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 79'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 79'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 79'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 79'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 79'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 79'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 79'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 79'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 79'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 79'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 79'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 79'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 79'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 79'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 79'd302231454903657293676544;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] numEvents;
output   m_axi_gmem1_0_AWVALID;
input   m_axi_gmem1_0_AWREADY;
output  [63:0] m_axi_gmem1_0_AWADDR;
output  [0:0] m_axi_gmem1_0_AWID;
output  [31:0] m_axi_gmem1_0_AWLEN;
output  [2:0] m_axi_gmem1_0_AWSIZE;
output  [1:0] m_axi_gmem1_0_AWBURST;
output  [1:0] m_axi_gmem1_0_AWLOCK;
output  [3:0] m_axi_gmem1_0_AWCACHE;
output  [2:0] m_axi_gmem1_0_AWPROT;
output  [3:0] m_axi_gmem1_0_AWQOS;
output  [3:0] m_axi_gmem1_0_AWREGION;
output  [0:0] m_axi_gmem1_0_AWUSER;
output   m_axi_gmem1_0_WVALID;
input   m_axi_gmem1_0_WREADY;
output  [511:0] m_axi_gmem1_0_WDATA;
output  [63:0] m_axi_gmem1_0_WSTRB;
output   m_axi_gmem1_0_WLAST;
output  [0:0] m_axi_gmem1_0_WID;
output  [0:0] m_axi_gmem1_0_WUSER;
output   m_axi_gmem1_0_ARVALID;
input   m_axi_gmem1_0_ARREADY;
output  [63:0] m_axi_gmem1_0_ARADDR;
output  [0:0] m_axi_gmem1_0_ARID;
output  [31:0] m_axi_gmem1_0_ARLEN;
output  [2:0] m_axi_gmem1_0_ARSIZE;
output  [1:0] m_axi_gmem1_0_ARBURST;
output  [1:0] m_axi_gmem1_0_ARLOCK;
output  [3:0] m_axi_gmem1_0_ARCACHE;
output  [2:0] m_axi_gmem1_0_ARPROT;
output  [3:0] m_axi_gmem1_0_ARQOS;
output  [3:0] m_axi_gmem1_0_ARREGION;
output  [0:0] m_axi_gmem1_0_ARUSER;
input   m_axi_gmem1_0_RVALID;
output   m_axi_gmem1_0_RREADY;
input  [511:0] m_axi_gmem1_0_RDATA;
input   m_axi_gmem1_0_RLAST;
input  [0:0] m_axi_gmem1_0_RID;
input  [8:0] m_axi_gmem1_0_RFIFONUM;
input  [0:0] m_axi_gmem1_0_RUSER;
input  [1:0] m_axi_gmem1_0_RRESP;
input   m_axi_gmem1_0_BVALID;
output   m_axi_gmem1_0_BREADY;
input  [1:0] m_axi_gmem1_0_BRESP;
input  [0:0] m_axi_gmem1_0_BID;
input  [0:0] m_axi_gmem1_0_BUSER;
input  [63:0] outputNumList_dout;
input   outputNumList_empty_n;
output   outputNumList_read;
input  [2:0] outputNumList_num_data_valid;
input  [2:0] outputNumList_fifo_cap;
input  [63:0] outFeatureList_dout;
input   outFeatureList_empty_n;
output   outFeatureList_read;
input  [2:0] outFeatureList_num_data_valid;
input  [2:0] outFeatureList_fifo_cap;
input  [127:0] outputStream_0_dout;
input   outputStream_0_empty_n;
output   outputStream_0_read;
input  [2:0] outputStream_0_num_data_valid;
input  [2:0] outputStream_0_fifo_cap;
input  [127:0] outputStream_1_dout;
input   outputStream_1_empty_n;
output   outputStream_1_read;
input  [2:0] outputStream_1_num_data_valid;
input  [2:0] outputStream_1_fifo_cap;
input  [0:0] lastStream_dout;
input   lastStream_empty_n;
output   lastStream_read;
input  [2:0] lastStream_num_data_valid;
input  [2:0] lastStream_fifo_cap;
input  [0:0] lastStream_1_dout;
input   lastStream_1_empty_n;
output   lastStream_1_read;
input  [2:0] lastStream_1_num_data_valid;
input  [2:0] lastStream_1_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem1_0_AWVALID;
reg[63:0] m_axi_gmem1_0_AWADDR;
reg[0:0] m_axi_gmem1_0_AWID;
reg[31:0] m_axi_gmem1_0_AWLEN;
reg[2:0] m_axi_gmem1_0_AWSIZE;
reg[1:0] m_axi_gmem1_0_AWBURST;
reg[1:0] m_axi_gmem1_0_AWLOCK;
reg[3:0] m_axi_gmem1_0_AWCACHE;
reg[2:0] m_axi_gmem1_0_AWPROT;
reg[3:0] m_axi_gmem1_0_AWQOS;
reg[3:0] m_axi_gmem1_0_AWREGION;
reg[0:0] m_axi_gmem1_0_AWUSER;
reg m_axi_gmem1_0_WVALID;
reg m_axi_gmem1_0_ARVALID;
reg m_axi_gmem1_0_RREADY;
reg m_axi_gmem1_0_BREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [78:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [12:0] nums_address0;
reg    nums_ce0;
reg    nums_we0;
wire   [31:0] nums_q0;
reg    gmem1_blk_n_AW;
wire    ap_CS_fsm_state3;
reg    gmem1_blk_n_B;
wire    ap_CS_fsm_state79;
reg    outputNumList_blk_n;
reg    outFeatureList_blk_n;
reg   [63:0] outputNumList_1_reg_239;
reg    ap_block_state1;
reg   [31:0] numEvents_read_reg_244;
wire   [30:0] trunc_ln101_fu_136_p1;
reg   [30:0] trunc_ln101_reg_249;
wire   [26:0] trunc_ln107_fu_141_p1;
reg   [26:0] trunc_ln107_reg_254;
reg   [57:0] trunc_ln107_1_reg_259;
wire   [31:0] empty_fu_173_p2;
reg   [31:0] empty_reg_265;
wire    ap_CS_fsm_state2;
wire    grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_done;
wire   [0:0] icmp_ln107_fu_178_p2;
reg   [0:0] icmp_ln107_reg_270;
wire    grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_start;
wire    grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_idle;
wire    grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_ready;
wire    grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWVALID;
wire   [63:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWADDR;
wire   [0:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWID;
wire   [31:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWLEN;
wire   [2:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWSIZE;
wire   [1:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWBURST;
wire   [1:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWLOCK;
wire   [3:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWCACHE;
wire   [2:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWPROT;
wire   [3:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWQOS;
wire   [3:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWREGION;
wire   [0:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWUSER;
wire    grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_WVALID;
wire   [511:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_WDATA;
wire   [63:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_WSTRB;
wire    grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_WLAST;
wire   [0:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_WID;
wire   [0:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_WUSER;
wire    grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARVALID;
wire   [63:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARADDR;
wire   [0:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARID;
wire   [31:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARLEN;
wire   [2:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARSIZE;
wire   [1:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARBURST;
wire   [1:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARLOCK;
wire   [3:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARCACHE;
wire   [2:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARPROT;
wire   [3:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARQOS;
wire   [3:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARREGION;
wire   [0:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARUSER;
wire    grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_RREADY;
wire    grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_BREADY;
wire   [12:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_nums_address0;
wire    grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_nums_ce0;
wire    grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_nums_we0;
wire   [31:0] grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_nums_d0;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_start;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_done;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_idle;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_ready;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_lastStream_1_read;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_lastStream_read;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_outputStream_0_read;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_outputStream_1_read;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWVALID;
wire   [63:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWADDR;
wire   [0:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWID;
wire   [31:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWLEN;
wire   [2:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWSIZE;
wire   [1:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWBURST;
wire   [1:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWLOCK;
wire   [3:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWCACHE;
wire   [2:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWPROT;
wire   [3:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWQOS;
wire   [3:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWREGION;
wire   [0:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWUSER;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WVALID;
wire   [511:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WDATA;
wire   [63:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WSTRB;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WLAST;
wire   [0:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WID;
wire   [0:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WUSER;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARVALID;
wire   [63:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARADDR;
wire   [0:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARID;
wire   [31:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARLEN;
wire   [2:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARSIZE;
wire   [1:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARBURST;
wire   [1:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARLOCK;
wire   [3:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARCACHE;
wire   [2:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARPROT;
wire   [3:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARQOS;
wire   [3:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARREGION;
wire   [0:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARUSER;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_RREADY;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_BREADY;
wire   [12:0] grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_nums_address0;
wire    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_nums_ce0;
reg    grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_start_reg;
reg    ap_block_state1_ignore_call15;
reg    grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire  signed [63:0] sext_ln107_fu_209_p1;
wire   [63:0] zext_ln107_fu_226_p1;
reg    outFeatureList_read_local;
reg    outputNumList_read_local;
wire   [30:0] trunc_ln1_fu_202_p3;
wire   [30:0] empty_51_fu_219_p3;
reg   [78:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
reg    ap_ST_fsm_state79_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 79'd1;
#0 grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_start_reg = 1'b0;
#0 grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_start_reg = 1'b0;
end

harness_store_nums_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
nums_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(nums_address0),
    .ce0(nums_ce0),
    .we0(nums_we0),
    .d0(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_nums_d0),
    .q0(nums_q0)
);

harness_store_Pipeline_VITIS_LOOP_101_1 grp_store_Pipeline_VITIS_LOOP_101_1_fu_103(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_start),
    .ap_done(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_done),
    .ap_idle(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_idle),
    .ap_ready(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_ready),
    .m_axi_gmem1_0_AWVALID(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWVALID),
    .m_axi_gmem1_0_AWREADY(1'b0),
    .m_axi_gmem1_0_AWADDR(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWADDR),
    .m_axi_gmem1_0_AWID(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWID),
    .m_axi_gmem1_0_AWLEN(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWLEN),
    .m_axi_gmem1_0_AWSIZE(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWSIZE),
    .m_axi_gmem1_0_AWBURST(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWBURST),
    .m_axi_gmem1_0_AWLOCK(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWLOCK),
    .m_axi_gmem1_0_AWCACHE(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWCACHE),
    .m_axi_gmem1_0_AWPROT(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWPROT),
    .m_axi_gmem1_0_AWQOS(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWQOS),
    .m_axi_gmem1_0_AWREGION(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWREGION),
    .m_axi_gmem1_0_AWUSER(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_AWUSER),
    .m_axi_gmem1_0_WVALID(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_WVALID),
    .m_axi_gmem1_0_WREADY(1'b0),
    .m_axi_gmem1_0_WDATA(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_WDATA),
    .m_axi_gmem1_0_WSTRB(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_WSTRB),
    .m_axi_gmem1_0_WLAST(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_WLAST),
    .m_axi_gmem1_0_WID(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_WID),
    .m_axi_gmem1_0_WUSER(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_WUSER),
    .m_axi_gmem1_0_ARVALID(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARVALID),
    .m_axi_gmem1_0_ARREADY(m_axi_gmem1_0_ARREADY),
    .m_axi_gmem1_0_ARADDR(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARADDR),
    .m_axi_gmem1_0_ARID(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARID),
    .m_axi_gmem1_0_ARLEN(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARLEN),
    .m_axi_gmem1_0_ARSIZE(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARSIZE),
    .m_axi_gmem1_0_ARBURST(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARBURST),
    .m_axi_gmem1_0_ARLOCK(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARLOCK),
    .m_axi_gmem1_0_ARCACHE(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARCACHE),
    .m_axi_gmem1_0_ARPROT(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARPROT),
    .m_axi_gmem1_0_ARQOS(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARQOS),
    .m_axi_gmem1_0_ARREGION(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARREGION),
    .m_axi_gmem1_0_ARUSER(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARUSER),
    .m_axi_gmem1_0_RVALID(m_axi_gmem1_0_RVALID),
    .m_axi_gmem1_0_RREADY(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_RREADY),
    .m_axi_gmem1_0_RDATA(m_axi_gmem1_0_RDATA),
    .m_axi_gmem1_0_RLAST(m_axi_gmem1_0_RLAST),
    .m_axi_gmem1_0_RID(m_axi_gmem1_0_RID),
    .m_axi_gmem1_0_RFIFONUM(m_axi_gmem1_0_RFIFONUM),
    .m_axi_gmem1_0_RUSER(m_axi_gmem1_0_RUSER),
    .m_axi_gmem1_0_RRESP(m_axi_gmem1_0_RRESP),
    .m_axi_gmem1_0_BVALID(1'b0),
    .m_axi_gmem1_0_BREADY(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_BREADY),
    .m_axi_gmem1_0_BRESP(2'd0),
    .m_axi_gmem1_0_BID(1'd0),
    .m_axi_gmem1_0_BUSER(1'd0),
    .empty(trunc_ln101_reg_249),
    .outputNumList_1(outputNumList_1_reg_239),
    .nums_address0(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_nums_address0),
    .nums_ce0(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_nums_ce0),
    .nums_we0(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_nums_we0),
    .nums_d0(grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_nums_d0)
);

harness_store_Pipeline_VITIS_LOOP_107_2 grp_store_Pipeline_VITIS_LOOP_107_2_fu_114(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_start),
    .ap_done(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_done),
    .ap_idle(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_idle),
    .ap_ready(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_ready),
    .lastStream_1_dout(lastStream_1_dout),
    .lastStream_1_empty_n(lastStream_1_empty_n),
    .lastStream_1_read(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_lastStream_1_read),
    .lastStream_1_num_data_valid(3'd0),
    .lastStream_1_fifo_cap(3'd0),
    .lastStream_dout(lastStream_dout),
    .lastStream_empty_n(lastStream_empty_n),
    .lastStream_read(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_lastStream_read),
    .lastStream_num_data_valid(3'd0),
    .lastStream_fifo_cap(3'd0),
    .outputStream_0_dout(outputStream_0_dout),
    .outputStream_0_empty_n(outputStream_0_empty_n),
    .outputStream_0_read(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_outputStream_0_read),
    .outputStream_0_num_data_valid(3'd0),
    .outputStream_0_fifo_cap(3'd0),
    .outputStream_1_dout(outputStream_1_dout),
    .outputStream_1_empty_n(outputStream_1_empty_n),
    .outputStream_1_read(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_outputStream_1_read),
    .outputStream_1_num_data_valid(3'd0),
    .outputStream_1_fifo_cap(3'd0),
    .m_axi_gmem1_0_AWVALID(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWVALID),
    .m_axi_gmem1_0_AWREADY(m_axi_gmem1_0_AWREADY),
    .m_axi_gmem1_0_AWADDR(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWADDR),
    .m_axi_gmem1_0_AWID(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWID),
    .m_axi_gmem1_0_AWLEN(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWLEN),
    .m_axi_gmem1_0_AWSIZE(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWSIZE),
    .m_axi_gmem1_0_AWBURST(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWBURST),
    .m_axi_gmem1_0_AWLOCK(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWLOCK),
    .m_axi_gmem1_0_AWCACHE(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWCACHE),
    .m_axi_gmem1_0_AWPROT(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWPROT),
    .m_axi_gmem1_0_AWQOS(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWQOS),
    .m_axi_gmem1_0_AWREGION(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWREGION),
    .m_axi_gmem1_0_AWUSER(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWUSER),
    .m_axi_gmem1_0_WVALID(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WVALID),
    .m_axi_gmem1_0_WREADY(m_axi_gmem1_0_WREADY),
    .m_axi_gmem1_0_WDATA(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WDATA),
    .m_axi_gmem1_0_WSTRB(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WSTRB),
    .m_axi_gmem1_0_WLAST(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WLAST),
    .m_axi_gmem1_0_WID(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WID),
    .m_axi_gmem1_0_WUSER(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WUSER),
    .m_axi_gmem1_0_ARVALID(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARVALID),
    .m_axi_gmem1_0_ARREADY(1'b0),
    .m_axi_gmem1_0_ARADDR(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARADDR),
    .m_axi_gmem1_0_ARID(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARID),
    .m_axi_gmem1_0_ARLEN(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARLEN),
    .m_axi_gmem1_0_ARSIZE(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARSIZE),
    .m_axi_gmem1_0_ARBURST(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARBURST),
    .m_axi_gmem1_0_ARLOCK(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARLOCK),
    .m_axi_gmem1_0_ARCACHE(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARCACHE),
    .m_axi_gmem1_0_ARPROT(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARPROT),
    .m_axi_gmem1_0_ARQOS(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARQOS),
    .m_axi_gmem1_0_ARREGION(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARREGION),
    .m_axi_gmem1_0_ARUSER(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_ARUSER),
    .m_axi_gmem1_0_RVALID(1'b0),
    .m_axi_gmem1_0_RREADY(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_RREADY),
    .m_axi_gmem1_0_RDATA(512'd0),
    .m_axi_gmem1_0_RLAST(1'b0),
    .m_axi_gmem1_0_RID(1'd0),
    .m_axi_gmem1_0_RFIFONUM(9'd0),
    .m_axi_gmem1_0_RUSER(1'd0),
    .m_axi_gmem1_0_RRESP(2'd0),
    .m_axi_gmem1_0_BVALID(m_axi_gmem1_0_BVALID),
    .m_axi_gmem1_0_BREADY(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_BREADY),
    .m_axi_gmem1_0_BRESP(m_axi_gmem1_0_BRESP),
    .m_axi_gmem1_0_BID(m_axi_gmem1_0_BID),
    .m_axi_gmem1_0_BUSER(m_axi_gmem1_0_BUSER),
    .empty(empty_reg_265),
    .sext_ln107(trunc_ln107_1_reg_259),
    .nums_address0(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_nums_address0),
    .nums_ce0(grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_nums_ce0),
    .nums_q0(nums_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state79) & (m_axi_gmem1_0_BVALID == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call15) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_start_reg <= 1'b1;
        end else if ((grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_ready == 1'b1)) begin
            grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_start_reg <= 1'b1;
        end else if ((grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_ready == 1'b1)) begin
            grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_reg_265 <= empty_fu_173_p2;
        icmp_ln107_reg_270 <= icmp_ln107_fu_178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        numEvents_read_reg_244 <= numEvents;
        outputNumList_1_reg_239 <= outputNumList_dout;
        trunc_ln101_reg_249 <= trunc_ln101_fu_136_p1;
        trunc_ln107_1_reg_259 <= {{outFeatureList_dout[63:6]}};
        trunc_ln107_reg_254 <= trunc_ln107_fu_141_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem1_0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

always @ (*) begin
    if ((grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem1_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state79_blk = 1'b1;
    end else begin
        ap_ST_fsm_state79_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) & (m_axi_gmem1_0_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) & (m_axi_gmem1_0_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem1_blk_n_AW = m_axi_gmem1_0_AWREADY;
    end else begin
        gmem1_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        gmem1_blk_n_B = m_axi_gmem1_0_BVALID;
    end else begin
        gmem1_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_0_ARVALID = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARVALID;
    end else begin
        m_axi_gmem1_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (m_axi_gmem1_0_AWREADY == 1'b1))) begin
        m_axi_gmem1_0_AWADDR = sext_ln107_fu_209_p1;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_AWADDR = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWADDR;
    end else begin
        m_axi_gmem1_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_AWBURST = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWBURST;
    end else begin
        m_axi_gmem1_0_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_AWCACHE = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWCACHE;
    end else begin
        m_axi_gmem1_0_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_AWID = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWID;
    end else begin
        m_axi_gmem1_0_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (m_axi_gmem1_0_AWREADY == 1'b1))) begin
        m_axi_gmem1_0_AWLEN = zext_ln107_fu_226_p1;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_AWLEN = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWLEN;
    end else begin
        m_axi_gmem1_0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_AWLOCK = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWLOCK;
    end else begin
        m_axi_gmem1_0_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_AWPROT = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWPROT;
    end else begin
        m_axi_gmem1_0_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_AWQOS = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWQOS;
    end else begin
        m_axi_gmem1_0_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_AWREGION = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWREGION;
    end else begin
        m_axi_gmem1_0_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_AWSIZE = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWSIZE;
    end else begin
        m_axi_gmem1_0_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_AWUSER = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWUSER;
    end else begin
        m_axi_gmem1_0_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (m_axi_gmem1_0_AWREADY == 1'b1))) begin
        m_axi_gmem1_0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_AWVALID = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_AWVALID;
    end else begin
        m_axi_gmem1_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) & (m_axi_gmem1_0_BVALID == 1'b1))) begin
        m_axi_gmem1_0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_BREADY = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_BREADY;
    end else begin
        m_axi_gmem1_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_0_RREADY = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_RREADY;
    end else begin
        m_axi_gmem1_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem1_0_WVALID = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WVALID;
    end else begin
        m_axi_gmem1_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        nums_address0 = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_nums_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        nums_address0 = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_nums_address0;
    end else begin
        nums_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        nums_ce0 = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_nums_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        nums_ce0 = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_nums_ce0;
    end else begin
        nums_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        nums_we0 = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_nums_we0;
    end else begin
        nums_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        outFeatureList_blk_n = outFeatureList_empty_n;
    end else begin
        outFeatureList_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        outFeatureList_read_local = 1'b1;
    end else begin
        outFeatureList_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        outputNumList_blk_n = outputNumList_empty_n;
    end else begin
        outputNumList_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        outputNumList_read_local = 1'b1;
    end else begin
        outputNumList_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (m_axi_gmem1_0_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            if (((1'b1 == ap_CS_fsm_state79) & (m_axi_gmem1_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (outFeatureList_empty_n == 1'b0) | (outputNumList_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call15 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (outFeatureList_empty_n == 1'b0) | (outputNumList_empty_n == 1'b0));
end

assign empty_51_fu_219_p3 = ((icmp_ln107_reg_270[0:0] == 1'b1) ? trunc_ln1_fu_202_p3 : 31'd0);

assign empty_fu_173_p2 = numEvents_read_reg_244 << 32'd4;

assign grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_start = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_start_reg;

assign grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_start = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_ap_start_reg;

assign icmp_ln107_fu_178_p2 = (($signed(empty_fu_173_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign lastStream_1_read = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_lastStream_1_read;

assign lastStream_read = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_lastStream_read;

assign m_axi_gmem1_0_ARADDR = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARADDR;

assign m_axi_gmem1_0_ARBURST = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARBURST;

assign m_axi_gmem1_0_ARCACHE = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARCACHE;

assign m_axi_gmem1_0_ARID = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARID;

assign m_axi_gmem1_0_ARLEN = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARLEN;

assign m_axi_gmem1_0_ARLOCK = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARLOCK;

assign m_axi_gmem1_0_ARPROT = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARPROT;

assign m_axi_gmem1_0_ARQOS = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARQOS;

assign m_axi_gmem1_0_ARREGION = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARREGION;

assign m_axi_gmem1_0_ARSIZE = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARSIZE;

assign m_axi_gmem1_0_ARUSER = grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_m_axi_gmem1_0_ARUSER;

assign m_axi_gmem1_0_WDATA = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WDATA;

assign m_axi_gmem1_0_WID = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WID;

assign m_axi_gmem1_0_WLAST = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WLAST;

assign m_axi_gmem1_0_WSTRB = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WSTRB;

assign m_axi_gmem1_0_WUSER = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_m_axi_gmem1_0_WUSER;

assign outFeatureList_read = outFeatureList_read_local;

assign outputNumList_read = outputNumList_read_local;

assign outputStream_0_read = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_outputStream_0_read;

assign outputStream_1_read = grp_store_Pipeline_VITIS_LOOP_107_2_fu_114_outputStream_1_read;

assign sext_ln107_fu_209_p1 = $signed(trunc_ln107_1_reg_259);

assign trunc_ln101_fu_136_p1 = numEvents[30:0];

assign trunc_ln107_fu_141_p1 = numEvents[26:0];

assign trunc_ln1_fu_202_p3 = {{trunc_ln107_reg_254}, {4'd0}};

assign zext_ln107_fu_226_p1 = empty_51_fu_219_p3;

endmodule //harness_store
