

================================================================
== Vitis HLS Report for 'MLP'
================================================================
* Date:           Tue Jan 21 17:55:58 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mlp_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.288 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   207259|   207259|  2.073 ms|  2.073 ms|  207260|  207260|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+--------+--------+-----------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |   Latency (absolute)  |     Interval    |                    Pipeline                   |
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max    |   min  |   max  |                      Type                     |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+--------+--------+-----------------------------------------------+
        |grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488  |MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2  |      786|      786|   7.860 us|   7.860 us|     785|     785|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_MLP_Pipeline_L1_L2_fu_507                            |MLP_Pipeline_L1_L2                            |   200758|   200758|   2.008 ms|   2.008 ms|  200708|  200708|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_MLP_Pipeline_L1_fu_580                               |MLP_Pipeline_L1                               |      497|      497|   4.970 us|   4.970 us|     129|     129|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_MLP_Pipeline_L1_L21_fu_779                           |MLP_Pipeline_L1_L21                           |     5171|     5171|  51.710 us|  51.710 us|    5124|    5124|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789                  |MLP_Pipeline_VITIS_LOOP_98_4                  |       12|       12|   0.120 us|   0.120 us|      11|      11|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808                  |MLP_Pipeline_VITIS_LOOP_23_1                  |       22|       22|   0.220 us|   0.220 us|      21|      21|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+--------+--------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      164|  333|   34359|  28683|    0|
|Memory           |        3|    -|      64|      5|    0|
|Multiplexer      |        -|    -|       0|    586|    -|
|Register         |        -|    -|      28|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      167|  333|   34451|  29276|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       38|   92|      24|     41|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+-----+-------+-------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+-----+-------+-------+-----+
    |grp_MLP_Pipeline_L1_fu_580                               |MLP_Pipeline_L1                               |       65|  317|  27330|  22107|    0|
    |grp_MLP_Pipeline_L1_L2_fu_507                            |MLP_Pipeline_L1_L2                            |       95|    1|   5078|   3455|    0|
    |grp_MLP_Pipeline_L1_L21_fu_779                           |MLP_Pipeline_L1_L21                           |        4|    0|    678|    532|    0|
    |grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808                  |MLP_Pipeline_VITIS_LOOP_23_1                  |        0|    0|     82|    224|    0|
    |grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488  |MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2  |        0|    0|     22|    190|    0|
    |grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789                  |MLP_Pipeline_VITIS_LOOP_98_4                  |        0|    0|      8|     87|    0|
    |control_s_axi_U                                          |control_s_axi                                 |        0|    0|     44|     56|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U377                      |dadd_64ns_64ns_64_5_full_dsp_1                |        0|    3|    445|    781|    0|
    |ddiv_64ns_64ns_64_22_no_dsp_1_U378                       |ddiv_64ns_64ns_64_22_no_dsp_1                 |        0|    0|      0|      0|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U372                      |fadd_32ns_32ns_32_5_full_dsp_1                |        0|    2|    205|    206|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U376                      |fexp_32ns_32ns_32_8_full_dsp_1                |        0|    7|    324|    905|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U373                       |fmul_32ns_32ns_32_4_max_dsp_1                 |        0|    3|    143|    140|    0|
    |fpext_32ns_64_2_no_dsp_1_U375                            |fpext_32ns_64_2_no_dsp_1                      |        0|    0|      0|      0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U374                          |fptrunc_64ns_32_2_no_dsp_1                    |        0|    0|      0|      0|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                    |                                              |      164|  333|  34359|  28683|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |              Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |image_pixels_U       |image_pixels_RAM_AUTO_1R1W       |        2|   0|   0|    0|   784|   32|     1|        25088|
    |l_hidden2_outputs_U  |l_hidden2_outputs_RAM_AUTO_1R1W  |        1|   0|   0|    0|   128|   32|     1|         4096|
    |l_out_outputs_U      |l_out_outputs_RAM_AUTO_1R1W      |        0|  64|   5|    0|    10|   32|     1|          320|
    +---------------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                                 |        3|  64|   5|    0|   922|   96|     3|        29504|
    +---------------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                         Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TREADY  |       and|   0|  0|   2|           1|           1|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                         |          |   0|  0|   2|           1|           1|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TREADY_int_regslice  |   9|          2|    1|          2|
    |ap_NS_fsm                         |  65|         15|    1|         15|
    |grp_fu_1655_ce                    |  20|          4|    1|          4|
    |grp_fu_1655_p0                    |  20|          4|   32|        128|
    |grp_fu_1655_p1                    |  20|          4|   32|        128|
    |grp_fu_1659_ce                    |  20|          4|    1|          4|
    |grp_fu_1659_p0                    |  20|          4|   32|        128|
    |grp_fu_1659_p1                    |  20|          4|   32|        128|
    |grp_fu_1663_ce                    |  20|          4|    1|          4|
    |grp_fu_1663_p0                    |  20|          4|   64|        256|
    |grp_fu_1666_ce                    |  20|          4|    1|          4|
    |grp_fu_1666_p0                    |  20|          4|   32|        128|
    |grp_fu_1669_ce                    |  20|          4|    1|          4|
    |grp_fu_1669_p0                    |  20|          4|   32|        128|
    |grp_fu_1669_p1                    |  20|          4|   32|        128|
    |grp_fu_1673_ce                    |  20|          4|    1|          4|
    |grp_fu_1673_p0                    |  20|          4|   64|        256|
    |grp_fu_1673_p1                    |  20|          4|   64|        256|
    |grp_fu_1677_ce                    |  20|          4|    1|          4|
    |grp_fu_1677_p0                    |  20|          4|   64|        256|
    |grp_fu_1677_p1                    |  20|          4|   64|        256|
    |image_pixels_address0             |  14|          3|   10|         30|
    |image_pixels_ce0                  |  14|          3|    1|          3|
    |image_pixels_we0                  |   9|          2|    1|          2|
    |l_hidden2_outputs_address0        |  14|          3|    7|         21|
    |l_hidden2_outputs_ce0             |  14|          3|    1|          3|
    |l_hidden2_outputs_we0             |   9|          2|    1|          2|
    |l_out_outputs_address0            |  20|          4|    4|         16|
    |l_out_outputs_ce0                 |  20|          4|    1|          4|
    |l_out_outputs_ce1                 |   9|          2|    1|          2|
    |l_out_outputs_we0                 |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 586|        121|  581|       2306|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |  14|   0|   14|          0|
    |grp_MLP_Pipeline_L1_L21_fu_779_ap_start_reg                           |   1|   0|    1|          0|
    |grp_MLP_Pipeline_L1_L2_fu_507_ap_start_reg                            |   1|   0|    1|          0|
    |grp_MLP_Pipeline_L1_fu_580_ap_start_reg                               |   1|   0|    1|          0|
    |grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_start_reg                  |   1|   0|    1|          0|
    |grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_start_reg  |   1|   0|    1|          0|
    |grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_start_reg                  |   1|   0|    1|          0|
    |result_loc_fu_216                                                     |   8|   0|    8|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |  28|   0|   28|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|  return value|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|  return value|
|s_axi_control_AWADDR   |   in|    5|       s_axi|                 control|  return value|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|  return value|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|  return value|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|  return value|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|  return value|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|  return value|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|  return value|
|s_axi_control_ARADDR   |   in|    5|       s_axi|                 control|  return value|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|  return value|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|  return value|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|  return value|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|  return value|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|  return value|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|  return value|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|                     MLP|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|                     MLP|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|                     MLP|  return value|
|INPUT_STREAM_TDATA     |   in|   32|        axis|   INPUT_STREAM_V_data_V|       pointer|
|INPUT_STREAM_TVALID    |   in|    1|        axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TREADY    |  out|    1|        axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TDEST     |   in|    5|        axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TKEEP     |   in|    4|        axis|   INPUT_STREAM_V_keep_V|       pointer|
|INPUT_STREAM_TSTRB     |   in|    4|        axis|   INPUT_STREAM_V_strb_V|       pointer|
|INPUT_STREAM_TUSER     |   in|    4|        axis|   INPUT_STREAM_V_user_V|       pointer|
|INPUT_STREAM_TLAST     |   in|    1|        axis|   INPUT_STREAM_V_last_V|       pointer|
|INPUT_STREAM_TID       |   in|    5|        axis|     INPUT_STREAM_V_id_V|       pointer|
|OUTPUT_STREAM_TDATA    |  out|   32|        axis|  OUTPUT_STREAM_V_data_V|       pointer|
|OUTPUT_STREAM_TVALID   |  out|    1|        axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TREADY   |   in|    1|        axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TDEST    |  out|    5|        axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TKEEP    |  out|    4|        axis|  OUTPUT_STREAM_V_keep_V|       pointer|
|OUTPUT_STREAM_TSTRB    |  out|    4|        axis|  OUTPUT_STREAM_V_strb_V|       pointer|
|OUTPUT_STREAM_TUSER    |  out|    4|        axis|  OUTPUT_STREAM_V_user_V|       pointer|
|OUTPUT_STREAM_TLAST    |  out|    1|        axis|  OUTPUT_STREAM_V_last_V|       pointer|
|OUTPUT_STREAM_TID      |  out|    5|        axis|    OUTPUT_STREAM_V_id_V|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

