// Seed: 2269975513
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd22,
    parameter id_19 = 32'd65,
    parameter id_26 = 32'd8,
    parameter id_29 = 32'd16,
    parameter id_43 = 32'd82,
    parameter id_45 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    _id_26,
    id_27,
    id_28,
    _id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    _id_43,
    id_44,
    _id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52
);
  inout wire id_52;
  output wire id_51;
  inout wire id_50;
  input logic [7:0] id_49;
  input wire id_48;
  input wire id_47;
  inout wire id_46;
  output wire _id_45;
  output wire id_44;
  input wire _id_43;
  output wire id_42;
  input wire id_41;
  output wire id_40;
  inout wire id_39;
  inout wire id_38;
  output wire id_37;
  input wire id_36;
  inout wire id_35;
  inout wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  output wire id_30;
  inout wire _id_29;
  input wire id_28;
  input wire id_27;
  input wire _id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire _id_19;
  inout wire id_18;
  inout supply1 id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire _id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_46,
      id_27,
      id_35,
      id_18,
      id_24,
      id_18
  );
  assign id_39 = id_38;
  logic [1 'b0 : id_13] id_53;
  ;
  wire id_54;
  wire id_55;
  logic [-1 : -1] id_56 = id_49[1 : 1];
  wire [id_19 : id_26] id_57;
  assign id_17 = -1;
  wire [1 : 1] id_58;
  assign id_6 = ~id_15;
  logic [-1  & "" &  id_43 : id_29  <=  id_45] id_59;
endmodule
