# 0 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts"





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dsi-phy-28nm.h" 1
# 7 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 8 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8650-camcc.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8650-dispcc.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8650-gcc.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8650-gpucc.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8650-tcsr.h" 1
# 13 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8650-videocc.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8650-videocc.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8450-videocc.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8650-videocc.h" 2
# 14 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 15 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/firmware/qcom,scm.h" 1
# 16 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 17 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,icc.h" 1
# 18 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sm8650-rpmh.h" 1
# 19 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,osm-l3.h" 1
# 20 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 21 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 22 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-qcom-qmp.h" 1
# 23 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom,rpmhpd.h" 1
# 24 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 25 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,sm8650-gpucc.h" 1
# 26 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,gpr.h" 1
# 27 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 28 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6dsp-lpass-ports.h" 1
# 29 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 30 "arch/arm64/boot/dts/qcom/sm8650.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };

  bi_tcxo_div2: bi-tcxo-div2-clk {
   compatible = "fixed-factor-clock";
   #clock-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-mult = <1>;
   clock-div = <2>;
  };

  bi_tcxo_ao_div2: bi-tcxo-ao-div2-clk {
   compatible = "fixed-factor-clock";
   #clock-cells = <0>;

   clocks = <&rpmhcc 1>;
   clock-mult = <1>;
   clock-div = <2>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a520";
   reg = <0 0>;

   clocks = <&cpufreq_hw 0>;

   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";

   enable-method = "psci";
   next-level-cache = <&l2_0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;

   qcom,freq-domain = <&cpufreq_hw 0>;

   operating-points-v2 = <&cpu0_opp_table>;

   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 15 ((1 << 0) | (1 << 1))>,
     <&mc_virt 0 ((1 << 0) | (1 << 1))
      &mc_virt 1 ((1 << 0) | (1 << 1))>,
     <&epss_l3 0
      &epss_l3 1>;

   #cooling-cells = <2>;

   l2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;

    l3_0: l3-cache {
     compatible = "cache";
     cache-level = <3>;
     cache-unified;
    };
   };
  };

  cpu1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a520";
   reg = <0 0x100>;

   clocks = <&cpufreq_hw 0>;

   power-domains = <&cpu_pd1>;
   power-domain-names = "psci";

   enable-method = "psci";
   next-level-cache = <&l2_0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;

   qcom,freq-domain = <&cpufreq_hw 0>;

   operating-points-v2 = <&cpu0_opp_table>;

   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 15 ((1 << 0) | (1 << 1))>,
     <&mc_virt 0 ((1 << 0) | (1 << 1))
      &mc_virt 1 ((1 << 0) | (1 << 1))>,
     <&epss_l3 0
      &epss_l3 1>;

   #cooling-cells = <2>;
  };

  cpu2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a720";
   reg = <0 0x200>;

   clocks = <&cpufreq_hw 3>;

   power-domains = <&cpu_pd2>;
   power-domain-names = "psci";

   enable-method = "psci";
   next-level-cache = <&l2_200>;
   capacity-dmips-mhz = <1792>;
   dynamic-power-coefficient = <238>;

   qcom,freq-domain = <&cpufreq_hw 3>;

   operating-points-v2 = <&cpu2_opp_table>;

   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 15 ((1 << 0) | (1 << 1))>,
     <&mc_virt 0 ((1 << 0) | (1 << 1))
      &mc_virt 1 ((1 << 0) | (1 << 1))>,
     <&epss_l3 0
      &epss_l3 1>;

   #cooling-cells = <2>;

   l2_200: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a720";
   reg = <0 0x300>;

   clocks = <&cpufreq_hw 3>;

   power-domains = <&cpu_pd3>;
   power-domain-names = "psci";

   enable-method = "psci";
   next-level-cache = <&l2_300>;
   capacity-dmips-mhz = <1792>;
   dynamic-power-coefficient = <238>;

   qcom,freq-domain = <&cpufreq_hw 3>;

   operating-points-v2 = <&cpu2_opp_table>;

   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 15 ((1 << 0) | (1 << 1))>,
     <&mc_virt 0 ((1 << 0) | (1 << 1))
      &mc_virt 1 ((1 << 0) | (1 << 1))>,
     <&epss_l3 0
      &epss_l3 1>;

   #cooling-cells = <2>;

   l2_300: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu4: cpu@400 {
   device_type = "cpu";
   compatible = "arm,cortex-a720";
   reg = <0 0x400>;

   clocks = <&cpufreq_hw 3>;

   power-domains = <&cpu_pd4>;
   power-domain-names = "psci";

   enable-method = "psci";
   next-level-cache = <&l2_400>;
   capacity-dmips-mhz = <1792>;
   dynamic-power-coefficient = <238>;

   qcom,freq-domain = <&cpufreq_hw 3>;

   operating-points-v2 = <&cpu2_opp_table>;

   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 15 ((1 << 0) | (1 << 1))>,
     <&mc_virt 0 ((1 << 0) | (1 << 1))
      &mc_virt 1 ((1 << 0) | (1 << 1))>,
     <&epss_l3 0
      &epss_l3 1>;

   #cooling-cells = <2>;

   l2_400: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu5: cpu@500 {
   device_type = "cpu";
   compatible = "arm,cortex-a720";
   reg = <0 0x500>;

   clocks = <&cpufreq_hw 1>;

   power-domains = <&cpu_pd5>;
   power-domain-names = "psci";

   enable-method = "psci";
   next-level-cache = <&l2_500>;
   capacity-dmips-mhz = <1792>;
   dynamic-power-coefficient = <238>;

   qcom,freq-domain = <&cpufreq_hw 1>;

   operating-points-v2 = <&cpu5_opp_table>;

   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 15 ((1 << 0) | (1 << 1))>,
     <&mc_virt 0 ((1 << 0) | (1 << 1))
      &mc_virt 1 ((1 << 0) | (1 << 1))>,
     <&epss_l3 0
      &epss_l3 1>;

   #cooling-cells = <2>;

   l2_500: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu6: cpu@600 {
   device_type = "cpu";
   compatible = "arm,cortex-a720";
   reg = <0 0x600>;

   clocks = <&cpufreq_hw 1>;

   power-domains = <&cpu_pd6>;
   power-domain-names = "psci";

   enable-method = "psci";
   next-level-cache = <&l2_600>;
   capacity-dmips-mhz = <1792>;
   dynamic-power-coefficient = <238>;

   qcom,freq-domain = <&cpufreq_hw 1>;

   operating-points-v2 = <&cpu5_opp_table>;

   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 15 ((1 << 0) | (1 << 1))>,
     <&mc_virt 0 ((1 << 0) | (1 << 1))
      &mc_virt 1 ((1 << 0) | (1 << 1))>,
     <&epss_l3 0
      &epss_l3 1>;

   #cooling-cells = <2>;

   l2_600: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu7: cpu@700 {
   device_type = "cpu";
   compatible = "arm,cortex-x4";
   reg = <0 0x700>;

   clocks = <&cpufreq_hw 2>;

   power-domains = <&cpu_pd7>;
   power-domain-names = "psci";

   enable-method = "psci";
   next-level-cache = <&l2_700>;
   capacity-dmips-mhz = <1894>;
   dynamic-power-coefficient = <588>;

   qcom,freq-domain = <&cpufreq_hw 2>;

   operating-points-v2 = <&cpu7_opp_table>;

   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 15 ((1 << 0) | (1 << 1))>,
     <&mc_virt 0 ((1 << 0) | (1 << 1))
      &mc_virt 1 ((1 << 0) | (1 << 1))>,
     <&epss_l3 0
      &epss_l3 1>;

   #cooling-cells = <2>;

   l2_700: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };

    core2 {
     cpu = <&cpu2>;
    };

    core3 {
     cpu = <&cpu3>;
    };

    core4 {
     cpu = <&cpu4>;
    };

    core5 {
     cpu = <&cpu5>;
    };

    core6 {
     cpu = <&cpu6>;
    };

    core7 {
     cpu = <&cpu7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   silver_cpu_sleep_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "silver-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <550>;
    exit-latency-us = <750>;
    min-residency-us = <6700>;
    local-timer-stop;
   };

   gold_cpu_sleep_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "gold-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <600>;
    exit-latency-us = <1300>;
    min-residency-us = <8136>;
    local-timer-stop;
   };

   gold_plus_cpu_sleep_0: cpu-sleep-2-0 {
    compatible = "arm,idle-state";
    idle-state-name = "gold-plus-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <500>;
    exit-latency-us = <1350>;
    min-residency-us = <7480>;
    local-timer-stop;
   };
  };

  domain-idle-states {
   cluster_sleep_0: cluster-sleep-0 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41000044>;
    entry-latency-us = <750>;
    exit-latency-us = <2350>;
    min-residency-us = <9144>;
   };

   cluster_sleep_1: cluster-sleep-1 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x4100c344>;
    entry-latency-us = <2800>;
    exit-latency-us = <4400>;
    min-residency-us = <10150>;
   };
  };
 };

 ete-0 {
  compatible = "arm,embedded-trace-extension";

  cpu = <&cpu0>;

  out-ports {
   port {
    ete0_out_funnel_ete: endpoint {
     remote-endpoint = <&funnel_ete_in_ete0>;
    };
   };
  };
 };

 ete-1 {
  compatible = "arm,embedded-trace-extension";

  cpu = <&cpu1>;

  out-ports {
   port {
    ete1_out_funnel_ete: endpoint {
     remote-endpoint = <&funnel_ete_in_ete1>;
    };
   };
  };
 };

 ete-2 {
  compatible = "arm,embedded-trace-extension";

  cpu = <&cpu2>;

  out-ports {
   port {
    ete2_out_funnel_ete: endpoint {
     remote-endpoint = <&funnel_ete_in_ete2>;
    };
   };
  };
 };

 ete-3 {
  compatible = "arm,embedded-trace-extension";

  cpu = <&cpu3>;

  out-ports {
   port {
    ete3_out_funnel_ete: endpoint {
     remote-endpoint = <&funnel_ete_in_ete3>;
    };
   };
  };
 };

 ete-4 {
  compatible = "arm,embedded-trace-extension";

  cpu = <&cpu4>;

  out-ports {
   port {
    ete4_out_funnel_ete: endpoint {
     remote-endpoint = <&funnel_ete_in_ete4>;
    };
   };
  };
 };

 ete-5 {
  compatible = "arm,embedded-trace-extension";

  cpu = <&cpu5>;

  out-ports {
   port {
    ete5_out_funnel_ete: endpoint {
     remote-endpoint = <&funnel_ete_in_ete5>;
    };
   };
  };
 };

 ete-6 {
  compatible = "arm,embedded-trace-extension";

  cpu = <&cpu6>;

  out-ports {
   port {
    ete6_out_funnel_ete: endpoint {
     remote-endpoint = <&funnel_ete_in_ete6>;
    };
   };
  };
 };

 ete-7 {
  compatible = "arm,embedded-trace-extension";

  cpu = <&cpu7>;

  out-ports {
   port {
    ete7_out_funnel_ete: endpoint {
     remote-endpoint = <&funnel_ete_in_ete7>;
    };
   };
  };
 };

 funnel-ete {
  compatible = "arm,coresight-static-funnel";

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    funnel_ete_in_ete0: endpoint {
     remote-endpoint = <&ete0_out_funnel_ete>;
    };
   };

   port@1 {
    reg = <1>;

    funnel_ete_in_ete1: endpoint {
     remote-endpoint = <&ete1_out_funnel_ete>;
    };
   };

   port@2 {
    reg = <2>;

    funnel_ete_in_ete2: endpoint {
     remote-endpoint = <&ete2_out_funnel_ete>;
    };
   };

   port@3 {
    reg = <3>;

    funnel_ete_in_ete3: endpoint {
     remote-endpoint = <&ete3_out_funnel_ete>;
    };
   };

   port@4 {
    reg = <4>;

    funnel_ete_in_ete4: endpoint {
     remote-endpoint = <&ete4_out_funnel_ete>;
    };
   };

   port@5 {
    reg = <5>;

    funnel_ete_in_ete5: endpoint {
     remote-endpoint = <&ete5_out_funnel_ete>;
    };
   };

   port@6 {
    reg = <6>;

    funnel_ete_in_ete6: endpoint {
     remote-endpoint = <&ete6_out_funnel_ete>;
    };
   };

   port@7 {
    reg = <7>;

    funnel_ete_in_ete7: endpoint {
     remote-endpoint = <&ete7_out_funnel_ete>;
    };
   };
  };

  out-ports {
   port {
    funnel_ete_out_funnel_apss: endpoint {
     remote-endpoint = <&funnel_apss_in_funnel_ete>;
    };
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-sm8650", "qcom,scm";
   qcom,dload-mode = <&tcsr 0x19000>;
   interconnects = <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
  };
 };

 clk_virt: interconnect-0 {
  compatible = "qcom,sm8650-clk-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 mc_virt: interconnect-1 {
  compatible = "qcom,sm8650-mc-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 qup_opp_table_100mhz: opp-table-qup100mhz {
  compatible = "operating-points-v2";

  opp-75000000 {
   opp-hz = /bits/ 64 <75000000>;
   required-opps = <&rpmhpd_opp_low_svs>;
  };

  opp-100000000 {
   opp-hz = /bits/ 64 <100000000>;
   required-opps = <&rpmhpd_opp_svs>;
  };
 };

 qup_opp_table_120mhz: opp-table-qup120mhz {
  compatible = "operating-points-v2";

  opp-75000000 {
   opp-hz = /bits/ 64 <75000000>;
   required-opps = <&rpmhpd_opp_low_svs>;
  };

  opp-120000000 {
   opp-hz = /bits/ 64 <120000000>;
   required-opps = <&rpmhpd_opp_svs>;
  };
 };

 qup_opp_table_128mhz: opp-table-qup128mhz {
  compatible = "operating-points-v2";

  opp-75000000 {
   opp-hz = /bits/ 64 <75000000>;
   required-opps = <&rpmhpd_opp_low_svs>;
  };

  opp-128000000 {
   opp-hz = /bits/ 64 <128000000>;
   required-opps = <&rpmhpd_opp_svs>;
  };
 };

 qup_opp_table_240mhz: opp-table-qup240mhz {
  compatible = "operating-points-v2";

  opp-150000000 {
   opp-hz = /bits/ 64 <150000000>;
   required-opps = <&rpmhpd_opp_low_svs>;
  };

  opp-240000000 {
   opp-hz = /bits/ 64 <240000000>;
   required-opps = <&rpmhpd_opp_svs>;
  };
 };

 memory@a0000000 {
  device_type = "memory";

  reg = <0 0xa0000000 0 0>;
 };

 cpu0_opp_table: opp-table-cpu0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-307200000 {
   opp-hz = /bits/ 64 <307200000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (307200 * 32)>;
  };

  opp-364800000 {
   opp-hz = /bits/ 64 <364800000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (307200 * 32)>;
  };

  opp-460800000 {
   opp-hz = /bits/ 64 <460800000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (384000 * 32)>;
  };

  opp-556800000 {
   opp-hz = /bits/ 64 <556800000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (499200 * 32)>;
  };

  opp-672000000 {
   opp-hz = /bits/ 64 <672000000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (499200 * 32)>;
  };

  opp-787200000 {
   opp-hz = /bits/ 64 <787200000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (729600 * 32)>;
  };

  opp-902400000 {
   opp-hz = /bits/ 64 <902400000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (844800 * 32)>;
  };

  opp-1017600000 {
   opp-hz = /bits/ 64 <1017600000>;
   opp-peak-kBps = <(466000 * 16) (547000 * 4) (940800 * 32)>;
  };

  opp-1132800000 {
   opp-hz = /bits/ 64 <1132800000>;
   opp-peak-kBps = <(466000 * 16) (547000 * 4) (1036800 * 32)>;
  };

  opp-1248000000 {
   opp-hz = /bits/ 64 <1248000000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (1132800 * 32)>;
  };

  opp-1344000000 {
   opp-hz = /bits/ 64 <1344000000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (1248000 * 32)>;
  };

  opp-1440000000 {
   opp-hz = /bits/ 64 <1440000000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (1248000 * 32)>;
  };

  opp-1459200000 {
   opp-hz = /bits/ 64 <1459200000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (1248000 * 32)>;
  };

  opp-1536000000 {
   opp-hz = /bits/ 64 <1536000000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (1440000 * 32)>;
  };

  opp-1574400000 {
   opp-hz = /bits/ 64 <1574400000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (1440000 * 32)>;
  };

  opp-1651200000 {
   opp-hz = /bits/ 64 <1651200000>;
   opp-peak-kBps = <(600000 * 16) (1555000 * 4) (1440000 * 32)>;
  };

  opp-1689600000 {
   opp-hz = /bits/ 64 <1689600000>;
   opp-peak-kBps = <(600000 * 16) (1555000 * 4) (1440000 * 32)>;
  };

  opp-1747200000 {
   opp-hz = /bits/ 64 <1747200000>;
   opp-peak-kBps = <(600000 * 16) (1555000 * 4) (1440000 * 32)>;
  };

  opp-1804800000 {
   opp-hz = /bits/ 64 <1804800000>;
   opp-peak-kBps = <(600000 * 16) (1555000 * 4) (1555200 * 32)>;
  };

  opp-1843200000 {
   opp-hz = /bits/ 64 <1843200000>;
   opp-peak-kBps = <(600000 * 16) (1555000 * 4) (1555200 * 32)>;
  };

  opp-1920000000 {
   opp-hz = /bits/ 64 <1920000000>;
   opp-peak-kBps = <(600000 * 16) (1555000 * 4) (1651200 * 32)>;
  };

  opp-1939200000 {
   opp-hz = /bits/ 64 <1939200000>;
   opp-peak-kBps = <(600000 * 16) (1555000 * 4) (1651200 * 32)>;
  };

  opp-2035200000 {
   opp-hz = /bits/ 64 <2035200000>;
   opp-peak-kBps = <(600000 * 16) (1555000 * 4) (1843200 * 32)>;
  };

  opp-2150400000 {
   opp-hz = /bits/ 64 <2150400000>;
   opp-peak-kBps = <(600000 * 16) (1555000 * 4) (1843200 * 32)>;
  };

  opp-2265600000 {
   opp-hz = /bits/ 64 <2265600000>;
   opp-peak-kBps = <(600000 * 16) (1555000 * 4) (2035200 * 32)>;
  };
 };

 cpu2_opp_table: opp-table-cpu2 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-460800000 {
   opp-hz = /bits/ 64 <460800000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (307200 * 32)>;
  };

  opp-499200000 {
   opp-hz = /bits/ 64 <499200000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (307200 * 32)>;
  };

  opp-576000000 {
   opp-hz = /bits/ 64 <576000000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (307200 * 32)>;
  };

  opp-614400000 {
   opp-hz = /bits/ 64 <614400000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (499200 * 32)>;
  };

  opp-691200000 {
   opp-hz = /bits/ 64 <691200000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-729600000 {
   opp-hz = /bits/ 64 <729600000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-806400000 {
   opp-hz = /bits/ 64 <806400000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-844800000 {
   opp-hz = /bits/ 64 <844800000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-902400000 {
   opp-hz = /bits/ 64 <902400000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-960000000 {
   opp-hz = /bits/ 64 <960000000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (844800 * 32)>;
  };

  opp-1036800000 {
   opp-hz = /bits/ 64 <1036800000>;
   opp-peak-kBps = <(466000 * 16) (1555000 * 4) (844800 * 32)>;
  };

  opp-1075200000 {
   opp-hz = /bits/ 64 <1075200000>;
   opp-peak-kBps = <(466000 * 16) (1555000 * 4) (844800 * 32)>;
  };

  opp-1152000000 {
   opp-hz = /bits/ 64 <1152000000>;
   opp-peak-kBps = <(466000 * 16) (1555000 * 4) (844800 * 32)>;
  };

  opp-1190400000 {
   opp-hz = /bits/ 64 <1190400000>;
   opp-peak-kBps = <(466000 * 16) (1555000 * 4) (1036800 * 32)>;
  };

  opp-1267200000 {
   opp-hz = /bits/ 64 <1267200000>;
   opp-peak-kBps = <(600000 * 16) (2092000 * 4) (1036800 * 32)>;
  };

  opp-1286400000 {
   opp-hz = /bits/ 64 <1286400000>;
   opp-peak-kBps = <(600000 * 16) (2092000 * 4) (1036800 * 32)>;
  };

  opp-1382400000 {
   opp-hz = /bits/ 64 <1382400000>;
   opp-peak-kBps = <(600000 * 16) (2092000 * 4) (1036800 * 32)>;
  };

  opp-1401600000 {
   opp-hz = /bits/ 64 <1401600000>;
   opp-peak-kBps = <(600000 * 16) (2092000 * 4) (1248000 * 32)>;
  };

  opp-1497600000 {
   opp-hz = /bits/ 64 <1497600000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1612800000 {
   opp-hz = /bits/ 64 <1612800000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1708800000 {
   opp-hz = /bits/ 64 <1708800000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1728000000 {
   opp-hz = /bits/ 64 <1728000000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1824000000 {
   opp-hz = /bits/ 64 <1824000000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1843200000 {
   opp-hz = /bits/ 64 <1843200000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1920000000 {
   opp-hz = /bits/ 64 <1920000000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1440000 * 32)>;
  };

  opp-1958400000 {
   opp-hz = /bits/ 64 <1958400000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2035200000 {
   opp-hz = /bits/ 64 <2035200000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2073600000 {
   opp-hz = /bits/ 64 <2073600000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2131200000 {
   opp-hz = /bits/ 64 <2131200000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2188800000 {
   opp-hz = /bits/ 64 <2188800000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2246400000 {
   opp-hz = /bits/ 64 <2246400000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2304000000 {
   opp-hz = /bits/ 64 <2304000000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2323200000 {
   opp-hz = /bits/ 64 <2323200000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2380800000 {
   opp-hz = /bits/ 64 <2380800000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2400000000 {
   opp-hz = /bits/ 64 <2400000000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2438400000 {
   opp-hz = /bits/ 64 <2438400000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2515200000 {
   opp-hz = /bits/ 64 <2515200000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2572800000 {
   opp-hz = /bits/ 64 <2572800000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1651200 * 32)>;
  };

  opp-2630400000 {
   opp-hz = /bits/ 64 <2630400000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1651200 * 32)>;
  };

  opp-2707200000 {
   opp-hz = /bits/ 64 <2707200000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1651200 * 32)>;
  };

  opp-2764800000 {
   opp-hz = /bits/ 64 <2764800000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1843200 * 32)>;
  };

  opp-2841600000 {
   opp-hz = /bits/ 64 <2841600000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-2899200000 {
   opp-hz = /bits/ 64 <2899200000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-2956800000 {
   opp-hz = /bits/ 64 <2956800000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-3014400000 {
   opp-hz = /bits/ 64 <3014400000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-3072000000 {
   opp-hz = /bits/ 64 <3072000000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-3148800000 {
   opp-hz = /bits/ 64 <3148800000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (2035200 * 32)>;
  };
 };

 cpu5_opp_table: opp-table-cpu5 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-460800000 {
   opp-hz = /bits/ 64 <460800000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (307200 * 32)>;
  };

  opp-499200000 {
   opp-hz = /bits/ 64 <499200000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (307200 * 32)>;
  };

  opp-576000000 {
   opp-hz = /bits/ 64 <576000000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (307200 * 32)>;
  };

  opp-614400000 {
   opp-hz = /bits/ 64 <614400000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (499200 * 32)>;
  };

  opp-691200000 {
   opp-hz = /bits/ 64 <691200000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-729600000 {
   opp-hz = /bits/ 64 <729600000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-806400000 {
   opp-hz = /bits/ 64 <806400000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-844800000 {
   opp-hz = /bits/ 64 <844800000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-902400000 {
   opp-hz = /bits/ 64 <902400000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-960000000 {
   opp-hz = /bits/ 64 <960000000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (844800 * 32)>;
  };

  opp-1036800000 {
   opp-hz = /bits/ 64 <1036800000>;
   opp-peak-kBps = <(466000 * 16) (1555000 * 4) (844800 * 32)>;
  };

  opp-1075200000 {
   opp-hz = /bits/ 64 <1075200000>;
   opp-peak-kBps = <(466000 * 16) (1555000 * 4) (844800 * 32)>;
  };

  opp-1152000000 {
   opp-hz = /bits/ 64 <1152000000>;
   opp-peak-kBps = <(466000 * 16) (1555000 * 4) (844800 * 32)>;
  };

  opp-1190400000 {
   opp-hz = /bits/ 64 <1190400000>;
   opp-peak-kBps = <(466000 * 16) (1555000 * 4) (1036800 * 32)>;
  };

  opp-1267200000 {
   opp-hz = /bits/ 64 <1267200000>;
   opp-peak-kBps = <(600000 * 16) (2092000 * 4) (1036800 * 32)>;
  };

  opp-1286400000 {
   opp-hz = /bits/ 64 <1286400000>;
   opp-peak-kBps = <(600000 * 16) (2092000 * 4) (1036800 * 32)>;
  };

  opp-1382400000 {
   opp-hz = /bits/ 64 <1382400000>;
   opp-peak-kBps = <(600000 * 16) (2092000 * 4) (1036800 * 32)>;
  };

  opp-1401600000 {
   opp-hz = /bits/ 64 <1401600000>;
   opp-peak-kBps = <(600000 * 16) (2092000 * 4) (1248000 * 32)>;
  };

  opp-1497600000 {
   opp-hz = /bits/ 64 <1497600000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1612800000 {
   opp-hz = /bits/ 64 <1612800000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1708800000 {
   opp-hz = /bits/ 64 <1708800000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1728000000 {
   opp-hz = /bits/ 64 <1728000000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1824000000 {
   opp-hz = /bits/ 64 <1824000000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1843200000 {
   opp-hz = /bits/ 64 <1843200000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1920000000 {
   opp-hz = /bits/ 64 <1920000000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1440000 * 32)>;
  };

  opp-1958400000 {
   opp-hz = /bits/ 64 <1958400000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2035200000 {
   opp-hz = /bits/ 64 <2035200000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2073600000 {
   opp-hz = /bits/ 64 <2073600000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2131200000 {
   opp-hz = /bits/ 64 <2131200000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2188800000 {
   opp-hz = /bits/ 64 <2188800000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2246400000 {
   opp-hz = /bits/ 64 <2246400000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2304000000 {
   opp-hz = /bits/ 64 <2304000000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2323200000 {
   opp-hz = /bits/ 64 <2323200000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2380800000 {
   opp-hz = /bits/ 64 <2380800000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2400000000 {
   opp-hz = /bits/ 64 <2400000000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2438400000 {
   opp-hz = /bits/ 64 <2438400000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2515200000 {
   opp-hz = /bits/ 64 <2515200000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2572800000 {
   opp-hz = /bits/ 64 <2572800000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1651200 * 32)>;
  };

  opp-2630400000 {
   opp-hz = /bits/ 64 <2630400000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1651200 * 32)>;
  };

  opp-2707200000 {
   opp-hz = /bits/ 64 <2707200000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1651200 * 32)>;
  };

  opp-2764800000 {
   opp-hz = /bits/ 64 <2764800000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1843200 * 32)>;
  };

  opp-2841600000 {
   opp-hz = /bits/ 64 <2841600000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-2899200000 {
   opp-hz = /bits/ 64 <2899200000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-2956800000 {
   opp-hz = /bits/ 64 <2956800000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-3014400000 {
   opp-hz = /bits/ 64 <3014400000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-3072000000 {
   opp-hz = /bits/ 64 <3072000000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-3148800000 {
   opp-hz = /bits/ 64 <3148800000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (2035200 * 32)>;
  };
 };

 cpu7_opp_table: opp-table-cpu7 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-480000000 {
   opp-hz = /bits/ 64 <480000000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (307200 * 32)>;
  };

  opp-499200000 {
   opp-hz = /bits/ 64 <499200000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (307200 * 32)>;
  };

  opp-576000000 {
   opp-hz = /bits/ 64 <576000000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (307200 * 32)>;
  };

  opp-614400000 {
   opp-hz = /bits/ 64 <614400000>;
   opp-peak-kBps = <(300000 * 16) (547000 * 4) (499200 * 32)>;
  };

  opp-672000000 {
   opp-hz = /bits/ 64 <672000000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-729600000 {
   opp-hz = /bits/ 64 <729600000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-787200000 {
   opp-hz = /bits/ 64 <787200000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-844800000 {
   opp-hz = /bits/ 64 <844800000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-902400000 {
   opp-hz = /bits/ 64 <902400000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-940800000 {
   opp-hz = /bits/ 64 <940800000>;
   opp-peak-kBps = <(466000 * 16) (768000 * 4) (499200 * 32)>;
  };

  opp-1017600000 {
   opp-hz = /bits/ 64 <1017600000>;
   opp-peak-kBps = <(466000 * 16) (1555000 * 4) (844800 * 32)>;
  };

  opp-1075200000 {
   opp-hz = /bits/ 64 <1075200000>;
   opp-peak-kBps = <(466000 * 16) (1555000 * 4) (844800 * 32)>;
  };

  opp-1132800000 {
   opp-hz = /bits/ 64 <1132800000>;
   opp-peak-kBps = <(466000 * 16) (1555000 * 4) (844800 * 32)>;
  };

  opp-1190400000 {
   opp-hz = /bits/ 64 <1190400000>;
   opp-peak-kBps = <(466000 * 16) (1555000 * 4) (1036800 * 32)>;
  };

  opp-1248000000 {
   opp-hz = /bits/ 64 <1248000000>;
   opp-peak-kBps = <(600000 * 16) (2092000 * 4) (1036800 * 32)>;
  };

  opp-1305600000 {
   opp-hz = /bits/ 64 <1305600000>;
   opp-peak-kBps = <(600000 * 16) (2092000 * 4) (1036800 * 32)>;
  };

  opp-1363200000 {
   opp-hz = /bits/ 64 <1363200000>;
   opp-peak-kBps = <(600000 * 16) (2092000 * 4) (1036800 * 32)>;
  };

  opp-1420800000 {
   opp-hz = /bits/ 64 <1420800000>;
   opp-peak-kBps = <(600000 * 16) (2092000 * 4) (1248000 * 32)>;
  };

  opp-1478400000 {
   opp-hz = /bits/ 64 <1478400000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1555200000 {
   opp-hz = /bits/ 64 <1555200000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1593600000 {
   opp-hz = /bits/ 64 <1593600000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1670400000 {
   opp-hz = /bits/ 64 <1670400000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1708800000 {
   opp-hz = /bits/ 64 <1708800000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1804800000 {
   opp-hz = /bits/ 64 <1804800000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1824000000 {
   opp-hz = /bits/ 64 <1824000000>;
   opp-peak-kBps = <(806000 * 16) (2736000 * 4) (1248000 * 32)>;
  };

  opp-1939200000 {
   opp-hz = /bits/ 64 <1939200000>;
   opp-peak-kBps = <(806000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2035200000 {
   opp-hz = /bits/ 64 <2035200000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2073600000 {
   opp-hz = /bits/ 64 <2073600000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2112000000 {
   opp-hz = /bits/ 64 <2112000000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2169600000 {
   opp-hz = /bits/ 64 <2169600000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2208000000 {
   opp-hz = /bits/ 64 <2208000000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2246400000 {
   opp-hz = /bits/ 64 <2246400000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2304000000 {
   opp-hz = /bits/ 64 <2304000000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2342400000 {
   opp-hz = /bits/ 64 <2342400000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2380800000 {
   opp-hz = /bits/ 64 <2380800000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2438400000 {
   opp-hz = /bits/ 64 <2438400000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2457600000 {
   opp-hz = /bits/ 64 <2457600000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2496000000 {
   opp-hz = /bits/ 64 <2496000000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2553600000 {
   opp-hz = /bits/ 64 <2553600000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1440000 * 32)>;
  };

  opp-2630400000 {
   opp-hz = /bits/ 64 <2630400000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1651200 * 32)>;
  };

  opp-2688000000 {
   opp-hz = /bits/ 64 <2688000000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1651200 * 32)>;
  };

  opp-2745600000 {
   opp-hz = /bits/ 64 <2745600000>;
   opp-peak-kBps = <(933000 * 16) (3686000 * 4) (1843200 * 32)>;
  };

  opp-2803200000 {
   opp-hz = /bits/ 64 <2803200000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-2880000000 {
   opp-hz = /bits/ 64 <2880000000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-2937600000 {
   opp-hz = /bits/ 64 <2937600000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-2995200000 {
   opp-hz = /bits/ 64 <2995200000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-3052800000 {
   opp-hz = /bits/ 64 <3052800000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (1843200 * 32)>;
  };

  opp-3187200000 {
   opp-hz = /bits/ 64 <3187200000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (2035200 * 32)>;
  };

  opp-3302400000 {
   opp-hz = /bits/ 64 <3302400000>;
   opp-peak-kBps = <(1066000 * 16) (4224000 * 4) (2035200 * 32)>;
  };
 };

 pmu-a520 {
  compatible = "arm,cortex-a520-pmu";
  interrupts = <1 7 8 &ppi_cluster0>;
 };

 pmu-a720 {
  compatible = "arm,cortex-a720-pmu";
  interrupts = <1 7 8 &ppi_cluster1>;
 };

 pmu-x4 {
  compatible = "arm,cortex-x4-pmu";
  interrupts = <1 7 8 &ppi_cluster2>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  cpu_pd0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&silver_cpu_sleep_0>;
  };

  cpu_pd1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&silver_cpu_sleep_0>;
  };

  cpu_pd2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&gold_cpu_sleep_0>;
  };

  cpu_pd3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&gold_cpu_sleep_0>;
  };

  cpu_pd4: power-domain-cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&gold_cpu_sleep_0>;
  };

  cpu_pd5: power-domain-cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&gold_cpu_sleep_0>;
  };

  cpu_pd6: power-domain-cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&gold_cpu_sleep_0>;
  };

  cpu_pd7: power-domain-cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&gold_plus_cpu_sleep_0>;
  };

  cluster_pd: power-domain-cluster {
   #power-domain-cells = <0>;
   domain-idle-states = <&cluster_sleep_0>,
          <&cluster_sleep_1>;
  };
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: hyp@80000000 {
   reg = <0 0x80000000 0 0xe00000>;
   no-map;
  };

  cpusys_vm_mem: cpusys-vm@80e00000 {
   reg = <0 0x80e00000 0 0x400000>;
   no-map;
  };


  xbl_dt_log_merged_mem: xbl-dt-log-merged@81a00000 {
   reg = <0 0x81a00000 0 0x260000>;
   no-map;
  };

  aop_cmd_db_mem: aop-cmd-db@81c60000 {
   compatible = "qcom,cmd-db";
   reg = <0 0x81c60000 0 0x20000>;
   no-map;
  };


  aop_tme_uefi_merged_mem: aop-tme-uefi-merged@81c80000 {
   reg = <0 0x81c80000 0 0x75000>;
   no-map;
  };



  smem: smem@81d00000 {
   compatible = "qcom,smem";
   reg = <0 0x81d00000 0 0x200000>;
   hwlocks = <&tcsr_mutex 3>;
   no-map;
  };

  adsp_mhi_mem: adsp-mhi@81f00000 {
   reg = <0 0x81f00000 0 0x20000>;
   no-map;
  };

  pvmfw_mem: pvmfw@824a0000 {
   reg = <0 0x824a0000 0 0x100000>;
   no-map;
  };

  global_sync_mem: global-sync@82600000 {
   reg = <0 0x82600000 0 0x100000>;
   no-map;
  };

  tz_stat_mem: tz-stat@82700000 {
   reg = <0 0x82700000 0 0x100000>;
   no-map;
  };

  qdss_mem: qdss@82800000 {
   reg = <0 0x82800000 0 0x2000000>;
   no-map;
  };

  qlink_logging_mem: qlink-logging@84800000 {
   reg = <0 0x84800000 0 0x200000>;
   no-map;
  };

  mpss_dsm_mem: mpss-dsm@86b00000 {
   reg = <0 0x86b00000 0 0x4900000>;
   no-map;
  };

  mpss_dsm_mem_2: mpss-dsm-2@8b400000 {
   reg = <0 0x8b400000 0 0x800000>;
   no-map;
  };

  mpss_mem: mpss@8bc00000 {
   reg = <0 0x8bc00000 0 0xf400000>;
   no-map;
  };

  q6_mpss_dtb_mem: q6-mpss-dtb@9b000000 {
   reg = <0 0x9b000000 0 0x80000>;
   no-map;
  };

  ipa_fw_mem: ipa-fw@9b080000 {
   reg = <0 0x9b080000 0 0x10000>;
   no-map;
  };

  ipa_gsi_mem: ipa-gsi@9b090000 {
   reg = <0 0x9b090000 0 0xa000>;
   no-map;
  };

  gpu_micro_code_mem: gpu-micro-code@9b09a000 {
   reg = <0 0x9b09a000 0 0x2000>;
   no-map;
  };

  spss_region_mem: spss@9b0a0000 {
   reg = <0 0x9b0a0000 0 0x1e0000>;
   no-map;
  };


  spu_tz_shared_mem: spu-tz-shared@9b280000 {
   reg = <0 0x9b280000 0 0x60000>;
   no-map;
  };


  spu_modem_shared_mem: spu-modem-shared@9b2e0000 {
   reg = <0 0x9b2e0000 0 0x20000>;
   no-map;
  };

  camera_mem: camera@9b300000 {
   reg = <0 0x9b300000 0 0x800000>;
   no-map;
  };

  video_mem: video@9bb00000 {
   reg = <0 0x9bb00000 0 0x800000>;
   no-map;
  };

  cvp_mem: cvp@9c300000 {
   reg = <0 0x9c300000 0 0x700000>;
   no-map;
  };

  cdsp_mem: cdsp@9ca00000 {
   reg = <0 0x9ca00000 0 0x1400000>;
   no-map;
  };

  q6_cdsp_dtb_mem: q6-cdsp-dtb@9de00000 {
   reg = <0 0x9de00000 0 0x80000>;
   no-map;
  };

  q6_adsp_dtb_mem: q6-adsp-dtb@9de80000 {
   reg = <0 0x9de80000 0 0x80000>;
   no-map;
  };

  adspslpi_mem: adspslpi@9df00000 {
   reg = <0 0x9df00000 0 0x4080000>;
   no-map;
  };

  rmtfs_mem: rmtfs@d7c00000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0 0xd7c00000 0 0x400000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <0xF>;
  };


  tz_merged_mem: tz-merged@d8000000 {
   reg = <0 0xd8000000 0 0x800000>;
   no-map;
  };

  hwfence_shbuf: hwfence-shbuf@e6440000 {
   reg = <0 0xe6440000 0 0x2dd000>;
   no-map;
  };

  trust_ui_vm_mem: trust-ui-vm@f3800000 {
   reg = <0 0xf3800000 0 0x4400000>;
   no-map;
  };

  oem_vm_mem: oem-vm@f7c00000 {
   reg = <0 0xf7c00000 0 0x4c00000>;
   no-map;
  };

  llcc_lpi_mem: llcc-lpi@ff800000 {
   reg = <0 0xff800000 0 0x600000>;
   no-map;
  };
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";

  interrupts-extended = <&ipcc 3
          2
          1>;

  mboxes = <&ipcc 3
    2>;

  qcom,smem = <443>, <429>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  smp2p_adsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_adsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";

  interrupts-extended = <&ipcc 6
          2
          1>;

  mboxes = <&ipcc 6
    2>;

  qcom,smem = <94>, <432>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  smp2p_cdsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_cdsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-modem {
  compatible = "qcom,smp2p";

  interrupts-extended = <&ipcc 2
          2
          1>;

  mboxes = <&ipcc 2
    2>;

  qcom,smem = <435>, <428>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  smp2p_modem_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_modem_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  ipa_smp2p_out: ipa-ap-to-modem {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };

  ipa_smp2p_in: ipa-modem-to-ap {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";

  #address-cells = <2>;
  #size-cells = <2>;
  dma-ranges = <0 0 0 0 0x10 0>;
  ranges = <0 0 0 0 0x10 0>;

  gcc: clock-controller@100000 {
   compatible = "qcom,sm8650-gcc";
   reg = <0 0x00100000 0 0x1f4200>;

   clocks = <&bi_tcxo_div2>,
     <&bi_tcxo_ao_div2>,
     <&sleep_clk>,
     <&pcie0_phy>,
     <&pcie1_phy 0>,
     <&pcie1_phy 1>,
     <&ufs_mem_phy 0>,
     <&ufs_mem_phy 1>,
     <&ufs_mem_phy 2>,
     <&usb_dp_qmpphy 0>;

   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  ipcc: mailbox@406000 {
   compatible = "qcom,sm8650-ipcc", "qcom,ipcc";
   reg = <0 0x00406000 0 0x1000>;

   interrupts = <0 229 4 0>;
   interrupt-controller;
   #interrupt-cells = <3>;

   #mbox-cells = <2>;
  };

  gpi_dma2: dma-controller@800000 {
   compatible = "qcom,sm8650-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0 0x00800000 0 0x60000>;

   interrupts = <0 588 4 0>,
         <0 589 4 0>,
         <0 590 4 0>,
         <0 591 4 0>,
         <0 592 4 0>,
         <0 593 4 0>,
         <0 594 4 0>,
         <0 595 4 0>,
         <0 596 4 0>,
         <0 597 4 0>,
         <0 598 4 0>,
         <0 599 4 0>;

   dma-channels = <12>;
   dma-channel-mask = <0x3f>;
   #dma-cells = <3>;

   iommus = <&apps_smmu 0x436 0>;

   dma-coherent;

   status = "disabled";
  };

  qupv3_id_1: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x008c0000 0 0x2000>;

   clocks = <&gcc 144>,
     <&gcc 145>;
   clock-names = "m-ahb",
          "s-ahb";

   iommus = <&apps_smmu 0x423 0>;

   dma-coherent;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c8: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00880000 0 0x4000>;

    interrupts = <0 373 4 0>;

    clocks = <&gcc 118>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma2 0 0 3>,
           <&gpi_dma2 1 0 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c8_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi8: spi@880000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00880000 0 0x4000>;

    interrupts = <0 373 4 0>;

    clocks = <&gcc 118>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma2 0 0 1>,
           <&gpi_dma2 1 0 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi8_data_clk>, <&qup_spi8_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c9: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00884000 0 0x4000>;

    interrupts = <0 583 4 0>;

    clocks = <&gcc 120>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma2 0 1 3>,
           <&gpi_dma2 1 1 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c9_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi9: spi@884000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00884000 0 0x4000>;

    interrupts = <0 583 4 0>;

    clocks = <&gcc 120>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma2 0 1 1>,
           <&gpi_dma2 1 1 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi9_data_clk>, <&qup_spi9_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c10: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00888000 0 0x4000>;

    interrupts = <0 584 4 0>;

    clocks = <&gcc 122>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma2 0 2 3>,
           <&gpi_dma2 1 2 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c10_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi10: spi@888000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00888000 0 0x4000>;

    interrupts = <0 584 4 0>;

    clocks = <&gcc 122>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma2 0 2 1>,
           <&gpi_dma2 1 2 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi10_data_clk>, <&qup_spi10_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c11: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0088c000 0 0x4000>;

    interrupts = <0 585 4 0>;

    clocks = <&gcc 124>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma2 0 3 3>,
           <&gpi_dma2 1 3 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c11_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi11: spi@88c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0088c000 0 0x4000>;

    interrupts = <0 585 4 0>;

    clocks = <&gcc 124>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma2 0 3 1>,
           <&gpi_dma2 1 3 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi11_data_clk>, <&qup_spi11_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c12: i2c@890000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00890000 0 0x4000>;

    interrupts = <0 586 4 0>;

    clocks = <&gcc 126>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma2 0 4 3>,
           <&gpi_dma2 1 4 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c12_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi12: spi@890000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00890000 0 0x4000>;

    interrupts = <0 586 4 0>;

    clocks = <&gcc 126>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma2 0 4 1>,
           <&gpi_dma2 1 4 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi12_data_clk>, <&qup_spi12_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c13: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00894000 0 0x4000>;

    interrupts = <0 587 4 0>;

    clocks = <&gcc 128>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma2 0 5 3>,
           <&gpi_dma2 1 5 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c13_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi13: spi@894000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00894000 0 0x4000>;

    interrupts = <0 587 4 0>;

    clocks = <&gcc 128>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma2 0 5 1>,
           <&gpi_dma2 1 5 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi13_data_clk>, <&qup_spi13_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   uart14: serial@898000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00898000 0 0x4000>;

    interrupts = <0 461 4 0>;

    clocks = <&gcc 130>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_128mhz>;

    pinctrl-0 = <&qup_uart14_default>, <&qup_uart14_cts_rts>;
    pinctrl-names = "default";

    status = "disabled";
   };

   uart15: serial@89c000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0 0x0089c000 0 0x4000>;

    interrupts = <0 462 4 0>;

    clocks = <&gcc 132>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 31 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_100mhz>;

    pinctrl-0 = <&qup_uart15_default>;
    pinctrl-names = "default";

    status = "disabled";
   };
  };

  i2c_master_hub_0: geniqup@9c0000 {
   compatible = "qcom,geni-se-i2c-master-hub";
   reg = <0 0x009c0000 0 0x2000>;

   clocks = <&gcc 92>;
   clock-names = "s-ahb";

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c_hub_0: i2c@980000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0 0x00980000 0 0x4000>;

    interrupts = <0 464 4 0>;

    clocks = <&gcc 72>,
      <&gcc 71>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 15 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;

    required-opps = <&rpmhpd_opp_low_svs>;

    pinctrl-0 = <&hub_i2c0_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_1: i2c@984000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0 0x00984000 0 0x4000>;

    interrupts = <0 465 4 0>;

    clocks = <&gcc 74>,
      <&gcc 71>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 15 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;

    required-opps = <&rpmhpd_opp_low_svs>;

    pinctrl-0 = <&hub_i2c1_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_2: i2c@988000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0 0x00988000 0 0x4000>;

    interrupts = <0 466 4 0>;

    clocks = <&gcc 76>,
      <&gcc 71>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 15 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;

    required-opps = <&rpmhpd_opp_low_svs>;

    pinctrl-0 = <&hub_i2c2_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_3: i2c@98c000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0 0x0098c000 0 0x4000>;

    interrupts = <0 467 4 0>;

    clocks = <&gcc 78>,
      <&gcc 71>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 15 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;

    required-opps = <&rpmhpd_opp_low_svs>;

    pinctrl-0 = <&hub_i2c3_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_4: i2c@990000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0 0x00990000 0 0x4000>;

    interrupts = <0 468 4 0>;

    clocks = <&gcc 80>,
      <&gcc 71>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 15 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;

    required-opps = <&rpmhpd_opp_low_svs>;

    pinctrl-0 = <&hub_i2c4_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_5: i2c@994000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0 0x00994000 0 0x4000>;

    interrupts = <0 469 4 0>;

    clocks = <&gcc 82>,
      <&gcc 71>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 15 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;

    required-opps = <&rpmhpd_opp_low_svs>;

    pinctrl-0 = <&hub_i2c5_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_6: i2c@998000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0 0x00998000 0 0x4000>;

    interrupts = <0 470 4 0>;

    clocks = <&gcc 84>,
      <&gcc 71>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 15 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;

    required-opps = <&rpmhpd_opp_low_svs>;

    pinctrl-0 = <&hub_i2c6_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_7: i2c@99c000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0 0x0099c000 0 0x4000>;

    interrupts = <0 471 4 0>;

    clocks = <&gcc 86>,
      <&gcc 71>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 15 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;

    required-opps = <&rpmhpd_opp_low_svs>;

    pinctrl-0 = <&hub_i2c7_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_8: i2c@9a0000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0 0x009a0000 0 0x4000>;

    interrupts = <0 472 4 0>;

    clocks = <&gcc 88>,
      <&gcc 71>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 15 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;

    required-opps = <&rpmhpd_opp_low_svs>;

    pinctrl-0 = <&hub_i2c8_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_9: i2c@9a4000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0 0x009a4000 0 0x4000>;

    interrupts = <0 473 4 0>;

    clocks = <&gcc 90>,
      <&gcc 71>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 15 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;

    required-opps = <&rpmhpd_opp_low_svs>;

    pinctrl-0 = <&hub_i2c9_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@a00000 {
   compatible = "qcom,sm8650-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0 0x00a00000 0 0x60000>;

   interrupts = <0 279 4 0>,
         <0 280 4 0>,
         <0 281 4 0>,
         <0 282 4 0>,
         <0 283 4 0>,
         <0 284 4 0>,
         <0 293 4 0>,
         <0 294 4 0>,
         <0 295 4 0>,
         <0 296 4 0>,
         <0 297 4 0>,
         <0 298 4 0>;

   dma-channels = <12>;
   dma-channel-mask = <0xc>;
   #dma-cells = <3>;

   iommus = <&apps_smmu 0xb6 0>;
   dma-coherent;

   status = "disabled";
  };

  qupv3_id_0: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x00ac0000 0 0x2000>;

   clocks = <&gcc 140>,
     <&gcc 141>;
   clock-names = "m-ahb",
          "s-ahb";

   interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
      &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "qup-core";

   iommus = <&apps_smmu 0xa3 0>;

   dma-coherent;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c0: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a80000 0 0x4000>;

    interrupts = <0 353 4 0>;

    clocks = <&gcc 97>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c0_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi0: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a80000 0 0x4000>;

    interrupts = <0 353 4 0>;

    clocks = <&gcc 97>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma1 0 0 1>,
           <&gpi_dma1 1 0 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi0_data_clk>, <&qup_spi0_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c1: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a84000 0 0x4000>;

    interrupts = <0 354 4 0>;

    clocks = <&gcc 99>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c1_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi1: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a84000 0 0x4000>;

    interrupts = <0 354 4 0>;

    clocks = <&gcc 99>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma1 0 1 1>,
           <&gpi_dma1 1 1 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi1_data_clk>, <&qup_spi1_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c2: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a88000 0 0x4000>;

    interrupts = <0 355 4 0>;

    clocks = <&gcc 101>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_240mhz>;

    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c2_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi2: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a88000 0 0x4000>;

    interrupts = <0 355 4 0>;

    clocks = <&gcc 101>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_240mhz>;

    dmas = <&gpi_dma1 0 2 1>,
           <&gpi_dma1 1 2 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi2_data_clk>, <&qup_spi2_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c3: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a8c000 0 0x4000>;

    interrupts = <0 356 4 0>;

    clocks = <&gcc 103>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c3_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi3: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a8c000 0 0x4000>;

    interrupts = <0 356 4 0>;

    clocks = <&gcc 103>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma1 0 3 1>,
           <&gpi_dma1 1 3 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi3_data_clk>, <&qup_spi3_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c4: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a90000 0 0x4000>;

    interrupts = <0 357 4 0>;

    clocks = <&gcc 105>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c4_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi4: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a90000 0 0x4000>;

    interrupts = <0 357 4 0>;

    clocks = <&gcc 105>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma1 0 4 1>,
           <&gpi_dma1 1 4 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi4_data_clk>, <&qup_spi4_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c5: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a94000 0 0x4000>;

    interrupts = <0 358 4 0>;

    clocks = <&gcc 107>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma1 0 5 3>,
           <&gpi_dma1 1 5 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c5_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi5: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a94000 0 0x4000>;

    interrupts = <0 358 4 0>;

    clocks = <&gcc 107>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma1 0 5 1>,
           <&gpi_dma1 1 5 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi5_data_clk>, <&qup_spi5_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c6: i2c@a98000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a98000 0 0x4000>;

    interrupts = <0 363 4 0>;

    clocks = <&gcc 109>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma1 0 6 3>,
           <&gpi_dma1 1 6 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c6_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi6: spi@a98000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a98000 0 0x4000>;

    interrupts = <0 363 4 0>;

    clocks = <&gcc 109>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma1 0 6 1>,
           <&gpi_dma1 1 6 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi6_data_clk>, <&qup_spi6_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c7: i2c@a9c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a9c000 0 0x4000>;

    interrupts = <0 579 4 0>;

    clocks = <&gcc 111>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma1 0 7 3>,
           <&gpi_dma1 1 7 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c7_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi7: spi@a9c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a9c000 0 0x4000>;

    interrupts = <0 579 4 0>;

    clocks = <&gcc 111>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 30 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;

    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma1 0 7 1>,
           <&gpi_dma1 1 7 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi7_data_clk>, <&qup_spi7_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };
  };

  cnoc_main: interconnect@1500000 {
   compatible = "qcom,sm8650-cnoc-main";
   reg = <0 0x01500000 0 0x14080>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  config_noc: interconnect@1600000 {
   compatible = "qcom,sm8650-config-noc";
   reg = <0 0x01600000 0 0x6200>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  system_noc: interconnect@1680000 {
   compatible = "qcom,sm8650-system-noc";
   reg = <0 0x01680000 0 0x1d080>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  pcie_noc: interconnect@16c0000 {
   compatible = "qcom,sm8650-pcie-anoc";
   reg = <0 0x016c0000 0 0x12200>;

   clocks = <&gcc 0>,
     <&gcc 9>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sm8650-aggre1-noc";
   reg = <0 0x016e0000 0 0x16400>;

   clocks = <&gcc 1>,
     <&gcc 3>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  aggre2_noc: interconnect@1700000 {
   compatible = "qcom,sm8650-aggre2-noc";
   reg = <0 0x01700000 0 0x1e400>;

   clocks = <&rpmhcc 12>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  mmss_noc: interconnect@1780000 {
   compatible = "qcom,sm8650-mmss-noc";
   reg = <0 0x01780000 0 0x5b800>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  rng: rng@10c3000 {
   compatible = "qcom,sm8650-trng", "qcom,trng";
   reg = <0 0x010c3000 0 0x1000>;
  };

  pcie0: pcie@1c00000 {
   device_type = "pci";
   compatible = "qcom,pcie-sm8650", "qcom,pcie-sm8550";
   reg = <0 0x01c00000 0 0x3000>,
         <0 0x60000000 0 0xf1d>,
         <0 0x60000f20 0 0xa8>,
         <0 0x60001000 0 0x1000>,
         <0 0x60100000 0 0x100000>;
   reg-names = "parf", "dbi", "elbi", "atu", "config";

   interrupts = <0 141 4 0>,
         <0 142 4 0>,
         <0 143 4 0>,
         <0 144 4 0>,
         <0 145 4 0>,
         <0 146 4 0>,
         <0 147 4 0>,
         <0 148 4 0>,
         <0 140 4 0>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7",
       "global";

   clocks = <&gcc 36>,
     <&gcc 38>,
     <&gcc 39>,
     <&gcc 44>,
     <&gcc 45>,
     <&gcc 13>,
     <&gcc 0>,
     <&gcc 11>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ddrss_sf_tbu",
          "noc_aggr",
          "cnoc_sf_axi";

   resets = <&gcc 3>;
   reset-names = "pci";

   interconnects = <&pcie_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &cnoc_main 11 ((1 << 0) | (1 << 1))>;
   interconnect-names = "pcie-mem",
          "cpu-pcie";

   power-domains = <&gcc 0>;

   operating-points-v2 = <&pcie0_opp_table>;

   iommu-map = <0 &apps_smmu 0x1400 0x1>,
        <0x100 &apps_smmu 0x1401 0x1>;

   interrupt-map = <0 0 0 1 &intc 0 0 0 149 4 0>,
     <0 0 0 2 &intc 0 0 0 150 4 0>,
     <0 0 0 3 &intc 0 0 0 151 4 0>,
     <0 0 0 4 &intc 0 0 0 152 4 0>;
   interrupt-map-mask = <0 0 0 0x7>;
   #interrupt-cells = <1>;

   msi-map = <0x0 &gic_its 0x1400 0x1>,
      <0x100 &gic_its 0x1401 0x1>;
   msi-map-mask = <0xff00>;

   linux,pci-domain = <0>;
   num-lanes = <2>;
   bus-range = <0 0xff>;

   phys = <&pcie0_phy>;
   phy-names = "pciephy";

   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x01000000 0 0x00000000 0 0x60200000 0 0x100000>,
     <0x02000000 0 0x60300000 0 0x60300000 0 0x3d00000>;

   dma-coherent;

   status = "disabled";

   pcie0_opp_table: opp-table {
    compatible = "operating-points-v2";


    opp-2500000 {
     opp-hz = /bits/ 64 <2500000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <250000 1>;
    };


    opp-5000000 {
     opp-hz = /bits/ 64 <5000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <500000 1>;
    };


    opp-10000000 {
     opp-hz = /bits/ 64 <10000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <1000000 1>;
    };


    opp-8000000 {
     opp-hz = /bits/ 64 <8000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <984500 1>;
    };


    opp-16000000 {
     opp-hz = /bits/ 64 <16000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <1969000 1>;
    };
   };

   pcieport0: pcie@0 {
    device_type = "pci";
    reg = <0x0 0x0 0x0 0x0 0x0>;
    bus-range = <0x01 0xff>;

    #address-cells = <3>;
    #size-cells = <2>;
    ranges;
   };
  };

  pcie0_phy: phy@1c06000 {
   compatible = "qcom,sm8650-qmp-gen3x2-pcie-phy";
   reg = <0 0x01c06000 0 0x2000>;

   clocks = <&gcc 36>,
     <&gcc 38>,
     <&tcsr 0>,
     <&gcc 40>,
     <&gcc 42>;
   clock-names = "aux",
          "cfg_ahb",
          "ref",
          "rchng",
          "pipe";

   assigned-clocks = <&gcc 40>;
   assigned-clock-rates = <100000000>;

   resets = <&gcc 6>;
   reset-names = "phy";

   power-domains = <&gcc 1>;

   #clock-cells = <0>;
   clock-output-names = "pcie0_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  pcie1: pcie@1c08000 {
   device_type = "pci";
   compatible = "qcom,pcie-sm8650", "qcom,pcie-sm8550";
   reg = <0 0x01c08000 0 0x3000>,
         <0 0x40000000 0 0xf1d>,
         <0 0x40000f20 0 0xa8>,
         <0 0x40001000 0 0x1000>,
         <0 0x40100000 0 0x100000>;
   reg-names = "parf",
        "dbi",
        "elbi",
        "atu",
        "config";

   interrupts = <0 307 4 0>,
         <0 308 4 0>,
         <0 309 4 0>,
         <0 312 4 0>,
         <0 313 4 0>,
         <0 314 4 0>,
         <0 374 4 0>,
         <0 375 4 0>,
         <0 306 4 0>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7",
       "global";

   clocks = <&gcc 46>,
     <&gcc 48>,
     <&gcc 49>,
     <&gcc 56>,
     <&gcc 57>,
     <&gcc 13>,
     <&gcc 0>,
     <&gcc 11>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ddrss_sf_tbu",
          "noc_aggr",
          "cnoc_sf_axi";

   assigned-clocks = <&gcc 46>;
   assigned-clock-rates = <19200000>;

   resets = <&gcc 8>,
     <&gcc 9>;
   reset-names = "pci",
          "link_down";

   interconnects = <&pcie_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &cnoc_main 12 ((1 << 0) | (1 << 1))>;
   interconnect-names = "pcie-mem",
          "cpu-pcie";

   power-domains = <&gcc 2>;

   operating-points-v2 = <&pcie1_opp_table>;

   iommu-map = <0 &apps_smmu 0x1480 0x1>,
        <0x100 &apps_smmu 0x1481 0x1>;

   interrupt-map = <0 0 0 1 &intc 0 0 0 434 4 0>,
     <0 0 0 2 &intc 0 0 0 435 4 0>,
     <0 0 0 3 &intc 0 0 0 438 4 0>,
     <0 0 0 4 &intc 0 0 0 439 4 0>;
   interrupt-map-mask = <0 0 0 0x7>;
   #interrupt-cells = <1>;

   msi-map = <0x0 &gic_its 0x1480 0x1>,
      <0x100 &gic_its 0x1481 0x1>;
   msi-map-mask = <0xff00>;

   linux,pci-domain = <1>;
   num-lanes = <2>;
   bus-range = <0 0xff>;

   phys = <&pcie1_phy>;
   phy-names = "pciephy";

   dma-coherent;

   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x01000000 0 0x00000000 0 0x40200000 0 0x100000>,
     <0x02000000 0 0x40300000 0 0x40300000 0 0x1fd00000>;

   status = "disabled";

   pcie1_opp_table: opp-table {
    compatible = "operating-points-v2";


    opp-2500000 {
     opp-hz = /bits/ 64 <2500000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <250000 1>;
    };


    opp-5000000 {
     opp-hz = /bits/ 64 <5000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <500000 1>;
    };


    opp-10000000 {
     opp-hz = /bits/ 64 <10000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <1000000 1>;
    };


    opp-8000000 {
     opp-hz = /bits/ 64 <8000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <984500 1>;
    };


    opp-16000000 {
     opp-hz = /bits/ 64 <16000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <1969000 1>;
    };


    opp-32000000 {
     opp-hz = /bits/ 64 <32000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <3938000 1>;
    };
   };

   pcie@0 {
    device_type = "pci";
    reg = <0x0 0x0 0x0 0x0 0x0>;
    bus-range = <0x01 0xff>;

    #address-cells = <3>;
    #size-cells = <2>;
    ranges;
   };
  };

  pcie1_phy: phy@1c0e000 {
   compatible = "qcom,sm8650-qmp-gen4x2-pcie-phy";
   reg = <0 0x01c0e000 0 0x2000>;

   clocks = <&gcc 50>,
     <&gcc 48>,
     <&tcsr 1>,
     <&gcc 52>,
     <&gcc 54>;
   clock-names = "aux",
          "cfg_ahb",
          "ref",
          "rchng",
          "pipe";

   assigned-clocks = <&gcc 52>;
   assigned-clock-rates = <100000000>;

   resets = <&gcc 11>,
     <&gcc 10>;
   reset-names = "phy",
          "phy_nocsr";

   power-domains = <&gcc 3>;

   #clock-cells = <1>;
   clock-output-names = "pcie1_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  cryptobam: dma-controller@1dc4000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0 0x01dc4000 0 0x28000>;

   interrupts = <0 272 4 0>;

   #dma-cells = <1>;

   iommus = <&apps_smmu 0x480 0>,
     <&apps_smmu 0x481 0>;

   qcom,ee = <0>;
   qcom,num-ees = <4>;
   num-channels = <20>;
   qcom,controlled-remotely;
  };

  crypto: crypto@1dfa000 {
   compatible = "qcom,sm8650-qce", "qcom,sm8150-qce", "qcom,qce";
   reg = <0 0x01dfa000 0 0x6000>;

   interconnects = <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "memory";

   dmas = <&cryptobam 4>, <&cryptobam 5>;
   dma-names = "rx", "tx";

   iommus = <&apps_smmu 0x480 0>,
     <&apps_smmu 0x481 0>;
  };

  ufs_mem_phy: phy@1d80000 {
   compatible = "qcom,sm8650-qmp-ufs-phy";
   reg = <0 0x01d80000 0 0x2000>;

   clocks = <&rpmhcc 0>,
     <&gcc 161>,
     <&tcsr 2>;
   clock-names = "ref",
          "ref_aux",
          "qref";

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";

   power-domains = <&gcc 5>;

   #clock-cells = <1>;
   #phy-cells = <0>;

   status = "disabled";
  };

  ufs_mem_hc: ufshc@1d84000 {
   compatible = "qcom,sm8650-ufshc", "qcom,ufshc", "jedec,ufs-2.0";
   reg = <0 0x01d84000 0 0x3000>;

   interrupts = <0 265 4 0>;

   clocks = <&gcc 155>,
     <&gcc 1>,
     <&gcc 154>,
     <&gcc 170>,
     <&tcsr 3>,
     <&gcc 168>,
     <&gcc 164>,
     <&gcc 166>;
   clock-names = "core_clk",
          "bus_aggr_clk",
          "iface_clk",
          "core_clk_unipro",
          "ref_clk",
          "tx_lane0_sync_clk",
          "rx_lane0_sync_clk",
          "rx_lane1_sync_clk";

   resets = <&gcc 25>;
   reset-names = "rst";

   interconnects = <&aggre1_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &config_noc 37 ((1 << 0) | (1 << 1))>;
   interconnect-names = "ufs-ddr",
          "cpu-ufs";

   power-domains = <&gcc 4>;
   required-opps = <&rpmhpd_opp_nom>;

   operating-points-v2 = <&ufs_opp_table>;

   iommus = <&apps_smmu 0x60 0>;

   lanes-per-direction = <2>;
   qcom,ice = <&ice>;

   phys = <&ufs_mem_phy>;
   phy-names = "ufsphy";

   #reset-cells = <1>;

   status = "disabled";

   ufs_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <100000000>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <0>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-201500000 {
     opp-hz = /bits/ 64 <201500000>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <201500000>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <0>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-403000000 {
     opp-hz = /bits/ 64 <403000000>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <403000000>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <0>;
     required-opps = <&rpmhpd_opp_nom>;
    };
   };
  };

  ice: crypto@1d88000 {
   compatible = "qcom,sm8650-inline-crypto-engine",
         "qcom,inline-crypto-engine";
   reg = <0 0x01d88000 0 0x18000>;

   clocks = <&gcc 158>;
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0 0x01f40000 0 0x20000>;

   #hwlock-cells = <1>;
  };

  tcsr: clock-controller@1fc0000 {
   compatible = "qcom,sm8650-tcsr", "syscon";
   reg = <0 0x01fc0000 0 0xa0000>;

   clocks = <&rpmhcc 0>;

   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  gpu: gpu@3d00000 {
   compatible = "qcom,adreno-43051401", "qcom,adreno";
   reg = <0x0 0x03d00000 0x0 0x40000>,
         <0x0 0x03d9e000 0x0 0x2000>,
         <0x0 0x03d61000 0x0 0x800>;
   reg-names = "kgsl_3d0_reg_memory",
        "cx_mem",
        "cx_dbgc";

   interrupts = <0 300 4 0>;

   iommus = <&adreno_smmu 0 0x0>,
     <&adreno_smmu 1 0x0>;

   operating-points-v2 = <&gpu_opp_table>;

   qcom,gmu = <&gmu>;
   #cooling-cells = <2>;

   interconnects = <&gem_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "gfx-mem";

   status = "disabled";

   zap-shader {
    memory-region = <&gpu_micro_code_mem>;
   };


   gpu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-231000000 {
     opp-hz = /bits/ 64 <231000000>;
     opp-level = <52>;
     opp-peak-kBps = <2136718>;
    };

    opp-310000000 {
     opp-hz = /bits/ 64 <310000000>;
     opp-level = <56>;
     opp-peak-kBps = <2136718>;
    };

    opp-366000000 {
     opp-hz = /bits/ 64 <366000000>;
     opp-level = <60>;
     opp-peak-kBps = <6074218>;
    };

    opp-422000000 {
     opp-hz = /bits/ 64 <422000000>;
     opp-level = <64>;
     opp-peak-kBps = <8171875>;
    };

    opp-500000000 {
     opp-hz = /bits/ 64 <500000000>;
     opp-level = <80>;
     opp-peak-kBps = <8171875>;
    };

    opp-578000000 {
     opp-hz = /bits/ 64 <578000000>;
     opp-level = <128>;
     opp-peak-kBps = <8171875>;
    };

    opp-629000000 {
     opp-hz = /bits/ 64 <629000000>;
     opp-level = <144>;
     opp-peak-kBps = <10687500>;
    };

    opp-680000000 {
     opp-hz = /bits/ 64 <680000000>;
     opp-level = <192>;
     opp-peak-kBps = <12449218>;
    };

    opp-720000000 {
     opp-hz = /bits/ 64 <720000000>;
     opp-level = <224>;
     opp-peak-kBps = <12449218>;
    };

    opp-770000000 {
     opp-hz = /bits/ 64 <770000000>;
     opp-level = <256>;
     opp-peak-kBps = <12449218>;
    };

    opp-834000000 {
     opp-hz = /bits/ 64 <834000000>;
     opp-level = <320>;
     opp-peak-kBps = <14398437>;
    };
   };
  };

  gmu: gmu@3d6a000 {
   compatible = "qcom,adreno-gmu-750.1", "qcom,adreno-gmu";
   reg = <0x0 0x03d6a000 0x0 0x35000>,
         <0x0 0x03d50000 0x0 0x10000>,
         <0x0 0x0b280000 0x0 0x10000>;
   reg-names = "gmu", "rscc", "gmu_pdc";

   interrupts = <0 304 4 0>,
         <0 305 4 0>;
   interrupt-names = "hfi", "gmu";

   clocks = <&gpucc 0>,
     <&gpucc 4>,
     <&gpucc 6>,
     <&gcc 12>,
     <&gcc 34>,
     <&gpucc 21>,
     <&gpucc 7>;
   clock-names = "ahb",
          "gmu",
          "cxo",
          "axi",
          "memnoc",
          "hub",
          "demet";

   power-domains = <&gpucc 1>,
     <&gpucc 0>;
   power-domain-names = "cx",
          "gx";

   iommus = <&adreno_smmu 5 0x0>;

   qcom,qmp = <&aoss_qmp>;

   operating-points-v2 = <&gmu_opp_table>;

   gmu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-260000000 {
     opp-hz = /bits/ 64 <260000000>;
     opp-level = <64>;
    };

    opp-625000000 {
     opp-hz = /bits/ 64 <625000000>;
     opp-level = <128>;
    };
   };
  };

  gpucc: clock-controller@3d90000 {
   compatible = "qcom,sm8650-gpucc";
   reg = <0 0x03d90000 0 0xa000>;

   clocks = <&bi_tcxo_div2>,
     <&gcc 32>,
     <&gcc 33>;

   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  adreno_smmu: iommu@3da0000 {
   compatible = "qcom,sm8650-smmu-500", "qcom,adreno-smmu",
         "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x03da0000 0x0 0x40000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   interrupts = <0 673 4 0>,
         <0 677 4 0>,
         <0 678 4 0>,
         <0 679 4 0>,
         <0 680 4 0>,
         <0 681 4 0>,
         <0 682 4 0>,
         <0 683 4 0>,
         <0 684 4 0>,
         <0 685 4 0>,
         <0 686 4 0>,
         <0 687 4 0>,
         <0 422 4 0>,
         <0 476 4 0>,
         <0 574 4 0>,
         <0 575 4 0>,
         <0 576 4 0>,
         <0 577 4 0>,
         <0 659 4 0>,
         <0 661 4 0>,
         <0 664 4 0>,
         <0 665 4 0>,
         <0 666 4 0>,
         <0 668 4 0>,
         <0 669 4 0>,
         <0 699 4 0>;
   clocks = <&gpucc 18>,
     <&gcc 34>,
     <&gcc 35>,
     <&gpucc 0>;
   clock-names = "hlos",
          "bus",
          "iface",
          "ahb";
   power-domains = <&gpucc 1>;
   dma-coherent;
  };

  ipa: ipa@3f40000 {
   compatible = "qcom,sm8650-ipa", "qcom,sm8550-ipa";

   iommus = <&apps_smmu 0x4a0 0x0>,
     <&apps_smmu 0x4a2 0x0>;
   reg = <0 0x3f40000 0 0x10000>,
         <0 0x3f50000 0 0x5000>,
         <0 0x3e04000 0 0xfc000>;
   reg-names = "ipa-reg",
        "ipa-shared",
        "gsi";

   interrupts-extended = <&intc 0 654 1 0>,
           <&intc 0 432 4 0>,
           <&ipa_smp2p_in 0 1>,
           <&ipa_smp2p_in 1 1>;
   interrupt-names = "ipa",
       "gsi",
       "ipa-clock-query",
       "ipa-setup-ready";

   clocks = <&rpmhcc 12>;
   clock-names = "core";

   interconnects = <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &config_noc 3 ((1 << 0) | (1 << 1))>;
   interconnect-names = "memory",
          "config";

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&ipa_smp2p_out 0>,
        <&ipa_smp2p_out 1>;
   qcom,smem-state-names = "ipa-clock-enabled-valid",
      "ipa-clock-enabled";

   status = "disabled";
  };

  remoteproc_mpss: remoteproc@4080000 {
   compatible = "qcom,sm8650-mpss-pas";
   reg = <0x0 0x04080000 0x0 0x10000>;

   interrupts-extended = <&intc 0 264 1 0>,
           <&smp2p_modem_in 0 1>,
           <&smp2p_modem_in 1 1>,
           <&smp2p_modem_in 2 1>,
           <&smp2p_modem_in 3 1>,
           <&smp2p_modem_in 7 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack",
       "shutdown-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   interconnects = <&mc_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 12>;
   power-domain-names = "cx",
          "mss";

   memory-region = <&mpss_mem>, <&q6_mpss_dtb_mem>,
     <&mpss_dsm_mem>, <&mpss_dsm_mem_2>,
     <&qlink_logging_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_modem_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 2
            0
            1>;

    mboxes = <&ipcc 2
      0>;

    qcom,remote-pid = <1>;

    label = "mpss";
   };
  };

  remoteproc_adsp: remoteproc@6800000 {
   compatible = "qcom,sm8650-adsp-pas";
   reg = <0x0 0x06800000 0x0 0x10000>;

   interrupts-extended = <&pdc 6 1>,
           <&smp2p_adsp_in 0 1>,
           <&smp2p_adsp_in 1 1>,
           <&smp2p_adsp_in 2 1>,
           <&smp2p_adsp_in 3 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   interconnects = <&lpass_lpicx_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;

   power-domains = <&rpmhpd 4>,
     <&rpmhpd 5>;
   power-domain-names = "lcx",
          "lmx";

   memory-region = <&adspslpi_mem>, <&q6_adsp_dtb_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_adsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   remoteproc_adsp_glink: glink-edge {
    interrupts-extended = <&ipcc 3
            0
            1>;

    mboxes = <&ipcc 3
      0>;

    qcom,remote-pid = <2>;

    label = "lpass";

    fastrpc {
     compatible = "qcom,fastrpc";

     qcom,glink-channels = "fastrpcglink-apps-dsp";

     label = "adsp";

     qcom,non-secure-domain;

     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;

      iommus = <&apps_smmu 0x1003 0x80>,
        <&apps_smmu 0x1043 0x20>;
      dma-coherent;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;

      iommus = <&apps_smmu 0x1004 0x80>,
        <&apps_smmu 0x1044 0x20>;
      dma-coherent;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;

      iommus = <&apps_smmu 0x1005 0x80>,
        <&apps_smmu 0x1045 0x20>;
      dma-coherent;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;

      iommus = <&apps_smmu 0x1006 0x80>,
        <&apps_smmu 0x1046 0x20>;
      dma-coherent;
     };

     compute-cb@7 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <7>;

      iommus = <&apps_smmu 0x1007 0x40>,
        <&apps_smmu 0x1067 0x0>,
        <&apps_smmu 0x1087 0x0>;
      dma-coherent;
     };
    };

    gpr {
     compatible = "qcom,gpr";
     qcom,glink-channels = "adsp_apps";
     qcom,domain = <2>;
     qcom,intents = <512 20>;
     #address-cells = <1>;
     #size-cells = <0>;

     q6apm: service@1 {
      compatible = "qcom,q6apm";
      reg = <1>;
      #sound-dai-cells = <0>;
      qcom,protection-domain = "avs/audio",
          "msm/adsp/audio_pd";

      q6apmbedai: bedais {
       compatible = "qcom,q6apm-lpass-dais";
       #sound-dai-cells = <1>;
      };

      q6apmdai: dais {
       compatible = "qcom,q6apm-dais";
       iommus = <&apps_smmu 0x1001 0x80>,
         <&apps_smmu 0x1061 0x0>;
      };
     };

     q6prm: service@2 {
      compatible = "qcom,q6prm";
      reg = <2>;
      qcom,protection-domain = "avs/audio",
          "msm/adsp/audio_pd";

      q6prmcc: clock-controller {
       compatible = "qcom,q6prm-lpass-clocks";
       #clock-cells = <2>;
      };
     };
    };
   };
  };

  lpass_wsa2macro: codec@6aa0000 {
   compatible = "qcom,sm8650-lpass-wsa-macro", "qcom,sm8550-lpass-wsa-macro";
   reg = <0 0x06aa0000 0 0x1000>;
   clocks = <&q6prmcc 68 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&lpass_vamacro>;
   clock-names = "mclk",
          "macro",
          "dcodec",
          "fsgen";

   #clock-cells = <0>;
   clock-output-names = "wsa2-mclk";
   #sound-dai-cells = <1>;
  };

  swr3: soundwire@6ab0000 {
   compatible = "qcom,soundwire-v2.0.0";
   reg = <0 0x06ab0000 0 0x10000>;
   interrupts = <0 171 4 0>;
   clocks = <&lpass_wsa2macro>;
   clock-names = "iface";
   label = "WSA2";

   pinctrl-0 = <&wsa2_swr_active>;
   pinctrl-names = "default";

   qcom,din-ports = <4>;
   qcom,dout-ports = <9>;

   qcom,ports-sinterval = /bits/ 16 <0x07 0x1f 0x3f 0x07 0x1f 0x3f 0x18f 0xff 0xff 0x0f 0x0f 0xff 0x31f>;
   qcom,ports-offset1 = /bits/ 8 <0x01 0x03 0x05 0x02 0x04 0x15 0x00 0xff 0xff 0x06 0x0d 0xff 0x00>;
   qcom,ports-offset2 = /bits/ 8 <0xff 0x07 0x1f 0xff 0x07 0x1f 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-hstart = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff 0xff 0xff 0xff 0xff 0x0f>;
   qcom,ports-hstop = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff 0xff 0xff 0xff 0xff 0x0f>;
   qcom,ports-word-length = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff 0xff 0xff 0xff 0xff 0x18>;
   qcom,ports-block-pack-mode = /bits/ 8 <0x00 0x01 0x01 0x00 0x01 0x01 0x00 0x00 0x00 0x01 0x01 0x00 0x00>;
   qcom,ports-block-group-count = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-lane-control = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;

   #address-cells = <2>;
   #size-cells = <0>;
   #sound-dai-cells = <1>;
   status = "disabled";
  };

  lpass_rxmacro: codec@6ac0000 {
   compatible = "qcom,sm8650-lpass-rx-macro", "qcom,sm8550-lpass-rx-macro";
   reg = <0 0x06ac0000 0 0x1000>;
   clocks = <&q6prmcc 64 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&lpass_vamacro>;
   clock-names = "mclk",
          "macro",
          "dcodec",
          "fsgen";

   #clock-cells = <0>;
   clock-output-names = "mclk";
   #sound-dai-cells = <1>;
  };

  swr1: soundwire@6ad0000 {
   compatible = "qcom,soundwire-v2.0.0";
   reg = <0 0x06ad0000 0 0x10000>;
   interrupts = <0 155 4 0>;
   clocks = <&lpass_rxmacro>;
   clock-names = "iface";
   label = "RX";

   pinctrl-0 = <&rx_swr_active>;
   pinctrl-names = "default";

   qcom,din-ports = <0>;
   qcom,dout-ports = <11>;

   qcom,ports-sinterval = /bits/ 16 <0x03 0x1f 0x1f 0x07 0x03 0xff 0xff 0x31 0xff 0xff 0xff>;
   qcom,ports-offset1 = /bits/ 8 <0x00 0x00 0x0b 0x09 0x01 0xff 0xff 0x00 0xff 0xff 0xff>;
   qcom,ports-offset2 = /bits/ 8 <0x00 0x00 0x0b 0x00 0x00 0xff 0xff 0x00 0xff 0xff 0xff>;
   qcom,ports-hstart = /bits/ 8 <0xff 0x03 0xff 0xff 0xff 0xff 0xff 0x00 0xff 0xff 0xff>;
   qcom,ports-hstop = /bits/ 8 <0xff 0x06 0xff 0xff 0xff 0xff 0xff 0x0f 0xff 0xff 0xff>;
   qcom,ports-word-length = /bits/ 8 <0x01 0x07 0x04 0xff 0xff 0xff 0xff 0x18 0xff 0xff 0xff>;
   qcom,ports-block-pack-mode = /bits/ 8 <0xff 0x00 0x01 0xff 0xff 0xff 0xff 0x01 0xff 0xff 0xff>;
   qcom,ports-block-group-count = /bits/ 8 <0xff 0xff 0xff 0x01 0x03 0xff 0xff 0x00 0xff 0xff 0xff>;
   qcom,ports-lane-control = /bits/ 8 <0x01 0x00 0x00 0x00 0x00 0xff 0xff 0x01 0xff 0xff 0xff>;

   #address-cells = <2>;
   #size-cells = <0>;
   #sound-dai-cells = <1>;
   status = "disabled";
  };

  lpass_txmacro: codec@6ae0000 {
   compatible = "qcom,sm8650-lpass-tx-macro", "qcom,sm8550-lpass-tx-macro";
   reg = <0 0x06ae0000 0 0x1000>;
   clocks = <&q6prmcc 57 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&lpass_vamacro>;
   clock-names = "mclk",
          "macro",
          "dcodec",
          "fsgen";

   #clock-cells = <0>;
   clock-output-names = "mclk";
   #sound-dai-cells = <1>;
  };

  lpass_wsamacro: codec@6b00000 {
   compatible = "qcom,sm8650-lpass-wsa-macro", "qcom,sm8550-lpass-wsa-macro";
   reg = <0 0x06b00000 0 0x1000>;
   clocks = <&q6prmcc 66 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&lpass_vamacro>;
   clock-names = "mclk",
          "macro",
          "dcodec",
          "fsgen";

   #clock-cells = <0>;
   clock-output-names = "mclk";
   #sound-dai-cells = <1>;
  };

  swr0: soundwire@6b10000 {
   compatible = "qcom,soundwire-v2.0.0";
   reg = <0 0x06b10000 0 0x10000>;
   interrupts = <0 170 4 0>;
   clocks = <&lpass_wsamacro>;
   clock-names = "iface";
   label = "WSA";

   pinctrl-0 = <&wsa_swr_active>;
   pinctrl-names = "default";

   qcom,din-ports = <4>;
   qcom,dout-ports = <9>;

   qcom,ports-sinterval = /bits/ 16 <0x07 0x1f 0x3f 0x07 0x1f 0x3f 0x18f 0xff 0xff 0x0f 0x0f 0xff 0x31f>;
   qcom,ports-offset1 = /bits/ 8 <0x01 0x03 0x05 0x02 0x04 0x15 0x00 0xff 0xff 0x06 0x0d 0xff 0x00>;
   qcom,ports-offset2 = /bits/ 8 <0xff 0x07 0x1f 0xff 0x07 0x1f 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-hstart = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff 0xff 0xff 0xff 0xff 0x0f>;
   qcom,ports-hstop = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff 0xff 0xff 0xff 0xff 0x0f>;
   qcom,ports-word-length = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff 0xff 0xff 0xff 0xff 0x18>;
   qcom,ports-block-pack-mode = /bits/ 8 <0x00 0x01 0x01 0x00 0x01 0x01 0x00 0x00 0x00 0x01 0x01 0x00 0x00>;
   qcom,ports-block-group-count = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-lane-control = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;

   #address-cells = <2>;
   #size-cells = <0>;
   #sound-dai-cells = <1>;
   status = "disabled";
  };

  swr2: soundwire@6d30000 {
   compatible = "qcom,soundwire-v2.0.0";
   reg = <0 0x06d30000 0 0x10000>;
   interrupts = <0 496 4 0>,
         <0 520 4 0>;
   interrupt-names = "core", "wakeup";
   clocks = <&lpass_txmacro>;
   clock-names = "iface";
   label = "TX";

   pinctrl-0 = <&tx_swr_active>;
   pinctrl-names = "default";

   qcom,din-ports = <4>;
   qcom,dout-ports = <0>;

   qcom,ports-sinterval-low = /bits/ 8 <0x01 0x01 0x03 0x03>;
   qcom,ports-offset1 = /bits/ 8 <0x00 0x00 0x01 0x01>;
   qcom,ports-offset2 = /bits/ 8 <0x00 0x00 0x00 0x00>;
   qcom,ports-hstart = /bits/ 8 <0xff 0xff 0xff 0xff>;
   qcom,ports-hstop = /bits/ 8 <0xff 0xff 0xff 0xff>;
   qcom,ports-word-length = /bits/ 8 <0xff 0xff 0xff 0xff>;
   qcom,ports-block-pack-mode = /bits/ 8 <0xff 0xff 0xff 0xff>;
   qcom,ports-block-group-count = /bits/ 8 <0xff 0xff 0xff 0xff>;
   qcom,ports-lane-control = /bits/ 8 <0x01 0x02 0x00 0x00>;

   #address-cells = <2>;
   #size-cells = <0>;
   #sound-dai-cells = <1>;
   status = "disabled";
  };

  lpass_vamacro: codec@6d44000 {
   compatible = "qcom,sm8650-lpass-va-macro", "qcom,sm8550-lpass-va-macro";
   reg = <0 0x06d44000 0 0x1000>;
   clocks = <&q6prmcc 57 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>;
   clock-names = "mclk",
          "macro",
          "dcodec";

   #clock-cells = <0>;
   clock-output-names = "fsgen";
   #sound-dai-cells = <1>;
  };

  lpass_tlmm: pinctrl@6e80000 {
   compatible = "qcom,sm8650-lpass-lpi-pinctrl";
   reg = <0 0x06e80000 0 0x20000>;

   clocks = <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>;
   clock-names = "core", "audio";

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&lpass_tlmm 0 0 23>;

   tx_swr_active: tx-swr-active-state {
    clk-pins {
     pins = "gpio0";
     function = "swr_tx_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio1", "gpio2", "gpio14";
     function = "swr_tx_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   rx_swr_active: rx-swr-active-state {
    clk-pins {
     pins = "gpio3";
     function = "swr_rx_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio4", "gpio5";
     function = "swr_rx_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   dmic01_default: dmic01-default-state {
    clk-pins {
     pins = "gpio6";
     function = "dmic1_clk";
     drive-strength = <8>;
     output-high;
    };

    data-pins {
     pins = "gpio7";
     function = "dmic1_data";
     drive-strength = <8>;
     input-enable;
    };
   };

   dmic23_default: dmic23-default-state {
    clk-pins {
     pins = "gpio8";
     function = "dmic2_clk";
     drive-strength = <8>;
     output-high;
    };

    data-pins {
     pins = "gpio9";
     function = "dmic2_data";
     drive-strength = <8>;
     input-enable;
    };
   };

   wsa_swr_active: wsa-swr-active-state {
    clk-pins {
     pins = "gpio10";
     function = "wsa_swr_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio11";
     function = "wsa_swr_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   wsa2_swr_active: wsa2-swr-active-state {
    clk-pins {
     pins = "gpio15";
     function = "wsa2_swr_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio16";
     function = "wsa2_swr_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };
  };

  lpass_lpiaon_noc: interconnect@7400000 {
   compatible = "qcom,sm8650-lpass-lpiaon-noc";
   reg = <0 0x07400000 0 0x19080>;

   #interconnect-cells = <2>;

   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  lpass_lpicx_noc: interconnect@7430000 {
   compatible = "qcom,sm8650-lpass-lpicx-noc";
   reg = <0 0x07430000 0 0x3a200>;

   #interconnect-cells = <2>;

   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  lpass_ag_noc: interconnect@7e40000 {
   compatible = "qcom,sm8650-lpass-ag-noc";
   reg = <0 0x07e40000 0 0xe080>;

   #interconnect-cells = <2>;

   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  sdhc_2: mmc@8804000 {
   compatible = "qcom,sm8650-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x08804000 0 0x1000>;

   interrupts = <0 207 4 0>,
         <0 223 4 0>;
   interrupt-names = "hc_irq",
       "pwr_irq";

   clocks = <&gcc 148>,
     <&gcc 149>,
     <&rpmhcc 0>;
   clock-names = "iface",
          "core",
          "xo";

   interconnects = <&aggre2_noc 7 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &config_noc 32 ((1 << 0) | (1 << 1))>;
   interconnect-names = "sdhc-ddr",
          "cpu-sdhc";

   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc2_opp_table>;

   iommus = <&apps_smmu 0x540 0>;

   bus-width = <4>;


   sdhci-caps-mask = <0x3 0>;

   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040868>;

   dma-coherent;

   status = "disabled";

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-19200000 {
     opp-hz = /bits/ 64 <19200000>;
     required-opps = <&rpmhpd_opp_min_svs>;
    };

    opp-50000000 {
     opp-hz = /bits/ 64 <50000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
    };
   };
  };

  videocc: clock-controller@aaf0000 {
   compatible = "qcom,sm8650-videocc";
   reg = <0 0x0aaf0000 0 0x10000>;
   clocks = <&bi_tcxo_div2>,
     <&gcc 184>;
   power-domains = <&rpmhpd 6>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  cci0: cci@ac15000 {
   compatible = "qcom,sm8650-cci", "qcom,msm8996-cci";
   reg = <0 0x0ac15000 0 0x1000>;
   interrupts = <0 426 1 0>;
   power-domains = <&camcc 0>;
   clocks = <&camcc 5>,
     <&camcc 17>,
     <&camcc 10>;
   clock-names = "camnoc_axi",
          "cpas_ahb",
          "cci";
   pinctrl-0 = <&cci0_0_default &cci0_1_default>;
   pinctrl-1 = <&cci0_0_sleep &cci0_1_sleep>;
   pinctrl-names = "default", "sleep";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;

   cci0_i2c0: i2c-bus@0 {
    reg = <0>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cci0_i2c1: i2c-bus@1 {
    reg = <1>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  cci1: cci@ac16000 {
   compatible = "qcom,sm8650-cci", "qcom,msm8996-cci";
   reg = <0 0x0ac16000 0 0x1000>;
   interrupts = <0 427 1 0>;
   power-domains = <&camcc 0>;
   clocks = <&camcc 5>,
     <&camcc 17>,
     <&camcc 12>;
   clock-names = "camnoc_axi",
          "cpas_ahb",
          "cci";
   pinctrl-0 = <&cci1_0_default &cci1_1_default>;
   pinctrl-1 = <&cci1_0_sleep &cci1_1_sleep>;
   pinctrl-names = "default", "sleep";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;

   cci1_i2c0: i2c-bus@0 {
    reg = <0>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cci1_i2c1: i2c-bus@1 {
    reg = <1>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  cci2: cci@ac17000 {
   compatible = "qcom,sm8650-cci", "qcom,msm8996-cci";
   reg = <0 0x0ac17000 0 0x1000>;
   interrupts = <0 428 1 0>;
   power-domains = <&camcc 0>;
   clocks = <&camcc 5>,
     <&camcc 17>,
     <&camcc 14>;
   clock-names = "camnoc_axi",
          "cpas_ahb",
          "cci";
   pinctrl-0 = <&cci2_0_default &cci2_1_default>;
   pinctrl-1 = <&cci2_0_sleep &cci2_1_sleep>;
   pinctrl-names = "default", "sleep";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;

   cci2_i2c0: i2c-bus@0 {
    reg = <0>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cci2_i2c1: i2c-bus@1 {
    reg = <1>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  camcc: clock-controller@ade0000 {
   compatible = "qcom,sm8650-camcc";
   reg = <0 0x0ade0000 0 0x20000>;
   clocks = <&gcc 5>,
     <&bi_tcxo_div2>,
     <&bi_tcxo_ao_div2>,
     <&sleep_clk>;
   power-domains = <&rpmhpd 6>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  mdss: display-subsystem@ae00000 {
   compatible = "qcom,sm8650-mdss";
   reg = <0 0x0ae00000 0 0x1000>;
   reg-names = "mdss";

   interrupts = <0 83 4 0>;

   clocks = <&dispcc 2>,
     <&gcc 15>,
     <&dispcc 61>;

   resets = <&dispcc 0>;

   interconnects = <&mmss_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &config_noc 13 ((1 << 0) | (1 << 1))>;
   interconnect-names = "mdp0-mem",
          "cpu-cfg";

   power-domains = <&dispcc 0>;

   iommus = <&apps_smmu 0x1c00 0x2>;

   interrupt-controller;
   #interrupt-cells = <1>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   mdss_mdp: display-controller@ae01000 {
    compatible = "qcom,sm8650-dpu";
    reg = <0 0x0ae01000 0 0x8f000>,
          <0 0x0aeb0000 0 0x3000>;
    reg-names = "mdp",
         "vbif";

    interrupts-extended = <&mdss 0>;

    clocks = <&gcc 15>,
      <&dispcc 2>,
      <&dispcc 64>,
      <&dispcc 61>,
      <&dispcc 73>;
    clock-names = "nrt_bus",
           "iface",
           "lut",
           "core",
           "vsync";

    assigned-clocks = <&dispcc 73>;
    assigned-clock-rates = <19200000>;

    operating-points-v2 = <&mdp_opp_table>;

    power-domains = <&rpmhpd 6>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      dpu_intf1_out: endpoint {
       remote-endpoint = <&mdss_dsi0_in>;
      };
     };

     port@1 {
      reg = <1>;

      dpu_intf2_out: endpoint {
       remote-endpoint = <&mdss_dsi1_in>;
      };
     };

     port@2 {
      reg = <2>;

      dpu_intf0_out: endpoint {
       remote-endpoint = <&mdss_dp0_in>;
      };
     };
    };

    mdp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-200000000 {
      opp-hz = /bits/ 64 <200000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-325000000 {
      opp-hz = /bits/ 64 <325000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-375000000 {
      opp-hz = /bits/ 64 <375000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-514000000 {
      opp-hz = /bits/ 64 <514000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss_dsi0: dsi@ae94000 {
    compatible = "qcom,sm8650-dsi-ctrl", "qcom,mdss-dsi-ctrl";
    reg = <0 0x0ae94000 0 0x400>;
    reg-names = "dsi_ctrl";

    interrupts-extended = <&mdss 4>;

    clocks = <&dispcc 4>,
      <&dispcc 7>,
      <&dispcc 66>,
      <&dispcc 56>,
      <&dispcc 2>,
      <&gcc 15>;
    clock-names = "byte",
           "byte_intf",
           "pixel",
           "core",
           "iface",
           "bus";

    assigned-clocks = <&dispcc 5>,
        <&dispcc 67>;
    assigned-clock-parents = <&mdss_dsi0_phy 0>,
        <&mdss_dsi0_phy 1>;

    operating-points-v2 = <&mdss_dsi_opp_table>;

    power-domains = <&rpmhpd 6>;

    phys = <&mdss_dsi0_phy>;
    phy-names = "dsi";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mdss_dsi0_in: endpoint {
       remote-endpoint = <&dpu_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;

      mdss_dsi0_out: endpoint {
      };
     };
    };

    mdss_dsi_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-187500000 {
      opp-hz = /bits/ 64 <187500000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-300000000 {
      opp-hz = /bits/ 64 <300000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-358000000 {
      opp-hz = /bits/ 64 <358000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };
    };
   };

   mdss_dsi0_phy: phy@ae95000 {
    compatible = "qcom,sm8650-dsi-phy-4nm";
    reg = <0 0x0ae95000 0 0x200>,
          <0 0x0ae95200 0 0x280>,
          <0 0x0ae95500 0 0x400>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    clocks = <&dispcc 2>,
      <&rpmhcc 0>;
    clock-names = "iface",
           "ref";

    #clock-cells = <1>;
    #phy-cells = <0>;

    status = "disabled";
   };

   mdss_dsi1: dsi@ae96000 {
    compatible = "qcom,sm8650-dsi-ctrl", "qcom,mdss-dsi-ctrl";
    reg = <0 0x0ae96000 0 0x400>;
    reg-names = "dsi_ctrl";

    interrupts-extended = <&mdss 5>;

    clocks = <&dispcc 8>,
      <&dispcc 11>,
      <&dispcc 68>,
      <&dispcc 58>,
      <&dispcc 2>,
      <&gcc 15>;
    clock-names = "byte",
           "byte_intf",
           "pixel",
           "core",
           "iface",
           "bus";

    assigned-clocks = <&dispcc 9>,
        <&dispcc 69>;
    assigned-clock-parents = <&mdss_dsi1_phy 0>,
        <&mdss_dsi1_phy 1>;

    operating-points-v2 = <&mdss_dsi_opp_table>;

    power-domains = <&rpmhpd 6>;

    phys = <&mdss_dsi1_phy>;
    phy-names = "dsi";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mdss_dsi1_in: endpoint {
       remote-endpoint = <&dpu_intf2_out>;
      };
     };

     port@1 {
      reg = <1>;

      mdss_dsi1_out: endpoint {
      };
     };
    };
   };

   mdss_dsi1_phy: phy@ae97000 {
    compatible = "qcom,sm8650-dsi-phy-4nm";
    reg = <0 0x0ae97000 0 0x200>,
          <0 0x0ae97200 0 0x280>,
          <0 0x0ae97500 0 0x400>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    clocks = <&dispcc 2>,
      <&rpmhcc 0>;
    clock-names = "iface",
           "ref";

    #clock-cells = <1>;
    #phy-cells = <0>;

    status = "disabled";
   };

   mdss_dp0: displayport-controller@af54000 {
    compatible = "qcom,sm8650-dp";
    reg = <0 0xaf54000 0 0x104>,
          <0 0xaf54200 0 0xc0>,
          <0 0xaf55000 0 0x770>,
          <0 0xaf56000 0 0x9c>,
          <0 0xaf57000 0 0x9c>;

    interrupts-extended = <&mdss 12>;

    clocks = <&dispcc 2>,
      <&dispcc 12>,
      <&dispcc 15>,
      <&dispcc 18>,
      <&dispcc 19>;
    clock-names = "core_iface",
           "core_aux",
           "ctrl_link",
           "ctrl_link_iface",
           "stream_pixel";

    assigned-clocks = <&dispcc 16>,
        <&dispcc 20>;
    assigned-clock-parents = <&usb_dp_qmpphy 1>,
        <&usb_dp_qmpphy 2>;

    operating-points-v2 = <&dp_opp_table>;

    power-domains = <&rpmhpd 6>;

    phys = <&usb_dp_qmpphy 1>;
    phy-names = "dp";

    #sound-dai-cells = <0>;

    status = "disabled";

    dp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-162000000 {
      opp-hz = /bits/ 64 <162000000>;
      required-opps = <&rpmhpd_opp_low_svs_d1>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mdss_dp0_in: endpoint {
       remote-endpoint = <&dpu_intf0_out>;
      };
     };

     port@1 {
      reg = <1>;

      mdss_dp0_out: endpoint {
       remote-endpoint = <&usb_dp_qmpphy_dp_in>;
      };
     };
    };
   };
  };

  dispcc: clock-controller@af00000 {
   compatible = "qcom,sm8650-dispcc";
   reg = <0 0x0af00000 0 0x20000>;

   clocks = <&bi_tcxo_div2>,
     <&bi_tcxo_ao_div2>,
     <&gcc 14>,
     <&sleep_clk>,
     <&mdss_dsi0_phy 0>,
     <&mdss_dsi0_phy 1>,
     <&mdss_dsi1_phy 0>,
     <&mdss_dsi1_phy 1>,
     <&usb_dp_qmpphy 1>,
     <&usb_dp_qmpphy 2>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>;

   power-domains = <&rpmhpd 6>;
   required-opps = <&rpmhpd_opp_low_svs>;

   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  usb_1_hsphy: phy@88e3000 {
   compatible = "qcom,sm8650-snps-eusb2-phy",
         "qcom,sm8550-snps-eusb2-phy";
   reg = <0 0x088e3000 0 0x154>;

   clocks = <&tcsr 4>;
   clock-names = "ref";

   resets = <&gcc 21>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_dp_qmpphy: phy@88e8000 {
   compatible = "qcom,sm8650-qmp-usb3-dp-phy";
   reg = <0 0x088e8000 0 0x3000>;

   clocks = <&gcc 179>,
     <&rpmhcc 0>,
     <&gcc 181>,
     <&gcc 182>;
   clock-names = "aux",
          "ref",
          "com_aux",
          "usb3_pipe";

   resets = <&gcc 29>,
     <&gcc 27>;
   reset-names = "phy",
          "common";

   power-domains = <&gcc 7>;

   #clock-cells = <1>;
   #phy-cells = <1>;

   orientation-switch;

   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     usb_dp_qmpphy_out: endpoint {
     };
    };

    port@1 {
     reg = <1>;

     usb_dp_qmpphy_usb_ss_in: endpoint {
      remote-endpoint = <&usb_1_dwc3_ss>;
     };
    };

    port@2 {
     reg = <2>;

     usb_dp_qmpphy_dp_in: endpoint {
      remote-endpoint = <&mdss_dp0_out>;
     };
    };
   };
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,sm8650-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;

   interrupts-extended = <&intc 0 130 4 0>,
           <&intc 0 131 4 0>,
           <&pdc 14 1>,
           <&pdc 15 1>,
           <&pdc 17 4>;
   interrupt-names = "pwr_event",
       "hs_phy_irq",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq",
       "ss_phy_irq";

   clocks = <&gcc 10>,
     <&gcc 173>,
     <&gcc 3>,
     <&gcc 178>,
     <&gcc 175>,
     <&tcsr 5>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "xo";

   assigned-clocks = <&gcc 175>,
       <&gcc 173>;
   assigned-clock-rates = <19200000>, <200000000>;

   resets = <&gcc 26>;

   interconnects = <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &config_noc 38 ((1 << 0) | (1 << 1))>;
   interconnect-names = "usb-ddr",
          "apps-usb";

   power-domains = <&gcc 6>;
   required-opps = <&rpmhpd_opp_nom>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xcd00>;

    interrupts = <0 133 4 0>;

    iommus = <&apps_smmu 0x40 0>;

    phys = <&usb_1_hsphy>,
           <&usb_dp_qmpphy 0>;
    phy-names = "usb2-phy",
         "usb3-phy";

    snps,hird-threshold = /bits/ 8 <0x0>;
    snps,usb2-gadget-lpm-disable;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    snps,dis-u1-entry-quirk;
    snps,dis-u2-entry-quirk;
    snps,is-utmi-l1-suspend;
    snps,usb3_lpm_capable;
    snps,usb2-lpm-disable;
    snps,has-lpm-erratum;
    tx-fifo-resize;

    dma-coherent;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      usb_1_dwc3_hs: endpoint {
      };
     };

     port@1 {
      reg = <1>;

      usb_1_dwc3_ss: endpoint {
       remote-endpoint = <&usb_dp_qmpphy_usb_ss_in>;
      };
     };
    };
   };
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sm8650-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>, <0 0x174000f0 0 0x64>;

   interrupt-parent = <&intc>;

   qcom,pdc-ranges = <0 480 94>, <94 609 31>,
       <125 63 1>, <126 716 12>,
       <138 251 5>, <143 244 4>;

   #interrupt-cells = <2>;
   interrupt-controller;
  };

  tsens0: thermal-sensor@c228000 {
   compatible = "qcom,sm8650-tsens", "qcom,tsens-v2";
   reg = <0 0x0c228000 0 0x1000>,
         <0 0x0c222000 0 0x1000>;

   interrupts = <0 506 4 0>,
         <0 640 4 0>;
   interrupt-names = "uplow",
       "critical";

   #qcom,sensors = <15>;

   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c229000 {
   compatible = "qcom,sm8650-tsens", "qcom,tsens-v2";
   reg = <0 0x0c229000 0 0x1000>,
         <0 0x0c223000 0 0x1000>;

   interrupts = <0 507 4 0>,
         <0 641 4 0>;
   interrupt-names = "uplow",
       "critical";

   #qcom,sensors = <16>;

   #thermal-sensor-cells = <1>;
  };

  tsens2: thermal-sensor@c22a000 {
   compatible = "qcom,sm8650-tsens", "qcom,tsens-v2";
   reg = <0 0x0c22a000 0 0x1000>,
         <0 0x0c224000 0 0x1000>;

   interrupts = <0 508 4 0>,
         <0 642 4 0>;
   interrupt-names = "uplow",
       "critical";

   #qcom,sensors = <13>;

   #thermal-sensor-cells = <1>;
  };

  aoss_qmp: power-management@c300000 {
   compatible = "qcom,sm8650-aoss-qmp", "qcom,aoss-qmp";
   reg = <0 0x0c300000 0 0x400>;

   interrupt-parent = <&ipcc>;
   interrupts-extended = <&ipcc 0 0
           1>;

   mboxes = <&ipcc 0 0>;

   #clock-cells = <0>;
  };

  sram@c3f0000 {
   compatible = "qcom,rpmh-stats";
   reg = <0 0x0c3f0000 0 0x400>;
  };

  spmi_bus: spmi@c400000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0 0x0c400000 0 0x3000>,
         <0 0x0c500000 0 0x400000>,
         <0 0x0c440000 0 0x80000>,
         <0 0x0c4c0000 0 0x20000>,
         <0 0x0c42d000 0 0x4000>;
   reg-names = "core",
        "chnls",
        "obsrvr",
        "intr",
        "cnfg";

   interrupts-extended = <&pdc 1 4>;
   interrupt-names = "periph_irq";

   qcom,ee = <0>;
   qcom,channel = <0>;
   qcom,bus-id = <0>;

   interrupt-controller;
   #interrupt-cells = <4>;

   #address-cells = <2>;
   #size-cells = <0>;
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,sm8650-tlmm";
   reg = <0 0x0f100000 0 0x300000>;

   interrupts = <0 208 4 0>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;

   gpio-ranges = <&tlmm 0 0 211>;

   wakeup-parent = <&pdc>;

   cci0_0_default: cci0-0-default-state {
    sda-pins {
     pins = "gpio113";
     function = "cci_i2c_sda";
     drive-strength = <2>;
     bias-pull-up = <2200>;
    };

    scl-pins {
     pins = "gpio114";
     function = "cci_i2c_scl";
     drive-strength = <2>;
     bias-pull-up = <2200>;
    };
   };

   cci0_0_sleep: cci0-0-sleep-state {
    sda-pins {
     pins = "gpio113";
     function = "cci_i2c_sda";
     drive-strength = <2>;
     bias-pull-down;
    };

    scl-pins {
     pins = "gpio114";
     function = "cci_i2c_scl";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   cci0_1_default: cci0-1-default-state {
    sda-pins {
     pins = "gpio115";
     function = "cci_i2c_sda";
     drive-strength = <2>;
     bias-pull-up = <2200>;
    };

    scl-pins {
     pins = "gpio116";
     function = "cci_i2c_scl";
     drive-strength = <2>;
     bias-pull-up = <2200>;
    };
   };

   cci0_1_sleep: cci0-1-sleep-state {
    sda-pins {
     pins = "gpio115";
     function = "cci_i2c_sda";
     drive-strength = <2>;
     bias-pull-down;
    };

    scl-pins {
     pins = "gpio116";
     function = "cci_i2c_scl";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   cci1_0_default: cci1-0-default-state {
    sda-pins {
     pins = "gpio117";
     function = "cci_i2c_sda";
     drive-strength = <2>;
     bias-pull-up = <2200>;
    };

    scl-pins {
     pins = "gpio118";
     function = "cci_i2c_scl";
     drive-strength = <2>;
     bias-pull-up = <2200>;
    };
   };

   cci1_0_sleep: cci1-0-sleep-state {
    sda-pins {
     pins = "gpio117";
     function = "cci_i2c_sda";
     drive-strength = <2>;
     bias-pull-down;
    };

    scl-pins {
     pins = "gpio118";
     function = "cci_i2c_scl";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   cci1_1_default: cci1-1-default-state {
    sda-pins {
     pins = "gpio12";
     function = "cci_i2c_sda";
     drive-strength = <2>;
     bias-pull-up = <2200>;
    };

    scl-pins {
     pins = "gpio13";
     function = "cci_i2c_scl";
     drive-strength = <2>;
     bias-pull-up = <2200>;
    };
   };

   cci1_1_sleep: cci1-1-sleep-state {
    sda-pins {
     pins = "gpio12";
     function = "cci_i2c_sda";
     drive-strength = <2>;
     bias-pull-down;
    };

    scl-pins {
     pins = "gpio13";
     function = "cci_i2c_scl";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   cci2_0_default: cci2-0-default-state {
    sda-pins {
     pins = "gpio112";
     function = "cci_i2c_sda";
     drive-strength = <2>;
     bias-pull-up = <2200>;
    };

    scl-pins {
     pins = "gpio153";
     function = "cci_i2c_scl";
     drive-strength = <2>;
     bias-pull-up = <2200>;
    };
   };

   cci2_0_sleep: cci2-0-sleep-state {
    sda-pins {
     pins = "gpio112";
     function = "cci_i2c_sda";
     drive-strength = <2>;
     bias-pull-down;
    };

    scl-pins {
     pins = "gpio153";
     function = "cci_i2c_scl";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   cci2_1_default: cci2-1-default-state {
    sda-pins {
     pins = "gpio119";
     function = "cci_i2c_sda";
     drive-strength = <2>;
     bias-pull-up = <2200>;
    };

    scl-pins {
     pins = "gpio120";
     function = "cci_i2c_scl";
     drive-strength = <2>;
     bias-pull-up = <2200>;
    };
   };

   cci2_1_sleep: cci2-1-sleep-state {
    sda-pins {
     pins = "gpio119";
     function = "cci_i2c_sda";
     drive-strength = <2>;
     bias-pull-down;
    };

    scl-pins {
     pins = "gpio120";
     function = "cci_i2c_scl";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   hub_i2c0_data_clk: hub-i2c0-data-clk-state {

    pins = "gpio64", "gpio65";
    function = "i2chub0_se0";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c1_data_clk: hub-i2c1-data-clk-state {

    pins = "gpio66", "gpio67";
    function = "i2chub0_se1";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c2_data_clk: hub-i2c2-data-clk-state {

    pins = "gpio68", "gpio69";
    function = "i2chub0_se2";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c3_data_clk: hub-i2c3-data-clk-state {

    pins = "gpio70", "gpio71";
    function = "i2chub0_se3";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c4_data_clk: hub-i2c4-data-clk-state {

    pins = "gpio72", "gpio73";
    function = "i2chub0_se4";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c5_data_clk: hub-i2c5-data-clk-state {

    pins = "gpio74", "gpio75";
    function = "i2chub0_se5";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c6_data_clk: hub-i2c6-data-clk-state {

    pins = "gpio76", "gpio77";
    function = "i2chub0_se6";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c7_data_clk: hub-i2c7-data-clk-state {

    pins = "gpio78", "gpio79";
    function = "i2chub0_se7";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c8_data_clk: hub-i2c8-data-clk-state {

    pins = "gpio206", "gpio207";
    function = "i2chub0_se8";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c9_data_clk: hub-i2c9-data-clk-state {

    pins = "gpio80", "gpio81";
    function = "i2chub0_se9";
    drive-strength = <2>;
    bias-pull-up;
   };

   pcie0_default_state: pcie0-default-state {
    perst-pins {
     pins = "gpio94";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };

    clkreq-pins {
     pins = "gpio95";
     function = "pcie0_clk_req_n";
     drive-strength = <2>;
     bias-pull-up;
    };

    wake-pins {
     pins = "gpio96";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie1_default_state: pcie1-default-state {
    perst-pins {
     pins = "gpio97";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };

    clkreq-pins {
     pins = "gpio98";
     function = "pcie1_clk_req_n";
     drive-strength = <2>;
     bias-pull-up;
    };

    wake-pins {
     pins = "gpio99";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qup_i2c0_data_clk: qup-i2c0-data-clk-state {

    pins = "gpio32", "gpio33";
    function = "qup1_se0";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c1_data_clk: qup-i2c1-data-clk-state {

    pins = "gpio36", "gpio37";
    function = "qup1_se1";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c2_data_clk: qup-i2c2-data-clk-state {

    pins = "gpio40", "gpio41";
    function = "qup1_se2";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c3_data_clk: qup-i2c3-data-clk-state {

    pins = "gpio44", "gpio45";
    function = "qup1_se3";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c4_data_clk: qup-i2c4-data-clk-state {

    pins = "gpio48", "gpio49";
    function = "qup1_se4";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c5_data_clk: qup-i2c5-data-clk-state {

    pins = "gpio52", "gpio53";
    function = "qup1_se5";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c6_data_clk: qup-i2c6-data-clk-state {

    pins = "gpio56", "gpio57";
    function = "qup1_se6";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c7_data_clk: qup-i2c7-data-clk-state {

    pins = "gpio60", "gpio61";
    function = "qup1_se7";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c8_data_clk: qup-i2c8-data-clk-state {

    pins = "gpio0", "gpio1";
    function = "qup2_se0";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c9_data_clk: qup-i2c9-data-clk-state {

    pins = "gpio4", "gpio5";
    function = "qup2_se1";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c10_data_clk: qup-i2c10-data-clk-state {

    pins = "gpio8", "gpio9";
    function = "qup2_se2";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c11_data_clk: qup-i2c11-data-clk-state {

    pins = "gpio12", "gpio13";
    function = "qup2_se3";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c12_data_clk: qup-i2c12-data-clk-state {

    pins = "gpio16", "gpio17";
    function = "qup2_se4";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c13_data_clk: qup-i2c13-data-clk-state {

    pins = "gpio20", "gpio21";
    function = "qup2_se5";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c14_data_clk: qup-i2c14-data-clk-state {

    pins = "gpio24", "gpio25";
    function = "qup2_se6";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi0_cs: qup-spi0-cs-state {
    pins = "gpio35";
    function = "qup1_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi0_data_clk: qup-spi0-data-clk-state {

    pins = "gpio32", "gpio33", "gpio34";
    function = "qup1_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi1_cs: qup-spi1-cs-state {
    pins = "gpio39";
    function = "qup1_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi1_data_clk: qup-spi1-data-clk-state {

    pins = "gpio36", "gpio37", "gpio38";
    function = "qup1_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi2_cs: qup-spi2-cs-state {
    pins = "gpio43";
    function = "qup1_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi2_data_clk: qup-spi2-data-clk-state {

    pins = "gpio40", "gpio41", "gpio42";
    function = "qup1_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi3_cs: qup-spi3-cs-state {
    pins = "gpio47";
    function = "qup1_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi3_data_clk: qup-spi3-data-clk-state {

    pins = "gpio44", "gpio45", "gpio46";
    function = "qup1_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi4_cs: qup-spi4-cs-state {
    pins = "gpio51";
    function = "qup1_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi4_data_clk: qup-spi4-data-clk-state {

    pins = "gpio48", "gpio49", "gpio50";
    function = "qup1_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi5_cs: qup-spi5-cs-state {
    pins = "gpio55";
    function = "qup1_se5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi5_data_clk: qup-spi5-data-clk-state {

    pins = "gpio52", "gpio53", "gpio54";
    function = "qup1_se5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi6_cs: qup-spi6-cs-state {
    pins = "gpio59";
    function = "qup1_se6";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi6_data_clk: qup-spi6-data-clk-state {

    pins = "gpio56", "gpio57", "gpio58";
    function = "qup1_se6";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi7_cs: qup-spi7-cs-state {
    pins = "gpio63";
    function = "qup1_se7";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi7_data_clk: qup-spi7-data-clk-state {

    pins = "gpio60", "gpio61", "gpio62";
    function = "qup1_se7";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi8_cs: qup-spi8-cs-state {
    pins = "gpio3";
    function = "qup2_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi8_data_clk: qup-spi8-data-clk-state {

    pins = "gpio0", "gpio1", "gpio2";
    function = "qup2_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi9_cs: qup-spi9-cs-state {
    pins = "gpio7";
    function = "qup2_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi9_data_clk: qup-spi9-data-clk-state {

    pins = "gpio4", "gpio5", "gpio6";
    function = "qup2_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi10_cs: qup-spi10-cs-state {
    pins = "gpio11";
    function = "qup2_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi10_data_clk: qup-spi10-data-clk-state {

    pins = "gpio8", "gpio9", "gpio10";
    function = "qup2_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi11_cs: qup-spi11-cs-state {
    pins = "gpio15";
    function = "qup2_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi11_data_clk: qup-spi11-data-clk-state {

    pins = "gpio12", "gpio13", "gpio14";
    function = "qup2_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi12_cs: qup-spi12-cs-state {
    pins = "gpio19";
    function = "qup2_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi12_data_clk: qup-spi12-data-clk-state {

    pins = "gpio16", "gpio17", "gpio18";
    function = "qup2_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi13_cs: qup-spi13-cs-state {
    pins = "gpio23";
    function = "qup2_se5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi13_data_clk: qup-spi13-data-clk-state {

    pins = "gpio20", "gpio21", "gpio22";
    function = "qup2_se5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi14_cs: qup-spi14-cs-state {
    pins = "gpio27";
    function = "qup2_se6";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi14_data_clk: qup-spi14-data-clk-state {

    pins = "gpio24", "gpio25", "gpio26";
    function = "qup2_se6";
    drive-strength = <6>;
    bias-disable;
   };

   qup_uart14_default: qup-uart14-default-state {

    pins = "gpio26", "gpio27";
    function = "qup2_se6";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_uart14_cts_rts: qup-uart14-cts-rts-state {

    pins = "gpio24", "gpio25";
    function = "qup2_se6";
    drive-strength = <2>;
    bias-pull-down;
   };

   qup_uart15_default: qup-uart15-default-state {

    pins = "gpio30", "gpio31";
    function = "qup2_se7";
    drive-strength = <2>;
    bias-disable;
   };

   sdc2_sleep: sdc2-sleep-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <2>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <2>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   sdc2_default: sdc2-default-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <10>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <10>;
     bias-pull-up;
    };
   };
  };

  funnel@10042000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";

   reg = <0x0 0x10042000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@4 {
     reg = <4>;

     funnel_in1_in_funnel_apss: endpoint {
      remote-endpoint = <&funnel_apss_out_funnel_in1>;
     };
    };
   };

   out-ports {
    port {
     funnel_in1_out_funnel_qdss: endpoint {
      remote-endpoint = <&funnel_qdss_in_funnel_in1>;
     };
    };
   };
  };

  funnel@10045000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";

   reg = <0x0 0x10045000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
     reg = <1>;

     funnel_qdss_in_funnel_in1: endpoint {
      remote-endpoint = <&funnel_in1_out_funnel_qdss>;
     };
    };
   };

   out-ports {
    port {
     funnel_qdss_out_funnel_aoss: endpoint {
      remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
     };
    };
   };
  };

  funnel@10b04000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";

   reg = <0x0 0x10b04000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@7 {
     reg = <7>;

     funnel_aoss_in_funnel_qdss: endpoint {
      remote-endpoint = <&funnel_qdss_out_funnel_aoss>;
     };
    };
   };

   out-ports {
    port {
     funnel_aoss_out_tmc_etf: endpoint {
      remote-endpoint = <&tmc_etf_in_funnel_aoss>;
     };
    };
   };
  };

  tmc@10b05000 {
   compatible = "arm,coresight-tmc", "arm,primecell";

   reg = <0x0 0x10b05000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     tmc_etf_in_funnel_aoss: endpoint {
      remote-endpoint = <&funnel_aoss_out_tmc_etf>;
     };
    };
   };
  };

  funnel@13810000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";

   reg = <0x0 0x13810000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     funnel_apss_in_funnel_ete: endpoint {
      remote-endpoint = <&funnel_ete_out_funnel_apss>;
     };
    };
   };

   out-ports {
    port {
     funnel_apss_out_funnel_in1: endpoint {
      remote-endpoint = <&funnel_in1_in_funnel_apss>;
     };
    };
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sm8650-smmu-500", "qcom,smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x100000>;

   interrupts = <0 65 4 0>,
         <0 97 4 0>,
         <0 98 4 0>,
         <0 99 4 0>,
         <0 100 4 0>,
         <0 101 4 0>,
         <0 102 4 0>,
         <0 103 4 0>,
         <0 104 4 0>,
         <0 105 4 0>,
         <0 106 4 0>,
         <0 107 4 0>,
         <0 108 4 0>,
         <0 109 4 0>,
         <0 110 4 0>,
         <0 111 4 0>,
         <0 112 4 0>,
         <0 113 4 0>,
         <0 114 4 0>,
         <0 115 4 0>,
         <0 116 4 0>,
         <0 117 4 0>,
         <0 118 4 0>,
         <0 181 4 0>,
         <0 182 4 0>,
         <0 183 4 0>,
         <0 184 4 0>,
         <0 185 4 0>,
         <0 186 4 0>,
         <0 187 4 0>,
         <0 188 4 0>,
         <0 189 4 0>,
         <0 190 4 0>,
         <0 191 4 0>,
         <0 192 4 0>,
         <0 315 4 0>,
         <0 316 4 0>,
         <0 317 4 0>,
         <0 318 4 0>,
         <0 319 4 0>,
         <0 320 4 0>,
         <0 321 4 0>,
         <0 322 4 0>,
         <0 323 4 0>,
         <0 324 4 0>,
         <0 325 4 0>,
         <0 326 4 0>,
         <0 327 4 0>,
         <0 328 4 0>,
         <0 329 4 0>,
         <0 330 4 0>,
         <0 331 4 0>,
         <0 332 4 0>,
         <0 333 4 0>,
         <0 334 4 0>,
         <0 335 4 0>,
         <0 336 4 0>,
         <0 337 4 0>,
         <0 338 4 0>,
         <0 339 4 0>,
         <0 340 4 0>,
         <0 341 4 0>,
         <0 342 4 0>,
         <0 343 4 0>,
         <0 344 4 0>,
         <0 345 4 0>,
         <0 395 4 0>,
         <0 396 4 0>,
         <0 397 4 0>,
         <0 398 4 0>,
         <0 399 4 0>,
         <0 400 4 0>,
         <0 401 4 0>,
         <0 402 4 0>,
         <0 403 4 0>,
         <0 404 4 0>,
         <0 405 4 0>,
         <0 406 4 0>,
         <0 407 4 0>,
         <0 408 4 0>,
         <0 409 4 0>,
         <0 418 4 0>,
         <0 419 4 0>,
         <0 412 4 0>,
         <0 421 4 0>,
         <0 706 4 0>,
         <0 423 4 0>,
         <0 424 4 0>,
         <0 425 4 0>,
         <0 689 4 0>,
         <0 690 4 0>,
         <0 691 4 0>,
         <0 692 4 0>,
         <0 693 4 0>,
         <0 694 4 0>,
         <0 695 4 0>,
         <0 696 4 0>;

   #iommu-cells = <2>;
   #global-interrupts = <1>;

   dma-coherent;
  };

  intc: interrupt-controller@17100000 {
   compatible = "arm,gic-v3";
   reg = <0 0x17100000 0 0x10000>,
         <0 0x17180000 0 0x200000>;

   interrupts = <1 9 8 0>;

   #interrupt-cells = <4>;
   interrupt-controller;

   #redistributor-regions = <1>;
   redistributor-stride = <0 0x40000>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   ppi-partitions {
    ppi_cluster0: interrupt-partition-0 {
     affinity = <&cpu0 &cpu1>;
    };

    ppi_cluster1: interrupt-partition-1 {
     affinity = <&cpu2 &cpu3 &cpu4 &cpu5 &cpu6>;
    };

    ppi_cluster2: interrupt-partition-2 {
     affinity = <&cpu7>;
    };
   };

   gic_its: msi-controller@17140000 {
    compatible = "arm,gic-v3-its";
    reg = <0 0x17140000 0 0x20000>;

    msi-controller;
    #msi-cells = <1>;
   };
  };

  timer@17420000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0 0x17420000 0 0x1000>;

   ranges = <0 0 0 0x20000000>;
   #address-cells = <1>;
   #size-cells = <1>;

   frame@17421000 {
    reg = <0x17421000 0x1000>,
          <0x17422000 0x1000>;

    interrupts = <0 8 4 0>,
          <0 6 4 0>;

    frame-number = <0>;
   };

   frame@17423000 {
    reg = <0x17423000 0x1000>;

    interrupts = <0 9 4 0>;

    frame-number = <1>;

    status = "disabled";
   };

   frame@17425000 {
    reg = <0x17425000 0x1000>;

    interrupts = <0 10 4 0>;

    frame-number = <2>;

    status = "disabled";
   };

   frame@17427000 {
    reg = <0x17427000 0x1000>;

    interrupts = <0 11 4 0>;

    frame-number = <3>;

    status = "disabled";
   };

   frame@17429000 {
    reg = <0x17429000 0x1000>;

    interrupts = <0 12 4 0>;

    frame-number = <4>;

    status = "disabled";
   };

   frame@1742b000 {
    reg = <0x1742b000 0x1000>;

    interrupts = <0 13 4 0>;

    frame-number = <5>;

    status = "disabled";
   };

   frame@1742d000 {
    reg = <0x1742d000 0x1000>;

    interrupts = <0 14 4 0>;

    frame-number = <6>;

    status = "disabled";
   };
  };

  apps_rsc: rsc@17a00000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0 0x17a00000 0 0x10000>,
         <0 0x17a10000 0 0x10000>,
         <0 0x17a20000 0 0x10000>,
         <0 0x17a30000 0 0x10000>;
   reg-names = "drv-0",
        "drv-1",
        "drv-2";

   interrupts = <0 3 4 0>,
         <0 4 4 0>,
         <0 5 4 0>;

   power-domains = <&cluster_pd>;

   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 3>, <0 2>,
       <1 2>, <3 0>;

   label = "apps_rsc";

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,sm8650-rpmh-clk";

    clocks = <&xo_board>;
    clock-names = "xo";

    #clock-cells = <1>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sm8650-rpmhpd";

    operating-points-v2 = <&rpmhpd_opp_table>;

    #power-domain-cells = <1>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp-16 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp-48 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs_d2: opp-52 {
      opp-level = <52>;
     };

     rpmhpd_opp_low_svs_d1: opp-56 {
      opp-level = <56>;
     };

     rpmhpd_opp_low_svs_d0: opp-60 {
      opp-level = <60>;
     };

     rpmhpd_opp_low_svs: opp-64 {
      opp-level = <64>;
     };

     rpmhpd_opp_low_svs_l1: opp-80 {
      opp-level = <80>;
     };

     rpmhpd_opp_svs: opp-128 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l0: opp-144 {
      opp-level = <144>;
     };

     rpmhpd_opp_svs_l1: opp-192 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp-256 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp-320 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp-336 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp-384 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp-416 {
      opp-level = <416>;
     };
    };
   };
  };

  epss_l3: interconnect@17d90000 {
   compatible = "qcom,sm8650-epss-l3", "qcom,epss-l3";
   reg = <0 0x17d90000 0 0x1000>;

   clocks = <&bi_tcxo_div2>, <&gcc 23>;
   clock-names = "xo", "alternate";

   #interconnect-cells = <1>;
  };

  cpufreq_hw: cpufreq@17d91000 {
   compatible = "qcom,sm8650-cpufreq-epss", "qcom,cpufreq-epss";
   reg = <0 0x17d91000 0 0x1000>,
         <0 0x17d92000 0 0x1000>,
         <0 0x17d93000 0 0x1000>,
         <0 0x17d94000 0 0x1000>;
   reg-names = "freq-domain0",
        "freq-domain1",
        "freq-domain2",
        "freq-domain3";

   interrupts = <0 30 4 0>,
         <0 31 4 0>,
         <0 19 4 0>,
         <0 738 4 0>;
   interrupt-names = "dcvsh-irq-0",
       "dcvsh-irq-1",
       "dcvsh-irq-2",
       "dcvsh-irq-3";

   clocks = <&bi_tcxo_div2>, <&gcc 23>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
   #clock-cells = <1>;
  };

  pmu@24091000 {
   compatible = "qcom,sm8650-llcc-bwmon", "qcom,sc7280-llcc-bwmon";
   reg = <0 0x24091000 0 0x1000>;

   interrupts = <0 81 4 0>;

   interconnects = <&mc_virt 0 ((1 << 0) | (1 << 1))
      &mc_virt 1 ((1 << 0) | (1 << 1))>;

   operating-points-v2 = <&llcc_bwmon_opp_table>;

   llcc_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-0 {
     opp-peak-kBps = <2086000>;
    };

    opp-1 {
     opp-peak-kBps = <2929000>;
    };

    opp-2 {
     opp-peak-kBps = <5931000>;
    };

    opp-3 {
     opp-peak-kBps = <6515000>;
    };

    opp-4 {
     opp-peak-kBps = <7980000>;
    };

    opp-5 {
     opp-peak-kBps = <10437000>;
    };

    opp-6 {
     opp-peak-kBps = <12157000>;
    };

    opp-7 {
     opp-peak-kBps = <14060000>;
    };

    opp-8 {
     opp-peak-kBps = <16113000>;
    };
   };
  };

  pmu@240b7400 {
   compatible = "qcom,sm8650-cpu-bwmon", "qcom,sdm845-bwmon";
   reg = <0 0x240b7400 0 0x600>;

   interrupts = <0 581 4 0>;

   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 15 ((1 << 0) | (1 << 1))>;

   operating-points-v2 = <&cpu_bwmon_opp_table>;

   cpu_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-0 {
     opp-peak-kBps = <4577000>;
    };

    opp-1 {
     opp-peak-kBps = <7110000>;
    };

    opp-2 {
     opp-peak-kBps = <9155000>;
    };

    opp-3 {
     opp-peak-kBps = <12298000>;
    };

    opp-4 {
     opp-peak-kBps = <14236000>;
    };

    opp-5 {
     opp-peak-kBps = <16265000>;
    };
   };
  };

  gem_noc: interconnect@24100000 {
   compatible = "qcom,sm8650-gem-noc";
   reg = <0 0x24100000 0 0xc5080>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  system-cache-controller@25000000 {
   compatible = "qcom,sm8650-llcc";
   reg = <0 0x25000000 0 0x200000>,
         <0 0x25400000 0 0x200000>,
         <0 0x25200000 0 0x200000>,
         <0 0x25600000 0 0x200000>,
         <0 0x25800000 0 0x200000>,
         <0 0x25a00000 0 0x200000>;
   reg-names = "llcc0_base",
        "llcc1_base",
        "llcc2_base",
        "llcc3_base",
        "llcc_broadcast_base",
        "llcc_broadcast_and_base";

   interrupts = <0 266 4 0>;
  };

  nsp_noc: interconnect@320c0000 {
   compatible = "qcom,sm8650-nsp-noc";
   reg = <0 0x320c0000 0 0xf080>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  remoteproc_cdsp: remoteproc@32300000 {
   compatible = "qcom,sm8650-cdsp-pas";
   reg = <0x0 0x32300000 0x0 0x10000>;

   interrupts-extended = <&intc 0 578 1 0>,
           <&smp2p_cdsp_in 0 1>,
           <&smp2p_cdsp_in 1 1>,
           <&smp2p_cdsp_in 2 1>,
           <&smp2p_cdsp_in 3 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   interconnects = <&nsp_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 10>,
     <&rpmhpd 13>;
   power-domain-names = "cx",
          "mxc",
          "nsp";

   memory-region = <&cdsp_mem>, <&q6_cdsp_dtb_mem>, <&global_sync_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_cdsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 6
            0
            1>;

    mboxes = <&ipcc 6
      0>;

    qcom,remote-pid = <5>;

    label = "cdsp";

    fastrpc {
     compatible = "qcom,fastrpc";

     qcom,glink-channels = "fastrpcglink-apps-dsp";

     label = "cdsp";

     qcom,non-secure-domain;

     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;

      iommus = <&apps_smmu 0x1961 0x0>,
        <&apps_smmu 0x0c01 0x20>,
        <&apps_smmu 0x19c1 0x0>;
      dma-coherent;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;

      iommus = <&apps_smmu 0x1962 0x0>,
        <&apps_smmu 0x0c02 0x20>,
        <&apps_smmu 0x19c2 0x0>;
      dma-coherent;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;

      iommus = <&apps_smmu 0x1963 0x0>,
        <&apps_smmu 0x0c03 0x20>,
        <&apps_smmu 0x19c3 0x0>;
      dma-coherent;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;

      iommus = <&apps_smmu 0x1964 0x0>,
        <&apps_smmu 0x0c04 0x20>,
        <&apps_smmu 0x19c4 0x0>;
      dma-coherent;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;

      iommus = <&apps_smmu 0x1965 0x0>,
        <&apps_smmu 0x0c05 0x20>,
        <&apps_smmu 0x19c5 0x0>;
      dma-coherent;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;

      iommus = <&apps_smmu 0x1966 0x0>,
        <&apps_smmu 0x0c06 0x20>,
        <&apps_smmu 0x19c6 0x0>;
      dma-coherent;
     };

     compute-cb@7 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <7>;

      iommus = <&apps_smmu 0x1967 0x0>,
        <&apps_smmu 0x0c07 0x20>,
        <&apps_smmu 0x19c7 0x0>;
      dma-coherent;
     };

     compute-cb@8 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <8>;

      iommus = <&apps_smmu 0x1968 0x0>,
        <&apps_smmu 0x0c08 0x20>,
        <&apps_smmu 0x19c8 0x0>;
      dma-coherent;
     };



     compute-cb@12 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <12>;

      iommus = <&apps_smmu 0x196c 0x0>,
        <&apps_smmu 0x0c0c 0x20>,
        <&apps_smmu 0x19cc 0x0>;
      dma-coherent;
     };

     compute-cb@13 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <13>;

      iommus = <&apps_smmu 0x196d 0x0>,
        <&apps_smmu 0x0c0d 0x20>,
        <&apps_smmu 0x19cd 0x0>;
      dma-coherent;
     };

     compute-cb@14 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <14>;

      iommus = <&apps_smmu 0x196e 0x0>,
        <&apps_smmu 0x0c0e 0x20>,
        <&apps_smmu 0x19ce 0x0>;
      dma-coherent;
     };
    };
   };
  };
 };

 thermal-zones {
  aoss0-thermal {
   thermal-sensors = <&tsens0 0>;

   trips {
    aoss0-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    aoss0-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  cpuss0-thermal {
   thermal-sensors = <&tsens0 1>;

   trips {
    cpuss0-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    cpuss0-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  cpuss1-thermal {
   thermal-sensors = <&tsens0 2>;

   trips {
    cpuss1-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    cpuss1-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  cpuss2-thermal {
   thermal-sensors = <&tsens0 3>;

   trips {
    cpuss2-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    cpuss2-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  cpuss3-thermal {
   thermal-sensors = <&tsens0 4>;

   trips {
    cpuss3-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    cpuss3-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  cpu2-top-thermal {
   thermal-sensors = <&tsens0 5>;

   trips {
    cpu2-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-bottom-thermal {
   thermal-sensors = <&tsens0 6>;

   trips {
    cpu2-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu3-top-thermal {
   thermal-sensors = <&tsens0 7>;

   trips {
    cpu3-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu3-bottom-thermal {
   thermal-sensors = <&tsens0 8>;

   trips {
    cpu3-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu4-top-thermal {
   thermal-sensors = <&tsens0 9>;

   trips {
    cpu4-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu4-bottom-thermal {
   thermal-sensors = <&tsens0 10>;

   trips {
    cpu4-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu5-top-thermal {
   thermal-sensors = <&tsens0 11>;

   trips {
    cpu5-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu5-bottom-thermal {
   thermal-sensors = <&tsens0 12>;

   trips {
    cpu5-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu6-top-thermal {
   thermal-sensors = <&tsens0 13>;

   trips {
    cpu6-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu6-bottom-thermal {
   thermal-sensors = <&tsens0 14>;

   trips {
    cpu6-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  aoss1-thermal {
   thermal-sensors = <&tsens1 0>;

   trips {
    aoss1-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    aoss1-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  cpu7-top-thermal {
   thermal-sensors = <&tsens1 1>;

   trips {
    cpu7-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu7-middle-thermal {
   thermal-sensors = <&tsens1 2>;

   trips {
    cpu7-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu7-bottom-thermal {
   thermal-sensors = <&tsens1 3>;

   trips {
    cpu7-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu0-thermal {
   thermal-sensors = <&tsens1 4>;

   trips {
    cpu0-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-thermal {
   thermal-sensors = <&tsens1 5>;

   trips {
    cpu1-critical {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  nsphvx0-thermal {
   thermal-sensors = <&tsens2 6>;

   trips {
    nsphvx0-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    nsphvx0-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  nsphvx1-thermal {
   thermal-sensors = <&tsens2 7>;

   trips {
    nsphvx1-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    nsphvx1-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  nsphmx0-thermal {
   thermal-sensors = <&tsens2 8>;

   trips {
    nsphmx0-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    nsphmx0-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  nsphmx1-thermal {
   thermal-sensors = <&tsens2 9>;

   trips {
    nsphmx1-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    nsphmx1-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  nsphmx2-thermal {
   thermal-sensors = <&tsens2 10>;

   trips {
    nsphmx2-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    nsphmx2-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  nsphmx3-thermal {
   thermal-sensors = <&tsens2 11>;

   trips {
    nsphmx3-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    nsphmx3-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  video-thermal {
   thermal-sensors = <&tsens1 12>;

   trips {
    video-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    video-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  ddr-thermal {
   thermal-sensors = <&tsens1 13>;

   trips {
    ddr-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    ddr-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  camera0-thermal {
   thermal-sensors = <&tsens1 14>;

   trips {
    camera0-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    camera0-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  camera1-thermal {
   thermal-sensors = <&tsens1 15>;

   trips {
    camera1-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    camera1-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  aoss2-thermal {
   thermal-sensors = <&tsens2 0>;

   trips {
    aoss2-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    aoss2-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  gpuss0-thermal {
   polling-delay-passive = <10>;

   thermal-sensors = <&tsens2 1>;

   cooling-maps {
    map0 {
     trip = <&gpu0_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpu0_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    trip-point2 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  gpuss1-thermal {
   polling-delay-passive = <10>;

   thermal-sensors = <&tsens2 2>;

   cooling-maps {
    map0 {
     trip = <&gpu1_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpu1_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    trip-point2 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  gpuss2-thermal {
   polling-delay-passive = <10>;

   thermal-sensors = <&tsens2 3>;

   cooling-maps {
    map0 {
     trip = <&gpu2_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpu2_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    trip-point2 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  gpuss3-thermal {
   polling-delay-passive = <10>;

   thermal-sensors = <&tsens2 4>;

   cooling-maps {
    map0 {
     trip = <&gpu3_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpu3_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    trip-point2 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  gpuss4-thermal {
   polling-delay-passive = <10>;

   thermal-sensors = <&tsens2 5>;

   cooling-maps {
    map0 {
     trip = <&gpu4_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpu4_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    trip-point2 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  gpuss5-thermal {
   polling-delay-passive = <10>;

   thermal-sensors = <&tsens2 6>;

   cooling-maps {
    map0 {
     trip = <&gpu5_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpu5_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    trip-point2 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  gpuss6-thermal {
   polling-delay-passive = <10>;

   thermal-sensors = <&tsens2 7>;

   cooling-maps {
    map0 {
     trip = <&gpu6_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpu6_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    trip-point2 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  gpuss7-thermal {
   polling-delay-passive = <10>;

   thermal-sensors = <&tsens2 8>;

   cooling-maps {
    map0 {
     trip = <&gpu7_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpu7_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    trip-point2 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  modem0-thermal {
   thermal-sensors = <&tsens2 9>;

   trips {
    modem0-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    modem0-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  modem1-thermal {
   thermal-sensors = <&tsens2 10>;

   trips {
    modem1-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    modem1-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  modem2-thermal {
   thermal-sensors = <&tsens2 11>;

   trips {
    modem2-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    modem2-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  modem3-thermal {
   thermal-sensors = <&tsens2 12>;

   trips {
    modem3-hot {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "hot";
    };

    modem3-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";

  interrupts = <1 13 8 0>,
        <1 14 8 0>,
        <1 11 8 0>,
        <1 10 8 0>;
 };
};
# 11 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8010.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 8 "arch/arm64/boot/dts/qcom/pm8010.dtsi" 2

/ {
 thermal-zones {
  pm8010-m-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8010_m_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pm8010-n-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8010_n_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };
 };
};


&spmi_bus {
 pm8010_m: pmic@c {
  compatible = "qcom,pm8010", "qcom,spmi-pmic";
  reg = <0xc 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8010_m_temp_alarm: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0xc 0x24 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };
 };

 pm8010_n: pmic@d {
  compatible = "qcom,pm8010", "qcom,spmi-pmic";
  reg = <0xd 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8010_n_temp_alarm: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0xd 0x24 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };
 };
};
# 12 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8550.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pm8550.dtsi"
/ {
 thermal-zones {
  pm8550-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };
 };
};


&spmi_bus {
 pm8550: pmic@1 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x1 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550_gpios: gpio@8800 {
   compatible = "qcom,pm8550-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pm8550_flash: led-controller@ee00 {
   compatible = "qcom,pm8550-flash-led", "qcom,spmi-flash-led";
   reg = <0xee00>;
   status = "disabled";
  };

  pm8550_pwm: pwm {
   compatible = "qcom,pm8550-pwm", "qcom,pm8350c-pwm";
   #pwm-cells = <2>;

   status = "disabled";
  };
 };
};
# 13 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8550b.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pm8550b.dtsi"
/ {
 thermal-zones {
  pm8550b-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550b_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };
 };
};


&spmi_bus {
 pm8550b: pmic@7 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x7 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550b_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x7 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550b_gpios: gpio@8800 {
   compatible = "qcom,pm8550b-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550b_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pm8550b_eusb2_repeater: phy@fd00 {
   compatible = "qcom,pm8550b-eusb2-repeater";
   reg = <0xfd00>;
   #phy-cells = <0>;
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts" 2

# 1 "arch/arm64/boot/dts/qcom/pm8550ve.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pm8550ve.dtsi"
/ {
 thermal-zones {
  pm8550ve-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550ve_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };
 };
};


&spmi_bus {
 pm8550ve: pmic@8 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <8 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550ve_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <8 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550ve_gpios: gpio@8800 {
   compatible = "qcom,pm8550ve-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550ve_gpios 0 0 8>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 16 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8550vs.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pm8550vs.dtsi"
/ {
 thermal-zones {
  pm8550vs-c-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550vs_c_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pm8550vs-d-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550vs_d_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pm8550vs-e-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550vs_e_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pm8550vs-g-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550vs_g_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };
 };
};


&spmi_bus {
 pm8550vs_c: pmic@2 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550vs_c_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x2 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550vs_c_gpios: gpio@8800 {
   compatible = "qcom,pm8550vs-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550vs_c_gpios 0 0 6>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pm8550vs_d: pmic@3 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550vs_d_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x3 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550vs_d_gpios: gpio@8800 {
   compatible = "qcom,pm8550vs-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550vs_d_gpios 0 0 6>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pm8550vs_e: pmic@4 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550vs_e_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x4 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550vs_e_gpios: gpio@8800 {
   compatible = "qcom,pm8550vs-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550vs_e_gpios 0 0 6>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pm8550vs_g: pmic@6 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x6 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550vs_g_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x6 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550vs_g_gpios: gpio@8800 {
   compatible = "qcom,pm8550vs-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550vs_g_gpios 0 0 6>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 17 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmk8550.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 7 "arch/arm64/boot/dts/qcom/pmk8550.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 8 "arch/arm64/boot/dts/qcom/pmk8550.dtsi" 2



/ {
 reboot-mode {
  compatible = "nvmem-reboot-mode";
  nvmem-cells = <&reboot_reason>;
  nvmem-cell-names = "reboot-mode";
  mode-recovery = <0x01>;
  mode-bootloader = <0x02>;
 };
};

&spmi_bus {
 pmk8550: pmic@0 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmk8550_pon: pon@1300 {
   compatible = "qcom,pmk8350-pon";
   reg = <0x1300>, <0x800>;
   reg-names = "hlos", "pbs";

   pon_pwrkey: pwrkey {
    compatible = "qcom,pmk8350-pwrkey";
    interrupts = <0x0 0x13 0x7 (2 | 1)>;
    linux,code = <116>;
    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pmk8350-resin";
    interrupts = <0x0 0x13 0x6 (2 | 1)>;
    status = "disabled";
   };
  };

  pmk8550_rtc: rtc@6100 {
   compatible = "qcom,pmk8350-rtc";
   reg = <0x6100>, <0x6200>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x62 0x1 1>;
  };

  pmk8550_sdam_2: nvram@7100 {
   compatible = "qcom,spmi-sdam";
   reg = <0x7100>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x7100 0x100>;

   reboot_reason: reboot-reason@48 {
    reg = <0x48 0x1>;
    bits = <1 7>;
   };
  };

  pmk8550_gpios: gpio@8800 {
   compatible = "qcom,pmk8550-gpio", "qcom,spmi-gpio";
   reg = <0xb800>;
   gpio-controller;
   gpio-ranges = <&pmk8550_gpios 0 0 6>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 18 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. SM8650 HDK";
 compatible = "qcom,sm8650-hdk", "qcom,sm8650";
 chassis-type = "embedded";

 aliases {
  serial0 = &uart15;
  serial1 = &uart14;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 hdmi-out {
  compatible = "hdmi-connector";
  type = "a";

  port {
   hdmi_connector_out: endpoint {
    remote-endpoint = <&lt9611_out>;
   };
  };
 };

 gpio-keys {
  compatible = "gpio-keys";

  pinctrl-0 = <&volume_up_n>;
  pinctrl-names = "default";

  key-volume-up {
   label = "Volume Up";
   linux,code = <115>;
   gpios = <&pm8550_gpios 6 1>;
   debounce-interval = <15>;
   linux,can-disable;
   wakeup-source;
  };
 };

 leds {
  compatible = "gpio-leds";

  led-0 {
   function = "bluetooth";
   color = <3>;
   gpios = <&pm8550_gpios 11 0>;
   linux,default-trigger = "bluetooth-power";
   default-state = "off";
  };

  led-1 {
   function = "indicator";
   color = <2>;
   gpios = <&pm8550b_gpios 9 0>;
   default-state = "off";
   panic-indicator;
  };

  led-2 {
   function = "wlan";
   color = <11>;
   gpios = <&pm8550b_gpios 10 0>;
   linux,default-trigger = "phy0tx";
   default-state = "off";
  };
 };

 pmic-glink {
  compatible = "qcom,sm8650-pmic-glink",
        "qcom,sm8550-pmic-glink",
        "qcom,pmic-glink";
  #address-cells = <1>;
  #size-cells = <0>;
  orientation-gpios = <&tlmm 29 0>;

  connector@0 {
   compatible = "usb-c-connector";
   reg = <0>;

   power-role = "dual";
   data-role = "dual";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     pmic_glink_hs_in: endpoint {
      remote-endpoint = <&usb_1_dwc3_hs>;
     };
    };

    port@1 {
     reg = <1>;

     pmic_glink_ss_in: endpoint {
      remote-endpoint = <&usb_dp_qmpphy_out>;
     };
    };

    port@2 {
     reg = <2>;

     pmic_glink_sbu: endpoint {
      remote-endpoint = <&wcd_usbss_sbu_mux>;
        };
    };
   };
  };
 };

 lt9611_1v2: regulator-lt9611-1v2 {
  compatible = "regulator-fixed";

  regulator-name = "LT9611_1V2";
  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <1200000>;

  vin-supply = <&vph_pwr>;
  gpio = <&tlmm 79 0>;

  enable-active-high;
 };

 lt9611_3v3: regulator-lt9611-3v3 {
  compatible = "regulator-fixed";

  regulator-name = "LT9611_3V3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  vin-supply = <&vreg_bob_3v3>;
  gpio = <&tlmm 78 0>;

  enable-active-high;
 };

 sound {
  compatible = "qcom,sm8650-sndcard", "qcom,sm8450-sndcard";
  model = "SM8650-HDK";
  audio-routing = "SpkrLeft IN", "WSA_SPK1 OUT",
    "SpkrRight IN", "WSA_SPK2 OUT",
    "IN1_HPHL", "HPHL_OUT",
    "IN2_HPHR", "HPHR_OUT",
    "AMIC1", "MIC BIAS1",
    "AMIC2", "MIC BIAS2",
    "AMIC5", "MIC BIAS4",
    "TX SWR_INPUT0", "ADC1_OUTPUT",
    "TX SWR_INPUT1", "ADC2_OUTPUT",
    "TX SWR_INPUT3", "ADC4_OUTPUT";

  wcd-playback-dai-link {
   link-name = "WCD Playback";

   cpu {
    sound-dai = <&q6apmbedai 113>;
   };

   codec {
    sound-dai = <&wcd939x 0>, <&swr1 0>, <&lpass_rxmacro 0>;
   };

   platform {
    sound-dai = <&q6apm>;
   };
  };

  wcd-capture-dai-link {
   link-name = "WCD Capture";

   cpu {
    sound-dai = <&q6apmbedai 120>;
   };

   codec {
    sound-dai = <&wcd939x 1>, <&swr2 0>, <&lpass_txmacro 0>;
   };

   platform {
    sound-dai = <&q6apm>;
   };
  };

  wsa-dai-link {
   link-name = "WSA Playback";

   cpu {
    sound-dai = <&q6apmbedai 105>;
   };

   codec {
    sound-dai = <&north_spkr>, <&south_spkr>, <&swr0 0>, <&lpass_wsamacro 0>;
   };

   platform {
    sound-dai = <&q6apm>;
   };
  };
 };

 vph_pwr: regulator-vph-pwr {
  compatible = "regulator-fixed";

  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;

  regulator-always-on;
  regulator-boot-on;
 };

 vreg_bob_3v3: regulator-vreg-bob-3v3 {
  compatible = "regulator-fixed";

  regulator-name = "VREG_BOB_3P3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  vin-supply = <&vph_pwr>;
 };

 wcd939x: audio-codec {
  compatible = "qcom,wcd9395-codec", "qcom,wcd9390-codec";

  pinctrl-0 = <&wcd_default>;
  pinctrl-names = "default";

  qcom,micbias1-microvolt = <1800000>;
  qcom,micbias2-microvolt = <1800000>;
  qcom,micbias3-microvolt = <1800000>;
  qcom,micbias4-microvolt = <1800000>;
  qcom,mbhc-buttons-vthreshold-microvolt = <75000 150000 237000 500000 500000 500000 500000 500000>;
  qcom,mbhc-headset-vthreshold-microvolt = <1700000>;
  qcom,mbhc-headphone-vthreshold-microvolt = <50000>;
  qcom,rx-device = <&wcd_rx>;
  qcom,tx-device = <&wcd_tx>;

  reset-gpios = <&tlmm 107 1>;

  vdd-buck-supply = <&vreg_l15b_1p8>;
  vdd-rxtx-supply = <&vreg_l15b_1p8>;
  vdd-io-supply = <&vreg_l15b_1p8>;
  vdd-mic-bias-supply = <&vreg_bob1>;

  #sound-dai-cells = <1>;
 };

 wcn7850-pmu {
  compatible = "qcom,wcn7850-pmu";

  pinctrl-names = "default";
  pinctrl-0 = <&wlan_en>, <&bt_default>;

  wlan-enable-gpios = <&tlmm 16 0>;
  bt-enable-gpios = <&tlmm 17 0>;

  vdd-supply = <&vreg_s4i_0p85>;
  vddio-supply = <&vreg_l15b_1p8>;
  vddio1p2-supply = <&vreg_l3c_1p2>;
  vddaon-supply = <&vreg_s2c_0p8>;
  vdddig-supply = <&vreg_s3c_0p9>;
  vddrfa1p2-supply = <&vreg_s1c_1p2>;
  vddrfa1p8-supply = <&vreg_s6c_1p8>;

  clocks = <&rpmhcc 6>;

  regulators {
   vreg_pmu_rfa_cmn: ldo0 {
    regulator-name = "vreg_pmu_rfa_cmn";
   };

   vreg_pmu_aon_0p59: ldo1 {
    regulator-name = "vreg_pmu_aon_0p59";
   };

   vreg_pmu_wlcx_0p8: ldo2 {
    regulator-name = "vreg_pmu_wlcx_0p8";
   };

   vreg_pmu_wlmx_0p85: ldo3 {
    regulator-name = "vreg_pmu_wlmx_0p85";
   };

   vreg_pmu_btcmx_0p85: ldo4 {
    regulator-name = "vreg_pmu_btcmx_0p85";
   };

   vreg_pmu_rfa_0p8: ldo5 {
    regulator-name = "vreg_pmu_rfa_0p8";
   };

   vreg_pmu_rfa_1p2: ldo6 {
    regulator-name = "vreg_pmu_rfa_1p2";
   };

   vreg_pmu_rfa_1p8: ldo7 {
    regulator-name = "vreg_pmu_rfa_1p8";
   };

   vreg_pmu_pcie_0p9: ldo8 {
    regulator-name = "vreg_pmu_pcie_0p9";
   };

   vreg_pmu_pcie_1p8: ldo9 {
    regulator-name = "vreg_pmu_pcie_1p8";
   };
  };
 };
};

&apps_rsc {
 regulators-0 {
  compatible = "qcom,pm8550-rpmh-regulators";

  vdd-bob1-supply = <&vph_pwr>;
  vdd-bob2-supply = <&vph_pwr>;
  vdd-l2-l13-l14-supply = <&vreg_bob1>;
  vdd-l3-supply = <&vreg_s1c_1p2>;
  vdd-l5-l16-supply = <&vreg_bob1>;
  vdd-l6-l7-supply = <&vreg_bob1>;
  vdd-l8-l9-supply = <&vreg_bob1>;
  vdd-l11-supply = <&vreg_s1c_1p2>;
  vdd-l12-supply = <&vreg_s6c_1p8>;
  vdd-l15-supply = <&vreg_s6c_1p8>;
  vdd-l17-supply = <&vreg_bob2>;

  qcom,pmic-id = "b";

  vreg_bob1: bob1 {
   regulator-name = "vreg_bob1";
   regulator-min-microvolt = <3296000>;
   regulator-max-microvolt = <3960000>;
   regulator-initial-mode = <3>;
  };

  vreg_bob2: bob2 {
   regulator-name = "vreg_bob2";
   regulator-min-microvolt = <2720000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2b_3p0: ldo2 {
   regulator-name = "vreg_l2b_3p0";
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l5b_3p1: ldo5 {
   regulator-name = "vreg_l5b_3p1";
   regulator-min-microvolt = <3104000>;
   regulator-max-microvolt = <3104000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l6b_1p8: ldo6 {
   regulator-name = "vreg_l6b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l7b_1p8: ldo7 {
   regulator-name = "vreg_l7b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_l8b_1p8: ldo8 {
   regulator-name = "vreg_l8b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l9b_2p9: ldo9 {
   regulator-name = "vreg_l9b_2p9";
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l11b_1p2: ldo11 {
   regulator-name = "vreg_l11b_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1504000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l12b_1p8: ldo12 {
   regulator-name = "vreg_l12b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l13b_3p0: ldo13 {
   regulator-name = "vreg_l13b_3p0";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l14b_3p2: ldo14 {
   regulator-name = "vreg_l14b_3p2";
   regulator-min-microvolt = <3200000>;
   regulator-max-microvolt = <3200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l15b_1p8: ldo15 {
   regulator-name = "vreg_l15b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l16b_2p8: ldo16 {
   regulator-name = "vreg_l16b_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l17b_2p5: ldo17 {
   regulator-name = "vreg_l17b_2p5";
   regulator-min-microvolt = <2504000>;
   regulator-max-microvolt = <2504000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-1 {
  compatible = "qcom,pm8550vs-rpmh-regulators";

  vdd-l1-supply = <&vreg_s1c_1p2>;
  vdd-l2-supply = <&vreg_s1c_1p2>;
  vdd-l3-supply = <&vreg_s1c_1p2>;
  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;

  qcom,pmic-id = "c";

  vreg_s1c_1p2: smps1 {
   regulator-name = "vreg_s1c_1p2";
   regulator-min-microvolt = <1256000>;
   regulator-max-microvolt = <1348000>;
   regulator-initial-mode = <3>;
  };

  vreg_s2c_0p8: smps2 {
   regulator-name = "vreg_s2c_0p8";
   regulator-min-microvolt = <852000>;
   regulator-max-microvolt = <1036000>;
   regulator-initial-mode = <3>;
  };

  vreg_s3c_0p9: smps3 {
   regulator-name = "vreg_s3c_0p9";
   regulator-min-microvolt = <976000>;
   regulator-max-microvolt = <1064000>;
   regulator-initial-mode = <3>;
  };

  vreg_s4c_1p2: smps4 {
   regulator-name = "vreg_s4c_1p2";
   regulator-min-microvolt = <1224000>;
   regulator-max-microvolt = <1280000>;
   regulator-initial-mode = <3>;
  };

  vreg_s5c_0p7: smps5 {
   regulator-name = "vreg_s5c_0p7";
   regulator-min-microvolt = <752000>;
   regulator-max-microvolt = <900000>;
   regulator-initial-mode = <3>;
  };

  vreg_s6c_1p8: smps6 {
   regulator-name = "vreg_s6c_1p8";
   regulator-min-microvolt = <1856000>;
   regulator-max-microvolt = <2000000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1c_1p2: ldo1 {
   regulator-name = "vreg_l1c_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l3c_1p2: ldo3 {
   regulator-name = "vreg_l3c_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-2 {
  compatible = "qcom,pm8550vs-rpmh-regulators";

  vdd-l1-supply = <&vreg_s3c_0p9>;

  qcom,pmic-id = "d";

  vreg_l1d_0p88: ldo1 {
   regulator-name = "vreg_l1d_0p88";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <920000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-3 {
  compatible = "qcom,pm8550vs-rpmh-regulators";

  vdd-l3-supply = <&vreg_s3c_0p9>;

  qcom,pmic-id = "e";

  vreg_l3e_0p9: ldo3 {
   regulator-name = "vreg_l3e_0p9";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <920000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-4 {
  compatible = "qcom,pm8550vs-rpmh-regulators";

  vdd-l1-supply = <&vreg_s3c_0p9>;
  vdd-l3-supply = <&vreg_s3c_0p9>;

  qcom,pmic-id = "g";

  vreg_l1g_0p91: ldo1 {
   regulator-name = "vreg_l1g_0p91";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <920000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l3g_0p91: ldo3 {
   regulator-name = "vreg_l3g_0p91";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-5 {
  compatible = "qcom,pm8550ve-rpmh-regulators";

  vdd-l1-supply = <&vreg_s3c_0p9>;
  vdd-l2-supply = <&vreg_s3c_0p9>;
  vdd-l3-supply = <&vreg_s1c_1p2>;
  vdd-s4-supply = <&vph_pwr>;

  qcom,pmic-id = "i";

  vreg_s4i_0p85: smps4 {
   regulator-name = "vreg_s4i_0p85";
   regulator-min-microvolt = <852000>;
   regulator-max-microvolt = <1004000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1i_0p88: ldo1 {
   regulator-name = "vreg_l1i_0p88";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2i_0p88: ldo2 {
   regulator-name = "vreg_l2i_0p88";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l3i_1p2: ldo3 {
   regulator-name = "vreg_l3i_0p91";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-6 {
  compatible = "qcom,pm8010-rpmh-regulators";
  qcom,pmic-id = "m";

  vdd-l1-l2-supply = <&vreg_s1c_1p2>;
  vdd-l3-l4-supply = <&vreg_bob2>;
  vdd-l5-supply = <&vreg_s6c_1p8>;
  vdd-l6-supply = <&vreg_bob1>;
  vdd-l7-supply = <&vreg_bob1>;

  vreg_l1m_1p1: ldo1 {
   regulator-name = "vreg_l1m_1p1";
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <1104000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2m_1p056: ldo2 {
   regulator-name = "vreg_l2m_1p056";
   regulator-min-microvolt = <1056000>;
   regulator-max-microvolt = <1056000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l3m_2p8: ldo3 {
   regulator-name = "vreg_l3m_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l4m_2p8: ldo4 {
   regulator-name = "vreg_l4m_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5m_1p8: ldo5 {
   regulator-name = "vreg_l5m_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6m_2p8: ldo6 {
   regulator-name = "vreg_l6m_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7m_2p96: ldo7 {
   regulator-name = "vreg_l7m_2p96";
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };
 };

 regulators-7 {
  compatible = "qcom,pm8010-rpmh-regulators";
  qcom,pmic-id = "n";

  vdd-l1-l2-supply = <&vreg_s1c_1p2>;
  vdd-l3-l4-supply = <&vreg_s6c_1p8>;
  vdd-l5-supply = <&vreg_bob2>;
  vdd-l6-supply = <&vreg_bob2>;
  vdd-l7-supply = <&vreg_bob1>;

  vreg_l1n_1p1: ldo1 {
   regulator-name = "vreg_l1n_1p1";
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <1104000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2n_1p056: ldo2 {
   regulator-name = "vreg_l2n_1p056";
   regulator-min-microvolt = <1056000>;
   regulator-max-microvolt = <1056000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l3n_1p8: ldo3 {
   regulator-name = "vreg_l3n_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l4n_1p8: ldo4 {
   regulator-name = "vreg_l4n_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5n_2p8: ldo5 {
   regulator-name = "vreg_l5n_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6n_2p8: ldo6 {
   regulator-name = "vreg_l6n_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7n_3p3: ldo7 {
   regulator-name = "vreg_l7n_3p3";
   regulator-min-microvolt = <3304000>;
   regulator-max-microvolt = <3304000>;
   regulator-initial-mode = <3>;
  };
 };
};

&gpi_dma1 {
 status = "okay";
};

&i2c3 {
       status = "okay";

       wcd_usbss: typec-mux@e {
  compatible = "qcom,wcd9395-usbss", "qcom,wcd9390-usbss";
  reg = <0xe>;

  vdd-supply = <&vreg_l15b_1p8>;
  reset-gpios = <&tlmm 152 0>;

  mode-switch;
  orientation-switch;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    wcd_usbss_sbu_mux: endpoint {
     remote-endpoint = <&pmic_glink_sbu>;
    };
   };
  };
       };
};

&i2c6 {
 clock-frequency = <400000>;
 status = "okay";

 lt9611_codec: hdmi-bridge@2b {
  compatible = "lontium,lt9611uxc";
  reg = <0x2b>;

  interrupts-extended = <&tlmm 85 2>;

  reset-gpios = <&tlmm 28 0>;

  vdd-supply = <&lt9611_1v2>;
  vcc-supply = <&lt9611_3v3>;

  pinctrl-0 = <&lt9611_irq_pin>, <&lt9611_rst_pin>;
  pinctrl-names = "default";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    lt9611_a: endpoint {
     remote-endpoint = <&mdss_dsi0_out>;
    };
   };

   port@2 {
    reg = <2>;

    lt9611_out: endpoint {
     remote-endpoint = <&hdmi_connector_out>;
    };
   };
  };
 };
};

&ipa {
 qcom,gsi-loader = "self";
 memory-region = <&ipa_fw_mem>;
 firmware-name = "qcom/sm8650/ipa_fws.mbn";
 status = "okay";
};

&gpu {
 status = "okay";

 zap-shader {
  firmware-name = "qcom/sm8650/gen70900_zap.mbn";
 };
};

&lpass_tlmm {
 spkr_1_sd_n_active: spkr-1-sd-n-active-state {
  pins = "gpio21";
  function = "gpio";
  drive-strength = <16>;
  bias-disable;
  output-low;
 };
};

&mdss {
 status = "okay";
};

&mdss_dsi0 {
 vdda-supply = <&vreg_l3i_1p2>;

 status = "okay";
};

&mdss_dsi0_out {
 remote-endpoint = <&lt9611_a>;
 data-lanes = <0 1 2 3>;
};

&mdss_dsi0_phy {
 vdds-supply = <&vreg_l1i_0p88>;

 status = "okay";
};

&mdss_dp0 {
 status = "okay";
};

&mdss_dp0_out {
 data-lanes = <0 1>;
};

&pcie0 {
 wake-gpios = <&tlmm 96 0>;
 perst-gpios = <&tlmm 94 1>;

 pinctrl-0 = <&pcie0_default_state>;
 pinctrl-names = "default";

 status = "okay";
};

&pcieport0 {
 wifi@0 {
  compatible = "pci17cb,1107";
  reg = <0x10000 0x0 0x0 0x0 0x0>;

  vddrfacmn-supply = <&vreg_pmu_rfa_cmn>;
  vddaon-supply = <&vreg_pmu_aon_0p59>;
  vddwlcx-supply = <&vreg_pmu_wlcx_0p8>;
  vddwlmx-supply = <&vreg_pmu_wlmx_0p85>;
  vddrfa0p8-supply = <&vreg_pmu_rfa_0p8>;
  vddrfa1p2-supply = <&vreg_pmu_rfa_1p2>;
  vddrfa1p8-supply = <&vreg_pmu_rfa_1p8>;
  vddpcie0p9-supply = <&vreg_pmu_pcie_0p9>;
  vddpcie1p8-supply = <&vreg_pmu_pcie_1p8>;
 };
};

&pcie0_phy {
 vdda-phy-supply = <&vreg_l1i_0p88>;
 vdda-pll-supply = <&vreg_l3i_1p2>;

 status = "okay";
};

&pcie1 {
 wake-gpios = <&tlmm 99 0>;
 perst-gpios = <&tlmm 97 1>;

 pinctrl-0 = <&pcie1_default_state>;
 pinctrl-names = "default";

 status = "okay";
};

&pcie1_phy {
 vdda-phy-supply = <&vreg_l3e_0p9>;
 vdda-pll-supply = <&vreg_l3i_1p2>;
 vdda-qref-supply = <&vreg_l1i_0p88>;

 status = "okay";
};

&pm8550_gpios {
 sdc2_card_det_n: sdc2-card-det-state {
  pins = "gpio12";
  function = "normal";
  bias-pull-up;
  input-enable;
  output-disable;
  power-source = <1>;
 };

 volume_up_n: volume-up-n-state {
  pins = "gpio6";
  function = "normal";
  bias-pull-up;
  input-enable;
  power-source = <1>;
 };
};


&pm8550_pwm {
 #address-cells = <1>;
 #size-cells = <0>;

 status = "okay";

 led@1 {
  reg = <1>;
  function = "status";
  color = <1>;
  default-state = "off";
 };

 led@2 {
  reg = <2>;
  function = "status";
  color = <2>;
  default-state = "off";
 };

 led@3 {
  reg = <3>;
  function = "status";
  color = <3>;
  default-state = "off";
 };
};

&pm8550b_eusb2_repeater {
 vdd18-supply = <&vreg_l15b_1p8>;
 vdd3-supply = <&vreg_l5b_3p1>;
};

&pmk8550_rtc {
 status = "okay";
};

&pon_pwrkey {
 status = "okay";
};

&pon_resin {
 linux,code = <114>;

 status = "okay";
};

&qup_i2c3_data_clk {

 bias-pull-up = <2200>;
};

&qupv3_id_0 {
 iommus = <&apps_smmu 0xa3 0x3>;

 status = "okay";
};

&qupv3_id_1 {
 status = "okay";
};

&remoteproc_adsp {
 firmware-name = "qcom/sm8650/adsp.mbn",
   "qcom/sm8650/adsp_dtb.mbn";

 status = "okay";
};

&remoteproc_cdsp {
 firmware-name = "qcom/sm8650/cdsp.mbn",
   "qcom/sm8650/cdsp_dtb.mbn";

 status = "okay";
};

&remoteproc_mpss {
 firmware-name = "qcom/sm8650/modem.mbn",
   "qcom/sm8650/modem_dtb.mbn";

 status = "okay";
};

&sdhc_2 {
 cd-gpios = <&pm8550_gpios 12 0>;

 vmmc-supply = <&vreg_l9b_2p9>;
 vqmmc-supply = <&vreg_l8b_1p8>;
 bus-width = <4>;
 no-sdio;
 no-mmc;

 pinctrl-0 = <&sdc2_default>, <&sdc2_card_det_n>;
 pinctrl-1 = <&sdc2_sleep>, <&sdc2_card_det_n>;
 pinctrl-names = "default", "sleep";

 status = "okay";
};

&sleep_clk {
 clock-frequency = <32764>;
};

&swr0 {
 status = "okay";


 north_spkr: speaker@0,0 {
  compatible = "sdw20217020400";
  reg = <0 0>;
  pinctrl-0 = <&spkr_1_sd_n_active>;
  pinctrl-names = "default";
  powerdown-gpios = <&lpass_tlmm 21 1>;
  #sound-dai-cells = <0>;
  sound-name-prefix = "SpkrLeft";
  vdd-1p8-supply = <&vreg_l15b_1p8>;
  vdd-io-supply = <&vreg_l3c_1p2>;
# 1142 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts"
  qcom,port-mapping = <1 2 3 7 10 13>;
 };


 south_spkr: speaker@0,1 {
  compatible = "sdw20217020400";
  reg = <0 1>;
  pinctrl-0 = <&spkr_2_sd_n_active>;
  pinctrl-names = "default";
  powerdown-gpios = <&tlmm 77 1>;
  #sound-dai-cells = <0>;
  sound-name-prefix = "SpkrRight";
  vdd-1p8-supply = <&vreg_l15b_1p8>;
  vdd-io-supply = <&vreg_l3c_1p2>;
# 1165 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts"
  qcom,port-mapping = <4 5 6 7 11 13>;
 };
};

&swr1 {
 status = "okay";


 wcd_rx: codec@0,4 {
  compatible = "sdw20217010e00";
  reg = <0 4>;
# 1185 "arch/arm64/boot/dts/qcom/sm8650-hdk.dts"
  qcom,rx-port-mapping = <1 2 3 4 5 9>;
 };
};

&swr2 {
 status = "okay";


 wcd_tx: codec@0,3 {
  compatible = "sdw20217010e00";
  reg = <0 3>;







  qcom,tx-port-mapping = <2 2 3 4>;
 };
};

&tlmm {

 gpio-reserved-ranges = <32 8>, <74 1>;

 bt_default: bt-default-state {
  bt-en-pins {
   pins = "gpio17";
   function = "gpio";
   drive-strength = <16>;
   bias-disable;
  };

  sw-ctrl-pins {
   pins = "gpio18";
   function = "gpio";
   bias-pull-down;
  };
 };

 lt9611_irq_pin: lt9611-irq-state {
  pins = "gpio85";
  function = "gpio";
  bias-disable;
 };

 lt9611_rst_pin: lt9611-rst-state {
  pins = "gpio28";
  function = "gpio";
  output-high;
 };

 spkr_2_sd_n_active: spkr-2-sd-n-active-state {
  pins = "gpio77";
  function = "gpio";
  drive-strength = <16>;
  bias-disable;
  output-low;
 };

 wcd_default: wcd-reset-n-active-state {
  pins = "gpio107";
  function = "gpio";
  drive-strength = <16>;
  bias-disable;
  output-low;
 };

 wlan_en: wlan-en-state {
  pins = "gpio16";
  function = "gpio";
  drive-strength = <8>;
  bias-pull-down;
 };
};

&uart14 {
 status = "okay";

 bluetooth {
  compatible = "qcom,wcn7850-bt";

  vddrfacmn-supply = <&vreg_pmu_rfa_cmn>;
  vddaon-supply = <&vreg_pmu_aon_0p59>;
  vddwlcx-supply = <&vreg_pmu_wlcx_0p8>;
  vddwlmx-supply = <&vreg_pmu_wlmx_0p85>;
  vddrfa0p8-supply = <&vreg_pmu_rfa_0p8>;
  vddrfa1p2-supply = <&vreg_pmu_rfa_1p2>;
  vddrfa1p8-supply = <&vreg_pmu_rfa_1p8>;

  max-speed = <3200000>;
 };
};

&uart15 {
 status = "okay";
};

&ufs_mem_hc {
 reset-gpios = <&tlmm 210 1>;

 vcc-supply = <&vreg_l17b_2p5>;
 vcc-max-microamp = <1300000>;
 vccq-supply = <&vreg_l1c_1p2>;
 vccq-max-microamp = <1200000>;

 status = "okay";
};

&ufs_mem_phy {
 vdda-phy-supply = <&vreg_l1d_0p88>;
 vdda-pll-supply = <&vreg_l3i_1p2>;

 status = "okay";
};







&usb_1 {
 status = "okay";
};

&usb_1_dwc3 {
 dr_mode = "otg";
 usb-role-switch;
};

&usb_1_dwc3_hs {
 remote-endpoint = <&pmic_glink_hs_in>;
};

&usb_1_hsphy {
 vdd-supply = <&vreg_l1i_0p88>;
 vdda12-supply = <&vreg_l3i_1p2>;

 phys = <&pm8550b_eusb2_repeater>;

 status = "okay";
};

&usb_dp_qmpphy {
 vdda-phy-supply = <&vreg_l3i_1p2>;
 vdda-pll-supply = <&vreg_l3g_0p91>;

 status = "okay";
};

&usb_dp_qmpphy_out {
 remote-endpoint = <&pmic_glink_ss_in>;
};

&xo_board {
 clock-frequency = <76800000>;
};
