###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        94705   # Number of WRITE/WRITEP commands
num_reads_done                 =       538502   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       414345   # Number of read row buffer hits
num_read_cmds                  =       538503   # Number of READ/READP commands
num_writes_done                =        94706   # Number of read requests issued
num_write_row_hits             =        68218   # Number of write row buffer hits
num_act_cmds                   =       151182   # Number of ACT commands
num_pre_cmds                   =       151150   # Number of PRE commands
num_ondemand_pres              =       128903   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9375292   # Cyles of rank active rank.0
rank_active_cycles.1           =      9067590   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       624708   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       932410   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       589770   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7140   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3445   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7136   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1438   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          308   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          399   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          541   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          847   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          620   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21565   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          173   # Write cmd latency (cycles)
write_latency[40-59]           =          188   # Write cmd latency (cycles)
write_latency[60-79]           =          404   # Write cmd latency (cycles)
write_latency[80-99]           =          922   # Write cmd latency (cycles)
write_latency[100-119]         =         1738   # Write cmd latency (cycles)
write_latency[120-139]         =         2912   # Write cmd latency (cycles)
write_latency[140-159]         =         4128   # Write cmd latency (cycles)
write_latency[160-179]         =         4624   # Write cmd latency (cycles)
write_latency[180-199]         =         4809   # Write cmd latency (cycles)
write_latency[200-]            =        74795   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       233201   # Read request latency (cycles)
read_latency[40-59]            =        71492   # Read request latency (cycles)
read_latency[60-79]            =        78619   # Read request latency (cycles)
read_latency[80-99]            =        32220   # Read request latency (cycles)
read_latency[100-119]          =        22880   # Read request latency (cycles)
read_latency[120-139]          =        17601   # Read request latency (cycles)
read_latency[140-159]          =        10641   # Read request latency (cycles)
read_latency[160-179]          =         7829   # Read request latency (cycles)
read_latency[180-199]          =         6180   # Read request latency (cycles)
read_latency[200-]             =        57839   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.72767e+08   # Write energy
read_energy                    =  2.17124e+09   # Read energy
act_energy                     =  4.13634e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.9986e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.47557e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85018e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65818e+09   # Active standby energy rank.1
average_read_latency           =      98.2183   # Average read request latency (cycles)
average_interarrival           =      15.7926   # Average request interarrival latency (cycles)
total_energy                   =  1.60181e+10   # Total energy (pJ)
average_power                  =      1601.81   # Average power (mW)
average_bandwidth              =      5.40337   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       117181   # Number of WRITE/WRITEP commands
num_reads_done                 =       578065   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       429687   # Number of read row buffer hits
num_read_cmds                  =       578065   # Number of READ/READP commands
num_writes_done                =       117181   # Number of read requests issued
num_write_row_hits             =        83635   # Number of write row buffer hits
num_act_cmds                   =       182677   # Number of ACT commands
num_pre_cmds                   =       182647   # Number of PRE commands
num_ondemand_pres              =       159593   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9221052   # Cyles of rank active rank.0
rank_active_cycles.1           =      9161644   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       778948   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       838356   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       653488   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5551   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3466   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7198   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1290   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          311   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          413   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          535   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          857   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          619   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21518   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          155   # Write cmd latency (cycles)
write_latency[40-59]           =          194   # Write cmd latency (cycles)
write_latency[60-79]           =          322   # Write cmd latency (cycles)
write_latency[80-99]           =          933   # Write cmd latency (cycles)
write_latency[100-119]         =         1616   # Write cmd latency (cycles)
write_latency[120-139]         =         3128   # Write cmd latency (cycles)
write_latency[140-159]         =         4560   # Write cmd latency (cycles)
write_latency[160-179]         =         5783   # Write cmd latency (cycles)
write_latency[180-199]         =         6189   # Write cmd latency (cycles)
write_latency[200-]            =        94294   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       224532   # Read request latency (cycles)
read_latency[40-59]            =        71908   # Read request latency (cycles)
read_latency[60-79]            =        88156   # Read request latency (cycles)
read_latency[80-99]            =        37202   # Read request latency (cycles)
read_latency[100-119]          =        27496   # Read request latency (cycles)
read_latency[120-139]          =        21556   # Read request latency (cycles)
read_latency[140-159]          =        12737   # Read request latency (cycles)
read_latency[160-179]          =         9332   # Read request latency (cycles)
read_latency[180-199]          =         7271   # Read request latency (cycles)
read_latency[200-]             =        77875   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.84968e+08   # Write energy
read_energy                    =  2.33076e+09   # Read energy
act_energy                     =  4.99804e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.73895e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.02411e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75394e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71687e+09   # Active standby energy rank.1
average_read_latency           =      117.325   # Average read request latency (cycles)
average_interarrival           =      14.3827   # Average request interarrival latency (cycles)
total_energy                   =  1.63673e+10   # Total energy (pJ)
average_power                  =      1636.73   # Average power (mW)
average_bandwidth              =      5.93277   # Average bandwidth
