INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TANUSHREE/CAD LAB/mux_behav/mux_behav.srcs/sources_1/new/mux_behav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_behav
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TANUSHREE/CAD LAB/mux_behav/mux_behav.srcs/sources_1/new/mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TANUSHREE/CAD LAB/mux_behav/mux_behav.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
