

================================================================
== Vivado HLS Report for 'exact_dot_product'
================================================================
* Date:           Mon Apr  9 09:45:19 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        exact_dot_product
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.15|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  108|  131|  108|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Accumulate  |  101|  101|         3|          1|          1|   100|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %data_in_V_V), !map !190"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %data_out_V_V), !map !194"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @exact_dot_product_st) nounwind"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_in_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [exact_dot_product/exact_dot_product.cpp:8]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_out_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [exact_dot_product/exact_dot_product.cpp:8]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [exact_dot_product/exact_dot_product.cpp:8]
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [exact_dot_product/exact_dot_product.cpp:10]

 <State 2> : 2.42ns
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%CompleteRegister_m_c = phi i72 [ 0, %0 ], [ %cr_m_cr_V, %2 ]"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_1, %2 ]"
ST_2 : Operation 17 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %i, -28" [exact_dot_product/exact_dot_product.cpp:10]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%i_1 = add i7 %i, 1" [exact_dot_product/exact_dot_product.cpp:10]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [exact_dot_product/exact_dot_product.cpp:10]
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%tmp_V_2 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_in_V_V)" [exact_dot_product/exact_dot_product.cpp:11]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 3> : 2.23ns
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%tmp_V_2 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_in_V_V)" [exact_dot_product/exact_dot_product.cpp:11]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i16 %tmp_V_2 to i10" [exact_dot_product/complete_register.cpp:103->exact_dot_product/complete_register.cpp:70->exact_dot_product/exact_dot_product.cpp:12]
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%e2_V = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %tmp_V_2, i32 10, i32 14)" [exact_dot_product/complete_register.cpp:113->exact_dot_product/complete_register.cpp:71->exact_dot_product/exact_dot_product.cpp:12]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%r_V = call i21 @_ssdm_op_BitConcatenate.i21.i1.i10.i10(i1 true, i10 %tmp_24, i10 0)" [exact_dot_product/complete_register.cpp:126->exact_dot_product/complete_register.cpp:75->exact_dot_product/exact_dot_product.cpp:12]
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%r_V_cast = zext i21 %r_V to i22" [exact_dot_product/complete_register.cpp:126->exact_dot_product/complete_register.cpp:75->exact_dot_product/exact_dot_product.cpp:12]
ST_3 : Operation 26 [1/1] (2.22ns)   --->   "%agg_result_V_assign_s = sub i22 0, %r_V_cast" [exact_dot_product/complete_register.cpp:147->exact_dot_product/complete_register.cpp:79->exact_dot_product/exact_dot_product.cpp:12]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i5 %e2_V to i6" [exact_dot_product/complete_register.cpp:83->exact_dot_product/exact_dot_product.cpp:12]
ST_3 : Operation 28 [1/1] (1.78ns)   --->   "%op2_assign = add i6 12, %tmp_i_cast" [exact_dot_product/complete_register.cpp:84->exact_dot_product/exact_dot_product.cpp:12]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 4.15ns
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [exact_dot_product/exact_dot_product.cpp:10]
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4)" [exact_dot_product/exact_dot_product.cpp:10]
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [exact_dot_product/exact_dot_product.cpp:11]
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node cr_m_cr_V)   --->   "%sign = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_2, i32 15)" [exact_dot_product/complete_register.cpp:119->exact_dot_product/complete_register.cpp:69->exact_dot_product/exact_dot_product.cpp:12]
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node cr_m_cr_V)   --->   "%result_V = select i1 %sign, i22 %agg_result_V_assign_s, i22 %r_V_cast" [exact_dot_product/complete_register.cpp:146->exact_dot_product/complete_register.cpp:79->exact_dot_product/exact_dot_product.cpp:12]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node cr_m_cr_V)   --->   "%shifted_V_cast = sext i22 %result_V to i65" [exact_dot_product/complete_register.cpp:83->exact_dot_product/exact_dot_product.cpp:12]
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node cr_m_cr_V)   --->   "%tmp_i_cast_9 = zext i6 %op2_assign to i65" [exact_dot_product/complete_register.cpp:84->exact_dot_product/exact_dot_product.cpp:12]
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node cr_m_cr_V)   --->   "%r_V_1 = shl i65 %shifted_V_cast, %tmp_i_cast_9" [exact_dot_product/complete_register.cpp:84->exact_dot_product/exact_dot_product.cpp:12]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node cr_m_cr_V)   --->   "%r_V_2_cast = sext i65 %r_V_1 to i72" [exact_dot_product/complete_register.cpp:84->exact_dot_product/exact_dot_product.cpp:12]
ST_4 : Operation 39 [1/1] (4.15ns) (out node of the LUT)   --->   "%cr_m_cr_V = add i72 %CompleteRegister_m_c, %r_V_2_cast" [exact_dot_product/complete_register.cpp:87->exact_dot_product/exact_dot_product.cpp:12]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp)" [exact_dot_product/exact_dot_product.cpp:13]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [exact_dot_product/exact_dot_product.cpp:10]

 <State 5> : 4.06ns
ST_5 : Operation 42 [2/2] (4.06ns)   --->   "%tmp_V = call fastcc i16 @get_result(i72 %CompleteRegister_m_c)" [exact_dot_product/exact_dot_product.cpp:16]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 3.54ns
ST_6 : Operation 43 [1/2] (3.53ns)   --->   "%tmp_V = call fastcc i16 @get_result(i72 %CompleteRegister_m_c)" [exact_dot_product/exact_dot_product.cpp:16]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 44 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %data_out_V_V, i16 %tmp_V)" [exact_dot_product/exact_dot_product.cpp:16]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 45 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %data_out_V_V, i16 %tmp_V)" [exact_dot_product/exact_dot_product.cpp:16]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [exact_dot_product/exact_dot_product.cpp:17]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cr.m_cr.V') with incoming values : ('CompleteRegister.m_cr.V', exact_dot_product/complete_register.cpp:87->exact_dot_product/exact_dot_product.cpp:12) [11]  (1.77 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond', exact_dot_product/exact_dot_product.cpp:10) [13]  (1.49 ns)
	blocking operation 0.931 ns on control path)

 <State 3>: 2.23ns
The critical path consists of the following:
	axis read on port 'data_in_V_V' (exact_dot_product/exact_dot_product.cpp:11) [21]  (0 ns)
	'sub' operation ('agg_result_V_assign_s', exact_dot_product/complete_register.cpp:147->exact_dot_product/complete_register.cpp:79->exact_dot_product/exact_dot_product.cpp:12) [27]  (2.23 ns)

 <State 4>: 4.15ns
The critical path consists of the following:
	'select' operation ('result.V', exact_dot_product/complete_register.cpp:146->exact_dot_product/complete_register.cpp:79->exact_dot_product/exact_dot_product.cpp:12) [28]  (0 ns)
	'shl' operation ('r.V', exact_dot_product/complete_register.cpp:84->exact_dot_product/exact_dot_product.cpp:12) [33]  (0 ns)
	'add' operation ('CompleteRegister.m_cr.V', exact_dot_product/complete_register.cpp:87->exact_dot_product/exact_dot_product.cpp:12) [35]  (4.15 ns)

 <State 5>: 4.06ns
The critical path consists of the following:
	'call' operation ('tmp.V', exact_dot_product/exact_dot_product.cpp:16) to 'get_result' [39]  (4.06 ns)

 <State 6>: 3.54ns
The critical path consists of the following:
	'call' operation ('tmp.V', exact_dot_product/exact_dot_product.cpp:16) to 'get_result' [39]  (3.54 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
