###############################################################
#  Generated by:      Cadence Innovus 23.10-p003_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Wed May  7 02:13:59 2025
#  Design:            ORCA_TOP
#  Command:           report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------------------
Skew Group                    Sources    Constrained Sinks    Unconstrained Sinks
---------------------------------------------------------------------------------
PCI_CLK/func_best_mode           1              401                    0
PCI_CLK/func_worst_mode          1              401                    0
PCI_CLK/test_best_mode           1              401                    0
PCI_CLK/test_worst_mode          1              401                    0
SDRAM_CLK/func_best_mode         1             2853                   34
SDRAM_CLK/func_worst_mode        1             2853                   34
SDRAM_CLK/test_best_mode         1             2853                   34
SDRAM_CLK/test_worst_mode        1             2853                   34
SYS_2x_CLK/func_best_mode        1              214                    0
SYS_2x_CLK/func_worst_mode       1               20                    1
SYS_2x_CLK/test_best_mode        1              214                    0
SYS_2x_CLK/test_worst_mode       1               20                    1
ate_clk/test_best_mode           1             3448                   34
ate_clk/test_worst_mode          1             3254                   35
---------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode            -        0.736     0.810     0.792        0.011       ignored                  -         0.073              -
                            PCI_CLK/func_worst_mode           -        0.736     0.810     0.792        0.011       ignored                  -         0.073              -
                            PCI_CLK/test_best_mode            -        0.736     0.810     0.792        0.011       ignored                  -         0.073              -
                            PCI_CLK/test_worst_mode           -        0.736     0.810     0.792        0.011       ignored                  -         0.073              -
                            SDRAM_CLK/func_best_mode          -        1.205     1.276     1.239        0.021       ignored                  -         0.071              -
                            SDRAM_CLK/func_worst_mode         -        1.205     1.276     1.239        0.021       ignored                  -         0.071              -
                            SDRAM_CLK/test_best_mode          -        1.205     1.276     1.239        0.021       ignored                  -         0.071              -
                            SDRAM_CLK/test_worst_mode         -        1.205     1.276     1.239        0.021       ignored                  -         0.071              -
                            SYS_2x_CLK/func_best_mode         -        0.777     0.875     0.835        0.021       ignored                  -         0.098              -
                            SYS_2x_CLK/func_worst_mode        -        0.778     0.875     0.804        0.028       ignored                  -         0.097              -
                            SYS_2x_CLK/test_best_mode         -        0.777     0.875     0.835        0.021       ignored                  -         0.098              -
                            SYS_2x_CLK/test_worst_mode        -        0.778     0.875     0.804        0.028       ignored                  -         0.097              -
                            ate_clk/test_best_mode            -        1.021     1.127     1.075        0.021       ignored                  -         0.105              -
                            ate_clk/test_worst_mode           -        1.021     1.102     1.073        0.020       ignored                  -         0.081              -
worst_corner:setup.late     PCI_CLK/func_best_mode        *0.800       0.748     0.835     0.818        0.012       explicit            *0.085         0.087    98% {0.812, 0.835}
                            PCI_CLK/func_worst_mode       *0.800       0.748     0.835     0.818        0.012       explicit            *0.085         0.087    98% {0.812, 0.835}
                            PCI_CLK/test_best_mode        *0.800       0.748     0.835     0.818        0.012       explicit            *0.085         0.087    98% {0.812, 0.835}
                            PCI_CLK/test_worst_mode       *0.800       0.748     0.835     0.818        0.012       explicit            *0.085         0.087    98% {0.812, 0.835}
                            SDRAM_CLK/func_best_mode      *0.800       1.257     1.355     1.319        0.026       explicit            *0.085         0.098    99.3% {1.270, 1.355}
                            SDRAM_CLK/func_worst_mode     *0.800       1.257     1.355     1.319        0.026       explicit            *0.085         0.098    99.3% {1.270, 1.355}
                            SDRAM_CLK/test_best_mode      *0.800       1.257     1.355     1.319        0.026       explicit            *0.085         0.098    99.3% {1.270, 1.355}
                            SDRAM_CLK/test_worst_mode     *0.800       1.257     1.355     1.319        0.026       explicit            *0.085         0.098    99.3% {1.270, 1.355}
                            SYS_2x_CLK/func_best_mode     *0.800       0.795     0.890     0.857        0.023       explicit            *0.085         0.094    99.1% {0.795, 0.880}
                            SYS_2x_CLK/func_worst_mode    *0.800       0.795     0.890     0.819        0.027       explicit            *0.085         0.094    90% {0.795, 0.880}
                            SYS_2x_CLK/test_best_mode     *0.800       0.795     0.890     0.857        0.023       explicit            *0.085         0.094    99.1% {0.795, 0.880}
                            SYS_2x_CLK/test_worst_mode    *0.800       0.795     0.890     0.819        0.027       explicit            *0.085         0.094    90% {0.795, 0.880}
                            ate_clk/test_best_mode        *0.800       1.049     1.153     1.119        0.024       explicit            *0.085         0.104    98.8% {1.068, 1.153}
                            ate_clk/test_worst_mode       *0.800       1.049     1.153     1.118        0.024       explicit            *0.085         0.104    98.7% {1.068, 1.153}
best_corner:hold.early      PCI_CLK/func_best_mode            -        0.134     0.162     0.150        0.006       ignored                  -         0.028              -
                            PCI_CLK/func_worst_mode           -        0.134     0.162     0.150        0.006       ignored                  -         0.028              -
                            PCI_CLK/test_best_mode            -        0.134     0.162     0.150        0.006       ignored                  -         0.028              -
                            PCI_CLK/test_worst_mode           -        0.134     0.162     0.150        0.006       ignored                  -         0.028              -
                            SDRAM_CLK/func_best_mode          -        0.240     0.291     0.274        0.011       ignored                  -         0.051              -
                            SDRAM_CLK/func_worst_mode         -        0.240     0.291     0.274        0.011       ignored                  -         0.051              -
                            SDRAM_CLK/test_best_mode          -        0.240     0.291     0.274        0.011       ignored                  -         0.051              -
                            SDRAM_CLK/test_worst_mode         -        0.240     0.291     0.274        0.011       ignored                  -         0.051              -
                            SYS_2x_CLK/func_best_mode         -        0.120     0.240     0.225        0.029       ignored                  -         0.121              -
                            SYS_2x_CLK/func_worst_mode        -        0.120     0.154     0.139        0.016       ignored                  -         0.034              -
                            SYS_2x_CLK/test_best_mode         -        0.120     0.240     0.225        0.029       ignored                  -         0.121              -
                            SYS_2x_CLK/test_worst_mode        -        0.120     0.154     0.139        0.016       ignored                  -         0.034              -
                            ate_clk/test_best_mode            -        0.187     0.289     0.224        0.018       ignored                  -         0.102              -
                            ate_clk/test_worst_mode           -        0.187     0.238     0.220        0.012       ignored                  -         0.051              -
best_corner:hold.late       PCI_CLK/func_best_mode            -        0.136     0.166     0.153        0.006       ignored                  -         0.030              -
                            PCI_CLK/func_worst_mode           -        0.136     0.166     0.153        0.006       ignored                  -         0.030              -
                            PCI_CLK/test_best_mode            -        0.136     0.166     0.153        0.006       ignored                  -         0.030              -
                            PCI_CLK/test_worst_mode           -        0.136     0.166     0.153        0.006       ignored                  -         0.030              -
                            SDRAM_CLK/func_best_mode          -        0.248     0.304     0.286        0.012       ignored                  -         0.056              -
                            SDRAM_CLK/func_worst_mode         -        0.248     0.304     0.286        0.012       ignored                  -         0.056              -
                            SDRAM_CLK/test_best_mode          -        0.248     0.304     0.286        0.012       ignored                  -         0.056              -
                            SDRAM_CLK/test_worst_mode         -        0.248     0.304     0.286        0.012       ignored                  -         0.056              -
                            SYS_2x_CLK/func_best_mode         -        0.122     0.243     0.228        0.029       ignored                  -         0.121              -
                            SYS_2x_CLK/func_worst_mode        -        0.122     0.156     0.141        0.017       ignored                  -         0.035              -
                            SYS_2x_CLK/test_best_mode         -        0.122     0.243     0.228        0.029       ignored                  -         0.121              -
                            SYS_2x_CLK/test_worst_mode        -        0.122     0.156     0.141        0.017       ignored                  -         0.035              -
                            ate_clk/test_best_mode            -        0.189     0.292     0.230        0.018       ignored                  -         0.103              -
                            ate_clk/test_worst_mode           -        0.189     0.245     0.227        0.012       ignored                  -         0.056              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode        0.736       -       0.810       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/func_worst_mode       0.736       -       0.810       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_best_mode        0.736       -       0.810       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_worst_mode       0.736       -       0.810       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            SDRAM_CLK/func_best_mode      1.205       -       1.276       -
-    min I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/R_10/CLK
                            SDRAM_CLK/func_worst_mode     1.205       -       1.276       -
-    min I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/R_10/CLK
                            SDRAM_CLK/test_best_mode      1.205       -       1.276       -
-    min I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/R_10/CLK
                            SDRAM_CLK/test_worst_mode     1.205       -       1.276       -
-    min I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/R_10/CLK
                            SYS_2x_CLK/func_best_mode     0.777       -       0.875       -
-    min I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            SYS_2x_CLK/func_worst_mode    0.778       -       0.875       -
-    min I_CLOCKING/sys_2x_rst_ff_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            SYS_2x_CLK/test_best_mode     0.777       -       0.875       -
-    min I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            SYS_2x_CLK/test_worst_mode    0.778       -       0.875       -
-    min I_CLOCKING/sys_2x_rst_ff_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            ate_clk/test_best_mode        1.021       -       1.127       -
-    min I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK
                            ate_clk/test_worst_mode       1.021       -       1.102       -
-    min I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__18_/CLK
worst_corner:setup.late     PCI_CLK/func_best_mode        0.748       -       0.835       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/func_worst_mode       0.748       -       0.835       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_best_mode        0.748       -       0.835       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_worst_mode       0.748       -       0.835       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            SDRAM_CLK/func_best_mode      1.257       -       1.355       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__18_/CLK
                            SDRAM_CLK/func_worst_mode     1.257       -       1.355       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__18_/CLK
                            SDRAM_CLK/test_best_mode      1.257       -       1.355       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__18_/CLK
                            SDRAM_CLK/test_worst_mode     1.257       -       1.355       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__18_/CLK
                            SYS_2x_CLK/func_best_mode     0.795       -       0.890       -
-    min I_CLOCKING/sys_2x_rst_ff_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            SYS_2x_CLK/func_worst_mode    0.795       -       0.890       -
-    min I_CLOCKING/sys_2x_rst_ff_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            SYS_2x_CLK/test_best_mode     0.795       -       0.890       -
-    min I_CLOCKING/sys_2x_rst_ff_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            SYS_2x_CLK/test_worst_mode    0.795       -       0.890       -
-    min I_CLOCKING/sys_2x_rst_ff_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            ate_clk/test_best_mode        1.049       -       1.153       -
-    min I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__18_/CLK
                            ate_clk/test_worst_mode       1.049       -       1.153       -
-    min I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__18_/CLK
best_corner:hold.early      PCI_CLK/func_best_mode        0.134       -       0.162       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/func_worst_mode       0.134       -       0.162       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_best_mode        0.134       -       0.162       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_worst_mode       0.134       -       0.162       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            SDRAM_CLK/func_best_mode      0.240       -       0.291       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/CLK
                            SDRAM_CLK/func_worst_mode     0.240       -       0.291       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/CLK
                            SDRAM_CLK/test_best_mode      0.240       -       0.291       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/CLK
                            SDRAM_CLK/test_worst_mode     0.240       -       0.291       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/CLK
                            SYS_2x_CLK/func_best_mode     0.120       -       0.240       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            SYS_2x_CLK/func_worst_mode    0.120       -       0.154       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
                            SYS_2x_CLK/test_best_mode     0.120       -       0.240       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            SYS_2x_CLK/test_worst_mode    0.120       -       0.154       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
                            ate_clk/test_best_mode        0.187       -       0.289       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            ate_clk/test_worst_mode       0.187       -       0.238       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/CLK
best_corner:hold.late       PCI_CLK/func_best_mode        0.136       -       0.166       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/func_worst_mode       0.136       -       0.166       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_best_mode        0.136       -       0.166       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_worst_mode       0.136       -       0.166       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            SDRAM_CLK/func_best_mode      0.248       -       0.304       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK
                            SDRAM_CLK/func_worst_mode     0.248       -       0.304       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK
                            SDRAM_CLK/test_best_mode      0.248       -       0.304       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK
                            SDRAM_CLK/test_worst_mode     0.248       -       0.304       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK
                            SYS_2x_CLK/func_best_mode     0.122       -       0.243       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            SYS_2x_CLK/func_worst_mode    0.122       -       0.156       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
                            SYS_2x_CLK/test_best_mode     0.122       -       0.243       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            SYS_2x_CLK/test_worst_mode    0.122       -       0.156       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
                            ate_clk/test_best_mode        0.189       -       0.292       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            ate_clk/test_worst_mode       0.189       -       0.245       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK
----------------------------------------------------------------------------------------------

