// Seed: 2701711214
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  wire  id_4
);
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1
    , id_44,
    input wand id_2,
    input wand id_3,
    input wand id_4,
    output supply0 id_5,
    input wire id_6,
    input tri id_7,
    input tri id_8,
    input tri0 id_9,
    input wand id_10,
    output wand id_11,
    input tri1 id_12,
    input tri1 id_13,
    input tri0 id_14,
    input wand id_15,
    output tri id_16,
    input tri id_17,
    output supply0 id_18,
    input wor id_19,
    input tri id_20,
    output wor id_21,
    output uwire id_22,
    output uwire id_23,
    output wand id_24,
    output tri0 id_25,
    output wor id_26,
    output supply1 id_27,
    inout tri0 id_28,
    input wand id_29,
    input uwire id_30,
    input wand id_31,
    input wand id_32,
    input wire id_33,
    input tri id_34,
    output uwire id_35
    , id_45,
    output uwire id_36,
    input supply1 id_37
    , id_46,
    output tri id_38,
    output wire id_39,
    output wor id_40,
    output wire id_41,
    input supply0 id_42
);
  assign id_26 = (1);
  wire id_47;
  tri1 id_48 = 1 ^ id_8 ^ +id_17 - id_45 ^ id_20;
  id_49(
      .id_0(id_32), .id_1(id_19), .id_2(id_47), .id_3(1), .id_4(id_1)
  ); module_0(
      id_7, id_41, id_32, id_9, id_1
  );
  assign id_46 = 1;
endmodule
