0.7
2020.2
Oct 13 2023
20:47:58
D:/Uni/Semester 7/EE587 - Digital Systems Design and Synthesis/Project/sobelFilter/sobelFilter.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/Uni/Semester 7/EE587 - Digital Systems Design and Synthesis/Project/sobelFilter/sobelFilter.srcs/sim_1/new/tb_Sobel.v,1770998263,verilog,,,,tb_Sobel,,,,,,,,
D:/Uni/Semester 7/EE587 - Digital Systems Design and Synthesis/Project/sobelFilter/sobelFilter.srcs/sources_1/new/Sobel.v,1770992849,verilog,,D:/Uni/Semester 7/EE587 - Digital Systems Design and Synthesis/Project/sobelFilter/sobelFilter.srcs/sim_1/new/tb_Sobel.v,,Sobel,,,,,,,,
