// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package axi_llc_reg_pkg;

  // Address widths within the block
  parameter int BlockAw = 9;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_spm_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_spm_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_flush_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_flush_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_flush_set0_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_flush_set0_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_flush_set1_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_flush_set1_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_flush_set2_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_flush_set2_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_flush_set3_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_flush_set3_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition0_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition0_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition1_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition1_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition2_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition2_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition3_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition3_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition4_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition4_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition5_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition5_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition6_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition6_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition7_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition7_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition8_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition8_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition9_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition9_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition10_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition10_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition11_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition11_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition12_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition12_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition13_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition13_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition14_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition14_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition15_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition15_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition16_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition16_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition17_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition17_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition18_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition18_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition19_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition19_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition20_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition20_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition21_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition21_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition22_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition22_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition23_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition23_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition24_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition24_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition25_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition25_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition26_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition26_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition27_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition27_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition28_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition28_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition29_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition29_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition30_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition30_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition31_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_cfg_set_partition31_high_reg_t;

  typedef struct packed {
    logic        q;
  } axi_llc_reg2hw_commit_cfg_reg_t;

  typedef struct packed {
    logic        q;
  } axi_llc_reg2hw_commit_partition_cfg_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_flushed_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_flushed_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_flushed_set0_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_flushed_set0_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_flushed_set1_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_flushed_set1_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_flushed_set2_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_flushed_set2_high_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_flushed_set3_low_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } axi_llc_reg2hw_flushed_set3_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_spm_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_spm_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_flush_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_flush_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_flush_set0_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_flush_set0_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_flush_set1_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_flush_set1_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_flush_set2_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_flush_set2_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_flush_set3_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_flush_set3_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition0_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition0_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition1_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition1_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition2_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition2_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition3_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition3_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition4_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition4_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition5_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition5_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition6_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition6_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition7_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition7_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition8_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition8_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition9_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition9_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition10_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition10_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition11_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition11_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition12_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition12_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition13_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition13_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition14_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition14_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition15_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition15_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition16_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition16_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition17_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition17_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition18_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition18_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition19_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition19_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition20_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition20_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition21_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition21_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition22_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition22_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition23_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition23_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition24_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition24_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition25_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition25_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition26_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition26_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition27_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition27_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition28_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition28_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition29_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition29_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition30_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition30_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition31_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_cfg_set_partition31_high_reg_t;

  typedef struct packed {
    logic        d;
    logic        de;
  } axi_llc_hw2reg_commit_cfg_reg_t;

  typedef struct packed {
    logic        d;
    logic        de;
  } axi_llc_hw2reg_commit_partition_cfg_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_flushed_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_flushed_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_bist_out_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_bist_out_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_set_asso_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_set_asso_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_num_lines_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_num_lines_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_num_blocks_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_num_blocks_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_version_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_version_high_reg_t;

  typedef struct packed {
    logic        d;
    logic        de;
  } axi_llc_hw2reg_bist_status_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_flushed_set0_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_flushed_set0_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_flushed_set1_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_flushed_set1_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_flushed_set2_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_flushed_set2_high_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_flushed_set3_low_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } axi_llc_hw2reg_flushed_set3_high_reg_t;

  // Register -> HW type
  typedef struct packed {
    axi_llc_reg2hw_cfg_spm_low_reg_t cfg_spm_low; // [2753:2722]
    axi_llc_reg2hw_cfg_spm_high_reg_t cfg_spm_high; // [2721:2690]
    axi_llc_reg2hw_cfg_flush_low_reg_t cfg_flush_low; // [2689:2658]
    axi_llc_reg2hw_cfg_flush_high_reg_t cfg_flush_high; // [2657:2626]
    axi_llc_reg2hw_cfg_flush_set0_low_reg_t cfg_flush_set0_low; // [2625:2594]
    axi_llc_reg2hw_cfg_flush_set0_high_reg_t cfg_flush_set0_high; // [2593:2562]
    axi_llc_reg2hw_cfg_flush_set1_low_reg_t cfg_flush_set1_low; // [2561:2530]
    axi_llc_reg2hw_cfg_flush_set1_high_reg_t cfg_flush_set1_high; // [2529:2498]
    axi_llc_reg2hw_cfg_flush_set2_low_reg_t cfg_flush_set2_low; // [2497:2466]
    axi_llc_reg2hw_cfg_flush_set2_high_reg_t cfg_flush_set2_high; // [2465:2434]
    axi_llc_reg2hw_cfg_flush_set3_low_reg_t cfg_flush_set3_low; // [2433:2402]
    axi_llc_reg2hw_cfg_flush_set3_high_reg_t cfg_flush_set3_high; // [2401:2370]
    axi_llc_reg2hw_cfg_set_partition0_low_reg_t cfg_set_partition0_low; // [2369:2338]
    axi_llc_reg2hw_cfg_set_partition0_high_reg_t cfg_set_partition0_high; // [2337:2306]
    axi_llc_reg2hw_cfg_set_partition1_low_reg_t cfg_set_partition1_low; // [2305:2274]
    axi_llc_reg2hw_cfg_set_partition1_high_reg_t cfg_set_partition1_high; // [2273:2242]
    axi_llc_reg2hw_cfg_set_partition2_low_reg_t cfg_set_partition2_low; // [2241:2210]
    axi_llc_reg2hw_cfg_set_partition2_high_reg_t cfg_set_partition2_high; // [2209:2178]
    axi_llc_reg2hw_cfg_set_partition3_low_reg_t cfg_set_partition3_low; // [2177:2146]
    axi_llc_reg2hw_cfg_set_partition3_high_reg_t cfg_set_partition3_high; // [2145:2114]
    axi_llc_reg2hw_cfg_set_partition4_low_reg_t cfg_set_partition4_low; // [2113:2082]
    axi_llc_reg2hw_cfg_set_partition4_high_reg_t cfg_set_partition4_high; // [2081:2050]
    axi_llc_reg2hw_cfg_set_partition5_low_reg_t cfg_set_partition5_low; // [2049:2018]
    axi_llc_reg2hw_cfg_set_partition5_high_reg_t cfg_set_partition5_high; // [2017:1986]
    axi_llc_reg2hw_cfg_set_partition6_low_reg_t cfg_set_partition6_low; // [1985:1954]
    axi_llc_reg2hw_cfg_set_partition6_high_reg_t cfg_set_partition6_high; // [1953:1922]
    axi_llc_reg2hw_cfg_set_partition7_low_reg_t cfg_set_partition7_low; // [1921:1890]
    axi_llc_reg2hw_cfg_set_partition7_high_reg_t cfg_set_partition7_high; // [1889:1858]
    axi_llc_reg2hw_cfg_set_partition8_low_reg_t cfg_set_partition8_low; // [1857:1826]
    axi_llc_reg2hw_cfg_set_partition8_high_reg_t cfg_set_partition8_high; // [1825:1794]
    axi_llc_reg2hw_cfg_set_partition9_low_reg_t cfg_set_partition9_low; // [1793:1762]
    axi_llc_reg2hw_cfg_set_partition9_high_reg_t cfg_set_partition9_high; // [1761:1730]
    axi_llc_reg2hw_cfg_set_partition10_low_reg_t cfg_set_partition10_low; // [1729:1698]
    axi_llc_reg2hw_cfg_set_partition10_high_reg_t cfg_set_partition10_high; // [1697:1666]
    axi_llc_reg2hw_cfg_set_partition11_low_reg_t cfg_set_partition11_low; // [1665:1634]
    axi_llc_reg2hw_cfg_set_partition11_high_reg_t cfg_set_partition11_high; // [1633:1602]
    axi_llc_reg2hw_cfg_set_partition12_low_reg_t cfg_set_partition12_low; // [1601:1570]
    axi_llc_reg2hw_cfg_set_partition12_high_reg_t cfg_set_partition12_high; // [1569:1538]
    axi_llc_reg2hw_cfg_set_partition13_low_reg_t cfg_set_partition13_low; // [1537:1506]
    axi_llc_reg2hw_cfg_set_partition13_high_reg_t cfg_set_partition13_high; // [1505:1474]
    axi_llc_reg2hw_cfg_set_partition14_low_reg_t cfg_set_partition14_low; // [1473:1442]
    axi_llc_reg2hw_cfg_set_partition14_high_reg_t cfg_set_partition14_high; // [1441:1410]
    axi_llc_reg2hw_cfg_set_partition15_low_reg_t cfg_set_partition15_low; // [1409:1378]
    axi_llc_reg2hw_cfg_set_partition15_high_reg_t cfg_set_partition15_high; // [1377:1346]
    axi_llc_reg2hw_cfg_set_partition16_low_reg_t cfg_set_partition16_low; // [1345:1314]
    axi_llc_reg2hw_cfg_set_partition16_high_reg_t cfg_set_partition16_high; // [1313:1282]
    axi_llc_reg2hw_cfg_set_partition17_low_reg_t cfg_set_partition17_low; // [1281:1250]
    axi_llc_reg2hw_cfg_set_partition17_high_reg_t cfg_set_partition17_high; // [1249:1218]
    axi_llc_reg2hw_cfg_set_partition18_low_reg_t cfg_set_partition18_low; // [1217:1186]
    axi_llc_reg2hw_cfg_set_partition18_high_reg_t cfg_set_partition18_high; // [1185:1154]
    axi_llc_reg2hw_cfg_set_partition19_low_reg_t cfg_set_partition19_low; // [1153:1122]
    axi_llc_reg2hw_cfg_set_partition19_high_reg_t cfg_set_partition19_high; // [1121:1090]
    axi_llc_reg2hw_cfg_set_partition20_low_reg_t cfg_set_partition20_low; // [1089:1058]
    axi_llc_reg2hw_cfg_set_partition20_high_reg_t cfg_set_partition20_high; // [1057:1026]
    axi_llc_reg2hw_cfg_set_partition21_low_reg_t cfg_set_partition21_low; // [1025:994]
    axi_llc_reg2hw_cfg_set_partition21_high_reg_t cfg_set_partition21_high; // [993:962]
    axi_llc_reg2hw_cfg_set_partition22_low_reg_t cfg_set_partition22_low; // [961:930]
    axi_llc_reg2hw_cfg_set_partition22_high_reg_t cfg_set_partition22_high; // [929:898]
    axi_llc_reg2hw_cfg_set_partition23_low_reg_t cfg_set_partition23_low; // [897:866]
    axi_llc_reg2hw_cfg_set_partition23_high_reg_t cfg_set_partition23_high; // [865:834]
    axi_llc_reg2hw_cfg_set_partition24_low_reg_t cfg_set_partition24_low; // [833:802]
    axi_llc_reg2hw_cfg_set_partition24_high_reg_t cfg_set_partition24_high; // [801:770]
    axi_llc_reg2hw_cfg_set_partition25_low_reg_t cfg_set_partition25_low; // [769:738]
    axi_llc_reg2hw_cfg_set_partition25_high_reg_t cfg_set_partition25_high; // [737:706]
    axi_llc_reg2hw_cfg_set_partition26_low_reg_t cfg_set_partition26_low; // [705:674]
    axi_llc_reg2hw_cfg_set_partition26_high_reg_t cfg_set_partition26_high; // [673:642]
    axi_llc_reg2hw_cfg_set_partition27_low_reg_t cfg_set_partition27_low; // [641:610]
    axi_llc_reg2hw_cfg_set_partition27_high_reg_t cfg_set_partition27_high; // [609:578]
    axi_llc_reg2hw_cfg_set_partition28_low_reg_t cfg_set_partition28_low; // [577:546]
    axi_llc_reg2hw_cfg_set_partition28_high_reg_t cfg_set_partition28_high; // [545:514]
    axi_llc_reg2hw_cfg_set_partition29_low_reg_t cfg_set_partition29_low; // [513:482]
    axi_llc_reg2hw_cfg_set_partition29_high_reg_t cfg_set_partition29_high; // [481:450]
    axi_llc_reg2hw_cfg_set_partition30_low_reg_t cfg_set_partition30_low; // [449:418]
    axi_llc_reg2hw_cfg_set_partition30_high_reg_t cfg_set_partition30_high; // [417:386]
    axi_llc_reg2hw_cfg_set_partition31_low_reg_t cfg_set_partition31_low; // [385:354]
    axi_llc_reg2hw_cfg_set_partition31_high_reg_t cfg_set_partition31_high; // [353:322]
    axi_llc_reg2hw_commit_cfg_reg_t commit_cfg; // [321:321]
    axi_llc_reg2hw_commit_partition_cfg_reg_t commit_partition_cfg; // [320:320]
    axi_llc_reg2hw_flushed_low_reg_t flushed_low; // [319:288]
    axi_llc_reg2hw_flushed_high_reg_t flushed_high; // [287:256]
    axi_llc_reg2hw_flushed_set0_low_reg_t flushed_set0_low; // [255:224]
    axi_llc_reg2hw_flushed_set0_high_reg_t flushed_set0_high; // [223:192]
    axi_llc_reg2hw_flushed_set1_low_reg_t flushed_set1_low; // [191:160]
    axi_llc_reg2hw_flushed_set1_high_reg_t flushed_set1_high; // [159:128]
    axi_llc_reg2hw_flushed_set2_low_reg_t flushed_set2_low; // [127:96]
    axi_llc_reg2hw_flushed_set2_high_reg_t flushed_set2_high; // [95:64]
    axi_llc_reg2hw_flushed_set3_low_reg_t flushed_set3_low; // [63:32]
    axi_llc_reg2hw_flushed_set3_high_reg_t flushed_set3_high; // [31:0]
  } axi_llc_reg2hw_t;

  // HW -> register type
  typedef struct packed {
    axi_llc_hw2reg_cfg_spm_low_reg_t cfg_spm_low; // [3173:3141]
    axi_llc_hw2reg_cfg_spm_high_reg_t cfg_spm_high; // [3140:3108]
    axi_llc_hw2reg_cfg_flush_low_reg_t cfg_flush_low; // [3107:3075]
    axi_llc_hw2reg_cfg_flush_high_reg_t cfg_flush_high; // [3074:3042]
    axi_llc_hw2reg_cfg_flush_set0_low_reg_t cfg_flush_set0_low; // [3041:3009]
    axi_llc_hw2reg_cfg_flush_set0_high_reg_t cfg_flush_set0_high; // [3008:2976]
    axi_llc_hw2reg_cfg_flush_set1_low_reg_t cfg_flush_set1_low; // [2975:2943]
    axi_llc_hw2reg_cfg_flush_set1_high_reg_t cfg_flush_set1_high; // [2942:2910]
    axi_llc_hw2reg_cfg_flush_set2_low_reg_t cfg_flush_set2_low; // [2909:2877]
    axi_llc_hw2reg_cfg_flush_set2_high_reg_t cfg_flush_set2_high; // [2876:2844]
    axi_llc_hw2reg_cfg_flush_set3_low_reg_t cfg_flush_set3_low; // [2843:2811]
    axi_llc_hw2reg_cfg_flush_set3_high_reg_t cfg_flush_set3_high; // [2810:2778]
    axi_llc_hw2reg_cfg_set_partition0_low_reg_t cfg_set_partition0_low; // [2777:2745]
    axi_llc_hw2reg_cfg_set_partition0_high_reg_t cfg_set_partition0_high; // [2744:2712]
    axi_llc_hw2reg_cfg_set_partition1_low_reg_t cfg_set_partition1_low; // [2711:2679]
    axi_llc_hw2reg_cfg_set_partition1_high_reg_t cfg_set_partition1_high; // [2678:2646]
    axi_llc_hw2reg_cfg_set_partition2_low_reg_t cfg_set_partition2_low; // [2645:2613]
    axi_llc_hw2reg_cfg_set_partition2_high_reg_t cfg_set_partition2_high; // [2612:2580]
    axi_llc_hw2reg_cfg_set_partition3_low_reg_t cfg_set_partition3_low; // [2579:2547]
    axi_llc_hw2reg_cfg_set_partition3_high_reg_t cfg_set_partition3_high; // [2546:2514]
    axi_llc_hw2reg_cfg_set_partition4_low_reg_t cfg_set_partition4_low; // [2513:2481]
    axi_llc_hw2reg_cfg_set_partition4_high_reg_t cfg_set_partition4_high; // [2480:2448]
    axi_llc_hw2reg_cfg_set_partition5_low_reg_t cfg_set_partition5_low; // [2447:2415]
    axi_llc_hw2reg_cfg_set_partition5_high_reg_t cfg_set_partition5_high; // [2414:2382]
    axi_llc_hw2reg_cfg_set_partition6_low_reg_t cfg_set_partition6_low; // [2381:2349]
    axi_llc_hw2reg_cfg_set_partition6_high_reg_t cfg_set_partition6_high; // [2348:2316]
    axi_llc_hw2reg_cfg_set_partition7_low_reg_t cfg_set_partition7_low; // [2315:2283]
    axi_llc_hw2reg_cfg_set_partition7_high_reg_t cfg_set_partition7_high; // [2282:2250]
    axi_llc_hw2reg_cfg_set_partition8_low_reg_t cfg_set_partition8_low; // [2249:2217]
    axi_llc_hw2reg_cfg_set_partition8_high_reg_t cfg_set_partition8_high; // [2216:2184]
    axi_llc_hw2reg_cfg_set_partition9_low_reg_t cfg_set_partition9_low; // [2183:2151]
    axi_llc_hw2reg_cfg_set_partition9_high_reg_t cfg_set_partition9_high; // [2150:2118]
    axi_llc_hw2reg_cfg_set_partition10_low_reg_t cfg_set_partition10_low; // [2117:2085]
    axi_llc_hw2reg_cfg_set_partition10_high_reg_t cfg_set_partition10_high; // [2084:2052]
    axi_llc_hw2reg_cfg_set_partition11_low_reg_t cfg_set_partition11_low; // [2051:2019]
    axi_llc_hw2reg_cfg_set_partition11_high_reg_t cfg_set_partition11_high; // [2018:1986]
    axi_llc_hw2reg_cfg_set_partition12_low_reg_t cfg_set_partition12_low; // [1985:1953]
    axi_llc_hw2reg_cfg_set_partition12_high_reg_t cfg_set_partition12_high; // [1952:1920]
    axi_llc_hw2reg_cfg_set_partition13_low_reg_t cfg_set_partition13_low; // [1919:1887]
    axi_llc_hw2reg_cfg_set_partition13_high_reg_t cfg_set_partition13_high; // [1886:1854]
    axi_llc_hw2reg_cfg_set_partition14_low_reg_t cfg_set_partition14_low; // [1853:1821]
    axi_llc_hw2reg_cfg_set_partition14_high_reg_t cfg_set_partition14_high; // [1820:1788]
    axi_llc_hw2reg_cfg_set_partition15_low_reg_t cfg_set_partition15_low; // [1787:1755]
    axi_llc_hw2reg_cfg_set_partition15_high_reg_t cfg_set_partition15_high; // [1754:1722]
    axi_llc_hw2reg_cfg_set_partition16_low_reg_t cfg_set_partition16_low; // [1721:1689]
    axi_llc_hw2reg_cfg_set_partition16_high_reg_t cfg_set_partition16_high; // [1688:1656]
    axi_llc_hw2reg_cfg_set_partition17_low_reg_t cfg_set_partition17_low; // [1655:1623]
    axi_llc_hw2reg_cfg_set_partition17_high_reg_t cfg_set_partition17_high; // [1622:1590]
    axi_llc_hw2reg_cfg_set_partition18_low_reg_t cfg_set_partition18_low; // [1589:1557]
    axi_llc_hw2reg_cfg_set_partition18_high_reg_t cfg_set_partition18_high; // [1556:1524]
    axi_llc_hw2reg_cfg_set_partition19_low_reg_t cfg_set_partition19_low; // [1523:1491]
    axi_llc_hw2reg_cfg_set_partition19_high_reg_t cfg_set_partition19_high; // [1490:1458]
    axi_llc_hw2reg_cfg_set_partition20_low_reg_t cfg_set_partition20_low; // [1457:1425]
    axi_llc_hw2reg_cfg_set_partition20_high_reg_t cfg_set_partition20_high; // [1424:1392]
    axi_llc_hw2reg_cfg_set_partition21_low_reg_t cfg_set_partition21_low; // [1391:1359]
    axi_llc_hw2reg_cfg_set_partition21_high_reg_t cfg_set_partition21_high; // [1358:1326]
    axi_llc_hw2reg_cfg_set_partition22_low_reg_t cfg_set_partition22_low; // [1325:1293]
    axi_llc_hw2reg_cfg_set_partition22_high_reg_t cfg_set_partition22_high; // [1292:1260]
    axi_llc_hw2reg_cfg_set_partition23_low_reg_t cfg_set_partition23_low; // [1259:1227]
    axi_llc_hw2reg_cfg_set_partition23_high_reg_t cfg_set_partition23_high; // [1226:1194]
    axi_llc_hw2reg_cfg_set_partition24_low_reg_t cfg_set_partition24_low; // [1193:1161]
    axi_llc_hw2reg_cfg_set_partition24_high_reg_t cfg_set_partition24_high; // [1160:1128]
    axi_llc_hw2reg_cfg_set_partition25_low_reg_t cfg_set_partition25_low; // [1127:1095]
    axi_llc_hw2reg_cfg_set_partition25_high_reg_t cfg_set_partition25_high; // [1094:1062]
    axi_llc_hw2reg_cfg_set_partition26_low_reg_t cfg_set_partition26_low; // [1061:1029]
    axi_llc_hw2reg_cfg_set_partition26_high_reg_t cfg_set_partition26_high; // [1028:996]
    axi_llc_hw2reg_cfg_set_partition27_low_reg_t cfg_set_partition27_low; // [995:963]
    axi_llc_hw2reg_cfg_set_partition27_high_reg_t cfg_set_partition27_high; // [962:930]
    axi_llc_hw2reg_cfg_set_partition28_low_reg_t cfg_set_partition28_low; // [929:897]
    axi_llc_hw2reg_cfg_set_partition28_high_reg_t cfg_set_partition28_high; // [896:864]
    axi_llc_hw2reg_cfg_set_partition29_low_reg_t cfg_set_partition29_low; // [863:831]
    axi_llc_hw2reg_cfg_set_partition29_high_reg_t cfg_set_partition29_high; // [830:798]
    axi_llc_hw2reg_cfg_set_partition30_low_reg_t cfg_set_partition30_low; // [797:765]
    axi_llc_hw2reg_cfg_set_partition30_high_reg_t cfg_set_partition30_high; // [764:732]
    axi_llc_hw2reg_cfg_set_partition31_low_reg_t cfg_set_partition31_low; // [731:699]
    axi_llc_hw2reg_cfg_set_partition31_high_reg_t cfg_set_partition31_high; // [698:666]
    axi_llc_hw2reg_commit_cfg_reg_t commit_cfg; // [665:664]
    axi_llc_hw2reg_commit_partition_cfg_reg_t commit_partition_cfg; // [663:662]
    axi_llc_hw2reg_flushed_low_reg_t flushed_low; // [661:629]
    axi_llc_hw2reg_flushed_high_reg_t flushed_high; // [628:596]
    axi_llc_hw2reg_bist_out_low_reg_t bist_out_low; // [595:563]
    axi_llc_hw2reg_bist_out_high_reg_t bist_out_high; // [562:530]
    axi_llc_hw2reg_set_asso_low_reg_t set_asso_low; // [529:497]
    axi_llc_hw2reg_set_asso_high_reg_t set_asso_high; // [496:464]
    axi_llc_hw2reg_num_lines_low_reg_t num_lines_low; // [463:431]
    axi_llc_hw2reg_num_lines_high_reg_t num_lines_high; // [430:398]
    axi_llc_hw2reg_num_blocks_low_reg_t num_blocks_low; // [397:365]
    axi_llc_hw2reg_num_blocks_high_reg_t num_blocks_high; // [364:332]
    axi_llc_hw2reg_version_low_reg_t version_low; // [331:299]
    axi_llc_hw2reg_version_high_reg_t version_high; // [298:266]
    axi_llc_hw2reg_bist_status_reg_t bist_status; // [265:264]
    axi_llc_hw2reg_flushed_set0_low_reg_t flushed_set0_low; // [263:231]
    axi_llc_hw2reg_flushed_set0_high_reg_t flushed_set0_high; // [230:198]
    axi_llc_hw2reg_flushed_set1_low_reg_t flushed_set1_low; // [197:165]
    axi_llc_hw2reg_flushed_set1_high_reg_t flushed_set1_high; // [164:132]
    axi_llc_hw2reg_flushed_set2_low_reg_t flushed_set2_low; // [131:99]
    axi_llc_hw2reg_flushed_set2_high_reg_t flushed_set2_high; // [98:66]
    axi_llc_hw2reg_flushed_set3_low_reg_t flushed_set3_low; // [65:33]
    axi_llc_hw2reg_flushed_set3_high_reg_t flushed_set3_high; // [32:0]
  } axi_llc_hw2reg_t;

  // Register offsets
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SPM_LOW_OFFSET = 9'h 0;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SPM_HIGH_OFFSET = 9'h 4;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_FLUSH_LOW_OFFSET = 9'h 8;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_FLUSH_HIGH_OFFSET = 9'h c;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_FLUSH_SET0_LOW_OFFSET = 9'h 10;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_FLUSH_SET0_HIGH_OFFSET = 9'h 14;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_FLUSH_SET1_LOW_OFFSET = 9'h 18;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_FLUSH_SET1_HIGH_OFFSET = 9'h 1c;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_FLUSH_SET2_LOW_OFFSET = 9'h 20;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_FLUSH_SET2_HIGH_OFFSET = 9'h 24;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_FLUSH_SET3_LOW_OFFSET = 9'h 28;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_FLUSH_SET3_HIGH_OFFSET = 9'h 2c;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION0_LOW_OFFSET = 9'h 30;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION0_HIGH_OFFSET = 9'h 34;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION1_LOW_OFFSET = 9'h 38;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION1_HIGH_OFFSET = 9'h 3c;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION2_LOW_OFFSET = 9'h 40;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION2_HIGH_OFFSET = 9'h 44;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION3_LOW_OFFSET = 9'h 48;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION3_HIGH_OFFSET = 9'h 4c;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION4_LOW_OFFSET = 9'h 50;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION4_HIGH_OFFSET = 9'h 54;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION5_LOW_OFFSET = 9'h 58;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION5_HIGH_OFFSET = 9'h 5c;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION6_LOW_OFFSET = 9'h 60;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION6_HIGH_OFFSET = 9'h 64;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION7_LOW_OFFSET = 9'h 68;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION7_HIGH_OFFSET = 9'h 6c;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION8_LOW_OFFSET = 9'h 70;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION8_HIGH_OFFSET = 9'h 74;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION9_LOW_OFFSET = 9'h 78;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION9_HIGH_OFFSET = 9'h 7c;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION10_LOW_OFFSET = 9'h 80;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION10_HIGH_OFFSET = 9'h 84;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION11_LOW_OFFSET = 9'h 88;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION11_HIGH_OFFSET = 9'h 8c;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION12_LOW_OFFSET = 9'h 90;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION12_HIGH_OFFSET = 9'h 94;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION13_LOW_OFFSET = 9'h 98;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION13_HIGH_OFFSET = 9'h 9c;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION14_LOW_OFFSET = 9'h a0;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION14_HIGH_OFFSET = 9'h a4;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION15_LOW_OFFSET = 9'h a8;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION15_HIGH_OFFSET = 9'h ac;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION16_LOW_OFFSET = 9'h b0;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION16_HIGH_OFFSET = 9'h b4;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION17_LOW_OFFSET = 9'h b8;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION17_HIGH_OFFSET = 9'h bc;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION18_LOW_OFFSET = 9'h c0;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION18_HIGH_OFFSET = 9'h c4;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION19_LOW_OFFSET = 9'h c8;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION19_HIGH_OFFSET = 9'h cc;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION20_LOW_OFFSET = 9'h d0;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION20_HIGH_OFFSET = 9'h d4;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION21_LOW_OFFSET = 9'h d8;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION21_HIGH_OFFSET = 9'h dc;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION22_LOW_OFFSET = 9'h e0;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION22_HIGH_OFFSET = 9'h e4;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION23_LOW_OFFSET = 9'h e8;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION23_HIGH_OFFSET = 9'h ec;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION24_LOW_OFFSET = 9'h f0;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION24_HIGH_OFFSET = 9'h f4;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION25_LOW_OFFSET = 9'h f8;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION25_HIGH_OFFSET = 9'h fc;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION26_LOW_OFFSET = 9'h 100;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION26_HIGH_OFFSET = 9'h 104;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION27_LOW_OFFSET = 9'h 108;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION27_HIGH_OFFSET = 9'h 10c;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION28_LOW_OFFSET = 9'h 110;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION28_HIGH_OFFSET = 9'h 114;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION29_LOW_OFFSET = 9'h 118;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION29_HIGH_OFFSET = 9'h 11c;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION30_LOW_OFFSET = 9'h 120;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION30_HIGH_OFFSET = 9'h 124;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION31_LOW_OFFSET = 9'h 128;
  parameter logic [BlockAw-1:0] AXI_LLC_CFG_SET_PARTITION31_HIGH_OFFSET = 9'h 12c;
  parameter logic [BlockAw-1:0] AXI_LLC_COMMIT_CFG_OFFSET = 9'h 130;
  parameter logic [BlockAw-1:0] AXI_LLC_COMMIT_PARTITION_CFG_OFFSET = 9'h 138;
  parameter logic [BlockAw-1:0] AXI_LLC_FLUSHED_LOW_OFFSET = 9'h 140;
  parameter logic [BlockAw-1:0] AXI_LLC_FLUSHED_HIGH_OFFSET = 9'h 144;
  parameter logic [BlockAw-1:0] AXI_LLC_BIST_OUT_LOW_OFFSET = 9'h 148;
  parameter logic [BlockAw-1:0] AXI_LLC_BIST_OUT_HIGH_OFFSET = 9'h 14c;
  parameter logic [BlockAw-1:0] AXI_LLC_SET_ASSO_LOW_OFFSET = 9'h 150;
  parameter logic [BlockAw-1:0] AXI_LLC_SET_ASSO_HIGH_OFFSET = 9'h 154;
  parameter logic [BlockAw-1:0] AXI_LLC_NUM_LINES_LOW_OFFSET = 9'h 158;
  parameter logic [BlockAw-1:0] AXI_LLC_NUM_LINES_HIGH_OFFSET = 9'h 15c;
  parameter logic [BlockAw-1:0] AXI_LLC_NUM_BLOCKS_LOW_OFFSET = 9'h 160;
  parameter logic [BlockAw-1:0] AXI_LLC_NUM_BLOCKS_HIGH_OFFSET = 9'h 164;
  parameter logic [BlockAw-1:0] AXI_LLC_VERSION_LOW_OFFSET = 9'h 168;
  parameter logic [BlockAw-1:0] AXI_LLC_VERSION_HIGH_OFFSET = 9'h 16c;
  parameter logic [BlockAw-1:0] AXI_LLC_BIST_STATUS_OFFSET = 9'h 170;
  parameter logic [BlockAw-1:0] AXI_LLC_FLUSHED_SET0_LOW_OFFSET = 9'h 174;
  parameter logic [BlockAw-1:0] AXI_LLC_FLUSHED_SET0_HIGH_OFFSET = 9'h 178;
  parameter logic [BlockAw-1:0] AXI_LLC_FLUSHED_SET1_LOW_OFFSET = 9'h 17c;
  parameter logic [BlockAw-1:0] AXI_LLC_FLUSHED_SET1_HIGH_OFFSET = 9'h 180;
  parameter logic [BlockAw-1:0] AXI_LLC_FLUSHED_SET2_LOW_OFFSET = 9'h 184;
  parameter logic [BlockAw-1:0] AXI_LLC_FLUSHED_SET2_HIGH_OFFSET = 9'h 188;
  parameter logic [BlockAw-1:0] AXI_LLC_FLUSHED_SET3_LOW_OFFSET = 9'h 18c;
  parameter logic [BlockAw-1:0] AXI_LLC_FLUSHED_SET3_HIGH_OFFSET = 9'h 190;

  // Register index
  typedef enum int {
    AXI_LLC_CFG_SPM_LOW,
    AXI_LLC_CFG_SPM_HIGH,
    AXI_LLC_CFG_FLUSH_LOW,
    AXI_LLC_CFG_FLUSH_HIGH,
    AXI_LLC_CFG_FLUSH_SET0_LOW,
    AXI_LLC_CFG_FLUSH_SET0_HIGH,
    AXI_LLC_CFG_FLUSH_SET1_LOW,
    AXI_LLC_CFG_FLUSH_SET1_HIGH,
    AXI_LLC_CFG_FLUSH_SET2_LOW,
    AXI_LLC_CFG_FLUSH_SET2_HIGH,
    AXI_LLC_CFG_FLUSH_SET3_LOW,
    AXI_LLC_CFG_FLUSH_SET3_HIGH,
    AXI_LLC_CFG_SET_PARTITION0_LOW,
    AXI_LLC_CFG_SET_PARTITION0_HIGH,
    AXI_LLC_CFG_SET_PARTITION1_LOW,
    AXI_LLC_CFG_SET_PARTITION1_HIGH,
    AXI_LLC_CFG_SET_PARTITION2_LOW,
    AXI_LLC_CFG_SET_PARTITION2_HIGH,
    AXI_LLC_CFG_SET_PARTITION3_LOW,
    AXI_LLC_CFG_SET_PARTITION3_HIGH,
    AXI_LLC_CFG_SET_PARTITION4_LOW,
    AXI_LLC_CFG_SET_PARTITION4_HIGH,
    AXI_LLC_CFG_SET_PARTITION5_LOW,
    AXI_LLC_CFG_SET_PARTITION5_HIGH,
    AXI_LLC_CFG_SET_PARTITION6_LOW,
    AXI_LLC_CFG_SET_PARTITION6_HIGH,
    AXI_LLC_CFG_SET_PARTITION7_LOW,
    AXI_LLC_CFG_SET_PARTITION7_HIGH,
    AXI_LLC_CFG_SET_PARTITION8_LOW,
    AXI_LLC_CFG_SET_PARTITION8_HIGH,
    AXI_LLC_CFG_SET_PARTITION9_LOW,
    AXI_LLC_CFG_SET_PARTITION9_HIGH,
    AXI_LLC_CFG_SET_PARTITION10_LOW,
    AXI_LLC_CFG_SET_PARTITION10_HIGH,
    AXI_LLC_CFG_SET_PARTITION11_LOW,
    AXI_LLC_CFG_SET_PARTITION11_HIGH,
    AXI_LLC_CFG_SET_PARTITION12_LOW,
    AXI_LLC_CFG_SET_PARTITION12_HIGH,
    AXI_LLC_CFG_SET_PARTITION13_LOW,
    AXI_LLC_CFG_SET_PARTITION13_HIGH,
    AXI_LLC_CFG_SET_PARTITION14_LOW,
    AXI_LLC_CFG_SET_PARTITION14_HIGH,
    AXI_LLC_CFG_SET_PARTITION15_LOW,
    AXI_LLC_CFG_SET_PARTITION15_HIGH,
    AXI_LLC_CFG_SET_PARTITION16_LOW,
    AXI_LLC_CFG_SET_PARTITION16_HIGH,
    AXI_LLC_CFG_SET_PARTITION17_LOW,
    AXI_LLC_CFG_SET_PARTITION17_HIGH,
    AXI_LLC_CFG_SET_PARTITION18_LOW,
    AXI_LLC_CFG_SET_PARTITION18_HIGH,
    AXI_LLC_CFG_SET_PARTITION19_LOW,
    AXI_LLC_CFG_SET_PARTITION19_HIGH,
    AXI_LLC_CFG_SET_PARTITION20_LOW,
    AXI_LLC_CFG_SET_PARTITION20_HIGH,
    AXI_LLC_CFG_SET_PARTITION21_LOW,
    AXI_LLC_CFG_SET_PARTITION21_HIGH,
    AXI_LLC_CFG_SET_PARTITION22_LOW,
    AXI_LLC_CFG_SET_PARTITION22_HIGH,
    AXI_LLC_CFG_SET_PARTITION23_LOW,
    AXI_LLC_CFG_SET_PARTITION23_HIGH,
    AXI_LLC_CFG_SET_PARTITION24_LOW,
    AXI_LLC_CFG_SET_PARTITION24_HIGH,
    AXI_LLC_CFG_SET_PARTITION25_LOW,
    AXI_LLC_CFG_SET_PARTITION25_HIGH,
    AXI_LLC_CFG_SET_PARTITION26_LOW,
    AXI_LLC_CFG_SET_PARTITION26_HIGH,
    AXI_LLC_CFG_SET_PARTITION27_LOW,
    AXI_LLC_CFG_SET_PARTITION27_HIGH,
    AXI_LLC_CFG_SET_PARTITION28_LOW,
    AXI_LLC_CFG_SET_PARTITION28_HIGH,
    AXI_LLC_CFG_SET_PARTITION29_LOW,
    AXI_LLC_CFG_SET_PARTITION29_HIGH,
    AXI_LLC_CFG_SET_PARTITION30_LOW,
    AXI_LLC_CFG_SET_PARTITION30_HIGH,
    AXI_LLC_CFG_SET_PARTITION31_LOW,
    AXI_LLC_CFG_SET_PARTITION31_HIGH,
    AXI_LLC_COMMIT_CFG,
    AXI_LLC_COMMIT_PARTITION_CFG,
    AXI_LLC_FLUSHED_LOW,
    AXI_LLC_FLUSHED_HIGH,
    AXI_LLC_BIST_OUT_LOW,
    AXI_LLC_BIST_OUT_HIGH,
    AXI_LLC_SET_ASSO_LOW,
    AXI_LLC_SET_ASSO_HIGH,
    AXI_LLC_NUM_LINES_LOW,
    AXI_LLC_NUM_LINES_HIGH,
    AXI_LLC_NUM_BLOCKS_LOW,
    AXI_LLC_NUM_BLOCKS_HIGH,
    AXI_LLC_VERSION_LOW,
    AXI_LLC_VERSION_HIGH,
    AXI_LLC_BIST_STATUS,
    AXI_LLC_FLUSHED_SET0_LOW,
    AXI_LLC_FLUSHED_SET0_HIGH,
    AXI_LLC_FLUSHED_SET1_LOW,
    AXI_LLC_FLUSHED_SET1_HIGH,
    AXI_LLC_FLUSHED_SET2_LOW,
    AXI_LLC_FLUSHED_SET2_HIGH,
    AXI_LLC_FLUSHED_SET3_LOW,
    AXI_LLC_FLUSHED_SET3_HIGH
  } axi_llc_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] AXI_LLC_PERMIT [99] = '{
    4'b 1111, // index[ 0] AXI_LLC_CFG_SPM_LOW
    4'b 1111, // index[ 1] AXI_LLC_CFG_SPM_HIGH
    4'b 1111, // index[ 2] AXI_LLC_CFG_FLUSH_LOW
    4'b 1111, // index[ 3] AXI_LLC_CFG_FLUSH_HIGH
    4'b 1111, // index[ 4] AXI_LLC_CFG_FLUSH_SET0_LOW
    4'b 1111, // index[ 5] AXI_LLC_CFG_FLUSH_SET0_HIGH
    4'b 1111, // index[ 6] AXI_LLC_CFG_FLUSH_SET1_LOW
    4'b 1111, // index[ 7] AXI_LLC_CFG_FLUSH_SET1_HIGH
    4'b 1111, // index[ 8] AXI_LLC_CFG_FLUSH_SET2_LOW
    4'b 1111, // index[ 9] AXI_LLC_CFG_FLUSH_SET2_HIGH
    4'b 1111, // index[10] AXI_LLC_CFG_FLUSH_SET3_LOW
    4'b 1111, // index[11] AXI_LLC_CFG_FLUSH_SET3_HIGH
    4'b 1111, // index[12] AXI_LLC_CFG_SET_PARTITION0_LOW
    4'b 1111, // index[13] AXI_LLC_CFG_SET_PARTITION0_HIGH
    4'b 1111, // index[14] AXI_LLC_CFG_SET_PARTITION1_LOW
    4'b 1111, // index[15] AXI_LLC_CFG_SET_PARTITION1_HIGH
    4'b 1111, // index[16] AXI_LLC_CFG_SET_PARTITION2_LOW
    4'b 1111, // index[17] AXI_LLC_CFG_SET_PARTITION2_HIGH
    4'b 1111, // index[18] AXI_LLC_CFG_SET_PARTITION3_LOW
    4'b 1111, // index[19] AXI_LLC_CFG_SET_PARTITION3_HIGH
    4'b 1111, // index[20] AXI_LLC_CFG_SET_PARTITION4_LOW
    4'b 1111, // index[21] AXI_LLC_CFG_SET_PARTITION4_HIGH
    4'b 1111, // index[22] AXI_LLC_CFG_SET_PARTITION5_LOW
    4'b 1111, // index[23] AXI_LLC_CFG_SET_PARTITION5_HIGH
    4'b 1111, // index[24] AXI_LLC_CFG_SET_PARTITION6_LOW
    4'b 1111, // index[25] AXI_LLC_CFG_SET_PARTITION6_HIGH
    4'b 1111, // index[26] AXI_LLC_CFG_SET_PARTITION7_LOW
    4'b 1111, // index[27] AXI_LLC_CFG_SET_PARTITION7_HIGH
    4'b 1111, // index[28] AXI_LLC_CFG_SET_PARTITION8_LOW
    4'b 1111, // index[29] AXI_LLC_CFG_SET_PARTITION8_HIGH
    4'b 1111, // index[30] AXI_LLC_CFG_SET_PARTITION9_LOW
    4'b 1111, // index[31] AXI_LLC_CFG_SET_PARTITION9_HIGH
    4'b 1111, // index[32] AXI_LLC_CFG_SET_PARTITION10_LOW
    4'b 1111, // index[33] AXI_LLC_CFG_SET_PARTITION10_HIGH
    4'b 1111, // index[34] AXI_LLC_CFG_SET_PARTITION11_LOW
    4'b 1111, // index[35] AXI_LLC_CFG_SET_PARTITION11_HIGH
    4'b 1111, // index[36] AXI_LLC_CFG_SET_PARTITION12_LOW
    4'b 1111, // index[37] AXI_LLC_CFG_SET_PARTITION12_HIGH
    4'b 1111, // index[38] AXI_LLC_CFG_SET_PARTITION13_LOW
    4'b 1111, // index[39] AXI_LLC_CFG_SET_PARTITION13_HIGH
    4'b 1111, // index[40] AXI_LLC_CFG_SET_PARTITION14_LOW
    4'b 1111, // index[41] AXI_LLC_CFG_SET_PARTITION14_HIGH
    4'b 1111, // index[42] AXI_LLC_CFG_SET_PARTITION15_LOW
    4'b 1111, // index[43] AXI_LLC_CFG_SET_PARTITION15_HIGH
    4'b 1111, // index[44] AXI_LLC_CFG_SET_PARTITION16_LOW
    4'b 1111, // index[45] AXI_LLC_CFG_SET_PARTITION16_HIGH
    4'b 1111, // index[46] AXI_LLC_CFG_SET_PARTITION17_LOW
    4'b 1111, // index[47] AXI_LLC_CFG_SET_PARTITION17_HIGH
    4'b 1111, // index[48] AXI_LLC_CFG_SET_PARTITION18_LOW
    4'b 1111, // index[49] AXI_LLC_CFG_SET_PARTITION18_HIGH
    4'b 1111, // index[50] AXI_LLC_CFG_SET_PARTITION19_LOW
    4'b 1111, // index[51] AXI_LLC_CFG_SET_PARTITION19_HIGH
    4'b 1111, // index[52] AXI_LLC_CFG_SET_PARTITION20_LOW
    4'b 1111, // index[53] AXI_LLC_CFG_SET_PARTITION20_HIGH
    4'b 1111, // index[54] AXI_LLC_CFG_SET_PARTITION21_LOW
    4'b 1111, // index[55] AXI_LLC_CFG_SET_PARTITION21_HIGH
    4'b 1111, // index[56] AXI_LLC_CFG_SET_PARTITION22_LOW
    4'b 1111, // index[57] AXI_LLC_CFG_SET_PARTITION22_HIGH
    4'b 1111, // index[58] AXI_LLC_CFG_SET_PARTITION23_LOW
    4'b 1111, // index[59] AXI_LLC_CFG_SET_PARTITION23_HIGH
    4'b 1111, // index[60] AXI_LLC_CFG_SET_PARTITION24_LOW
    4'b 1111, // index[61] AXI_LLC_CFG_SET_PARTITION24_HIGH
    4'b 1111, // index[62] AXI_LLC_CFG_SET_PARTITION25_LOW
    4'b 1111, // index[63] AXI_LLC_CFG_SET_PARTITION25_HIGH
    4'b 1111, // index[64] AXI_LLC_CFG_SET_PARTITION26_LOW
    4'b 1111, // index[65] AXI_LLC_CFG_SET_PARTITION26_HIGH
    4'b 1111, // index[66] AXI_LLC_CFG_SET_PARTITION27_LOW
    4'b 1111, // index[67] AXI_LLC_CFG_SET_PARTITION27_HIGH
    4'b 1111, // index[68] AXI_LLC_CFG_SET_PARTITION28_LOW
    4'b 1111, // index[69] AXI_LLC_CFG_SET_PARTITION28_HIGH
    4'b 1111, // index[70] AXI_LLC_CFG_SET_PARTITION29_LOW
    4'b 1111, // index[71] AXI_LLC_CFG_SET_PARTITION29_HIGH
    4'b 1111, // index[72] AXI_LLC_CFG_SET_PARTITION30_LOW
    4'b 1111, // index[73] AXI_LLC_CFG_SET_PARTITION30_HIGH
    4'b 1111, // index[74] AXI_LLC_CFG_SET_PARTITION31_LOW
    4'b 1111, // index[75] AXI_LLC_CFG_SET_PARTITION31_HIGH
    4'b 0001, // index[76] AXI_LLC_COMMIT_CFG
    4'b 0001, // index[77] AXI_LLC_COMMIT_PARTITION_CFG
    4'b 1111, // index[78] AXI_LLC_FLUSHED_LOW
    4'b 1111, // index[79] AXI_LLC_FLUSHED_HIGH
    4'b 1111, // index[80] AXI_LLC_BIST_OUT_LOW
    4'b 1111, // index[81] AXI_LLC_BIST_OUT_HIGH
    4'b 1111, // index[82] AXI_LLC_SET_ASSO_LOW
    4'b 1111, // index[83] AXI_LLC_SET_ASSO_HIGH
    4'b 1111, // index[84] AXI_LLC_NUM_LINES_LOW
    4'b 1111, // index[85] AXI_LLC_NUM_LINES_HIGH
    4'b 1111, // index[86] AXI_LLC_NUM_BLOCKS_LOW
    4'b 1111, // index[87] AXI_LLC_NUM_BLOCKS_HIGH
    4'b 1111, // index[88] AXI_LLC_VERSION_LOW
    4'b 1111, // index[89] AXI_LLC_VERSION_HIGH
    4'b 0001, // index[90] AXI_LLC_BIST_STATUS
    4'b 1111, // index[91] AXI_LLC_FLUSHED_SET0_LOW
    4'b 1111, // index[92] AXI_LLC_FLUSHED_SET0_HIGH
    4'b 1111, // index[93] AXI_LLC_FLUSHED_SET1_LOW
    4'b 1111, // index[94] AXI_LLC_FLUSHED_SET1_HIGH
    4'b 1111, // index[95] AXI_LLC_FLUSHED_SET2_LOW
    4'b 1111, // index[96] AXI_LLC_FLUSHED_SET2_HIGH
    4'b 1111, // index[97] AXI_LLC_FLUSHED_SET3_LOW
    4'b 1111  // index[98] AXI_LLC_FLUSHED_SET3_HIGH
  };

endpackage

