INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sources_1/new/UART_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sources_1/new/UART_R_Baud16Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_R_Baud16Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sources_1/new/UART_R_DataOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_R_DataOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sources_1/new/UART_R_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_R_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sources_1/new/UART_R_MidbitGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_R_MidbitGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sources_1/new/UART_R_ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_R_ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sources_1/new/UART_SwitchMonitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_SwitchMonitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sources_1/new/UART_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_T
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sources_1/new/UART_T_BaudGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_T_BaudGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sources_1/new/UART_T_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_T_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sources_1/new/UART_T_InputRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_T_InputRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sources_1/new/UART_txd_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_txd_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.srcs/sim_1/new/UART_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART_Werkend/UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
