net,length_um
clknet_2_0__leaf_clk,487.06
_0677_,479.845
_0669_,454.63
_0721_,444.12
_0696_,432.68
_0655_,422.19
_0648_,414.695
_0428_,393.23
_1570_,390.54
_0483_,390.16
_0702_,389.455
_0671_,379.765
_0663_,378.8
clknet_2_3__leaf_clk,373.5
_0652_,362
_0657_,355.105
_0680_,353.39
_0683_,347.255
_1078_,345.09
clknet_2_1__leaf_clk,338.19
_0573_,337.58
net76,336.475
_1611_,335.15
_0446_,334.21
_1590_,333.35
clknet_2_2__leaf_clk,323.965
_0519_,321.5
_0591_,319.68
_0555_,313.78
_0501_,312.95
clk,311.43
_0690_,308.195
_0646_,302.59
_0464_,294.98
clknet_0_clk,291.46
_1528_,290.98
_0693_,289.805
_0537_,286.77
_0609_,280.62
_0709_,280.03
_0941_,278.125
_0668_,273.135
_1055_,271.68
_0660_,270.1
_0482_,268.68
_0673_,265.71
net2,253.36
net9,252.4
_0664_,251.01
_1535_,250.9
_0518_,243.63
net48,243.26
_1569_,241.02
net6,240.77
_0672_,239.645
_0427_,238.8
_0654_,236.8
_0572_,236.01
_0656_,236.01
net13,235.08
_0874_,234.78
net52,226.72
net14,225.16
_0679_,225.13
_1610_,223.98
net75,222.97
_1545_,222.02
net16,221.84
_1539_,220.17
net11,219.74
_0554_,219.73
net5,215.04
_0500_,213.8
net3,213.7
_0951_,209.93
_0647_,209.515
net67,207.29
_1450_,206.095
_1028_,204.97
_1589_,204.955
_1425_,203.68
_0536_,201.62
net60,198.41
_1557_,198.08
_0445_,197.29
_0641_,194.98
_0590_,190.19
net12,189.56
_1029_,189.52
_0645_,189.32
net1,189.06
_1077_,185.835
net7,183.1
net51,182.76
_0463_,182.08
clknet_leaf_15_clk,181.86
_1543_,181.555
_1547_,180.96
net4,180.1
net59,179.12
_1549_,178.86
_1561_,176.84
_1553_,175.65
net47,174.66
_1524_,174.12
_1534_,173.06
_0942_,172.52
net10,172.3
_1429_,171.74
_1154_,170.48
_0670_,169.58
_1034_,167.64
net15,166.4
net53,166.04
net8,164.68
_1454_,164.14
net50,163.72
_0608_,160.28
clknet_leaf_18_clk,159.78
net58,158.33
_0662_,155.57
net49,150.84
_0665_,150
_0940_,149.5
_0678_,149.14
_0414_,147.88
_1066_,147.82
_1495_,143.04
clknet_leaf_7_clk,142.28
net17,139.33
_1563_,139.12
clknet_leaf_6_clk,136.84
net19,136.36
clknet_leaf_11_clk,134.535
clknet_leaf_5_clk,132.62
net46,126.58
net72,125.8
_0637_,125.56
clknet_leaf_33_clk,124.92
clknet_leaf_36_clk,122.82
clknet_leaf_34_clk,121.32
net71,119.81
clknet_leaf_21_clk,119.46
_1537_,118.82
_1472_,118.74
clknet_leaf_38_clk,118.7
_0727_,118.64
net61,118.57
clknet_leaf_10_clk,117.715
clknet_leaf_35_clk,117.3
_1530_,116.91
net70,116.89
_1541_,116.28
_0882_,114.66
_0712_,114.26
clknet_leaf_39_clk,113.8
net68,112.8
_0651_,112.58
clknet_leaf_1_clk,111.1
_1551_,109.26
clknet_leaf_2_clk,109.04
net74,108.13
_0824_,107.96
net65,107.02
_0889_,106.76
net56,106.11
clknet_leaf_37_clk,105.92
_1200_,105.56
_1302_,104.52
net73,101.59
_1559_,99.72
clknet_leaf_8_clk,98.84
_1233_,98.38
_1194_,97.8
clknet_leaf_3_clk,97.78
clknet_leaf_4_clk,96.46
net62,96.4
clknet_leaf_24_clk,95.84
clknet_leaf_9_clk,95.54
_1357_,95.23
_0788_,95.13
clknet_leaf_22_clk,94.98
_1565_,94.58
_0739_,94
clknet_leaf_25_clk,93.32
net69,93
clknet_leaf_16_clk,92.64
_1555_,92.56
_1058_,92.48
_0766_,92.18
_0898_,91.81
_1247_,91.71
_1240_,90.06
_1238_,89.64
clknet_leaf_17_clk,89.42
clknet_leaf_0_clk,88.435
_0876_,88.26
clknet_leaf_26_clk,87.74
_1134_,86.98
_0971_,86.54
_0731_,86.22
net64,84.74
_1216_,84.56
clknet_leaf_40_clk,84.34
_0893_,83.42
clknet_leaf_14_clk,83.24
_1062_,82.8
_1305_,82.375
_1484_,81.84
_1203_,81.6
_0725_,81.38
clknet_leaf_13_clk,81.32
_0778_,81.3
_1314_,81.1
_1136_,81.06
_0842_,80.56
clknet_leaf_23_clk,80.2
net18,80.06
_1230_,79.935
_1155_,79.92
clknet_leaf_19_clk,79.54
_1253_,78.92
clknet_leaf_27_clk,77.66
_1207_,76.94
net66,76.48
net20,76.36
_1158_,75.82
_1162_,75.54
_1384_,75.48
u_viterbi_core.pm_curr_s2\[5\],75.41
clknet_leaf_41_clk,74.38
net27,73.76
_1151_,73.36
net40,72.32
_1228_,72.12
_0805_,71.92
clknet_leaf_29_clk,71.545
net21,71.46
net26,71.26
_0808_,70.76
_1268_,70.68
u_viterbi_core.pm_curr_s2\[3\],70.26
_1256_,70.22
_1147_,70.2
clknet_leaf_32_clk,70
_1143_,69.78
_0976_,69.76
_0826_,69.72
net25,69.52
u_viterbi_core.pm_curr_s0\[7\],68.46
net22,68.34
net63,68.2
net33,68.14
_1358_,67.4
_1070_,66.52
_0812_,65.8
clknet_leaf_28_clk,65.42
net23,64.96
_1421_,64.12
_1568_,63.88
net24,63.84
_0879_,63.8
_1301_,63.58
_1609_,63.4
u_viterbi_core.pm_curr_s1\[4\],63.34
_1404_,62.51
_0821_,61.5
_0733_,60.46
_0700_,60.4
_0752_,59.1
clknet_leaf_42_clk,58.7
_1024_,58.3
_1329_,58.19
u_input_fifo.rd_ptr\[1\],58.1
_1245_,58.055
_1001_,57.965
net57,57.89
clknet_leaf_12_clk,57.74
_0881_,57.435
net28,57.22
u_viterbi_core.pm_curr_s0\[1\],57.125
net55,57.005
u_viterbi_core.pm_curr_s1\[5\],56.27
_1232_,55.54
_0925_,55.38
net363,54.66
clknet_leaf_31_clk,54.56
_0686_,54.46
_0894_,54.36
_0854_,54.08
u_input_fifo.wr_ptr\[3\],53.44
u_input_fifo.rd_ptr\[0\],52.82
_0755_,52.5
_1319_,52.26
_0801_,52
u_input_fifo.wr_ptr\[2\],51.375
_1327_,51.22
_1060_,51.18
_1097_,50.625
_0634_,50.54
u_viterbi_core.pm_curr_s1\[7\],50.51
_1225_,50.035
_0877_,49.8
_1308_,49.64
u_viterbi_core.u_tbu.history_s0\[3\],49.5
_1209_,48.42
u_viterbi_core.pm_curr_s1\[1\],48.3
_1095_,48.28
u_viterbi_core.pm_curr_s3\[2\],48.26
u_viterbi_core.pm_curr_s0\[4\],47.82
u_viterbi_core.pm_curr_s0\[2\],47.46
_1212_,47.38
u_viterbi_core.pm_curr_s1\[6\],47.23
_1533_,46.44
_1115_,46.06
u_input_fifo.rd_data_o\[14\],45.9
u_viterbi_core.pm_curr_s0\[5\],45.76
_0974_,45.46
_0884_,45.215
clknet_leaf_30_clk,45.12
net34,44.84
u_viterbi_core.pm_curr_s1\[2\],44.605
_1196_,44.14
_0878_,44.1
_0969_,44.02
_1303_,43.96
_1323_,43.96
u_input_fifo.rd_data_o\[15\],43.46
_1331_,42.9
_1057_,42.56
u_viterbi_core.pm_curr_s3\[6\],42.11
_1389_,42.08
u_viterbi_core.pm_curr_s3\[3\],41.91
_1341_,41.58
_1417_,41.22
_1272_,40.7
u_input_fifo.rd_ptr\[2\],40.36
u_viterbi_core.pm_curr_s2\[4\],40.01
_0770_,40
u_input_fifo.count\[1\],39.66
_1222_,39.26
u_input_fifo.rd_en_i,37.9
_0810_,37.8
_0640_,37.5
u_viterbi_core.pm_curr_s3\[7\],37.21
_1379_,36.92
_0794_,36.8
_0903_,36.46
net54,36.46
_0886_,36.38
_0901_,36.14
u_viterbi_core.pm_curr_s0\[6\],35.9
u_piso.data_serial_o\[1\],35.86
u_viterbi_core.pm_curr_s2\[7\],35.71
_1531_,35.46
u_input_fifo.rd_data_o\[0\],35.44
_1213_,34.96
_0643_,34.9
_1128_,34.76
u_piso.shift_reg\[9\],34.54
_1416_,34.52
_1480_,34.46
u_viterbi_core.pm_curr_s2\[1\],34.36
_0807_,34.24
_1354_,34.12
_1020_,34.08
_1269_,33.92
u_viterbi_core.pm_curr_s2\[6\],33.77
_1096_,33.68
_1278_,33.46
_0653_,33.24
_1266_,33.16
u_input_fifo.wr_ptr\[1\],33.16
_1114_,33.06
net32,33.04
_0661_,32.94
_1131_,32.78
u_viterbi_core.pm_curr_s0\[3\],32.78
u_viterbi_core.u_tbu.history_s2\[11\],32.74
net362,32.68
_1000_,32.54
_0909_,32.5
_1005_,32.38
u_input_fifo.rd_ptr\[3\],32.38
_1532_,32
u_viterbi_core.u_tbu.history_s2\[13\],31.58
_1120_,31.44
_0859_,31.42
_1587_,31.24
_1164_,30.92
u_input_fifo.mem\[2\]\[11\],30.44
_1265_,30.33
_1010_,30.325
_0989_,29.86
u_input_fifo.count\[0\],29.8
_1018_,29.76
_1125_,29.66
_0843_,29.52
u_input_fifo.count\[4\],29.48
_1011_,29.46
u_input_fifo.count\[2\],29.29
_0650_,29.22
u_piso.data_serial_o\[0\],29.11
u_viterbi_core.u_tbu.history_s1\[7\],28.9
u_viterbi_core.u_tbu.history_s0\[9\],28.8
u_input_fifo.mem\[4\]\[15\],28.48
_1522_,28.44
_1395_,28.4
u_input_fifo.rd_data_o\[3\],28.38
u_viterbi_core.pm_curr_s1\[0\],28.23
u_viterbi_core.pm_curr_s1\[3\],28.11
_1073_,28.04
u_viterbi_core.u_tbu.history_s3\[6\],28.02
_0692_,27.82
_0857_,27.77
_1397_,27.74
_0649_,27.7
u_piso.state\[1\],27.52
u_viterbi_core.u_tbu.history_s2\[12\],27.5
u_piso.shift_reg\[11\],27.38
u_input_fifo.mem\[12\]\[14\],27.28
_1433_,26.88
_0830_,26.76
u_piso.shift_reg\[10\],26.68
_1218_,26.56
_1242_,26.4
u_viterbi_core.u_tbu.history_s0\[11\],26.36
_1410_,26.28
_0809_,26.14
u_viterbi_core.pm_curr_s3\[1\],26.075
_1333_,25.92
u_input_fifo.rd_data_o\[2\],25.84
u_input_fifo.wr_ptr\[0\],25.64
u_viterbi_core.u_tbu.history_s2\[2\],25.62
_1259_,25.6
_0746_,25.48
_1264_,25.44
_0481_,25.34
u_sipo.count\[0\],25.3
u_viterbi_core.u_tbu.history_s2\[9\],25.26
_0973_,25.245
_1071_,25.22
u_viterbi_core.u_tbu.history_s1\[5\],25.14
_1139_,25
_0760_,24.92
_1291_,24.74
u_input_fifo.mem\[7\]\[3\],24.56
u_input_fifo.rd_data_o\[1\],24.52
_1373_,24.46
clknet_leaf_20_clk,24.38
_1345_,24.26
u_piso.state\[0\],24.22
u_viterbi_core.u_tbu.history_s1\[12\],24.22
u_viterbi_core.u_tbu.history_s2\[10\],24.22
net38,24.16
_1019_,24.125
_1109_,24.05
_0676_,23.96
_0716_,23.84
_1117_,23.84
_1215_,23.84
_0840_,23.66
_0719_,23.6
u_viterbi_core.u_tbu.history_s0\[13\],23.5
_0979_,23.46
u_input_fifo.mem\[8\]\[2\],23.46
_0734_,23.34
u_input_fifo.mem\[2\]\[15\],23.3
u_input_fifo.mem\[4\]\[11\],23.26
_1199_,23.18
_0923_,22.92
u_viterbi_core.u_tbu.history_s2\[3\],22.88
_1526_,22.8
u_viterbi_core.u_tbu.history_s1\[11\],22.76
u_input_fifo.mem\[6\]\[3\],22.74
u_input_fifo.rd_data_o\[5\],22.62
u_input_fifo.mem\[13\]\[7\],22.6
_1105_,22.595
u_viterbi_core.u_tbu.latency_counter\[2\],22.34
u_input_fifo.mem\[15\]\[13\],22.3
_0917_,22.14
u_input_fifo.mem\[15\]\[11\],22.14
_0675_,22.04
_1030_,22.04
_1191_,21.9
u_input_fifo.mem\[2\]\[14\],21.88
u_viterbi_core.pm_curr_s2\[0\],21.73
_1311_,21.7
_1471_,21.66
u_input_fifo.mem\[15\]\[15\],21.66
_0685_,21.64
u_input_fifo.mem\[7\]\[1\],21.56
u_input_fifo.mem\[6\]\[13\],21.54
_1523_,21.48
u_viterbi_core.u_tbu.history_s1\[6\],21.32
_1221_,21.24
_1418_,21.22
u_input_fifo.mem\[15\]\[2\],21.2
_0955_,21.1
_1279_,21.08
_1021_,21
u_viterbi_core.u_tbu.history_s0\[10\],20.98
_0818_,20.92
_1398_,20.92
_0713_,20.9
u_input_fifo.rd_data_o\[13\],20.86
_1285_,20.84
u_viterbi_core.u_tbu.pipeline_full,20.84
u_viterbi_core.u_tbu.history_s0\[8\],20.64
u_input_fifo.mem\[11\]\[11\],20.58
_0747_,20.56
_1277_,20.54
_0787_,20.38
u_input_fifo.mem\[5\]\[5\],20.3
_1016_,20.28
u_input_fifo.mem\[11\]\[2\],20.12
_0742_,20.1
u_viterbi_core.pm_curr_s3\[4\],20.09
u_input_fifo.mem\[1\]\[12\],20.08
_0993_,19.98
_1270_,19.98
_1371_,19.98
u_input_fifo.mem\[1\]\[10\],19.88
u_input_fifo.mem\[15\]\[12\],19.78
_0789_,19.76
_1376_,19.74
u_input_fifo.mem\[1\]\[5\],19.7
_0924_,19.66
_0932_,19.64
_0644_,19.62
u_viterbi_core.u_tbu.history_s1\[4\],19.62
_1282_,19.6
u_input_fifo.mem\[4\]\[1\],19.56
u_viterbi_core.u_tbu.history_s3\[8\],19.44
_0000_,19.4
_1013_,19.4
_1033_,19.3
_0985_,19.24
u_viterbi_core.u_tbu.history_s1\[13\],19.02
_0890_,18.98
_1009_,18.975
_1111_,18.86
_0635_,18.82
_1296_,18.76
u_viterbi_core.u_tbu.history_s2\[0\],18.76
_1107_,18.7
u_input_fifo.rd_data_o\[6\],18.7
_0896_,18.64
_1067_,18.62
u_input_fifo.mem\[3\]\[15\],18.62
u_viterbi_core.u_tbu.history_s0\[14\],18.56
_0934_,18.54
_1298_,18.54
_1288_,18.48
u_input_fifo.mem\[9\]\[11\],18.46
u_input_fifo.mem\[5\]\[13\],18.405
u_viterbi_core.u_tbu.history_s3\[5\],18.36
u_viterbi_core.u_tbu.history_s3\[13\],18.34
_0975_,18.32
_0772_,18.26
u_viterbi_core.u_tbu.history_s0\[12\],18.24
net42,18.24
u_input_fifo.rd_data_o\[4\],18.22
_0792_,18.06
_1036_,18.06
_0689_,18.02
u_input_fifo.mem\[8\]\[3\],18.02
u_piso.shift_reg\[8\],18.02
u_viterbi_core.u_tbu.history_s2\[8\],18.02
_1119_,17.9
u_input_fifo.mem\[1\]\[0\],17.84
u_viterbi_core.pm_curr_s0\[0\],17.84
u_viterbi_core.u_tbu.history_s0\[5\],17.84
net30,17.82
u_viterbi_core.u_tbu.history_s3\[4\],17.74
u_viterbi_core.u_tbu.history_s3\[10\],17.7
_0745_,17.6
net44,17.58
u_input_fifo.mem\[9\]\[4\],17.56
u_input_fifo.mem\[5\]\[4\],17.48
_0820_,17.46
_1048_,17.4
_1286_,17.4
data_o[2],17.37
u_viterbi_core.u_tbu.history_s1\[10\],17.36
u_input_fifo.mem\[1\]\[4\],17.28
_1103_,17.16
_1104_,17.06
u_viterbi_core.u_tbu.history_s2\[7\],17.04
u_input_fifo.rd_data_o\[12\],17
_1419_,16.94
_0980_,16.9
_1262_,16.88
_0888_,16.86
_0832_,16.84
u_viterbi_core.u_tbu.latency_counter\[0\],16.82
_0706_,16.78
net36,16.78
_0633_,16.76
_0708_,16.72
_0782_,16.64
_1350_,16.62
u_input_fifo.mem\[5\]\[0\],16.565
u_viterbi_core.u_tbu.latency_counter\[1\],16.5
_0921_,16.48
u_input_fifo.mem\[15\]\[14\],16.48
u_input_fifo.mem\[4\]\[5\],16.48
u_input_fifo.mem\[9\]\[12\],16.48
_0681_,16.46
u_viterbi_core.u_tbu.history_s3\[14\],16.44
_1059_,16.4
u_input_fifo.mem\[11\]\[4\],16.36
_1588_,16.3
_0762_,16.24
u_input_fifo.mem\[0\]\[7\],16.14
_0912_,16.1
u_input_fifo.mem\[9\]\[0\],16.1
u_piso.shift_reg\[2\],16.08
_0735_,15.98
_0856_,15.96
_0710_,15.94
_0910_,15.94
net89,15.9
_1234_,15.86
u_piso.shift_reg\[6\],15.86
u_viterbi_core.u_tbu.history_s3\[9\],15.82
_0853_,15.72
_0891_,15.7
_0902_,15.7
_0957_,15.7
net41,15.685
_0724_,15.68
_0837_,15.68
u_input_fifo.mem\[2\]\[12\],15.68
_0600_,15.62
u_input_fifo.mem\[8\]\[1\],15.6
u_input_fifo.mem\[8\]\[5\],15.56
_0636_,15.475
_1423_,15.42
_1075_,15.34
_1063_,15.32
_1190_,15.28
u_input_fifo.mem\[10\]\[14\],15.245
_0707_,15.24
u_input_fifo.mem\[5\]\[7\],15.22
_0970_,15.18
_1426_,15.12
_0799_,15.06
u_input_fifo.mem\[6\]\[10\],15.06
_1283_,15.05
_1130_,15
_0756_,14.98
_0936_,14.98
_1112_,14.98
_0825_,14.94
u_input_fifo.mem\[3\]\[11\],14.94
_0982_,14.92
_0983_,14.9
_0722_,14.88
u_input_fifo.mem\[8\]\[9\],14.88
_1381_,14.84
u_input_fifo.mem\[4\]\[14\],14.8
_0906_,14.78
_0913_,14.705
u_input_fifo.mem\[6\]\[2\],14.64
u_input_fifo.mem\[4\]\[0\],14.6
u_input_fifo.mem\[9\]\[8\],14.565
u_input_fifo.mem\[5\]\[9\],14.56
_1144_,14.54
_0816_,14.48
_1393_,14.46
u_input_fifo.mem\[13\]\[0\],14.44
u_input_fifo.mem\[3\]\[6\],14.44
u_viterbi_core.u_tbu.history_s0\[2\],14.44
u_viterbi_core.u_tbu.history_s1\[8\],14.42
u_input_fifo.mem\[1\]\[3\],14.4
u_input_fifo.mem\[15\]\[10\],14.38
_1065_,14.34
u_input_fifo.mem\[0\]\[9\],14.34
u_input_fifo.mem\[12\]\[3\],14.34
u_input_fifo.mem\[9\]\[15\],14.34
u_input_fifo.mem\[2\]\[4\],14.32
u_input_fifo.mem\[6\]\[0\],14.305
_0870_,14.28
u_input_fifo.mem\[12\]\[12\],14.18
_0862_,14.16
u_input_fifo.mem\[14\]\[15\],14.1
u_viterbi_core.u_tbu.history_s3\[2\],14.06
_0897_,14.04
u_piso.count\[2\],14.02
u_input_fifo.mem\[4\]\[3\],14
u_input_fifo.mem\[9\]\[10\],13.96
_0804_,13.94
_0996_,13.94
_1607_,13.94
_0823_,13.88
u_input_fifo.mem\[15\]\[4\],13.88
u_input_fifo.mem\[8\]\[8\],13.82
_0488_,13.8
_1290_,13.8
u_input_fifo.mem\[1\]\[13\],13.76
u_input_fifo.mem\[8\]\[13\],13.76
_1098_,13.72
u_input_fifo.mem\[10\]\[3\],13.72
u_input_fifo.mem\[14\]\[10\],13.72
u_input_fifo.mem\[15\]\[1\],13.72
u_input_fifo.mem\[8\]\[0\],13.72
u_viterbi_core.u_tbu.history_s0\[6\],13.7
u_piso.count\[0\],13.64
u_viterbi_core.u_tbu.history_s1\[9\],13.64
_0791_,13.5
u_input_fifo.count\[3\],13.5
u_viterbi_core.u_tbu.history_s1\[1\],13.5
_0908_,13.48
_1231_,13.42
u_input_fifo.mem\[0\]\[13\],13.42
_1293_,13.38
u_input_fifo.mem\[10\]\[15\],13.345
u_viterbi_core.u_tbu.history_s3\[7\],13.28
_1260_,13.2
u_input_fifo.mem\[5\]\[8\],13.2
_1274_,13.18
_1022_,13.1
u_input_fifo.mem\[8\]\[4\],13.1
u_input_fifo.mem\[12\]\[7\],13.08
u_input_fifo.mem\[7\]\[14\],13.06
u_input_fifo.mem\[12\]\[1\],12.965
u_input_fifo.mem\[1\]\[11\],12.795
_0930_,12.785
_0943_,12.74
u_input_fifo.mem\[8\]\[12\],12.72
_0846_,12.7
_0784_,12.64
_1227_,12.62
u_piso.count\[3\],12.62
_0697_,12.56
u_input_fifo.mem\[1\]\[15\],12.54
_0767_,12.52
_0831_,12.52
_1205_,12.52
_1053_,12.5
u_input_fifo.mem\[11\]\[14\],12.46
_0861_,12.44
_0911_,12.42
u_input_fifo.mem\[5\]\[11\],12.42
u_input_fifo.rd_data_o\[11\],12.42
u_viterbi_core.u_tbu.history_s0\[4\],12.38
_0950_,12.36
_0270_,12.34
_0765_,12.34
u_viterbi_core.u_tbu.history_s0\[7\],12.34
u_input_fifo.mem\[14\]\[6\],12.305
u_input_fifo.mem\[1\]\[8\],12.3
data_i[11],12.28
_0738_,12.2
_1044_,12.2
u_input_fifo.mem\[1\]\[6\],12.18
_1369_,12.165
_1478_,12.14
u_input_fifo.mem\[14\]\[3\],12.14
_0914_,12.1
_0838_,12.04
_1012_,12.04
_1160_,12
u_input_fifo.mem\[11\]\[13\],12
u_input_fifo.mem\[6\]\[6\],12
_0935_,11.96
u_sipo.data_serial_i,11.96
u_input_fifo.mem\[7\]\[8\],11.92
u_input_fifo.mem\[5\]\[15\],11.9
u_input_fifo.mem\[5\]\[2\],11.885
u_input_fifo.mem\[9\]\[6\],11.885
u_input_fifo.mem\[0\]\[8\],11.88
u_input_fifo.mem\[1\]\[14\],11.865
u_input_fifo.mem\[7\]\[5\],11.86
_1339_,11.84
_1170_,11.82
_1138_,11.77
net45,11.76
_0736_,11.74
_1399_,11.72
u_input_fifo.mem\[11\]\[12\],11.72
u_input_fifo.mem\[2\]\[0\],11.72
_0703_,11.7
_1392_,11.7
u_input_fifo.rd_data_o\[7\],11.7
u_input_fifo.mem\[11\]\[9\],11.66
u_viterbi_core.u_tbu.history_s1\[3\],11.66
_1068_,11.62
u_input_fifo.mem\[14\]\[12\],11.62
u_viterbi_core.u_tbu.history_s1\[14\],11.62
u_input_fifo.mem\[3\]\[2\],11.6
_0926_,11.58
_1054_,11.58
u_input_fifo.mem\[14\]\[8\],11.58
u_sipo.count\[2\],11.56
u_input_fifo.mem\[13\]\[15\],11.54
_0927_,11.5
_0749_,11.48
data_i[4],11.48
u_input_fifo.mem\[1\]\[2\],11.46
_1351_,11.42
_1344_,11.38
u_input_fifo.mem\[13\]\[8\],11.365
_0751_,11.36
u_input_fifo.mem\[13\]\[11\],11.34
u_input_fifo.rd_data_o\[8\],11.32
u_sipo.count\[1\],11.32
_1567_,11.3
_0786_,11.28
u_input_fifo.mem\[10\]\[10\],11.28
_1150_,11.26
_1172_,11.24
_1275_,11.24
u_input_fifo.mem\[11\]\[10\],11.22
_1527_,11.2
u_input_fifo.mem\[0\]\[0\],11.2
_1391_,11.18
u_input_fifo.mem\[4\]\[9\],11.18
_1415_,11.14
_0659_,11.12
_0776_,11.12
_0865_,11.12
u_viterbi_core.u_tbu.history_s3\[11\],11.08
_0796_,11.02
u_viterbi_core.u_tbu.latency_counter\[3\],11
_1141_,10.96
u_input_fifo.mem\[4\]\[10\],10.96
u_input_fifo.mem\[1\]\[1\],10.92
_1003_,10.88
_1201_,10.88
u_input_fifo.mem\[14\]\[2\],10.86
u_input_fifo.mem\[3\]\[14\],10.86
u_input_fifo.mem\[3\]\[1\],10.82
u_input_fifo.mem\[5\]\[10\],10.82
_0829_,10.78
_1182_,10.78
_1312_,10.78
u_input_fifo.mem\[7\]\[2\],10.78
data_i[13],10.76
u_input_fifo.mem\[6\]\[5\],10.76
u_input_fifo.mem\[10\]\[11\],10.74
u_viterbi_core.u_tbu.history_s2\[5\],10.74
u_input_fifo.mem\[3\]\[13\],10.72
_1348_,10.66
u_input_fifo.mem\[13\]\[12\],10.66
u_input_fifo.mem\[2\]\[13\],10.66
_0771_,10.6
_1368_,10.59
_0229_,10.585
_0723_,10.58
_0851_,10.58
_1006_,10.58
_0630_,10.57
u_input_fifo.mem\[11\]\[6\],10.54
u_input_fifo.mem\[14\]\[1\],10.5
u_piso.shift_reg\[14\],10.45
_0348_,10.44
_1035_,10.44
_0704_,10.42
_0780_,10.42
_1388_,10.42
_0001_,10.4
_0377_,10.4
_0991_,10.4
u_input_fifo.mem\[7\]\[9\],10.4
u_input_fifo.mem\[7\]\[13\],10.38
u_viterbi_core.u_tbu.history_s3\[3\],10.38
u_input_fifo.mem\[11\]\[1\],10.34
_1396_,10.32
net43,10.32
_0080_,10.285
u_input_fifo.mem\[10\]\[4\],10.28
u_piso.shift_reg\[15\],10.28
u_input_fifo.mem\[2\]\[9\],10.26
u_input_fifo.mem\[9\]\[2\],10.205
_0740_,10.2
_0863_,10.2
u_input_fifo.mem\[5\]\[6\],10.185
_0929_,10.18
u_input_fifo.mem\[15\]\[5\],10.18
u_input_fifo.mem\[0\]\[4\],10.16
u_input_fifo.mem\[7\]\[6\],10.16
_1145_,10.12
_0785_,10.1
_1400_,10.1
_1603_,10.1
_0987_,10.04
_0834_,9.98
u_input_fifo.mem\[6\]\[12\],9.98
u_piso.shift_reg\[3\],9.98
net183,9.98
u_input_fifo.mem\[13\]\[2\],9.965
_0883_,9.96
u_input_fifo.mem\[1\]\[7\],9.94
_0658_,9.86
u_input_fifo.mem\[4\]\[7\],9.86
_1027_,9.82
_1149_,9.82
u_input_fifo.mem\[10\]\[6\],9.82
u_input_fifo.mem\[11\]\[15\],9.82
u_input_fifo.mem\[12\]\[11\],9.82
u_piso.valid_serial_o,9.82
u_viterbi_core.u_tbu.history_s1\[2\],9.82
net218,9.82
u_input_fifo.mem\[12\]\[2\],9.78
u_viterbi_core.u_tbu.history_s3\[12\],9.76
u_input_fifo.mem\[15\]\[8\],9.74
_0754_,9.72
_1386_,9.72
u_input_fifo.mem\[0\]\[1\],9.72
u_input_fifo.mem\[6\]\[7\],9.7
u_input_fifo.mem\[8\]\[11\],9.7
_0988_,9.64
u_input_fifo.mem\[10\]\[7\],9.64
_0271_,9.6
_1146_,9.58
u_viterbi_core.u_tbu.history_s3\[1\],9.58
_0247_,9.54
_1406_,9.54
data_i[15],9.52
_1352_,9.5
u_viterbi_core.u_tbu.history_s2\[4\],9.5
u_viterbi_core.u_tbu.history_s2\[14\],9.48
_0019_,9.465
_1186_,9.46
_0172_,9.445
_1597_,9.44
_0513_,9.42
u_input_fifo.mem\[12\]\[5\],9.42
_0077_,9.375
u_input_fifo.mem\[8\]\[6\],9.36
u_viterbi_core.u_tbu.history_s2\[6\],9.36
net103,9.36
_0928_,9.32
_1367_,9.32
u_input_fifo.mem\[7\]\[7\],9.3
_1161_,9.28
_1456_,9.28
u_input_fifo.mem\[10\]\[2\],9.28
_0748_,9.26
u_input_fifo.mem\[12\]\[15\],9.24
u_piso.shift_reg\[4\],9.24
_1428_,9.22
_0249_,9.18
_1026_,9.16
_1409_,9.16
u_input_fifo.mem\[14\]\[9\],9.16
u_input_fifo.mem\[15\]\[3\],9.16
u_input_fifo.mem\[4\]\[4\],9.16
u_input_fifo.mem\[6\]\[14\],9.16
u_input_fifo.mem\[8\]\[14\],9.16
u_input_fifo.mem\[15\]\[6\],9.14
u_input_fifo.mem\[0\]\[2\],9.12
_0035_,9.105
_1438_,9.1
data_i[14],9.06
dvalid_i,9.06
_0563_,9.02
_0610_,9.02
_1309_,9.02
u_piso.shift_reg\[7\],9.02
u_input_fifo.mem\[15\]\[7\],9
u_input_fifo.mem\[7\]\[0\],9
_0758_,8.96
_0759_,8.96
_0977_,8.94
u_input_fifo.mem\[4\]\[13\],8.94
_0346_,8.9
net130,8.9
_0567_,8.86
data_i[1],8.84
_1219_,8.82
u_input_fifo.mem\[10\]\[5\],8.805
_0986_,8.8
_1251_,8.8
_1467_,8.76
_0569_,8.74
data_i[6],8.73
_0965_,8.72
data_i[2],8.72
data_i[5],8.72
u_input_fifo.mem\[11\]\[7\],8.7
u_piso.count\[1\],8.66
_0246_,8.6
_1193_,8.6
_1289_,8.6
net85,8.6
_0396_,8.56
_0585_,8.56
u_input_fifo.mem\[5\]\[14\],8.535
_0238_,8.525
_0691_,8.52
_1168_,8.52
_0827_,8.5
_1166_,8.5
_1140_,8.48
_0514_,8.44
_1004_,8.44
_1181_,8.44
_0419_,8.4
_0848_,8.4
_0956_,8.4
_1566_,8.4
net269,8.4
data_i[0],8.39
data_i[3],8.39
data_i[9],8.39
_0426_,8.36
u_input_fifo.mem\[0\]\[11\],8.36
_1452_,8.34
u_input_fifo.mem\[3\]\[12\],8.325
u_input_fifo.mem\[6\]\[8\],8.32
_0763_,8.3
_0380_,8.26
net327,8.26
u_input_fifo.mem\[4\]\[8\],8.24
u_input_fifo.mem\[7\]\[11\],8.22
net37,8.22
u_input_fifo.mem\[2\]\[5\],8.2
_0354_,8.16
_0355_,8.16
_0815_,8.16
_1188_,8.16
_1382_,8.16
_0029_,8.145
_0769_,8.14
_1299_,8.14
_1387_,8.14
u_input_fifo.mem\[13\]\[13\],8.12
u_input_fifo.mem\[2\]\[3\],8.12
u_input_fifo.mem\[2\]\[8\],8.12
u_input_fifo.mem\[3\]\[10\],8.12
u_input_fifo.mem\[4\]\[6\],8.12
_0306_,8.1
_1148_,8.1
u_input_fifo.mem\[0\]\[10\],8.1
u_input_fifo.mem\[7\]\[15\],8.1
u_input_fifo.mem\[15\]\[0\],8.08
u_input_fifo.mem\[8\]\[10\],8.08
u_viterbi_core.pm_curr_s2\[2\],8.07
data_i[12],8.05
_0715_,8.04
busy_o,8.04
net31,8.02
u_input_fifo.mem\[13\]\[10\],7.985
_0468_,7.98
_1248_,7.98
_1403_,7.94
u_input_fifo.mem\[14\]\[7\],7.905
_1276_,7.9
u_input_fifo.mem\[9\]\[9\],7.885
_0720_,7.88
_1133_,7.88
_1137_,7.88
_1306_,7.86
u_input_fifo.mem\[15\]\[9\],7.86
net119,7.86
net143,7.86
_0301_,7.845
_1258_,7.8
_0839_,7.78
_0850_,7.78
_1257_,7.76
u_input_fifo.mem\[12\]\[0\],7.74
u_input_fifo.mem\[7\]\[12\],7.74
u_input_fifo.mem\[9\]\[13\],7.74
net220,7.74
u_input_fifo.mem\[13\]\[1\],7.735
data_i[10],7.71
data_i[7],7.71
data_i[8],7.71
_0252_,7.7
_0790_,7.68
_1378_,7.68
u_input_fifo.mem\[2\]\[6\],7.68
u_input_fifo.mem\[12\]\[10\],7.67
_0916_,7.66
_1325_,7.66
net299,7.66
_0469_,7.64
_0592_,7.64
_0743_,7.64
_1580_,7.64
_1600_,7.64
u_input_fifo.mem\[10\]\[1\],7.64
net306,7.64
_0953_,7.6
_1180_,7.6
_1504_,7.6
_1263_,7.58
_0116_,7.56
_0539_,7.56
_0701_,7.56
_1556_,7.56
_0453_,7.52
_1093_,7.52
_1385_,7.52
u_input_fifo.mem\[3\]\[5\],7.52
_1102_,7.5
_0477_,7.48
u_input_fifo.mem\[3\]\[7\],7.46
_1363_,7.42
u_input_fifo.mem\[13\]\[4\],7.4
_0223_,7.385
net225,7.36
u_input_fifo.mem\[13\]\[5\],7.35
_0240_,7.34
u_input_fifo.mem\[7\]\[4\],7.325
_0963_,7.32
_1317_,7.32
u_input_fifo.mem\[6\]\[4\],7.32
u_input_fifo.mem\[11\]\[5\],7.28
u_input_fifo.mem\[14\]\[0\],7.28
u_sipo.valid_serial_i,7.28
_0817_,7.24
_0852_,7.24
_0699_,7.22
_0945_,7.22
u_input_fifo.mem\[9\]\[7\],7.22
net97,7.22
net192,7.22
u_input_fifo.mem\[2\]\[7\],7.2
_0728_,7.18
_0768_,7.18
_1461_,7.18
u_input_fifo.mem\[2\]\[2\],7.16
_1124_,7.155
_0115_,7.145
_0836_,7.12
_1475_,7.12
_0056_,7.105
_1079_,7.1
_1487_,7.1
_1498_,7.1
net106,7.1
_1324_,7.08
_1411_,7.08
u_input_fifo.mem\[6\]\[11\],7.08
u_input_fifo.mem\[6\]\[9\],7.08
_0417_,7.06
_0438_,7.06
_0522_,7.06
_1494_,7.06
u_input_fifo.mem\[0\]\[14\],7.06
u_input_fifo.mem\[3\]\[9\],7.06
u_input_fifo.mem\[9\]\[1\],7.06
_0399_,7.04
_0215_,7
_1360_,7
net274,7
net287,7
_0538_,6.98
u_input_fifo.mem\[0\]\[5\],6.98
u_piso.shift_reg\[5\],6.98
_0526_,6.96
_0744_,6.94
_0907_,6.915
_0245_,6.88
_1413_,6.88
net92,6.88
_1482_,6.86
u_input_fifo.mem\[0\]\[15\],6.86
u_input_fifo.mem\[0\]\[3\],6.86
u_input_fifo.mem\[12\]\[4\],6.86
u_input_fifo.mem\[13\]\[9\],6.86
u_input_fifo.mem\[8\]\[15\],6.86
u_input_fifo.mem\[12\]\[9\],6.84
net163,6.84
_0129_,6.825
u_input_fifo.mem\[3\]\[8\],6.82
_0096_,6.805
_0479_,6.76
_0682_,6.76
_0797_,6.76
_1051_,6.76
_1132_,6.76
_1497_,6.76
_1513_,6.76
u_input_fifo.mem\[0\]\[6\],6.76
net217,6.76
_0981_,6.74
_1008_,6.74
_1340_,6.74
u_input_fifo.rd_data_o\[10\],6.74
_0627_,6.72
_0800_,6.72
net260,6.72
_0195_,6.705
u_input_fifo.mem\[6\]\[15\],6.7
_0119_,6.685
data_o[1],6.67
data_o[6],6.67
_0847_,6.66
_1335_,6.66
_1361_,6.66
u_input_fifo.mem\[14\]\[5\],6.66
_0317_,6.645
_0420_,6.64
_0421_,6.64
_0432_,6.64
_0441_,6.64
_0605_,6.64
_0795_,6.64
_0802_,6.64
_0811_,6.64
_1123_,6.64
_1316_,6.64
_1500_,6.64
net317,6.64
_1455_,6.62
u_input_fifo.mem\[9\]\[14\],6.62
u_input_fifo.mem\[13\]\[3\],6.615
_0506_,6.6
_0871_,6.6
_0958_,6.6
_1041_,6.6
_1142_,6.6
_1156_,6.6
_1366_,6.6
_1473_,6.6
_1477_,6.6
_1550_,6.6
u_input_fifo.mem\[12\]\[13\],6.6
net141,6.6
net270,6.6
_0560_,6.52
_0885_,6.52
_1086_,6.52
_1235_,6.52
u_viterbi_core.pm_curr_s3\[0\],6.51
net111,6.5
net295,6.5
net302,6.5
u_input_fifo.mem\[10\]\[8\],6.46
rst_n,6.45
net99,6.44
_0806_,6.4
_0887_,6.4
_1401_,6.4
u_input_fifo.mem\[6\]\[1\],6.4
_0268_,6.38
u_input_fifo.mem\[2\]\[10\],6.38
_0774_,6.36
data_o[7],6.33
_0995_,6.32
_1435_,6.32
_0267_,6.3
_0325_,6.3
_0425_,6.3
_0642_,6.3
_0798_,6.3
_1043_,6.3
_1076_,6.3
_1087_,6.3
_1343_,6.3
_1505_,6.3
_1554_,6.3
_1560_,6.3
_1606_,6.3
u_input_fifo.mem\[5\]\[1\],6.3
u_input_fifo.mem\[10\]\[0\],6.285
u_input_fifo.mem\[5\]\[12\],6.28
u_input_fifo.mem\[9\]\[3\],6.28
_0524_,6.26
_0632_,6.26
_0845_,6.26
_1443_,6.26
net176,6.26
_0729_,6.2
_0753_,6.2
_1039_,6.2
_1047_,6.2
_1460_,6.2
u_input_fifo.mem\[14\]\[11\],6.2
u_input_fifo.mem\[14\]\[4\],6.2
_0139_,6.185
_0409_,6.18
_1552_,6.18
u_input_fifo.mem\[11\]\[3\],6.155
_0295_,6.14
_0440_,6.14
_0470_,6.14
_0472_,6.14
_0473_,6.14
_0547_,6.14
_0581_,6.14
_0588_,6.14
_0674_,6.14
_0855_,6.14
_0872_,6.14
_0904_,6.14
_1046_,6.14
_1214_,6.14
net121,6.14
net185,6.14
net200,6.14
net232,6.14
net257,6.14
net289,6.14
_1284_,6.12
_0153_,6.085
_1349_,6.085
net358,6.08
u_input_fifo.mem\[9\]\[5\],6.065
_0291_,6.06
_1204_,6.06
_1576_,6.06
net335,6.06
_0803_,6.04
data_o[3],5.99
_1031_,5.98
net123,5.98
_0265_,5.96
net91,5.96
net278,5.96
_1318_,5.94
u_input_fifo.mem\[13\]\[6\],5.94
u_input_fifo.mem\[14\]\[13\],5.94
u_input_fifo.mem\[2\]\[1\],5.94
u_input_fifo.mem\[12\]\[8\],5.92
u_input_fifo.mem\[7\]\[10\],5.92
_0994_,5.91
u_input_fifo.mem\[10\]\[12\],5.9
_0393_,5.84
_0436_,5.84
_0465_,5.84
_0528_,5.84
_0529_,5.84
_0586_,5.84
_0601_,5.84
_0622_,5.84
_0833_,5.84
_0864_,5.84
_1488_,5.84
_1573_,5.84
net90,5.84
net100,5.84
net258,5.84
_0895_,5.82
_0406_,5.8
_0499_,5.8
_0509_,5.8
_0530_,5.8
_0594_,5.8
_0603_,5.8
_0757_,5.8
_0814_,5.8
_0835_,5.8
_0944_,5.8
_1002_,5.8
_1459_,5.8
_1474_,5.8
_1493_,5.8
_1518_,5.8
_1540_,5.8
_1596_,5.8
_1602_,5.8
net196,5.8
net233,5.8
net324,5.8
_0471_,5.74
_0485_,5.74
_0087_,5.725
_0221_,5.725
_0576_,5.72
_0952_,5.72
_1241_,5.72
_1470_,5.72
_1604_,5.72
net108,5.72
net242,5.72
net290,5.72
_0415_,5.68
_0461_,5.68
_0496_,5.68
_0546_,5.68
_0873_,5.68
_0978_,5.68
_0998_,5.68
_1083_,5.68
_1090_,5.68
_1508_,5.68
_1511_,5.68
net113,5.68
net116,5.68
net205,5.68
net256,5.68
net342,5.68
_1437_,5.62
u_input_fifo.rd_data_o\[9\],5.62
net323,5.62
net357,5.62
_0366_,5.6
_1249_,5.6
_1359_,5.6
net139,5.6
_1178_,5.58
net208,5.58
net351,5.58
_0228_,5.575
net96,5.56
net322,5.56
u_input_fifo.mem\[10\]\[13\],5.555
net86,5.52
net276,5.52
_0300_,5.5
u_input_fifo.mem\[3\]\[4\],5.48
_0208_,5.475
_0303_,5.46
u_input_fifo.mem\[11\]\[0\],5.46
_0828_,5.44
_1007_,5.4
_1239_,5.4
_0381_,5.38
_0454_,5.38
_0504_,5.38
_0598_,5.38
_0761_,5.38
_1402_,5.38
net184,5.38
net201,5.38
net288,5.38
net35,5.36
net167,5.36
_0422_,5.34
_0478_,5.34
_0502_,5.34
_0561_,5.34
_0562_,5.34
_0705_,5.34
_0947_,5.34
_1187_,5.34
_1244_,5.34
_1447_,5.34
_1502_,5.34
u_piso.shift_reg\[13\],5.34
net154,5.34
net160,5.34
net162,5.34
net304,5.34
net343,5.34
net349,5.34
net355,5.34
_0918_,5.28
_1037_,5.28
_1506_,5.28
_0123_,5.265
_0186_,5.265
_0234_,5.265
_0541_,5.26
_0579_,5.26
_0764_,5.26
_1080_,5.26
_1084_,5.26
_1562_,5.26
_1571_,5.26
_1599_,5.26
u_input_fifo.mem\[0\]\[12\],5.26
u_input_fifo.mem\[3\]\[3\],5.26
net149,5.26
net156,5.26
net286,5.26
_0489_,5.22
_0508_,5.22
_0521_,5.22
_0595_,5.22
_0629_,5.22
_0875_,5.22
_0966_,5.22
_1088_,5.22
_1451_,5.22
_1490_,5.22
_1558_,5.22
_1583_,5.22
_1614_,5.22
net157,5.22
_0105_,5.16
_1198_,5.16
net178,5.16
net224,5.16
_1243_,5.14
_1304_,5.14
_1315_,5.14
u_input_fifo.mem\[14\]\[14\],5.14
net168,5.14
net182,5.14
net193,5.14
net321,5.14
_1042_,5.12
_1439_,5.12
net105,5.12
net125,5.12
net128,5.12
net177,5.12
net186,5.12
net331,5.12
net348,5.12
_0111_,5.095
_0191_,5.085
_0211_,5.085
data_o[0],5.07
data_o[4],5.07
data_o[5],5.07
valid_o,5.07
_1122_,5.06
_1336_,5.06
_0367_,5.04
_1250_,5.04
_1254_,5.02
net137,5.02
net262,5.02
_1307_,5
_0282_,4.92
_0285_,4.92
_0476_,4.92
_0492_,4.92
_0497_,4.92
_0611_,4.92
_0618_,4.92
_1273_,4.92
_1383_,4.92
_1457_,4.92
net297,4.92
net337,4.92
net360,4.92
_0255_,4.88
_0455_,4.88
_0491_,4.88
_0503_,4.88
_0517_,4.88
_0575_,4.88
_0615_,4.88
_0667_,4.88
_1176_,4.88
_1292_,4.88
_1427_,4.88
_1510_,4.88
_1538_,4.88
_1577_,4.88
_1579_,4.88
_1615_,4.88
u_input_fifo.mem\[13\]\[14\],4.88
net39,4.88
net203,4.88
net228,4.88
net254,4.88
net282,4.88
_0037_,4.845
_0059_,4.845
_0187_,4.845
_0551_,4.82
_0613_,4.82
_1152_,4.82
u_input_fifo.mem\[10\]\[9\],4.82
_0126_,4.805
_0159_,4.805
_1092_,4.8
_1126_,4.8
_1189_,4.8
_1586_,4.8
_1595_,4.8
u_input_fifo.mem\[11\]\[8\],4.8
net133,4.8
net328,4.8
net330,4.8
_0304_,4.765
_0429_,4.76
_0458_,4.76
_0527_,4.76
_0557_,4.76
_0577_,4.76
_0582_,4.76
_0584_,4.76
_0596_,4.76
_0631_,4.76
_1432_,4.76
_1574_,4.76
_1598_,4.76
_1605_,4.76
_1608_,4.76
net101,4.76
net341,4.76
_0236_,4.755
_0992_,4.7
net114,4.7
net127,4.7
_0564_,4.68
_0867_,4.68
_1038_,4.66
_1040_,4.66
_1353_,4.66
_1445_,4.66
net138,4.66
net235,4.66
net246,4.66
net247,4.66
net255,4.66
net291,4.66
_1015_,4.6
_1310_,4.6
_1521_,4.6
net81,4.6
net318,4.6
_0179_,4.585
_0100_,4.58
_0261_,4.58
_0388_,4.58
u_input_fifo.mem\[1\]\[9\],4.565
u_input_fifo.mem\[12\]\[6\],4.56
_0281_,4.54
_1206_,4.54
net136,4.54
_0089_,4.525
_0104_,4.525
_0149_,4.525
_0131_,4.505
_0002_,4.46
_0358_,4.46
_0532_,4.46
_0732_,4.46
_0793_,4.46
_0919_,4.46
_1094_,4.46
net209,4.46
net253,4.46
_0900_,4.44
_0922_,4.44
_0437_,4.42
_0467_,4.42
_0480_,4.42
_0511_,4.42
_0534_,4.42
_0550_,4.42
_0571_,4.42
_0624_,4.42
_1171_,4.42
_1544_,4.42
_1584_,4.42
net229,4.42
net264,4.42
net281,4.42
net315,4.42
_0666_,4.405
_0395_,4.36
_0523_,4.36
_1056_,4.36
_1593_,4.36
_0570_,4.34
_0574_,4.34
_0587_,4.34
_0614_,4.34
_1064_,4.34
_1217_,4.34
_1280_,4.34
_1412_,4.34
_1436_,4.34
_1512_,4.34
net152,4.34
net231,4.34
_0168_,4.265
_0219_,4.265
_0033_,4.24
_0097_,4.24
_0170_,4.24
u_piso.shift_reg\[12\],4.24
net129,4.24
net161,4.24
net206,4.24
net266,4.24
net316,4.24
u_input_fifo.mem\[4\]\[12\],4.22
net110,4.22
net194,4.2
net212,4.2
_0151_,4.165
net230,4.14
net336,4.14
net359,4.14
_0162_,4.125
_0250_,4.12
_0356_,4.12
_1377_,4.12
net80,4.12
_0899_,4.1
_1321_,4.1
_0038_,4.02
_1294_,4.02
_1334_,4.02
_1485_,4.02
_0392_,4
_0397_,4
_0398_,4
_0844_,4
_0954_,4
_1267_,4
_1390_,4
u_input_fifo.mem\[4\]\[2\],4
net169,4
net325,4
_0200_,3.965
_0230_,3.965
_0010_,3.925
_0148_,3.925
_0404_,3.9
_0431_,3.9
_0449_,3.9
_0515_,3.9
_0984_,3.9
_1601_,3.9
_0289_,3.88
_0390_,3.88
_0424_,3.88
_0452_,3.88
_0819_,3.88
_0841_,3.88
_1210_,3.88
_1281_,3.88
_1370_,3.88
_1486_,3.88
_1491_,3.88
_1581_,3.88
net174,3.88
_0113_,3.78
_0233_,3.78
_0237_,3.78
_1208_,3.78
net124,3.78
net134,3.78
net259,3.78
net345,3.78
net117,3.76
net112,3.68
net227,3.68
net350,3.68
net361,3.68
_0253_,3.66
_0410_,3.66
_0858_,3.64
u_input_fifo.mem\[5\]\[3\],3.64
_0036_,3.585
_0331_,3.56
_1394_,3.56
net29,3.56
_0330_,3.54
_0368_,3.54
_0389_,3.54
_0416_,3.54
_0434_,3.54
_0487_,3.54
_0568_,3.54
_0617_,3.54
_0718_,3.54
_0726_,3.54
_0968_,3.54
_1089_,3.54
_1163_,3.54
_1246_,3.54
_1408_,3.54
_1420_,3.54
_1465_,3.54
_1503_,3.54
_1591_,3.54
net84,3.54
net94,3.54
_1135_,3.52
_0052_,3.465
_0081_,3.465
_0107_,3.465
_0143_,3.465
_0197_,3.465
_0444_,3.44
_0447_,3.44
_0545_,3.44
_1346_,3.44
_0442_,3.42
_0516_,3.42
_0593_,3.42
_0915_,3.42
_1101_,3.42
_1224_,3.42
_1326_,3.42
_1424_,3.42
_1448_,3.42
_1501_,3.42
u_input_fifo.mem\[3\]\[0\],3.42
net207,3.42
net219,3.42
net249,3.42
_0999_,3.4
_1116_,3.4
_0057_,3.345
_0106_,3.345
_0117_,3.345
_0173_,3.345
_0190_,3.345
_0192_,3.345
_0314_,3.345
_0049_,3.32
_0318_,3.32
net126,3.32
net250,3.32
net252,3.32
net272,3.32
u_input_fifo.mem\[8\]\[7\],3.305
_1330_,3.3
net135,3.3
_0090_,3.245
_0128_,3.245
_0199_,3.245
_0972_,3.22
_1463_,3.22
_1492_,3.22
net245,3.22
net308,3.22
net314,3.22
_0258_,3.2
_0296_,3.2
_0336_,3.2
_0364_,3.2
_0405_,3.2
_0407_,3.2
net241,3.2
_1332_,3.18
_0309_,3.175
_0110_,3.165
_0125_,3.145
_0205_,3.145
_0132_,3.125
_0184_,3.125
_0938_,3.1
_0959_,3.1
_1129_,3.1
_1375_,3.1
_1422_,3.1
net82,3.1
_0259_,3.08
_0290_,3.08
_0293_,3.08
_0324_,3.08
_0332_,3.08
_0345_,3.08
_0363_,3.08
_0391_,3.08
_0439_,3.08
_0448_,3.08
_0612_,3.08
_0639_,3.08
_0687_,3.08
_0698_,3.08
_0892_,3.08
_1110_,3.08
_1121_,3.08
_1165_,3.08
_1338_,3.08
_1440_,3.08
net199,3.08
net239,3.08
net244,3.08
net248,3.08
_0931_,3.06
_0203_,3.055
_0311_,3.055
_0045_,3.045
_0055_,3.005
_0076_,3.005
_0160_,3.005
_0201_,3.005
_0204_,3.005
_0210_,3.005
_0226_,3.005
_0103_,2.98
_0329_,2.98
_0435_,2.98
_0474_,2.98
_0621_,2.98
_0777_,2.98
_0781_,2.98
_1169_,2.98
_1185_,2.98
_1458_,2.98
_1464_,2.98
_0400_,2.96
_0475_,2.96
_0549_,2.96
_0553_,2.96
_0620_,2.96
_0626_,2.96
_0694_,2.96
_0717_,2.96
_1184_,2.96
_1347_,2.96
_1407_,2.96
_1444_,2.96
_0072_,2.945
_0009_,2.885
_0058_,2.885
_0067_,2.885
_0073_,2.885
_0198_,2.885
_0214_,2.885
_0060_,2.88
_0084_,2.88
_0193_,2.88
_0050_,2.86
_0078_,2.86
_0085_,2.86
_0242_,2.86
_0868_,2.86
_1362_,2.86
net120,2.86
net140,2.86
net153,2.86
net180,2.86
net190,2.86
net191,2.86
net198,2.86
net204,2.86
net210,2.86
net216,2.86
net222,2.86
net238,2.86
net280,2.86
net293,2.86
net294,2.86
_0273_,2.84
_0279_,2.84
_0005_,2.785
_0021_,2.785
_0046_,2.785
_0101_,2.785
_0138_,2.785
_0163_,2.785
_0185_,2.785
_0207_,2.785
_0232_,2.785
_1364_,2.76
_1380_,2.76
net172,2.76
net213,2.76
net243,2.76
net263,2.76
net265,2.76
net268,2.76
net273,2.76
net285,2.76
net305,2.76
net312,2.76
net313,2.76
_0338_,2.74
_0341_,2.74
_0342_,2.74
_0371_,2.74
_1507_,2.74
_0014_,2.715
_0018_,2.715
_0042_,2.715
_0053_,2.715
_0124_,2.715
_0137_,2.715
_0147_,2.715
_0171_,2.715
_0216_,2.715
_0321_,2.715
_0164_,2.705
_0224_,2.705
_0277_,2.64
_0283_,2.64
_0339_,2.64
_0351_,2.64
_0369_,2.64
_0750_,2.64
_0937_,2.64
_1261_,2.64
_1365_,2.64
_0278_,2.62
_0280_,2.62
_0334_,2.62
_0372_,2.62
_0376_,2.62
_0401_,2.62
_0408_,2.62
_0490_,2.62
_0543_,2.62
_0602_,2.62
_0773_,2.62
_0779_,2.62
_0860_,2.62
_1074_,2.62
_1153_,2.62
_1431_,2.62
_1441_,2.62
_1442_,2.62
_1476_,2.62
_1594_,2.62
net93,2.62
net95,2.62
_0083_,2.595
_0094_,2.595
_0108_,2.595
_0154_,2.595
_0319_,2.595
_0008_,2.545
_0013_,2.545
_0017_,2.545
_0051_,2.545
_0068_,2.545
_0070_,2.545
_0079_,2.545
_0098_,2.545
_0102_,2.545
_0135_,2.545
_0144_,2.545
_0152_,2.545
_0158_,2.545
_0180_,2.545
_0316_,2.545
_0688_,2.535
_0456_,2.52
_0531_,2.52
_0533_,2.52
_0849_,2.52
_0869_,2.52
_1025_,2.52
_1032_,2.52
_1049_,2.52
_1183_,2.52
_1453_,2.52
_1499_,2.52
_1519_,2.52
_0484_,2.5
_0535_,2.5
_0556_,2.5
_0619_,2.5
_0949_,2.5
_0960_,2.5
_0964_,2.5
_1159_,2.5
_1179_,2.5
net77,2.5
net83,2.5
_0016_,2.485
_0043_,2.485
_0064_,2.485
_0118_,2.485
_0121_,2.485
_0145_,2.485
_0178_,2.485
_1374_,2.48
_0039_,2.42
_0109_,2.42
_0133_,2.42
_0320_,2.42
_0583_,2.4
_0606_,2.4
_0730_,2.4
_0946_,2.4
_1050_,2.4
_1211_,2.4
_1449_,2.4
net122,2.4
net164,2.4
net179,2.4
net187,2.4
net221,2.4
net300,2.4
net320,2.4
net352,2.4
net356,2.4
_0244_,2.38
_0349_,2.38
_0378_,2.38
_0027_,2.375
_0044_,2.375
_0062_,2.375
_0206_,2.375
_0227_,2.375
_0041_,2.325
_0074_,2.325
_0099_,2.325
_0136_,2.325
_0155_,2.325
_0156_,2.325
_0272_,2.305
_0411_,2.305
_1106_,2.3
_1192_,2.3
_1355_,2.3
net107,2.3
net115,2.3
net118,2.3
net131,2.3
net145,2.3
net147,2.3
net202,2.3
net236,2.3
net284,2.3
_0243_,2.28
_0257_,2.28
_0263_,2.28
_0275_,2.28
_0287_,2.28
_0302_,2.28
_0347_,2.28
_0379_,2.28
_1014_,2.28
net226,2.28
_1223_,2.265
_0003_,2.255
_0022_,2.255
_0031_,2.255
_0095_,2.255
_0127_,2.255
_0202_,2.255
_0251_,2.18
_0254_,2.18
_0256_,2.18
_0260_,2.18
_0262_,2.18
_0264_,2.18
_0274_,2.18
_0286_,2.18
_0292_,2.18
_0297_,2.18
_0344_,2.18
_0352_,2.18
_0353_,2.18
_0357_,2.18
_0359_,2.18
_0382_,2.18
_0385_,2.18
_0386_,2.18
_1017_,2.18
_1322_,2.18
net78,2.18
net237,2.18
_0294_,2.16
_0323_,2.16
_0327_,2.16
_0361_,2.16
_0375_,2.16
_0394_,2.16
_0402_,2.16
_0451_,2.16
_0495_,2.16
_0684_,2.16
_0775_,2.16
_0813_,2.16
_0880_,2.16
_1052_,2.16
_1220_,2.16
_1479_,2.16
_1525_,2.16
net79,2.16
net234,2.16
net283,2.16
_0189_,2.125
_0212_,2.125
_0241_,2.125
_0313_,2.125
_0006_,2.085
_0069_,2.085
_0082_,2.085
_0086_,2.085
_0120_,2.085
_0165_,2.085
_0177_,2.085
_0209_,2.085
_0307_,2.085
_0310_,2.085
_0443_,2.06
_0459_,2.06
_0466_,2.06
_0525_,2.06
_0548_,2.06
_0552_,2.06
_0558_,2.06
_0616_,2.06
_0623_,2.06
_0714_,2.06
_1072_,2.06
_1081_,2.06
_1177_,2.06
_1430_,2.06
_1466_,2.06
_1489_,2.06
_1509_,2.06
_1514_,2.06
_1585_,2.06
_1612_,2.06
_1613_,2.06
_0326_,2.04
_0328_,2.04
_0599_,2.04
_0737_,2.04
_1342_,2.04
_1405_,2.04
net104,2.04
_0146_,2.035
_0188_,2.035
_0011_,2.025
_0024_,2.025
_0034_,2.025
_0047_,2.025
_0048_,2.025
_0061_,2.025
_0066_,2.025
_0088_,2.025
_0142_,2.025
_0166_,2.025
_0183_,2.025
_0217_,2.025
_0220_,2.025
_0231_,2.025
_0235_,2.025
_0239_,2.025
_0308_,2.025
_0312_,2.025
_0322_,2.025
_0948_,1.94
_0967_,1.94
_1236_,1.94
net132,1.94
net142,1.94
net151,1.94
net181,1.94
net214,1.94
net267,1.94
net319,1.94
net338,1.94
net346,1.94
u_viterbi_core.pm_curr_s3\[5\],1.93
_0020_,1.915
_0071_,1.915
_0161_,1.915
_0222_,1.915
_0012_,1.865
_0015_,1.865
_0023_,1.865
_0025_,1.865
_0026_,1.865
_0030_,1.865
_0032_,1.865
_0040_,1.865
_0054_,1.865
_0065_,1.865
_0075_,1.865
_0091_,1.865
_0093_,1.865
_0134_,1.865
_0141_,1.865
_0174_,1.865
_0176_,1.865
_0182_,1.865
_0196_,1.865
_0213_,1.865
_0315_,1.865
_0741_,1.84
_1023_,1.84
_1100_,1.84
_1108_,1.84
_1202_,1.84
_1237_,1.84
_1271_,1.84
_1313_,1.84
_1328_,1.84
_1337_,1.84
net87,1.84
net144,1.84
net146,1.84
net148,1.84
net150,1.84
net155,1.84
net158,1.84
net159,1.84
net166,1.84
net170,1.84
net171,1.84
net173,1.84
net175,1.84
net188,1.84
net189,1.84
net197,1.84
net211,1.84
net215,1.84
net223,1.84
net240,1.84
net261,1.84
net275,1.84
net292,1.84
net298,1.84
net301,1.84
net303,1.84
net309,1.84
net310,1.84
net311,1.84
net326,1.84
net329,1.84
net333,1.84
net334,1.84
net339,1.84
net340,1.84
net344,1.84
net353,1.84
net354,1.84
_0276_,1.82
_0299_,1.82
_0335_,1.82
_1099_,1.82
_0638_,1.72
_0905_,1.72
_0920_,1.72
_1414_,1.72
net102,1.72
_0248_,1.7
_0266_,1.7
_0269_,1.7
_0284_,1.7
_0298_,1.7
_0333_,1.7
_0337_,1.7
_0340_,1.7
_0360_,1.7
_0362_,1.7
_0373_,1.7
_0384_,1.7
_0403_,1.7
_0460_,1.7
_0498_,1.7
_0510_,1.7
_1157_,1.7
_1195_,1.7
_1300_,1.7
_1529_,1.7
net88,1.7
net195,1.7
net279,1.7
_0457_,1.6
_0462_,1.6
_0507_,1.6
_0544_,1.6
_0559_,1.6
_0580_,1.6
_0589_,1.6
_0597_,1.6
_0604_,1.6
_1468_,1.6
_1496_,1.6
_1548_,1.6
_0004_,1.575
_0028_,1.575
_0112_,1.575
_0114_,1.575
_0130_,1.575
_0140_,1.575
_0175_,1.575
_0194_,1.575
_0218_,1.575
_0933_,1.575
_0370_,1.545
_0387_,1.545
_0520_,1.48
_1174_,1.48
_1229_,1.48
_1252_,1.48
net251,1.48
net271,1.48
net307,1.48
net332,1.48
net347,1.48
_0007_,1.405
_0063_,1.405
_0092_,1.405
_0122_,1.405
_0150_,1.405
_0157_,1.405
_0167_,1.405
_0169_,1.405
_0181_,1.405
_0225_,1.405
_0866_,1.38
_1061_,1.38
_1069_,1.38
_1226_,1.38
_1295_,1.38
_1297_,1.38
_1372_,1.38
net98,1.38
_0288_,1.36
_0305_,1.36
_0343_,1.36
_0350_,1.36
_0365_,1.36
_0374_,1.36
_0383_,1.36
_0412_,1.36
_1320_,1.36
_0413_,1.26
_0783_,1.26
_1483_,1.26
_0418_,1.14
_0423_,1.14
_0430_,1.14
_0433_,1.14
_0450_,1.14
_0486_,1.14
_0493_,1.14
_0494_,1.14
_0505_,1.14
_0512_,1.14
_0540_,1.14
_0542_,1.14
_0565_,1.14
_0566_,1.14
_0578_,1.14
_0607_,1.14
_0625_,1.14
_0822_,1.14
_0962_,1.14
_0990_,1.14
_1045_,1.14
_1082_,1.14
_1085_,1.14
_1091_,1.14
_1127_,1.14
_1167_,1.14
_1173_,1.14
_1175_,1.14
_1287_,1.14
_1434_,1.14
_1446_,1.14
_1462_,1.14
_1515_,1.14
_1516_,1.14
_1517_,1.14
_1520_,1.14
_1536_,1.14
_1542_,1.14
_1546_,1.14
_1564_,1.14
_1572_,1.14
_1575_,1.14
_1578_,1.14
_1582_,1.14
_1592_,1.14
_0961_,1.02
_1255_,1.02
_1356_,1.02
_1469_,1.02
net165,1.02
net277,1.02
net296,1.02
_0695_,0.92
_1113_,0.92
_0711_,0.86
_1197_,0.8
_0628_,0.46
_0939_,0.46
_0997_,0.46
_1118_,0.46
_1481_,0.46
net109,0.46
