// Generated by CIRCT unknown git version
module ALUForwarding(	// file.cleaned.mlir:2:3
  input  [4:0] rs_EX,	// file.cleaned.mlir:2:31
               rt_EX,	// file.cleaned.mlir:2:47
               Rw_MEM,	// file.cleaned.mlir:2:63
               Rw_WB,	// file.cleaned.mlir:2:80
  input        RegWrite_MEM,	// file.cleaned.mlir:2:96
               RegWrite_WB,	// file.cleaned.mlir:2:119
               ALUSrcA_EX,	// file.cleaned.mlir:2:141
               ALUSrcB_EX,	// file.cleaned.mlir:2:162
  output [1:0] ALUChooseA,	// file.cleaned.mlir:2:184
               ALUChooseB	// file.cleaned.mlir:2:205
);

  assign ALUChooseA =
    ALUSrcA_EX
      ? 2'h1
      : RegWrite_MEM & Rw_MEM == rs_EX & (|Rw_MEM)
          ? 2'h2
          : {2{RegWrite_WB & Rw_WB == rs_EX & (|Rw_WB)}};	// file.cleaned.mlir:3:14, :4:15, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :22:5
  assign ALUChooseB =
    ALUSrcB_EX
      ? 2'h1
      : RegWrite_MEM & Rw_MEM == rt_EX & (|Rw_MEM)
          ? 2'h2
          : {2{RegWrite_WB & Rw_WB == rt_EX & (|Rw_WB)}};	// file.cleaned.mlir:3:14, :4:15, :7:10, :10:10, :15:10, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:5
endmodule

