<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<title>SPARK LAB</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<link rel="stylesheet" type="text/css" href="css/style.css"/>
</head>
<body>
<div id="container">
<div id="logo1"> <img width="115" height="125" src=images/nitklogo.png style="float:right"></div>
<div id="logo2"><img width="190" height="110" src=images/2.png style="float:left"></div>
  <div id="header"> <a href="http://spark.nitk.ac.in/index.php"><h2> <center><b><font color=#dc143c size=6px>S</font></b>YSTEMS, <b><font color=#dc143c size=6px >P</font></b>ARALLELIZATION & <b><font color=#dc143c size=6px >A</font></b>RCHITECTURE <b><font color=#dc143c size=6px >R</font></b>ESEARCH </font></b> @ </font></b>NIT<b><font color=#dc143c size=6px >K</font></b> <font color=#dc143c size=6px>(SPARK)</font> </center> <br> <center> <font size=3px> DEPARTMENT  OF COMPUTER SCIENCE AND ENGINEERING, NITK </center></font></h2> <br>
</a>
</div>
  <div id="menu"> <a href="index.php"> Home</a> &nbsp; &nbsp;  <a href="services.html">People</a> &nbsp; &nbsp; <a href="alumni.html">Alumni</a> &nbsp; &nbsp;  <a href="research.html">Research</a> &nbsp; &nbsp; <a href="publication.html">Publications</a> &nbsp; &nbsp;  <a href="lab.html">Lab Resources</a> &nbsp; &nbsp; <a href="visitors.html">Visitors</a> &nbsp; &nbsp; <a href="press.html">Gallery</a> &nbsp; &nbsp; <a href="contact.html">Contact Info</a> </div>

  <div id="sidebar">
    <h1>News</h1>
<p align="justify"> Signing off the MoU between IBM India (ISDL) and NITK. IBM India in the News - December 22, 2016 | YourStory</br> <a href=" https://yourstory.com/2016/12/ibm-nitk-collaborative-research-projects/"> https://yourstory.com/2016/12/ibm-nitk-collaborative-research-projects/</a></p>
<p align="justify">  25-Nov-2016. IBM-ISDL MoU to establish NITK-IBM Computer Systems Research Group.</p>
<p align="justify"> 23-Nov-2016. Sreepathi Pai, post-doctoral  researcher from ICES, UT-Austin visited to SPARK Lab. </br> <a href="https://users.ices.utexas.edu/~sreepai/">https://users.ices.utexas.edu/~sreepai/</a>.  </p>
 <p align="justify"> 15-Nov-2016. Basavaraj T is invited to speak on "History of Modern Computing" in the Institute of Engineers - Mangalore Local Centre's Lecture Meeting.  </p>
  <p align="justify"> "HiMesh : A Low Power High Performance Improved Architecture for 3-D On-Chip Networks" paper accepted at Student Research Symposium, HiPC-2016, congrats to Anagh Singh and Anamik Sarvaiya   </p>
  <p align="justify"> "Fast Large Graph Algorithms on GPU" paper accepted at Student Research Symposium, HiPC-2016, Congrats to Ankur Anandapu </p>
  <p align="justify"> "On-Chip Network simulation acceleration using FPGAs" paper accepted at Student Research Symposium, HiPC-2016, Congrats to Khyamling and Prabhu prasad B M </p>
  <p align="justify"> "Cache Analysis and Software Optimizations for Faster On-Chip Network Simulations" paper accepted at ICIIS, IIT Roorkee,Congrats to Khyamling and Prabhu prasad B M <a href="http://www.iciis2016.org/">http://www.iciis2016.org/</a> </p>
  <p align="justify"> Congrats to sandipan, Vivek, Swapnil for getting placed in IBM, Aryaka Networks, Amdocs.  </p>
 <p align="justify"> July, 2016: IBM Systems and Technology Group - Linux Technology Center starts mentoring Sandipan, Vivek and Swapnil for Power on QEMU and GEM5 projects. </p>
  <p align="justify"> July, 2016: Congrats to Ankur, Arun, Dinesh, Ranjith, Jagadish on completing their M.Tech degrees.  </p>
 <p align="justify"> June, 2016: SPARK Website up.  </p>
   <p align="justify"> June, 2016: DST-SERB funding for the FPGA based simulation acceleration project received.  </p>
  <p align="justify">  May, 2016: AMD APU machine procured.  </p>
  
  </div>
<div id="gp">
<table >
<tr>
<td>
<p align="top"><h1>Welcome to the SPARK Lab </h1> </p>
<p align="justify">  A warm and hearty welcome to fellow researchers, students and enthusiasts. Our research is focused on the areas of Network on chips(NoC), High Performance Computing and Computer Architecture.</P>
<p align="justify">  Our Motto: Better Future for Computing!</p>

</td>
<td>

 
<img width="360" height="220" src=images/team.JPG style="float:right"> 
<h6> <p  align="center"> SPARK Team, From (R2L) Vivek, Anil, Sandipan, Swapnil, <br> Basavaraj T, Bheem, Pramod, Prabhu, Khyam </p> </h6> 
</td>
</tr>
</table>
</div>
<div id="cont">

<table cellspacing="10">
<tr>
<td  colspan=2>
    <h1>On Going Projects</h1>
             <p align="justify" > As Moore's law continues to prevail, more cores and components have been crammed onto a single die. The surge in on-chip communication has lead to a structured hardware communication framework - the Network-on-Chip. Our group focusses on various issues in this challenging and exciting area.</p>
</td>
</tr>
<tr cellspacing="10">
<td> <a href="learn.html"><img width="150" height="150"  src="images/learn.jpg" style="float:left"></a></td>
<td>  <p> <b>Machine Learning based Performance and Power prediction of NoCs  </b> </p> 
<p align="justify">
Performance accurate software simulators are generally too slow for interactive use. We are building a machine learning framework that uses existing results of the simulators (Booksim 2.0 and Orion) and predicts the overall performance and power of the NoC.</p>
 </td> </tr>
<tr cellspacing="10">
<td><a href="3D.html"><img width="150" height="150" src=images/3D.jpg style="float:left"></a></td>
<td>  <p> <b>Design of an Efficient 3D-NoC Architecture for Modern Processors </b> </p> 
<p align="justify"> NoCs on 3D ICs technology provides an opportunity to better the on chip communication delay, energy and area parameters compared to the 2D-NoCs. We are extending the existing simulators to support 3D-NoC topologies.</p>
 </td> 
</tr> 
<tr cellspacing="10">
<td><a href="fpga.html"><img width="150" height="150" src=images/FPGA.png style="float:left"></a></td>
<td>  <p> <b>On-Chip Network simulation acceleration using FPGA  </b> </p>
<p align="justify" > Large scale design space exploration of NoCs can be very time-intensive. To address this issue we propose hardware based acceleration using FPGA to speed up the NoC simulation. Fast and accurate simulators provide a vehicle for the rapid exploration of microprocessor designs. FPGAs are made up of thousands of small interconnected lookup tables that can be used to iterate easily in an incremental design debug cycle similar to software development life cycle. </p>
 </td> 
</tr> 
<tr>
<td  colspan=2>
<h1>Research Funding</h1>
<ul>
<li>Project Title: Design of a Modular, FPGA Accelerated, Chip Multiprocessor Architecture Simulator. Source: DST-SERB Young Scientist Fellowship. 2016 - 2018.</li>
</ul> </td>
</tr>
</table>
</div>

  <div id="footer">
<left>Copyright Â© 2016 SPARK LAB. All Rights Reserved </left> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;
 <right>  <a href=http://spark.nitk.ac.in/index.php>SPARK Lab</a> &nbsp; <font color=tomato>|</font> &nbsp;<a href=http://www.cse.nitk.ac.in/> Dept. of CSE</a> &nbsp;<font color=tomato>|</font> &nbsp;<a href=http://www.nitk.ac.in>NITK Surathkal</a> </right> </div>
</body>
</html>
