{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 22:55:23 2010 " "Info: Processing started: Tue Jul 13 22:55:23 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU181.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU181.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Info: Found entity 1: ALU181" {  } { { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "M " "Warning: Pin \"M\" not connected" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 336 -128 40 352 "M" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 ALU181:inst " "Info: Elaborating entity \"ALU181\" for hierarchy \"ALU181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 128 352 472 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU181.v(12) " "Warning (10235): Verilog HDL Always Construct warning at ALU181.v(12): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU181.v(13) " "Warning (10235): Verilog HDL Always Construct warning at ALU181.v(13): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S ALU181.v(14) " "Warning (10235): Verilog HDL Always Construct warning at ALU181.v(14): variable \"S\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F9 ALU181.v(33) " "Warning (10235): Verilog HDL Always Construct warning at ALU181.v(33): variable \"F9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F9 ALU181.v(34) " "Warning (10235): Verilog HDL Always Construct warning at ALU181.v(34): variable \"F9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74373b " "Info: Found entity 1: 74373b" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b 74373b:inst2 " "Info: Elaborating entity \"74373b\" for hierarchy \"74373b:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 128 104 240 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "74373b " "Warning: Processing legacy GDF or BDF entity \"74373b\" with Max+Plus II bus and instance naming rules" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WGDFX_MIXED_DESIGN_FILE_NAMING" "" "Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { } } }  } 0 0 "The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74373b:inst2 " "Info: Elaborated megafunction instantiation \"74373b:inst2\"" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 128 104 240 208 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "CNT4.v 1 1 " "Warning: Using design file CNT4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CNT4 " "Info: Found entity 1: CNT4" {  } { { "CNT4.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/CNT4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT4 CNT4:inst1 " "Info: Elaborating entity \"CNT4\" for hierarchy \"CNT4:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 24 136 280 88 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../program files/quartus/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../program files/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "d:/program files/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter CNT4:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"CNT4:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "CNT4.v" "lpm_counter_component" { Text "D:/编程/verilog HDL/cpu/ALU/CNT4.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "CNT4:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"CNT4:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "CNT4.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/CNT4.v" 64 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_okh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okh " "Info: Found entity 1: cntr_okh" {  } { { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okh CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated " "Info: Elaborating entity \"cntr_okh\" for hierarchy \"CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|74~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|74~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|73~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|73~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|72~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|72~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|71~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|71~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|70~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|70~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|69~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|69~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|68~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|68~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|67~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|67~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|74~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|74~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|73~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|73~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|72~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|72~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|71~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|71~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|70~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|70~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|69~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|69~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|68~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|68~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|67~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|67~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|74 " "Warning: Converting TRI node \"74373b:inst2\|74\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|73 " "Warning: Converting TRI node \"74373b:inst2\|73\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|72 " "Warning: Converting TRI node \"74373b:inst2\|72\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|71 " "Warning: Converting TRI node \"74373b:inst2\|71\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|70 " "Warning: Converting TRI node \"74373b:inst2\|70\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|69 " "Warning: Converting TRI node \"74373b:inst2\|69\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|68 " "Warning: Converting TRI node \"74373b:inst2\|68\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|67 " "Warning: Converting TRI node \"74373b:inst2\|67\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|74 " "Warning: Converting TRI node \"74373b:inst3\|74\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|73 " "Warning: Converting TRI node \"74373b:inst3\|73\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|72 " "Warning: Converting TRI node \"74373b:inst3\|72\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|71 " "Warning: Converting TRI node \"74373b:inst3\|71\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|70 " "Warning: Converting TRI node \"74373b:inst3\|70\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|69 " "Warning: Converting TRI node \"74373b:inst3\|69\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|68 " "Warning: Converting TRI node \"74373b:inst3\|68\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|67 " "Warning: Converting TRI node \"74373b:inst3\|67\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M " "Warning (15610): No output dependent on input pin \"M\"" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 336 -128 40 352 "M" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Info: Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Info: Implemented 125 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Allocated 179 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 22:55:26 2010 " "Info: Processing ended: Tue Jul 13 22:55:26 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 22:55:28 2010 " "Info: Processing started: Tue Jul 13 22:55:28 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EP2C35F484C8 " "Info: Selected device EP2C35F484C8 for design \"ALU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "172 Top " "Info: Previous placement does not exist for 172 of 172 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Info: Device EP2C15AF484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Info: Device EP2C15AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C8 " "Info: Device EP2C20F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Info: Device EP2C20F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Info: Device EP2C20AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484I8 " "Info: Device EP2C35F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C8 " "Info: Device EP2C50F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Info: Device EP2C50F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "Warning: No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CO " "Info: Pin CO not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { CO } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 360 568 744 376 "CO" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CO } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CO } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { A[7] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 112 568 744 128 "A\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { A[6] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 112 568 744 128 "A\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { A[5] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 112 568 744 128 "A\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { A[4] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 112 568 744 128 "A\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { A[3] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 112 568 744 128 "A\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { A[2] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 112 568 744 128 "A\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { A[1] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 112 568 744 128 "A\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { A[0] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 112 568 744 128 "A\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { B[7] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 280 576 752 296 "B\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { B[6] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 280 576 752 296 "B\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { B[5] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 280 576 752 296 "B\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { B[4] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 280 576 752 296 "B\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { B[3] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 280 576 752 296 "B\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { B[2] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 280 576 752 296 "B\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { B[1] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 280 576 752 296 "B\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { B[0] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 280 576 752 296 "B\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[7\] " "Info: Pin F\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { F[7] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 152 568 744 168 "F\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[6\] " "Info: Pin F\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { F[6] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 152 568 744 168 "F\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[5\] " "Info: Pin F\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { F[5] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 152 568 744 168 "F\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[4\] " "Info: Pin F\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { F[4] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 152 568 744 168 "F\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[3\] " "Info: Pin F\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { F[3] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 152 568 744 168 "F\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[2\] " "Info: Pin F\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { F[2] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 152 568 744 168 "F\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[1\] " "Info: Pin F\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { F[1] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 152 568 744 168 "F\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[0\] " "Info: Pin F\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { F[0] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 152 568 744 168 "F\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Info: Pin S\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { S[3] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 56 568 744 72 "S\[3..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Info: Pin S\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { S[2] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 56 568 744 72 "S\[3..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { S[1] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 56 568 744 72 "S\[3..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { S[0] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 56 568 744 72 "S\[3..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M " "Info: Pin M not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { M } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 336 -128 40 352 "M" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Info: Pin IN\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IN[7] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 264 -128 40 280 "IN\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0_B1 " "Info: Pin A0_B1 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { A0_B1 } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 320 -128 40 336 "A0_B1" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Info: Pin IN\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IN[6] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 264 -128 40 280 "IN\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Info: Pin IN\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IN[5] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 264 -128 40 280 "IN\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Info: Pin IN\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IN[4] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 264 -128 40 280 "IN\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Info: Pin IN\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IN[3] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 264 -128 40 280 "IN\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Info: Pin IN\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IN[2] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 264 -128 40 280 "IN\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Info: Pin IN\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IN[1] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 264 -128 40 280 "IN\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Info: Pin IN\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IN[0] } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 264 -128 40 280 "IN\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sclk " "Info: Pin Sclk not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Sclk } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CN " "Info: Pin CN not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { CN } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 352 -128 40 368 "CN" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T4 " "Info: Pin T4 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { T4 } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 368 -128 40 384 "T4" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "A0_B1 (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node A0_B1 (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { A0_B1 } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 320 -128 40 336 "A0_B1" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sclk (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node Sclk (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Sclk } } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.30 11 29 0 " "Info: Number of I/O pins in group: 40 (unused VREF, 3.30 VCCIO, 11 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 44 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 37 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 39 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 36 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 39 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.534 ns register register " "Info: Estimated most critical path is register to register delay of 5.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LAB_X42_Y32 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X42_Y32; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.624 ns) 1.187 ns ALU181:inst\|Add0~5342 2 COMB LAB_X41_Y32 1 " "Info: 2: + IC(0.563 ns) + CELL(0.624 ns) = 1.187 ns; Loc. = LAB_X41_Y32; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5342'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { inst4 ALU181:inst|Add0~5342 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 2.305 ns ALU181:inst\|Add0~5343 3 COMB LAB_X42_Y32 2 " "Info: 3: + IC(0.912 ns) + CELL(0.206 ns) = 2.305 ns; Loc. = LAB_X42_Y32; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5343'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { ALU181:inst|Add0~5342 ALU181:inst|Add0~5343 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 3.507 ns ALU181:inst\|Add0~5347 4 COMB LAB_X42_Y32 2 " "Info: 4: + IC(0.606 ns) + CELL(0.596 ns) = 3.507 ns; Loc. = LAB_X42_Y32; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5347'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { ALU181:inst|Add0~5343 ALU181:inst|Add0~5347 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.593 ns ALU181:inst\|Add0~5349 5 COMB LAB_X42_Y32 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.593 ns; Loc. = LAB_X42_Y32; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5349'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.679 ns ALU181:inst\|Add0~5351 6 COMB LAB_X42_Y32 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.679 ns; Loc. = LAB_X42_Y32; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.765 ns ALU181:inst\|Add0~5353 7 COMB LAB_X42_Y32 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.765 ns; Loc. = LAB_X42_Y32; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5353'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.851 ns ALU181:inst\|Add0~5355 8 COMB LAB_X42_Y32 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.851 ns; Loc. = LAB_X42_Y32; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5355'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.937 ns ALU181:inst\|Add0~5357 9 COMB LAB_X42_Y32 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.937 ns; Loc. = LAB_X42_Y32; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5357'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.023 ns ALU181:inst\|Add0~5359 10 COMB LAB_X42_Y32 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.023 ns; Loc. = LAB_X42_Y32; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5359'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.109 ns ALU181:inst\|Add0~5361 11 COMB LAB_X42_Y32 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.109 ns; Loc. = LAB_X42_Y32; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5361'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.615 ns ALU181:inst\|Add0~5364 12 COMB LAB_X42_Y32 1 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 4.615 ns; Loc. = LAB_X42_Y32; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5364'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.650 ns) 5.426 ns ALU181:inst\|Mux0~206 13 COMB LAB_X42_Y32 1 " "Info: 13: + IC(0.161 ns) + CELL(0.650 ns) = 5.426 ns; Loc. = LAB_X42_Y32; Fanout = 1; COMB Node = 'ALU181:inst\|Mux0~206'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.534 ns inst4 14 REG LAB_X42_Y32 15 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.534 ns; Loc. = LAB_X42_Y32; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.292 ns ( 59.49 % ) " "Info: Total cell delay = 3.292 ns ( 59.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.242 ns ( 40.51 % ) " "Info: Total interconnect delay = 2.242 ns ( 40.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { inst4 ALU181:inst|Add0~5342 ALU181:inst|Add0~5343 ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y24 X43_Y36 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "29 " "Warning: Found 29 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CO 0 " "Info: Pin \"CO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[7\] 0 " "Info: Pin \"A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[6\] 0 " "Info: Pin \"A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[5\] 0 " "Info: Pin \"A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[4\] 0 " "Info: Pin \"A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[3\] 0 " "Info: Pin \"A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[2\] 0 " "Info: Pin \"A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[1\] 0 " "Info: Pin \"A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[0\] 0 " "Info: Pin \"A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[7\] 0 " "Info: Pin \"B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[6\] 0 " "Info: Pin \"B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[5\] 0 " "Info: Pin \"B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[4\] 0 " "Info: Pin \"B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[3\] 0 " "Info: Pin \"B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[2\] 0 " "Info: Pin \"B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[1\] 0 " "Info: Pin \"B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[0\] 0 " "Info: Pin \"B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[7\] 0 " "Info: Pin \"F\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[6\] 0 " "Info: Pin \"F\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[5\] 0 " "Info: Pin \"F\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[4\] 0 " "Info: Pin \"F\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[3\] 0 " "Info: Pin \"F\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[2\] 0 " "Info: Pin \"F\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[1\] 0 " "Info: Pin \"F\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[0\] 0 " "Info: Pin \"F\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Info: Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Info: Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Info: Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Info: Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/编程/verilog HDL/cpu/ALU/ALU.fit.smsg " "Info: Generated suppressed messages file D:/编程/verilog HDL/cpu/ALU/ALU.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Allocated 233 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 22:55:35 2010 " "Info: Processing ended: Tue Jul 13 22:55:35 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 22:55:37 2010 " "Info: Processing started: Tue Jul 13 22:55:37 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Allocated 225 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 22:55:46 2010 " "Info: Processing ended: Tue Jul 13 22:55:46 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 22:55:47 2010 " "Info: Processing started: Tue Jul 13 22:55:47 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|19 " "Warning: Node \"74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|19 " "Warning: Node \"74373b:inst3\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|18 " "Warning: Node \"74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|18 " "Warning: Node \"74373b:inst3\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|17 " "Warning: Node \"74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|17 " "Warning: Node \"74373b:inst3\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|16 " "Warning: Node \"74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|16 " "Warning: Node \"74373b:inst3\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|15 " "Warning: Node \"74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|15 " "Warning: Node \"74373b:inst3\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|14 " "Warning: Node \"74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|14 " "Warning: Node \"74373b:inst3\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|13 " "Warning: Node \"74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|13 " "Warning: Node \"74373b:inst3\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|12 " "Warning: Node \"74373b:inst3\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|12 " "Warning: Node \"74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Sclk " "Info: Assuming node \"Sclk\" is an undefined clock" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CN " "Info: Assuming node \"CN\" is an undefined clock" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 352 -128 40 368 "CN" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "T4 " "Info: Assuming node \"T4\" is an undefined clock" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 368 -128 40 384 "T4" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "T4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A0_B1 " "Info: Assuming node \"A0_B1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 320 -128 40 336 "A0_B1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 344 168 232 392 "inst6" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Sclk register register CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\] CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[3\] 340.02 MHz Internal " "Info: Clock \"Sclk\" Internal fmax is restricted to 340.02 MHz between source register \"CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\]\" and destination register \"CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.047 ns + Longest register register " "Info: + Longest register to register delay is 2.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\] 1 REG LCFF_X40_Y32_N11 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y32_N11; Fanout = 52; REG Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.621 ns) 1.157 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X40_Y32_N10 2 " "Info: 2: + IC(0.536 ns) + CELL(0.621 ns) = 1.157 ns; Loc. = LCCOMB_X40_Y32_N10; Fanout = 2; COMB Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.243 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X40_Y32_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.243 ns; Loc. = LCCOMB_X40_Y32_N12; Fanout = 2; COMB Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita0~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.433 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X40_Y32_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.433 ns; Loc. = LCCOMB_X40_Y32_N14; Fanout = 1; COMB Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita1~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.939 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita3 5 COMB LCCOMB_X40_Y32_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 1.939 ns; Loc. = LCCOMB_X40_Y32_N16; Fanout = 1; COMB Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita3'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita2~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.047 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[3\] 6 REG LCFF_X40_Y32_N17 43 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 2.047 ns; Loc. = LCFF_X40_Y32_N17; Fanout = 43; REG Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita3 CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 73.82 % ) " "Info: Total cell delay = 1.511 ns ( 73.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.536 ns ( 26.18 % ) " "Info: Total interconnect delay = 0.536 ns ( 26.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita0~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita1~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita2~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita3 CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.047 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita0~COUT {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita1~COUT {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita2~COUT {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita3 {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] {} } { 0.000ns 0.536ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sclk destination 3.179 ns + Shortest register " "Info: + Shortest clock path from clock \"Sclk\" to destination register is 3.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Sclk 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Sclk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.322 ns Sclk~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.322 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Sclk~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { Sclk Sclk~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.666 ns) 3.179 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[3\] 3 REG LCFF_X40_Y32_N17 43 " "Info: 3: + IC(1.191 ns) + CELL(0.666 ns) = 3.179 ns; Loc. = LCFF_X40_Y32_N17; Fanout = 43; REG Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.24 % ) " "Info: Total cell delay = 1.756 ns ( 55.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 44.76 % ) " "Info: Total interconnect delay = 1.423 ns ( 44.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sclk source 3.179 ns - Longest register " "Info: - Longest clock path from clock \"Sclk\" to source register is 3.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Sclk 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Sclk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.322 ns Sclk~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.322 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Sclk~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { Sclk Sclk~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.666 ns) 3.179 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\] 3 REG LCFF_X40_Y32_N11 52 " "Info: 3: + IC(1.191 ns) + CELL(0.666 ns) = 3.179 ns; Loc. = LCFF_X40_Y32_N11; Fanout = 52; REG Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.24 % ) " "Info: Total cell delay = 1.756 ns ( 55.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 44.76 % ) " "Info: Total interconnect delay = 1.423 ns ( 44.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita0~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita1~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita2~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita3 CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.047 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita0~COUT {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita1~COUT {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita2~COUT {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita3 {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] {} } { 0.000ns 0.536ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] {} } {  } {  } "" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CN register inst4 register inst4 189.43 MHz 5.279 ns Internal " "Info: Clock \"CN\" has Internal fmax of 189.43 MHz between source register \"inst4\" and destination register \"inst4\" (period= 5.279 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.015 ns + Longest register register " "Info: + Longest register to register delay is 5.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LCFF_X42_Y32_N9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.202 ns) 1.335 ns ALU181:inst\|Add0~5334 2 COMB LCCOMB_X41_Y32_N28 1 " "Info: 2: + IC(1.133 ns) + CELL(0.202 ns) = 1.335 ns; Loc. = LCCOMB_X41_Y32_N28; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5334'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { inst4 ALU181:inst|Add0~5334 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 1.900 ns ALU181:inst\|Add0~5336 3 COMB LCCOMB_X41_Y32_N30 2 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.900 ns; Loc. = LCCOMB_X41_Y32_N30; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5336'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU181:inst|Add0~5334 ALU181:inst|Add0~5336 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.621 ns) 3.128 ns ALU181:inst\|Add0~5347 4 COMB LCCOMB_X42_Y32_N12 2 " "Info: 4: + IC(0.607 ns) + CELL(0.621 ns) = 3.128 ns; Loc. = LCCOMB_X42_Y32_N12; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5347'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { ALU181:inst|Add0~5336 ALU181:inst|Add0~5347 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.318 ns ALU181:inst\|Add0~5349 5 COMB LCCOMB_X42_Y32_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 3.318 ns; Loc. = LCCOMB_X42_Y32_N14; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5349'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.404 ns ALU181:inst\|Add0~5351 6 COMB LCCOMB_X42_Y32_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.404 ns; Loc. = LCCOMB_X42_Y32_N16; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.490 ns ALU181:inst\|Add0~5353 7 COMB LCCOMB_X42_Y32_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.490 ns; Loc. = LCCOMB_X42_Y32_N18; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5353'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.576 ns ALU181:inst\|Add0~5355 8 COMB LCCOMB_X42_Y32_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.576 ns; Loc. = LCCOMB_X42_Y32_N20; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5355'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.662 ns ALU181:inst\|Add0~5357 9 COMB LCCOMB_X42_Y32_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.662 ns; Loc. = LCCOMB_X42_Y32_N22; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5357'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.748 ns ALU181:inst\|Add0~5359 10 COMB LCCOMB_X42_Y32_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.748 ns; Loc. = LCCOMB_X42_Y32_N24; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5359'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.834 ns ALU181:inst\|Add0~5361 11 COMB LCCOMB_X42_Y32_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.834 ns; Loc. = LCCOMB_X42_Y32_N26; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5361'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.340 ns ALU181:inst\|Add0~5364 12 COMB LCCOMB_X42_Y32_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 4.340 ns; Loc. = LCCOMB_X42_Y32_N28; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5364'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.907 ns ALU181:inst\|Mux0~206 13 COMB LCCOMB_X42_Y32_N8 1 " "Info: 13: + IC(0.361 ns) + CELL(0.206 ns) = 4.907 ns; Loc. = LCCOMB_X42_Y32_N8; Fanout = 1; COMB Node = 'ALU181:inst\|Mux0~206'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.015 ns inst4 14 REG LCFF_X42_Y32_N9 15 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.015 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.555 ns ( 50.95 % ) " "Info: Total cell delay = 2.555 ns ( 50.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.460 ns ( 49.05 % ) " "Info: Total interconnect delay = 2.460 ns ( 49.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { inst4 ALU181:inst|Add0~5334 ALU181:inst|Add0~5336 ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { inst4 {} ALU181:inst|Add0~5334 {} ALU181:inst|Add0~5336 {} ALU181:inst|Add0~5347 {} ALU181:inst|Add0~5349 {} ALU181:inst|Add0~5351 {} ALU181:inst|Add0~5353 {} ALU181:inst|Add0~5355 {} ALU181:inst|Add0~5357 {} ALU181:inst|Add0~5359 {} ALU181:inst|Add0~5361 {} ALU181:inst|Add0~5364 {} ALU181:inst|Mux0~206 {} inst4 {} } { 0.000ns 1.133ns 0.359ns 0.607ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.361ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CN destination 4.200 ns + Shortest register " "Info: + Shortest clock path from clock \"CN\" to destination register is 4.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CN 1 CLK PIN_A16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A16; Fanout = 1; CLK Node = 'CN'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 352 -128 40 368 "CN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.206 ns) 2.490 ns inst6 2 COMB LCCOMB_X42_Y35_N20 1 " "Info: 2: + IC(1.350 ns) + CELL(0.206 ns) = 2.490 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CN inst6 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 344 168 232 392 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.666 ns) 4.200 ns inst4 3 REG LCFF_X42_Y32_N9 15 " "Info: 3: + IC(1.044 ns) + CELL(0.666 ns) = 4.200 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { inst6 inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 43.00 % ) " "Info: Total cell delay = 1.806 ns ( 43.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.394 ns ( 57.00 % ) " "Info: Total interconnect delay = 2.394 ns ( 57.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CN inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { CN {} CN~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.350ns 1.044ns } { 0.000ns 0.934ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CN source 4.200 ns - Longest register " "Info: - Longest clock path from clock \"CN\" to source register is 4.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CN 1 CLK PIN_A16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A16; Fanout = 1; CLK Node = 'CN'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 352 -128 40 368 "CN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.206 ns) 2.490 ns inst6 2 COMB LCCOMB_X42_Y35_N20 1 " "Info: 2: + IC(1.350 ns) + CELL(0.206 ns) = 2.490 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CN inst6 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 344 168 232 392 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.666 ns) 4.200 ns inst4 3 REG LCFF_X42_Y32_N9 15 " "Info: 3: + IC(1.044 ns) + CELL(0.666 ns) = 4.200 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { inst6 inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 43.00 % ) " "Info: Total cell delay = 1.806 ns ( 43.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.394 ns ( 57.00 % ) " "Info: Total interconnect delay = 2.394 ns ( 57.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CN inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { CN {} CN~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.350ns 1.044ns } { 0.000ns 0.934ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CN inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { CN {} CN~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.350ns 1.044ns } { 0.000ns 0.934ns 0.206ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CN inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { CN {} CN~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.350ns 1.044ns } { 0.000ns 0.934ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { inst4 ALU181:inst|Add0~5334 ALU181:inst|Add0~5336 ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { inst4 {} ALU181:inst|Add0~5334 {} ALU181:inst|Add0~5336 {} ALU181:inst|Add0~5347 {} ALU181:inst|Add0~5349 {} ALU181:inst|Add0~5351 {} ALU181:inst|Add0~5353 {} ALU181:inst|Add0~5355 {} ALU181:inst|Add0~5357 {} ALU181:inst|Add0~5359 {} ALU181:inst|Add0~5361 {} ALU181:inst|Add0~5364 {} ALU181:inst|Mux0~206 {} inst4 {} } { 0.000ns 1.133ns 0.359ns 0.607ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.361ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CN inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { CN {} CN~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.350ns 1.044ns } { 0.000ns 0.934ns 0.206ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CN inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { CN {} CN~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.350ns 1.044ns } { 0.000ns 0.934ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "T4 register inst4 register inst4 189.43 MHz 5.279 ns Internal " "Info: Clock \"T4\" has Internal fmax of 189.43 MHz between source register \"inst4\" and destination register \"inst4\" (period= 5.279 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.015 ns + Longest register register " "Info: + Longest register to register delay is 5.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LCFF_X42_Y32_N9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.202 ns) 1.335 ns ALU181:inst\|Add0~5334 2 COMB LCCOMB_X41_Y32_N28 1 " "Info: 2: + IC(1.133 ns) + CELL(0.202 ns) = 1.335 ns; Loc. = LCCOMB_X41_Y32_N28; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5334'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { inst4 ALU181:inst|Add0~5334 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 1.900 ns ALU181:inst\|Add0~5336 3 COMB LCCOMB_X41_Y32_N30 2 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.900 ns; Loc. = LCCOMB_X41_Y32_N30; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5336'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU181:inst|Add0~5334 ALU181:inst|Add0~5336 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.621 ns) 3.128 ns ALU181:inst\|Add0~5347 4 COMB LCCOMB_X42_Y32_N12 2 " "Info: 4: + IC(0.607 ns) + CELL(0.621 ns) = 3.128 ns; Loc. = LCCOMB_X42_Y32_N12; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5347'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { ALU181:inst|Add0~5336 ALU181:inst|Add0~5347 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.318 ns ALU181:inst\|Add0~5349 5 COMB LCCOMB_X42_Y32_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 3.318 ns; Loc. = LCCOMB_X42_Y32_N14; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5349'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.404 ns ALU181:inst\|Add0~5351 6 COMB LCCOMB_X42_Y32_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.404 ns; Loc. = LCCOMB_X42_Y32_N16; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.490 ns ALU181:inst\|Add0~5353 7 COMB LCCOMB_X42_Y32_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.490 ns; Loc. = LCCOMB_X42_Y32_N18; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5353'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.576 ns ALU181:inst\|Add0~5355 8 COMB LCCOMB_X42_Y32_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.576 ns; Loc. = LCCOMB_X42_Y32_N20; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5355'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.662 ns ALU181:inst\|Add0~5357 9 COMB LCCOMB_X42_Y32_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.662 ns; Loc. = LCCOMB_X42_Y32_N22; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5357'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.748 ns ALU181:inst\|Add0~5359 10 COMB LCCOMB_X42_Y32_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.748 ns; Loc. = LCCOMB_X42_Y32_N24; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5359'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.834 ns ALU181:inst\|Add0~5361 11 COMB LCCOMB_X42_Y32_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.834 ns; Loc. = LCCOMB_X42_Y32_N26; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5361'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.340 ns ALU181:inst\|Add0~5364 12 COMB LCCOMB_X42_Y32_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 4.340 ns; Loc. = LCCOMB_X42_Y32_N28; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5364'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.907 ns ALU181:inst\|Mux0~206 13 COMB LCCOMB_X42_Y32_N8 1 " "Info: 13: + IC(0.361 ns) + CELL(0.206 ns) = 4.907 ns; Loc. = LCCOMB_X42_Y32_N8; Fanout = 1; COMB Node = 'ALU181:inst\|Mux0~206'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.015 ns inst4 14 REG LCFF_X42_Y32_N9 15 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.015 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.555 ns ( 50.95 % ) " "Info: Total cell delay = 2.555 ns ( 50.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.460 ns ( 49.05 % ) " "Info: Total interconnect delay = 2.460 ns ( 49.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { inst4 ALU181:inst|Add0~5334 ALU181:inst|Add0~5336 ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { inst4 {} ALU181:inst|Add0~5334 {} ALU181:inst|Add0~5336 {} ALU181:inst|Add0~5347 {} ALU181:inst|Add0~5349 {} ALU181:inst|Add0~5351 {} ALU181:inst|Add0~5353 {} ALU181:inst|Add0~5355 {} ALU181:inst|Add0~5357 {} ALU181:inst|Add0~5359 {} ALU181:inst|Add0~5361 {} ALU181:inst|Add0~5364 {} ALU181:inst|Mux0~206 {} inst4 {} } { 0.000ns 1.133ns 0.359ns 0.607ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.361ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 4.365 ns + Shortest register " "Info: + Shortest clock path from clock \"T4\" to destination register is 4.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns T4 1 CLK PIN_B15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_B15; Fanout = 1; CLK Node = 'T4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 368 -128 40 384 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.366 ns) 2.655 ns inst6 2 COMB LCCOMB_X42_Y35_N20 1 " "Info: 2: + IC(1.365 ns) + CELL(0.366 ns) = 2.655 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { T4 inst6 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 344 168 232 392 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.666 ns) 4.365 ns inst4 3 REG LCFF_X42_Y32_N9 15 " "Info: 3: + IC(1.044 ns) + CELL(0.666 ns) = 4.365 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { inst6 inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.956 ns ( 44.81 % ) " "Info: Total cell delay = 1.956 ns ( 44.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.409 ns ( 55.19 % ) " "Info: Total interconnect delay = 2.409 ns ( 55.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { T4 inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { T4 {} T4~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.365ns 1.044ns } { 0.000ns 0.924ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 source 4.365 ns - Longest register " "Info: - Longest clock path from clock \"T4\" to source register is 4.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns T4 1 CLK PIN_B15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_B15; Fanout = 1; CLK Node = 'T4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 368 -128 40 384 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.366 ns) 2.655 ns inst6 2 COMB LCCOMB_X42_Y35_N20 1 " "Info: 2: + IC(1.365 ns) + CELL(0.366 ns) = 2.655 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { T4 inst6 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 344 168 232 392 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.666 ns) 4.365 ns inst4 3 REG LCFF_X42_Y32_N9 15 " "Info: 3: + IC(1.044 ns) + CELL(0.666 ns) = 4.365 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { inst6 inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.956 ns ( 44.81 % ) " "Info: Total cell delay = 1.956 ns ( 44.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.409 ns ( 55.19 % ) " "Info: Total interconnect delay = 2.409 ns ( 55.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { T4 inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { T4 {} T4~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.365ns 1.044ns } { 0.000ns 0.924ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { T4 inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { T4 {} T4~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.365ns 1.044ns } { 0.000ns 0.924ns 0.366ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { T4 inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { T4 {} T4~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.365ns 1.044ns } { 0.000ns 0.924ns 0.366ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { inst4 ALU181:inst|Add0~5334 ALU181:inst|Add0~5336 ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { inst4 {} ALU181:inst|Add0~5334 {} ALU181:inst|Add0~5336 {} ALU181:inst|Add0~5347 {} ALU181:inst|Add0~5349 {} ALU181:inst|Add0~5351 {} ALU181:inst|Add0~5353 {} ALU181:inst|Add0~5355 {} ALU181:inst|Add0~5357 {} ALU181:inst|Add0~5359 {} ALU181:inst|Add0~5361 {} ALU181:inst|Add0~5364 {} ALU181:inst|Mux0~206 {} inst4 {} } { 0.000ns 1.133ns 0.359ns 0.607ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.361ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { T4 inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { T4 {} T4~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.365ns 1.044ns } { 0.000ns 0.924ns 0.366ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { T4 inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { T4 {} T4~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.365ns 1.044ns } { 0.000ns 0.924ns 0.366ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "74373b:inst3\|16 IN\[4\] A0_B1 6.914 ns register " "Info: tsu for register \"74373b:inst3\|16\" (data pin = \"IN\[4\]\", clock pin = \"A0_B1\") is 6.914 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.175 ns + Longest pin register " "Info: + Longest pin to register delay is 9.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns IN\[4\] 1 PIN PIN_Y13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_Y13; Fanout = 2; PIN Node = 'IN\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 264 -128 40 280 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.610 ns) + CELL(0.651 ns) 9.175 ns 74373b:inst3\|16 2 REG LCCOMB_X43_Y31_N24 6 " "Info: 2: + IC(7.610 ns) + CELL(0.651 ns) = 9.175 ns; Loc. = LCCOMB_X43_Y31_N24; Fanout = 6; REG Node = '74373b:inst3\|16'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.261 ns" { IN[4] 74373b:inst3|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.565 ns ( 17.06 % ) " "Info: Total cell delay = 1.565 ns ( 17.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.610 ns ( 82.94 % ) " "Info: Total interconnect delay = 7.610 ns ( 82.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.175 ns" { IN[4] 74373b:inst3|16 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.175 ns" { IN[4] {} IN[4]~combout {} 74373b:inst3|16 {} } { 0.000ns 0.000ns 7.610ns } { 0.000ns 0.914ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.983 ns + " "Info: + Micro setup delay of destination is 0.983 ns" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0_B1 destination 3.244 ns - Shortest register " "Info: - Shortest clock path from clock \"A0_B1\" to destination register is 3.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns A0_B1 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'A0_B1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 320 -128 40 336 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns A0_B1~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'A0_B1~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { A0_B1 A0_B1~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 320 -128 40 336 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.206 ns) 3.244 ns 74373b:inst3\|16 3 REG LCCOMB_X43_Y31_N24 6 " "Info: 3: + IC(1.709 ns) + CELL(0.206 ns) = 3.244 ns; Loc. = LCCOMB_X43_Y31_N24; Fanout = 6; REG Node = '74373b:inst3\|16'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { A0_B1~clkctrl 74373b:inst3|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.296 ns ( 39.95 % ) " "Info: Total cell delay = 1.296 ns ( 39.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.948 ns ( 60.05 % ) " "Info: Total interconnect delay = 1.948 ns ( 60.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { A0_B1 A0_B1~clkctrl 74373b:inst3|16 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { A0_B1 {} A0_B1~combout {} A0_B1~clkctrl {} 74373b:inst3|16 {} } { 0.000ns 0.000ns 0.239ns 1.709ns } { 0.000ns 1.090ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.175 ns" { IN[4] 74373b:inst3|16 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.175 ns" { IN[4] {} IN[4]~combout {} 74373b:inst3|16 {} } { 0.000ns 0.000ns 7.610ns } { 0.000ns 0.914ns 0.651ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { A0_B1 A0_B1~clkctrl 74373b:inst3|16 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { A0_B1 {} A0_B1~combout {} A0_B1~clkctrl {} 74373b:inst3|16 {} } { 0.000ns 0.000ns 0.239ns 1.709ns } { 0.000ns 1.090ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Sclk F\[3\] CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\] 17.974 ns register " "Info: tco from clock \"Sclk\" to destination pin \"F\[3\]\" through register \"CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\]\" is 17.974 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sclk source 3.179 ns + Longest register " "Info: + Longest clock path from clock \"Sclk\" to source register is 3.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Sclk 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Sclk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.322 ns Sclk~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.322 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Sclk~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { Sclk Sclk~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.666 ns) 3.179 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\] 3 REG LCFF_X40_Y32_N11 52 " "Info: 3: + IC(1.191 ns) + CELL(0.666 ns) = 3.179 ns; Loc. = LCFF_X40_Y32_N11; Fanout = 52; REG Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.24 % ) " "Info: Total cell delay = 1.756 ns ( 55.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 44.76 % ) " "Info: Total interconnect delay = 1.423 ns ( 44.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.491 ns + Longest register pin " "Info: + Longest register to pin delay is 14.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\] 1 REG LCFF_X40_Y32_N11 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y32_N11; Fanout = 52; REG Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.589 ns) 2.186 ns ALU181:inst\|Add0~5315 2 COMB LCCOMB_X41_Y31_N30 7 " "Info: 2: + IC(1.597 ns) + CELL(0.589 ns) = 2.186 ns; Loc. = LCCOMB_X41_Y31_N30; Fanout = 7; COMB Node = 'ALU181:inst\|Add0~5315'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ALU181:inst|Add0~5315 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.206 ns) 3.946 ns ALU181:inst\|Add0~5325 3 COMB LCCOMB_X43_Y32_N16 1 " "Info: 3: + IC(1.554 ns) + CELL(0.206 ns) = 3.946 ns; Loc. = LCCOMB_X43_Y32_N16; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5325'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { ALU181:inst|Add0~5315 ALU181:inst|Add0~5325 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.366 ns) 5.317 ns ALU181:inst\|Add0~5326 4 COMB LCCOMB_X42_Y31_N2 2 " "Info: 4: + IC(1.005 ns) + CELL(0.366 ns) = 5.317 ns; Loc. = LCCOMB_X42_Y31_N2; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5326'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { ALU181:inst|Add0~5325 ALU181:inst|Add0~5326 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.624 ns) 7.000 ns ALU181:inst\|Add0~5352 5 COMB LCCOMB_X42_Y32_N18 1 " "Info: 5: + IC(1.059 ns) + CELL(0.624 ns) = 7.000 ns; Loc. = LCCOMB_X42_Y32_N18; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5352'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { ALU181:inst|Add0~5326 ALU181:inst|Add0~5352 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.624 ns) 8.728 ns ALU181:inst\|Mux5~230 6 COMB LCCOMB_X41_Y31_N16 1 " "Info: 6: + IC(1.104 ns) + CELL(0.624 ns) = 8.728 ns; Loc. = LCCOMB_X41_Y31_N16; Fanout = 1; COMB Node = 'ALU181:inst\|Mux5~230'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { ALU181:inst|Add0~5352 ALU181:inst|Mux5~230 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.707 ns) + CELL(3.056 ns) 14.491 ns F\[3\] 7 PIN PIN_D21 0 " "Info: 7: + IC(2.707 ns) + CELL(3.056 ns) = 14.491 ns; Loc. = PIN_D21; Fanout = 0; PIN Node = 'F\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.763 ns" { ALU181:inst|Mux5~230 F[3] } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 152 568 744 168 "F\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.465 ns ( 37.71 % ) " "Info: Total cell delay = 5.465 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.026 ns ( 62.29 % ) " "Info: Total interconnect delay = 9.026 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.491 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ALU181:inst|Add0~5315 ALU181:inst|Add0~5325 ALU181:inst|Add0~5326 ALU181:inst|Add0~5352 ALU181:inst|Mux5~230 F[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "14.491 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} ALU181:inst|Add0~5315 {} ALU181:inst|Add0~5325 {} ALU181:inst|Add0~5326 {} ALU181:inst|Add0~5352 {} ALU181:inst|Mux5~230 {} F[3] {} } { 0.000ns 1.597ns 1.554ns 1.005ns 1.059ns 1.104ns 2.707ns } { 0.000ns 0.589ns 0.206ns 0.366ns 0.624ns 0.624ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.491 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ALU181:inst|Add0~5315 ALU181:inst|Add0~5325 ALU181:inst|Add0~5326 ALU181:inst|Add0~5352 ALU181:inst|Mux5~230 F[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "14.491 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} ALU181:inst|Add0~5315 {} ALU181:inst|Add0~5325 {} ALU181:inst|Add0~5326 {} ALU181:inst|Add0~5352 {} ALU181:inst|Mux5~230 {} F[3] {} } { 0.000ns 1.597ns 1.554ns 1.005ns 1.059ns 1.104ns 2.707ns } { 0.000ns 0.589ns 0.206ns 0.366ns 0.624ns 0.624ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "74373b:inst2\|19 IN\[7\] A0_B1 -1.342 ns register " "Info: th for register \"74373b:inst2\|19\" (data pin = \"IN\[7\]\", clock pin = \"A0_B1\") is -1.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0_B1 destination 3.229 ns + Longest register " "Info: + Longest clock path from clock \"A0_B1\" to destination register is 3.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns A0_B1 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'A0_B1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 320 -128 40 336 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns A0_B1~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'A0_B1~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { A0_B1 A0_B1~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 320 -128 40 336 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.206 ns) 3.229 ns 74373b:inst2\|19 3 REG LCCOMB_X40_Y31_N20 8 " "Info: 3: + IC(1.694 ns) + CELL(0.206 ns) = 3.229 ns; Loc. = LCCOMB_X40_Y31_N20; Fanout = 8; REG Node = '74373b:inst2\|19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { A0_B1~clkctrl 74373b:inst2|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.296 ns ( 40.14 % ) " "Info: Total cell delay = 1.296 ns ( 40.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.933 ns ( 59.86 % ) " "Info: Total interconnect delay = 1.933 ns ( 59.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { A0_B1 A0_B1~clkctrl 74373b:inst2|19 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { A0_B1 {} A0_B1~combout {} A0_B1~clkctrl {} 74373b:inst2|19 {} } { 0.000ns 0.000ns 0.239ns 1.694ns } { 0.000ns 1.090ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.571 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns IN\[7\] 1 PIN PIN_V12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_V12; Fanout = 2; PIN Node = 'IN\[7\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 264 -128 40 280 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.624 ns) 4.571 ns 74373b:inst2\|19 2 REG LCCOMB_X40_Y31_N20 8 " "Info: 2: + IC(2.867 ns) + CELL(0.624 ns) = 4.571 ns; Loc. = LCCOMB_X40_Y31_N20; Fanout = 8; REG Node = '74373b:inst2\|19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.491 ns" { IN[7] 74373b:inst2|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 37.28 % ) " "Info: Total cell delay = 1.704 ns ( 37.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.867 ns ( 62.72 % ) " "Info: Total interconnect delay = 2.867 ns ( 62.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { IN[7] 74373b:inst2|19 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.571 ns" { IN[7] {} IN[7]~combout {} 74373b:inst2|19 {} } { 0.000ns 0.000ns 2.867ns } { 0.000ns 1.080ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { A0_B1 A0_B1~clkctrl 74373b:inst2|19 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { A0_B1 {} A0_B1~combout {} A0_B1~clkctrl {} 74373b:inst2|19 {} } { 0.000ns 0.000ns 0.239ns 1.694ns } { 0.000ns 1.090ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { IN[7] 74373b:inst2|19 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.571 ns" { IN[7] {} IN[7]~combout {} 74373b:inst2|19 {} } { 0.000ns 0.000ns 2.867ns } { 0.000ns 1.080ns 0.624ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Allocated 143 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 22:55:47 2010 " "Info: Processing ended: Tue Jul 13 22:55:47 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Info: Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
