# ModelSim_Lab
This contains code for Half Adder and Full Adder using Verilog
