#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5a08e7a68770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a08e7a6ee50 .scope module, "i2c_controller_tb" "i2c_controller_tb" 3 8;
 .timescale -9 -11;
v0x5a08e7a903f0_0 .var "address", 6 0;
v0x5a08e7a904d0_0 .var "clk", 0 0;
v0x5a08e7a905a0_0 .var "enable", 0 0;
v0x5a08e7a906a0_0 .var "master_data_in", 7 0;
v0x5a08e7a90770_0 .net "master_data_out", 7 0, v0x5a08e7a8e570_0;  1 drivers
v0x5a08e7a90810_0 .net "ready", 0 0, L_0x5a08e7a5b580;  1 drivers
v0x5a08e7a908e0_0 .var "rst", 0 0;
v0x5a08e7a909d0_0 .var "rw", 0 0;
v0x5a08e7a90a70_0 .net "scl", 0 0, L_0x5a08e7aa1350;  1 drivers
RS_0x79a5198b5468 .resolv tri, L_0x5a08e7aa1780, L_0x5a08e7aa1b50;
v0x5a08e7a90b10_0 .net8 "sda", 0 0, RS_0x79a5198b5468;  2 drivers
v0x5a08e7a90c00_0 .net "slave_data_received", 7 0, v0x5a08e7a8fc60_0;  1 drivers
v0x5a08e7a90ca0_0 .var "slave_data_to_send", 7 0;
S_0x5a08e79ec490 .scope module, "master" "i2c_master_controller" 3 41, 4 1 0, S_0x5a08e7a6ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /INPUT 1 "rw";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /INOUT 1 "i2c_sda";
    .port_info 9 /INOUT 1 "i2c_scl";
P_0x5a08e79ec670 .param/l "ADDR_WIDTH" 0 4 2, +C4<00000000000000000000000000000111>;
P_0x5a08e79ec6b0 .param/l "CLOCK_DIV" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x5a08e79ec6f0 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
enum0x5a08e7a11680 .enum4 (4)
   "IDLE" 4'b0000,
   "START" 4'b0001,
   "ADDRESS" 4'b0010,
   "READ_ACK" 4'b0011,
   "WRITE_DATA" 4'b0100,
   "READ_ACK2" 4'b0101,
   "READ_DATA" 4'b0110,
   "WRITE_ACK" 4'b0111,
   "STOP" 4'b1000
 ;
L_0x5a08e7a5b580 .functor AND 1, L_0x5a08e7a90d40, L_0x5a08e7a90e40, C4<1>, C4<1>;
v0x5a08e7a5b6e0_0 .net *"_ivl_1", 0 0, L_0x5a08e7a90d40;  1 drivers
L_0x79a5195b7060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a08e7a5b7b0_0 .net *"_ivl_11", 30 0, L_0x79a5195b7060;  1 drivers
L_0x79a5195b70a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a08e7a61eb0_0 .net/2u *"_ivl_12", 31 0, L_0x79a5195b70a8;  1 drivers
v0x5a08e7a59620_0 .net *"_ivl_14", 0 0, L_0x5a08e7aa11b0;  1 drivers
L_0x79a5195b70f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a08e7a8d860_0 .net/2u *"_ivl_16", 0 0, L_0x79a5195b70f0;  1 drivers
L_0x79a5195b7018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a08e7a8d990_0 .net/2u *"_ivl_2", 3 0, L_0x79a5195b7018;  1 drivers
v0x5a08e7a8da70_0 .net *"_ivl_20", 31 0, L_0x5a08e7aa1490;  1 drivers
L_0x79a5195b7138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a08e7a8db50_0 .net *"_ivl_23", 30 0, L_0x79a5195b7138;  1 drivers
L_0x79a5195b7180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5a08e7a8dc30_0 .net/2u *"_ivl_24", 31 0, L_0x79a5195b7180;  1 drivers
v0x5a08e7a8dd10_0 .net *"_ivl_26", 0 0, L_0x5a08e7aa1640;  1 drivers
o0x79a5198b51f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5a08e7a8ddd0_0 name=_ivl_28
v0x5a08e7a8deb0_0 .net *"_ivl_4", 0 0, L_0x5a08e7a90e40;  1 drivers
v0x5a08e7a8df70_0 .net *"_ivl_8", 31 0, L_0x5a08e7a91080;  1 drivers
v0x5a08e7a8e050_0 .net "address", 6 0, v0x5a08e7a903f0_0;  1 drivers
v0x5a08e7a8e130_0 .var "address_reg", 7 0;
v0x5a08e7a8e210_0 .net "clk", 0 0, v0x5a08e7a904d0_0;  1 drivers
v0x5a08e7a8e2d0_0 .var "clk_counter", 2 0;
v0x5a08e7a8e3b0_0 .var "counter", 3 0;
v0x5a08e7a8e490_0 .net "data_in", 7 0, v0x5a08e7a906a0_0;  1 drivers
v0x5a08e7a8e570_0 .var "data_out", 7 0;
v0x5a08e7a8e650_0 .net "enable", 0 0, v0x5a08e7a905a0_0;  1 drivers
v0x5a08e7a8e710_0 .var "i2c_clk", 0 0;
v0x5a08e7a8e7d0_0 .net "i2c_scl", 0 0, L_0x5a08e7aa1350;  alias, 1 drivers
v0x5a08e7a8e890_0 .net8 "i2c_sda", 0 0, RS_0x79a5198b5468;  alias, 2 drivers
v0x5a08e7a8e950_0 .net "ready", 0 0, L_0x5a08e7a5b580;  alias, 1 drivers
v0x5a08e7a8ea10_0 .net "rst", 0 0, v0x5a08e7a908e0_0;  1 drivers
v0x5a08e7a8ead0_0 .net "rw", 0 0, v0x5a08e7a909d0_0;  1 drivers
v0x5a08e7a8eb90_0 .var "scl_enable", 0 0;
v0x5a08e7a8ec50_0 .var "sda_drive_en", 0 0;
v0x5a08e7a8ed10_0 .var "sda_out", 0 0;
v0x5a08e7a8edd0_0 .var "state", 3 0;
v0x5a08e7a8eeb0_0 .var "write_data_reg", 7 0;
E_0x5a08e7a4a480/0 .event negedge, v0x5a08e7a8e710_0;
E_0x5a08e7a4a480/1 .event posedge, v0x5a08e7a8ea10_0;
E_0x5a08e7a4a480 .event/or E_0x5a08e7a4a480/0, E_0x5a08e7a4a480/1;
E_0x5a08e7a4a2b0 .event posedge, v0x5a08e7a8ea10_0, v0x5a08e7a8e710_0;
E_0x5a08e7a4a100 .event posedge, v0x5a08e7a8ea10_0, v0x5a08e7a8e210_0;
L_0x5a08e7a90d40 .reduce/nor v0x5a08e7a908e0_0;
L_0x5a08e7a90e40 .cmp/eq 4, v0x5a08e7a8edd0_0, L_0x79a5195b7018;
L_0x5a08e7a91080 .concat [ 1 31 0 0], v0x5a08e7a8eb90_0, L_0x79a5195b7060;
L_0x5a08e7aa11b0 .cmp/eq 32, L_0x5a08e7a91080, L_0x79a5195b70a8;
L_0x5a08e7aa1350 .functor MUXZ 1, v0x5a08e7a8e710_0, L_0x79a5195b70f0, L_0x5a08e7aa11b0, C4<>;
L_0x5a08e7aa1490 .concat [ 1 31 0 0], v0x5a08e7a8ec50_0, L_0x79a5195b7138;
L_0x5a08e7aa1640 .cmp/eq 32, L_0x5a08e7aa1490, L_0x79a5195b7180;
L_0x5a08e7aa1780 .functor MUXZ 1, o0x79a5198b51f8, v0x5a08e7a8ed10_0, L_0x5a08e7aa1640, C4<>;
S_0x5a08e7a8f130 .scope module, "slave" "i2c_slave_controller" 3 57, 4 207 0, S_0x5a08e7a6ee50;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "sda";
    .port_info 1 /INOUT 1 "scl";
    .port_info 2 /OUTPUT 8 "data_received";
    .port_info 3 /INPUT 8 "data_to_send";
    .port_info 4 /INPUT 1 "rst";
P_0x5a08e7a8f2e0 .param/l "ADDR_WIDTH" 0 4 208, +C4<00000000000000000000000000000111>;
P_0x5a08e7a8f320 .param/l "DATA_WIDTH" 0 4 209, +C4<00000000000000000000000000001000>;
P_0x5a08e7a8f360 .param/l "SLAVE_ADDR" 0 4 210, C4<0101010>;
enum0x5a08e7a22bf0 .enum4 (3)
   "READ_ADDR" 3'b000,
   "SEND_ACK" 3'b001,
   "READ_DATA" 3'b010,
   "WRITE_DATA" 3'b011,
   "SEND_ACK2" 3'b100
 ;
v0x5a08e7a8f5e0_0 .net *"_ivl_0", 31 0, L_0x5a08e7aa18c0;  1 drivers
L_0x79a5195b71c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a08e7a8f6e0_0 .net *"_ivl_3", 30 0, L_0x79a5195b71c8;  1 drivers
L_0x79a5195b7210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5a08e7a8f7c0_0 .net/2u *"_ivl_4", 31 0, L_0x79a5195b7210;  1 drivers
v0x5a08e7a8f8b0_0 .net *"_ivl_6", 0 0, L_0x5a08e7aa19e0;  1 drivers
o0x79a5198b58b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5a08e7a8f970_0 name=_ivl_8
v0x5a08e7a8faa0_0 .var "address_reg", 7 0;
v0x5a08e7a8fb80_0 .var "counter", 3 0;
v0x5a08e7a8fc60_0 .var "data_received", 7 0;
v0x5a08e7a8fd40_0 .net "data_to_send", 7 0, v0x5a08e7a90ca0_0;  1 drivers
v0x5a08e7a8fe20_0 .net "rst", 0 0, v0x5a08e7a908e0_0;  alias, 1 drivers
v0x5a08e7a8fec0_0 .net "scl", 0 0, L_0x5a08e7aa1350;  alias, 1 drivers
v0x5a08e7a8ff90_0 .net8 "sda", 0 0, RS_0x79a5198b5468;  alias, 2 drivers
v0x5a08e7a90060_0 .var "sda_drive_en", 0 0;
v0x5a08e7a90100_0 .var "sda_out", 0 0;
v0x5a08e7a901a0_0 .var "start_detected", 0 0;
v0x5a08e7a90240_0 .var "state", 2 0;
E_0x5a08e7a49d90/0 .event negedge, v0x5a08e7a8e7d0_0;
E_0x5a08e7a49d90/1 .event posedge, v0x5a08e7a8ea10_0;
E_0x5a08e7a49d90 .event/or E_0x5a08e7a49d90/0, E_0x5a08e7a49d90/1;
E_0x5a08e7a10740 .event posedge, v0x5a08e7a8ea10_0, v0x5a08e7a8e7d0_0;
E_0x5a08e7a6d7e0 .event posedge, v0x5a08e7a8ea10_0, v0x5a08e7a8e890_0;
E_0x5a08e7a8f550/0 .event negedge, v0x5a08e7a8e890_0;
E_0x5a08e7a8f550/1 .event posedge, v0x5a08e7a8ea10_0;
E_0x5a08e7a8f550 .event/or E_0x5a08e7a8f550/0, E_0x5a08e7a8f550/1;
L_0x5a08e7aa18c0 .concat [ 1 31 0 0], v0x5a08e7a90060_0, L_0x79a5195b71c8;
L_0x5a08e7aa19e0 .cmp/eq 32, L_0x5a08e7aa18c0, L_0x79a5195b7210;
L_0x5a08e7aa1b50 .functor MUXZ 1, o0x79a5198b58b8, v0x5a08e7a90100_0, L_0x5a08e7aa19e0, C4<>;
    .scope S_0x5a08e79ec490;
T_0 ;
    %wait E_0x5a08e7a4a100;
    %load/vec4 v0x5a08e7a8ea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a08e7a8e2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a08e7a8e710_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5a08e7a8e2d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a08e7a8e2d0_0, 0;
    %load/vec4 v0x5a08e7a8e710_0;
    %inv;
    %assign/vec4 v0x5a08e7a8e710_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5a08e7a8e2d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5a08e7a8e2d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5a08e79ec490;
T_1 ;
    %wait E_0x5a08e7a4a480;
    %load/vec4 v0x5a08e7a8ea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a8eb90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5a08e7a8edd0_0;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_1.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5a08e7a8edd0_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
T_1.5;
    %jmp/1 T_1.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5a08e7a8edd0_0;
    %cmpi/e 8, 0, 4;
    %flag_or 4, 8;
T_1.4;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a8eb90_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a08e7a8eb90_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5a08e79ec490;
T_2 ;
    %wait E_0x5a08e7a4a2b0;
    %load/vec4 v0x5a08e7a8ea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a08e7a8edd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5a08e7a8edd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0x5a08e7a8e650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5a08e7a8edd0_0, 0;
    %load/vec4 v0x5a08e7a8e050_0;
    %load/vec4 v0x5a08e7a8ead0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a08e7a8e130_0, 0;
    %load/vec4 v0x5a08e7a8e490_0;
    %assign/vec4 v0x5a08e7a8eeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a08e7a8e570_0, 0;
T_2.12 ;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5a08e7a8e3b0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5a08e7a8edd0_0, 0;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0x5a08e7a8e3b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5a08e7a8edd0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x5a08e7a8e3b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5a08e7a8e3b0_0, 0;
T_2.15 ;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0x5a08e7a8e890_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5a08e7a8e3b0_0, 0;
    %load/vec4 v0x5a08e7a8e130_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5a08e7a8edd0_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5a08e7a8edd0_0, 0;
T_2.19 ;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5a08e7a8edd0_0, 0;
T_2.17 ;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0x5a08e7a8e3b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5a08e7a8edd0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x5a08e7a8e3b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5a08e7a8e3b0_0, 0;
T_2.21 ;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0x5a08e7a8e890_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.24, 4;
    %load/vec4 v0x5a08e7a8e650_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a08e7a8edd0_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5a08e7a8edd0_0, 0;
T_2.23 ;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0x5a08e7a8e890_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5a08e7a8e3b0_0;
    %assign/vec4/off/d v0x5a08e7a8e570_0, 4, 5;
    %load/vec4 v0x5a08e7a8e3b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5a08e7a8edd0_0, 0;
    %jmp T_2.26;
T_2.25 ;
    %load/vec4 v0x5a08e7a8e3b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5a08e7a8e3b0_0, 0;
T_2.26 ;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5a08e7a8edd0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a08e7a8edd0_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a08e79ec490;
T_3 ;
    %wait E_0x5a08e7a4a480;
    %load/vec4 v0x5a08e7a8ea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a08e7a8ec50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a08e7a8ed10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5a08e7a8edd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a08e7a8ec50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a8ed10_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x5a08e7a8e130_0;
    %load/vec4 v0x5a08e7a8e3b0_0;
    %part/u 1;
    %assign/vec4 v0x5a08e7a8ed10_0, 0;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a8ec50_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a08e7a8ec50_0, 0;
    %load/vec4 v0x5a08e7a8eeb0_0;
    %load/vec4 v0x5a08e7a8e3b0_0;
    %part/u 1;
    %assign/vec4 v0x5a08e7a8ed10_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a08e7a8ec50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a8ed10_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a8ec50_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a08e7a8ec50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a08e7a8ed10_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5a08e7a8f130;
T_4 ;
    %wait E_0x5a08e7a8f550;
    %load/vec4 v0x5a08e7a8fe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a901a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5a08e7a8fb80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5a08e7a901a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v0x5a08e7a8fec0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a08e7a8fc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a08e7a901a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5a08e7a8fb80_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5a08e7a8f130;
T_5 ;
    %wait E_0x5a08e7a6d7e0;
    %load/vec4 v0x5a08e7a8fe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a08e7a90240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a901a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a90060_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5a08e7a901a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.4, 4;
    %load/vec4 v0x5a08e7a8fec0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a08e7a90240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a901a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a90060_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5a08e7a8f130;
T_6 ;
    %wait E_0x5a08e7a10740;
    %load/vec4 v0x5a08e7a8fe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a08e7a90240_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5a08e7a8fb80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5a08e7a901a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5a08e7a90240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x5a08e7a8ff90_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5a08e7a8fb80_0;
    %assign/vec4/off/d v0x5a08e7a8faa0_0, 4, 5;
    %load/vec4 v0x5a08e7a8fb80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5a08e7a90240_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x5a08e7a8fb80_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5a08e7a8fb80_0, 0;
T_6.11 ;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x5a08e7a8faa0_0;
    %parti/s 7, 1, 2;
    %cmpi/e 42, 0, 7;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5a08e7a8fb80_0, 0;
    %load/vec4 v0x5a08e7a8faa0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5a08e7a90240_0, 0;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5a08e7a90240_0, 0;
T_6.15 ;
T_6.12 ;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x5a08e7a8ff90_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5a08e7a8fb80_0;
    %assign/vec4/off/d v0x5a08e7a8fc60_0, 4, 5;
    %load/vec4 v0x5a08e7a8fb80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5a08e7a90240_0, 0;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0x5a08e7a8fb80_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5a08e7a8fb80_0, 0;
T_6.17 ;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a08e7a90240_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x5a08e7a8fb80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a08e7a90240_0, 0;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x5a08e7a8fb80_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5a08e7a8fb80_0, 0;
T_6.19 ;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5a08e7a8f130;
T_7 ;
    %wait E_0x5a08e7a49d90;
    %load/vec4 v0x5a08e7a8fe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a90060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a90100_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5a08e7a90240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a90060_0, 0;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a90100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a08e7a90060_0, 0;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a90060_0, 0;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x5a08e7a8fd40_0;
    %load/vec4 v0x5a08e7a8fb80_0;
    %part/u 1;
    %assign/vec4 v0x5a08e7a90100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a08e7a90060_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a08e7a90100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a08e7a90060_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a08e7a6ee50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a08e7a904d0_0, 0, 1;
T_8.0 ;
    %delay 100, 0;
    %load/vec4 v0x5a08e7a904d0_0;
    %inv;
    %store/vec4 v0x5a08e7a904d0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x5a08e7a6ee50;
T_9 ;
    %vpi_call/w 3 77 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a08e7a6ee50 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a08e7a908e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a08e7a905a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a08e7a909d0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5a08e7a903f0_0, 0, 7;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a08e7a906a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a08e7a90ca0_0, 0, 8;
    %vpi_call/w 3 88 "$display", "[%0t ns] Sistema inicializado em RESET.", $time {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a08e7a908e0_0, 0, 1;
    %vpi_call/w 3 91 "$display", "[%0t ns] RESET finalizado, iniciando testes.", $time {0 0 0};
    %pushi/vec4 42, 0, 7;
    %store/vec4 v0x5a08e7a903f0_0, 0, 7;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5a08e7a906a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a08e7a909d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a08e7a905a0_0, 0, 1;
    %vpi_call/w 3 101 "$display", "[%0t ns] master iniciando escrita no slave (endere\303\247o=%b, dado=%b)", $time, v0x5a08e7a903f0_0, v0x5a08e7a906a0_0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a08e7a905a0_0, 0, 1;
    %delay 30000, 0;
    %load/vec4 v0x5a08e7a90c00_0;
    %load/vec4 v0x5a08e7a906a0_0;
    %cmp/e;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 111 "$display", "[%0t ns] Escrita conclu\303\255da: slave recebeu corretamente o dado %b.", $time, v0x5a08e7a90c00_0 {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 114 "$display", "[%0t ns] ERRO: slave recebeu %b, esperado %b.", $time, v0x5a08e7a90c00_0, v0x5a08e7a906a0_0 {0 0 0};
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a08e7a908e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a08e7a908e0_0, 0, 1;
    %vpi_call/w 3 123 "$display", "[%0t ns] Sistema reiniciado para o pr\303\263ximo teste.", $time {0 0 0};
    %pushi/vec4 42, 0, 7;
    %store/vec4 v0x5a08e7a903f0_0, 0, 7;
    %pushi/vec4 234, 0, 8;
    %store/vec4 v0x5a08e7a90ca0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a08e7a909d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a08e7a905a0_0, 0, 1;
    %vpi_call/w 3 133 "$display", "[%0t ns] master requisitando leitura do slave (endere\303\247o=%b). slave enviar\303\241 %b.", $time, v0x5a08e7a903f0_0, v0x5a08e7a90ca0_0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a08e7a905a0_0, 0, 1;
    %delay 50000, 0;
    %load/vec4 v0x5a08e7a90770_0;
    %load/vec4 v0x5a08e7a90ca0_0;
    %cmp/e;
    %jmp/0xz  T_9.2, 4;
    %vpi_call/w 3 143 "$display", "[%0t ns] Leitura conclu\303\255da: master recebeu corretamente o dado %b.", $time, v0x5a08e7a90770_0 {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 146 "$display", "[%0t ns] ERRO: master recebeu %b, esperado %b.", $time, v0x5a08e7a90770_0, v0x5a08e7a90ca0_0 {0 0 0};
T_9.3 ;
    %vpi_call/w 3 152 "$display", "[%0t ns] ==== Fim da Simula\303\247\303\243o ====", $time {0 0 0};
    %vpi_call/w 3 153 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "i2c_tb.sv";
    "i2c_master_slave.sv";
