{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 14:39:56 2009 " "Info: Processing started: Sun Apr 05 14:39:56 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Report1 -c Report1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Report1 -c Report1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst5 " "Warning: Node \"inst5\" is a latch" {  } { { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 200 408 472 248 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "inst6~22 " "Warning: Node \"inst6~22\"" {  } { { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 320 280 344 368 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "inst1~19 " "Warning: Node \"inst1~19\"" {  } { { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 176 280 344 224 "inst1" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 320 280 344 368 "inst6" "" } } } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 176 280 344 224 "inst1" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "D QX 13.992 ns Longest " "Info: Longest tpd from source pin \"D\" to destination pin \"QX\" is 13.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns D 1 PIN PIN_41 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_41; Fanout = 4; PIN Node = 'D'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 440 32 200 456 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.165 ns) 8.634 ns inst6~22 2 COMB LOOP LC_X1_Y17_N5 4 " "Info: 2: + IC(0.000 ns) + CELL(7.165 ns) = 8.634 ns; Loc. = LC_X1_Y17_N5; Fanout = 4; COMB LOOP Node = 'inst6~22'" { { "Info" "ITDB_PART_OF_SCC" "inst6~22 LC_X1_Y17_N5 " "Info: Loc. = LC_X1_Y17_N5; Node \"inst6~22\"" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "inst1~19 LC_X1_Y17_N2 " "Info: Loc. = LC_X1_Y17_N2; Node \"inst1~19\"" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~22 } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 320 280 344 368 "inst6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~19 } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 176 280 344 224 "inst1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.165 ns" { D inst6~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.442 ns) 9.520 ns inst4 3 COMB LC_X1_Y17_N4 1 " "Info: 3: + IC(0.444 ns) + CELL(0.442 ns) = 9.520 ns; Loc. = LC_X1_Y17_N4; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { inst6~22 inst4 } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 296 408 472 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.364 ns) + CELL(2.108 ns) 13.992 ns QX 4 PIN PIN_221 0 " "Info: 4: + IC(2.364 ns) + CELL(2.108 ns) = 13.992 ns; Loc. = PIN_221; Fanout = 0; PIN Node = 'QX'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.472 ns" { inst4 QX } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 312 488 664 328 "QX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.184 ns ( 79.93 % ) " "Info: Total cell delay = 11.184 ns ( 79.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.808 ns ( 20.07 % ) " "Info: Total interconnect delay = 2.808 ns ( 20.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.992 ns" { D inst6~22 inst4 QX } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.992 ns" { D {} D~out0 {} inst6~22 {} inst4 {} QX {} } { 0.000ns 0.000ns 0.000ns 0.444ns 2.364ns } { 0.000ns 1.469ns 7.165ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Peak virtual memory: 126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 05 14:39:58 2009 " "Info: Processing ended: Sun Apr 05 14:39:58 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
