
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 3, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 106



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 3, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 109



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 3



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 3



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
lBoundEstimator: OWN, ALAPBound: listSchedule took the same time as lBoundEstimator: PAPER, ALAPBound: listSchedule



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 106, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 109



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 106



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 106



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: listSchedule -> 3, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 106



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 109



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 109



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: listSchedule -> 3, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 109



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
lBoundEstimator: OWN, ALAPBound: lazyALAP took the same time as lBoundEstimator: PAPER, ALAPBound: lazyALAP



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 3



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 3



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 10 with 11 nodes

n5--25:DMA_LOAD(ref) : [0:1]
n8--14:DMA_LOAD(ref) : [0:1]
n2--29:DMA_LOAD64 : [2:3]
n4--18:DMA_LOAD64 : [2:3]
n1--20:DMA_LOAD(ref) : [4:5]
n3--32:LXOR : [4:4]
n7--9:DMA_LOAD(ref) : [5:6]
n0--31:DMA_STORE64 : [6:7]
n6--33:DMA_STORE64 : [7:8]
n9--34:IADD : [8:8]
n10--5:IFGE : [9:9]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 10 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 4 times
Best latency found: 10
Initial best latency: 10
10 out of 11 DFG nodes could be skipped to find best schedule
It took 1 milliseconds to converge
Scheduling took 3 milliseconds

Print BULB tree: 
l_bound: 10, u_bound: 10; investigated partial schedule: {}; 
├── l_bound: 10, u_bound: 10; investigated n5--25:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 10, u_bound: 10; investigated n5--25:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {3=[n5--25:DMA_LOAD(ref)], 4=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 14, u_bound: 14; investigated n5--25:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {7=[n5--25:DMA_LOAD(ref)], 8=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 11, u_bound: 11; investigated n5--25:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {4=[n5--25:DMA_LOAD(ref)], 5=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 10, u_bound: 10; investigated n5--25:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n5--25:DMA_LOAD(ref)], 2=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 12; investigated n5--25:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {5=[n5--25:DMA_LOAD(ref)], 6=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 10, u_bound: 10; investigated n5--25:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n5--25:DMA_LOAD(ref)], 3=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 13, u_bound: 13; investigated n5--25:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {6=[n5--25:DMA_LOAD(ref)], 7=[n5--25:DMA_LOAD(ref)]}; 
└── l_bound: 15, u_bound: 15; investigated n5--25:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {8=[n5--25:DMA_LOAD(ref)], 9=[n5--25:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: lazyALAP
BULB tree contains 1568 inspected nodes
1320 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 421 times
Best latency found: 10
Initial best latency: 10
6 out of 11 DFG nodes could be skipped to find best schedule
It took 2 milliseconds to converge
Scheduling took 106 milliseconds

Print BULB tree: 
l_bound: 7, u_bound: 10; investigated partial schedule: {}; 
└── l_bound: 7, u_bound: 10; investigated n5--25:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)]}; 
    ├── l_bound: 7, u_bound: 10; investigated n8--14:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)]}; 
    │   ├── l_bound: 9, u_bound: 10; investigated n2--29:DMA_LOAD64 in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64]}; 
    │   │   ├── l_bound: 9, u_bound: 10; investigated n4--18:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
    │   │   │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │   │   │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [0:0]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │   │   │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │   │   │   │   │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │   │   │   │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │   │   │   │   │   │       │   └── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │   │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │   │   │   │   │   │       └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │   │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   └── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │   │   │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [2:2]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref), n9--34:IADD], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │   │   │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref), n9--34:IADD], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │   │   │   │   │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref), n9--34:IADD], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │   │   │   │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │   │   │   │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │   │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │   │   │   │   │   │       └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │   │   │   │   └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR]}; 
    │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │   │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │   │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │   │   │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [2:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref), n9--34:IADD], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │   │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref), n9--34:IADD], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │   │   │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref), n9--34:IADD], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │   │   │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │   │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR]}; 
    │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │   │   │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │   │   │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [0:0]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │   │   │   │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │   │   │   │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │   │   │   │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │   │   │   │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │   │   │   │   │   │       └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │   │   │   │   └── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   └── l_bound: 10, u_bound: 13; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │   │   ├── l_bound: 9, u_bound: 11; investigated n4--18:DMA_LOAD64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n4--18:DMA_LOAD64]}; 
    │   │   └── l_bound: 9, u_bound: 10; investigated n4--18:DMA_LOAD64 in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │       ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │       ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64]}; 
    │   │       ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │   │       ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │       ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │       └── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │   ├── l_bound: 9, u_bound: 10; investigated n2--29:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64]}; 
    │   │   ├── l_bound: 9, u_bound: 10; investigated n4--18:DMA_LOAD64 in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │   │   ├── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │   │   ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │   │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │   │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │   │   └── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │   │   ├── l_bound: 9, u_bound: 11; investigated n4--18:DMA_LOAD64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n4--18:DMA_LOAD64]}; 
    │   │   └── l_bound: 9, u_bound: 10; investigated n4--18:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
    │   │       ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
    │   │       │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │       │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
    │   │       │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR]}; 
    │   │       │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │       │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │   │       │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │       │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │       │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │   │       │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │   │       │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │   │       │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │   │       │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │   │       │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │   │       │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64]}; 
    │   │       │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │   │       │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │   │       │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64]}; 
    │   │       │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │   │       │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │   │       │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD]}; 
    │   │       │   │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 10=[n10--5:IFGE]}; 
    │   │       │   │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 9=[n10--5:IFGE]}; 
    │   │       │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │       │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 10=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 9=[n3--32:LXOR]}; 
    │   │       │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n3--32:LXOR]}; 
    │   │       │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64], 7=[n0--31:DMA_STORE64, n3--32:LXOR]}; 
    │   │       │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │       │   │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │       │   │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │   │       │   └── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │       ├── l_bound: 10, u_bound: 13; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │   │       ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
    │   │       │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │       │   │   └── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   └── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
    │   │       │       ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 10=[n3--32:LXOR]}; 
    │   │       │       ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 9=[n3--32:LXOR]}; 
    │   │       │       ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n3--32:LXOR]}; 
    │   │       │       ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR]}; 
    │   │       │       │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │       │       │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │       │       │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │   │       │       │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │   │       │       │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │   │       │       │   │   └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │       │       │   │       ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [6:6]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │       │       │   │       │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │   │       │       │   │       │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │   │       │       │   │       ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │   │       │       │   │       └── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │   │       │       │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64]}; 
    │   │       │       │       ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │   │       │       │       ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │   │       │       │       └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64]}; 
    │   │       │       │           ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │   │       │       │           ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [8:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD]}; 
    │   │       │       │           │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 9=[n10--5:IFGE]}; 
    │   │       │       │           │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 10=[n10--5:IFGE]}; 
    │   │       │       │           ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │   │       │       └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n3--32:LXOR]}; 
    │   │       │           ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │   │       │           ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │       │           ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │       │           └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64], 7=[n0--31:DMA_STORE64, n3--32:LXOR]}; 
    │   │       ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
    │   │       │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │       │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │       │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   └── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │       ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │       │   └── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │       └── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │   └── l_bound: 9, u_bound: 10; investigated n2--29:DMA_LOAD64 in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)]}; 
    │       ├── l_bound: 9, u_bound: 11; investigated n4--18:DMA_LOAD64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 6=[n4--18:DMA_LOAD64], 7=[n4--18:DMA_LOAD64]}; 
    │       ├── l_bound: 9, u_bound: 10; investigated n4--18:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
    │       │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │       │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │       │   │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR]}; 
    │       │   │   │       ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │       │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │       │   │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │       │   │   │       │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [4:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │       │   │   │       │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │       │   │   │       │   │   │   └── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │       │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │       │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │       │   │   │       │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │       │   │   │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │       │   │   │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │       │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
    │       │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │       │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [4:4]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n9--34:IADD], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n9--34:IADD], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │       │   │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n9--34:IADD], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │       │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │       │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │       │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │       │   │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │       │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │       │   │   │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │       │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │       │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │       │   │   │   └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │       │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR]}; 
    │       │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │       │   │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [6:6]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │       │   │   │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │       │   │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │       │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │       │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [8:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD]}; 
    │       │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 10=[n10--5:IFGE]}; 
    │       │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 9=[n10--5:IFGE]}; 
    │       │   │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │       │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │       │   │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │       │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │       │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64], 7=[n0--31:DMA_STORE64, n3--32:LXOR]}; 
    │       │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │       │   │   │       └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │       │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64]}; 
    │       │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 8=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 9=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR]}; 
    │       │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │       │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │       │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │       │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │       │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │       │   │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD]}; 
    │       │   │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 10=[n10--5:IFGE]}; 
    │       │   │   │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 9=[n10--5:IFGE]}; 
    │       │   │   │   │       │   └── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │       │   │   │   │       └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n3--32:LXOR]}; 
    │       │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64], 7=[n0--31:DMA_STORE64, n3--32:LXOR]}; 
    │       │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 10=[n3--32:LXOR]}; 
    │       │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │       │   │   │   └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │       │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   └── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │       │   ├── l_bound: 10, u_bound: 13; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │       │   ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │       │   └── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │       │       ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
    │       │       ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │       │       ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │       │       ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │       │       ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │       │       ├── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │       │       └── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │       └── l_bound: 9, u_bound: 10; investigated n4--18:DMA_LOAD64 in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │           ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │           ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)]}; 
    │           ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64]}; 
    │           ├── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │           ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 1=[n1--20:DMA_LOAD(ref), n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │           └── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    ├── l_bound: 7, u_bound: 10; investigated n8--14:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)]}; 
    │   ├── l_bound: 8, u_bound: 10; investigated n2--29:DMA_LOAD64 in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64]}; 
    │   │   ├── l_bound: 8, u_bound: 11; investigated n4--18:DMA_LOAD64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n4--18:DMA_LOAD64]}; 
    │   │   ├── l_bound: 8, u_bound: 10; investigated n4--18:DMA_LOAD64 in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │   │   ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │   │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64]}; 
    │   │   │   ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   └── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │   ├── l_bound: 8, u_bound: 10; investigated n4--18:DMA_LOAD64 in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64]}; 
    │   │   │   ├── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [5:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │   │   │   │   └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │   │   │   └── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   └── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │       ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │       ├── l_bound: 8, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [5:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │       │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │   │       │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │   │       │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │   │       │   └── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │       ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │       ├── l_bound: 8, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │       │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │   │       │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │   │       │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │   │       │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │   │   │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │   │   │       │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │   │   │       │   │   │   └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │   │       │   │   │       ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │   │   │       │   │   │       ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [0:0]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │   │       │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │   │   │       │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │   │   │       │   │   │       ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │   │       │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │   │   │       │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │   │       │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │   │       │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │   │   │       └── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │   └── l_bound: 8, u_bound: 10; investigated n4--18:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
    │   │       ├── l_bound: 10, u_bound: 13; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │   │       ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64]}; 
    │   │       │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │       │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   └── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │       ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │   │       ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
    │   │       │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │       │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │       │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │       │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │   │       │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │   │       │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │       │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [0:0]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │       │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │   │       │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │   │       │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │   │       │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │   │       │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │   │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │       │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │       │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │       │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │   │       │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │   │       │   │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │       │   │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │       │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   └── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │       ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
    │   │       │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │   │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │   │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │       │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │       │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │       │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR]}; 
    │   │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │       │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │   │       │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │       │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [0:0]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │   │       │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │   │       │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │   │       │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │   │       │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │   │       │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │   │       │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │   │       │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │       │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │       │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │       │   └── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │       └── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │           ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │           ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
    │   │           ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │           ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │           ├── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │           ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │           └── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   ├── l_bound: 8, u_bound: 10; investigated n2--29:DMA_LOAD64 in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64]}; 
    │   │   ├── l_bound: 8, u_bound: 11; investigated n4--18:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
    │   │   ├── l_bound: 8, u_bound: 12; investigated n4--18:DMA_LOAD64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n4--18:DMA_LOAD64]}; 
    │   │   ├── l_bound: 8, u_bound: 10; investigated n4--18:DMA_LOAD64 in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
    │   │   │   ├── l_bound: 10, u_bound: 13; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   ├── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │   │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │   │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │       ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │   │   │   │       ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [5:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │       ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │       └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │   │   │   ├── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
    │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │   │   └── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │   │   └── l_bound: 8, u_bound: 10; investigated n4--18:DMA_LOAD64 in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │       ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │       ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64]}; 
    │   │       ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)]}; 
    │   │       ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │   │       ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │   │       └── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │   └── l_bound: 8, u_bound: 10; investigated n2--29:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64]}; 
    │       ├── l_bound: 9, u_bound: 10; investigated n4--18:DMA_LOAD64 in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │       │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │       │   ├── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │       │   ├── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │       │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
    │       │   ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)]}; 
    │       ├── l_bound: 9, u_bound: 11; investigated n4--18:DMA_LOAD64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n4--18:DMA_LOAD64]}; 
    │       ├── l_bound: 9, u_bound: 10; investigated n4--18:DMA_LOAD64 in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64]}; 
    │       │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64]}; 
    │       │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │       │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │       │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │       └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │       │   │   │   │           ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [0:0]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │       │   │   │   │           │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │       │   │   │   │           │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │       │   │   │   │           ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │       │   │   │   │           ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │       │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │       │   │   │   └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │       │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │       │   │   │   └── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   └── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │       │   ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │       │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │       │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
    │       │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR]}; 
    │       │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
    │       │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
    │       │   │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [0:0]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
    │       │   │   │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
    │       │   │   │   │   │       │   └── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n9--34:IADD], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
    │       │   │   │   │   │       └── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
    │       │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │       │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │       │   │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
    │       │   │   │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
    │       │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
    │       │   │   │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
    │       │   ├── l_bound: 10, u_bound: 13; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │       │   └── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │       │       ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │       │       ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │       │       ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │       │       ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
    │       │       ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │       │       └── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │       └── l_bound: 9, u_bound: 10; investigated n4--18:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
    │           ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │           │   ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    │           │   ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
    │           │   ├── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │           │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
    │           │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │           ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
    │           ├── l_bound: 10, u_bound: 13; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
    │           └── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
    │               ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │               │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
    │               │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
    │               │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
    │               │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
    │               │   └── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
    │               ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
    │               ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
    │               └── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
    └── l_bound: 7, u_bound: 10; investigated n8--14:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)]}; 
        ├── l_bound: 7, u_bound: 10; investigated n2--29:DMA_LOAD64 in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64]}; 
        │   ├── l_bound: 8, u_bound: 10; investigated n4--18:DMA_LOAD64 in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
        │   │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
        │   │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
        │   │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64]}; 
        │   │   ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
        │   │   ├── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
        │   ├── l_bound: 8, u_bound: 11; investigated n4--18:DMA_LOAD64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n4--18:DMA_LOAD64]}; 
        │   ├── l_bound: 8, u_bound: 10; investigated n4--18:DMA_LOAD64 in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64]}; 
        │   │   ├── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
        │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [2:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n9--34:IADD], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n9--34:IADD], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
        │   │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n9--34:IADD], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
        │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   └── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [5:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   │   └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   ├── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 8, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │   │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [2:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n9--34:IADD], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n9--34:IADD], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
        │   │   │   │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n9--34:IADD], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
        │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 8, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [5:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   └── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
        │   ├── l_bound: 8, u_bound: 10; investigated n4--18:DMA_LOAD64 in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
        │   │   ├── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   └── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [5:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   └── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 10, u_bound: 13; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
        │   └── l_bound: 8, u_bound: 10; investigated n4--18:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
        │       ├── l_bound: 10, u_bound: 13; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
        │       ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
        │       ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │       │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │       │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │       │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │       │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │       │   └── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
        │       ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
        │       │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │       │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │       │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
        │       │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │       │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │       │   │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
        │       │   │   │       ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │       │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [2:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n9--34:IADD], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │       │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n9--34:IADD], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
        │       │   │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n9--34:IADD], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
        │       │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │       │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │       │   │   │       ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │       │   │   │       └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │       │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │       │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │       │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │       │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
        │       │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR]}; 
        │       │   │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │       │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │       │   │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │       │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │       │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │       │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │       │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │       │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │       │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │       │   │   └── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │       └── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
        │           ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │           ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │           ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │           ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
        │           │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
        │           │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │           │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │           │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │           │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │           │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │           │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │           │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR]}; 
        │           │       ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
        │           │       │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │           │       │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │           │       │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [2:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n9--34:IADD], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │           │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n9--34:IADD], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
        │           │       │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n9--34:IADD], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
        │           │       │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │           │       │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │           │       │   └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │           │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │           │       └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │           └── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        ├── l_bound: 7, u_bound: 10; investigated n2--29:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64]}; 
        │   ├── l_bound: 9, u_bound: 10; investigated n4--18:DMA_LOAD64 in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64]}; 
        │   │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │   │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │   │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [2:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n9--34:IADD], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n9--34:IADD], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
        │   │   │   │   │       │   │   └── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n9--34:IADD], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
        │   │   │   │   │       └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [4:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
        │   │   │   │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
        │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   │   └── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   └── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
        │   │   │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
        │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │       └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │           ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │   │   │   │           ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │   │   │   │           └── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD]}; 
        │   │   │   │   │               ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 9=[n10--5:IFGE]}; 
        │   │   │   │   │               └── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 10=[n10--5:IFGE]}; 
        │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
        │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64], 7=[n0--31:DMA_STORE64, n3--32:LXOR]}; 
        │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [4:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n9--34:IADD], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n9--34:IADD], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
        │   │   │   │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n9--34:IADD], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
        │   │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │   │   │   │   │       └── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   │   └── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   └── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 10, u_bound: 13; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [2:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n9--34:IADD], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n9--34:IADD], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
        │   │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n9--34:IADD], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
        │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   └── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   └── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64]}; 
        │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 10=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 8=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 9=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │   │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │   │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
        │   │   │   │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
        │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD]}; 
        │   │   │   │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 9=[n10--5:IFGE]}; 
        │   │   │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 10=[n10--5:IFGE]}; 
        │   │   │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │   │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │       └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 7=[n3--32:LXOR]}; 
        │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n0--31:DMA_STORE64], 7=[n0--31:DMA_STORE64, n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │   └── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │       ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │       ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │       ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
        │   │       ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │       ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │       ├── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │       ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │       ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   ├── l_bound: 9, u_bound: 10; investigated n4--18:DMA_LOAD64 in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64]}; 
        │   │   ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [2:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n9--34:IADD], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n9--34:IADD], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
        │   │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n9--34:IADD], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
        │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
        │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   └── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   └── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 10, u_bound: 13; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
        │   │   └── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
        │   │       ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
        │   │       │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR]}; 
        │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │       │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
        │   │       │   │       ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │       │   │       ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │       │   │       └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │       │   │           ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │       │   │           ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [2:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n9--34:IADD], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │       │   │           │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n9--34:IADD], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
        │   │       │   │           │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref), n9--34:IADD], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
        │   │       │   │           └── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │       │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │       │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │       │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │       │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
        │   │       │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │   │       │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │       │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │       ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │       ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │       ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │       └── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n4--18:DMA_LOAD64], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   ├── l_bound: 9, u_bound: 11; investigated n4--18:DMA_LOAD64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n4--18:DMA_LOAD64]}; 
        │   ├── l_bound: 9, u_bound: 10; investigated n4--18:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
        │   │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64], 7=[n0--31:DMA_STORE64, n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR]}; 
        │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │   │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD]}; 
        │   │   │   │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 10=[n10--5:IFGE]}; 
        │   │   │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 9=[n10--5:IFGE]}; 
        │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
        │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
        │   │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
        │   │   │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
        │   │   │   │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
        │   │   │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
        │   │   │   │   │       │   └── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
        │   │   │   │   │       └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 9=[n3--32:LXOR]}; 
        │   │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 10=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
        │   │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
        │   │   │   │   └── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
        │   │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   └── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
        │   │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n7--9:DMA_LOAD(ref)], 3=[n7--9:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
        │   │   │   ├── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
        │   │   └── l_bound: 10, u_bound: 13; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
        │   └── l_bound: 9, u_bound: 10; investigated n4--18:DMA_LOAD64 in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
        │       ├── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
        │       ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)]}; 
        │       ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
        │       ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref)], 3=[n1--20:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
        │       ├── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 4=[n2--29:DMA_LOAD64], 5=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
        └── l_bound: 7, u_bound: 10; investigated n2--29:DMA_LOAD64 in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64]}; 
            ├── l_bound: 7, u_bound: 10; investigated n4--18:DMA_LOAD64 in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64]}; 
            │   ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
            │   ├── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
            │   │   └── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
            │   ├── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 8, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [5:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   │   ├── l_bound: 8, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [2:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n9--34:IADD], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n9--34:IADD], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
            │   │   │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n9--34:IADD], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
            │   │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │   │       └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
            │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   └── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
            │   ├── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
            │   └── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)]}; 
            │       ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
            │       │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │       │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │       │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │       │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
            │       │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │       │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
            │       │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │       ├── l_bound: 10, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
            │       ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
            │       ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │       │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │       │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │       │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [5:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │       │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
            │       │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │       └── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
            ├── l_bound: 7, u_bound: 10; investigated n4--18:DMA_LOAD64 in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
            │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
            │   │   └── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
            │   ├── l_bound: 10, u_bound: 13; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
            │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64]}; 
            │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n3--32:LXOR]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64], 7=[n0--31:DMA_STORE64, n3--32:LXOR]}; 
            │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 10=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 8=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 9=[n3--32:LXOR]}; 
            │   │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR]}; 
            │   │   │       ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │       │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │       │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
            │   │   │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
            │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │       │   │   └── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │       │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │       ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64]}; 
            │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64]}; 
            │   │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │       │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD]}; 
            │   │   │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 9=[n10--5:IFGE]}; 
            │   │   │       │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 10=[n10--5:IFGE]}; 
            │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │       │   └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
            │   │   └── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │       ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
            │   │       ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   │       ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   │       ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │       └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
            │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [4:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n9--34:IADD], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n9--34:IADD], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
            │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n9--34:IADD], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
            │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64], 7=[n0--31:DMA_STORE64, n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR]}; 
            │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
            │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
            │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD]}; 
            │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 9=[n10--5:IFGE]}; 
            │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 10=[n10--5:IFGE]}; 
            │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   ├── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
            │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR]}; 
            │   │   │       ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │       │   └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │       │       ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │       │       ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [2:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n9--34:IADD], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │       │       │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n9--34:IADD], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
            │   │   │       │       │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n9--34:IADD], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
            │   │   │       │       ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │       └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   └── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)]}; 
            │   │       ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   │       ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   │       ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
            │   │       │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │       │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
            │   │       │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │       ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR]}; 
            │   │       │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │   │       │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │       │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [4:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │       │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
            │   │       │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64, n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
            │   │       │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │       │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │       │   │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │       │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │       │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │       └── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 3=[n2--29:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 4=[n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
            │   └── l_bound: 9, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64]}; 
            │       ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
            │       ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
            │       ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
            │       │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
            │       │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │       │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
            │       │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │       │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │       │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
            │       │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │       │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │       │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │       │   │       ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │       │   │       │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │       │   │       │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │       │   │       │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [2:2]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n9--34:IADD], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │       │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n9--34:IADD], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
            │       │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n9--34:IADD], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
            │       │   │       ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │       │   │       └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │       │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │       │   └── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64, n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │       ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
            │       └── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │           ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │           ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │           ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │           ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │           └── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
            ├── l_bound: 7, u_bound: 10; investigated n4--18:DMA_LOAD64 in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64]}; 
            │   ├── l_bound: 7, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 8, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 8, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR]}; 
            │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │   │   │       └── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │           ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
            │   │   │   │   │           ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64]}; 
            │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64]}; 
            │   │   │   │       │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD]}; 
            │   │   │   │       │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 10=[n10--5:IFGE]}; 
            │   │   │   │       │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 9=[n10--5:IFGE]}; 
            │   │   │   │       │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │   │       │   └── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │   │       └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │   └── l_bound: 8, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
            │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
            │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64], 7=[n0--31:DMA_STORE64, n3--32:LXOR]}; 
            │   │   │       └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 8, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [4:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)]}; 
            │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD]}; 
            │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 9=[n10--5:IFGE]}; 
            │   │   │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64, n9--34:IADD], 10=[n10--5:IFGE]}; 
            │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n0--31:DMA_STORE64, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref), n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref), n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
            │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref), n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
            │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [4:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
            │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
            │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   └── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   │   └── l_bound: 8, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │       ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [4:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │       ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)], 6=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │       ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [5:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │       ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
            │   │       ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   │       ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   │       └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref)], 6=[n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   ├── l_bound: 9, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
            │   ├── l_bound: 7, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [4:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)]}; 
            │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
            │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n9--34:IADD], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
            │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   └── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n6--33:DMA_STORE64], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   │       ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n6--33:DMA_STORE64], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │   │   │       ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n6--33:DMA_STORE64], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n9--34:IADD]}; 
            │   │   │   │   │       │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n6--33:DMA_STORE64], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n9--34:IADD], 9=[n10--5:IFGE]}; 
            │   │   │   │   │       │   └── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n6--33:DMA_STORE64], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n9--34:IADD], 10=[n10--5:IFGE]}; 
            │   │   │   │   │       ├── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n6--33:DMA_STORE64], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │   │   └── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [6:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR]}; 
            │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [4:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref), n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref), n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
            │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref), n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
            │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   │   │   └── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 9, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [4:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
            │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64]}; 
            │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n6--33:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n9--34:IADD in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n9--34:IADD]}; 
            │   │   │   │   │   │   ├── l_bound: 9, u_bound: 10; investigated n9--34:IADD in [4:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64]}; 
            │   │   │   │   │   │   │   ├── l_bound: 10, u_bound: 10; investigated n10--5:IFGE in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n10--5:IFGE]}; 
            │   │   │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n10--5:IFGE in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR, n9--34:IADD], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 10=[n10--5:IFGE]}; 
            │   │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n9--34:IADD in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n9--34:IADD]}; 
            │   │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n6--33:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64], 9=[n6--33:DMA_STORE64], 10=[n6--33:DMA_STORE64]}; 
            │   │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n6--33:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64], 8=[n0--31:DMA_STORE64, n6--33:DMA_STORE64], 9=[n6--33:DMA_STORE64]}; 
            │   │   │   │   ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │   │   └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   │   ├── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   │   │   └── l_bound: 9, u_bound: 10; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR]}; 
            │   │   │       ├── l_bound: 11, u_bound: 11; investigated n0--31:DMA_STORE64 in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 9=[n0--31:DMA_STORE64], 10=[n0--31:DMA_STORE64]}; 
            │   │   │       ├── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n0--31:DMA_STORE64, n3--32:LXOR], 8=[n0--31:DMA_STORE64]}; 
            │   │   │       └── l_bound: 10, u_bound: 10; investigated n0--31:DMA_STORE64 in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR], 8=[n0--31:DMA_STORE64], 9=[n0--31:DMA_STORE64]}; 
            │   │   ├── l_bound: 11, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 9, u_bound: 11; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
            │   │   ├── l_bound: 9, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [7:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n3--32:LXOR, n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 10, u_bound: 12; investigated n3--32:LXOR in [9:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 9=[n3--32:LXOR]}; 
            │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [5:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n3--32:LXOR], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 10, u_bound: 10; investigated n3--32:LXOR in [4:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n3--32:LXOR], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)]}; 
            │   │   │   ├── l_bound: 10, u_bound: 11; investigated n3--32:LXOR in [8:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 8=[n3--32:LXOR]}; 
            │   │   │   └── l_bound: 11, u_bound: 13; investigated n3--32:LXOR in [10:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n7--9:DMA_LOAD(ref)], 10=[n3--32:LXOR]}; 
            │   │   ├── l_bound: 10, u_bound: 13; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
            │   ├── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
            │   └── l_bound: 8, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
            │       ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 5=[n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
            │       ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)]}; 
            │       ├── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref), n7--9:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)]}; 
            │       ├── l_bound: 11, u_bound: 14; investigated n7--9:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)], 10=[n7--9:DMA_LOAD(ref)]}; 
            │       ├── l_bound: 10, u_bound: 10; investigated n7--9:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 4=[n7--9:DMA_LOAD(ref)], 5=[n7--9:DMA_LOAD(ref)], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)]}; 
            │       └── l_bound: 10, u_bound: 12; investigated n7--9:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 3=[n2--29:DMA_LOAD64, n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref)], 7=[n1--20:DMA_LOAD(ref)], 8=[n7--9:DMA_LOAD(ref)], 9=[n7--9:DMA_LOAD(ref)]}; 
            ├── l_bound: 7, u_bound: 10; investigated n4--18:DMA_LOAD64 in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
            │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
            │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
            │   ├── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n1--20:DMA_LOAD(ref), n2--29:DMA_LOAD64], 4=[n1--20:DMA_LOAD(ref)], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64]}; 
            │   ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)], 8=[n1--20:DMA_LOAD(ref)]}; 
            │   ├── l_bound: 10, u_bound: 11; investigated n1--20:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 7=[n1--20:DMA_LOAD(ref)]}; 
            │   ├── l_bound: 10, u_bound: 12; investigated n1--20:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 5=[n4--18:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 8=[n1--20:DMA_LOAD(ref)], 9=[n1--20:DMA_LOAD(ref)]}; 
            │   └── l_bound: 10, u_bound: 10; investigated n1--20:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 5=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64], 6=[n1--20:DMA_LOAD(ref), n4--18:DMA_LOAD64]}; 
            └── l_bound: 8, u_bound: 11; investigated n4--18:DMA_LOAD64 in [6:7]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref), n8--14:DMA_LOAD(ref)], 2=[n2--29:DMA_LOAD64], 3=[n2--29:DMA_LOAD64], 6=[n4--18:DMA_LOAD64], 7=[n4--18:DMA_LOAD64]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: listSchedule
BULB tree contains 2058 inspected nodes
2015 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 675 times
Best latency found: 10
Initial best latency: 10
9 out of 11 DFG nodes could be skipped to find best schedule
It took 1 milliseconds to converge
Scheduling took 109 milliseconds

Buld tree is huge, will not print it

###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 10
Initial best latency: 10
10 out of 11 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1 milliseconds

Print BULB tree: 
l_bound: 10, u_bound: 10; investigated partial schedule: {}; 
└── l_bound: 10, u_bound: 10; investigated n5--25:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 10
Initial best latency: 10
10 out of 11 DFG nodes could be skipped to find best schedule
It took 1 milliseconds to converge
Scheduling took 1 milliseconds

Print BULB tree: 
l_bound: 10, u_bound: 10; investigated partial schedule: {}; 
└── l_bound: 10, u_bound: 10; investigated n5--25:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: listSchedule
BULB tree contains 10 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 4 times
Best latency found: 10
Initial best latency: 10
10 out of 11 DFG nodes could be skipped to find best schedule
It took 1 milliseconds to converge
Scheduling took 3 milliseconds

Print BULB tree: 
l_bound: 10, u_bound: 10; investigated partial schedule: {}; 
├── l_bound: 10, u_bound: 10; investigated n5--25:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n5--25:DMA_LOAD(ref)], 1=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 12; investigated n5--25:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {5=[n5--25:DMA_LOAD(ref)], 6=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 13, u_bound: 13; investigated n5--25:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {6=[n5--25:DMA_LOAD(ref)], 7=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 10, u_bound: 10; investigated n5--25:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n5--25:DMA_LOAD(ref)], 3=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 10, u_bound: 10; investigated n5--25:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {3=[n5--25:DMA_LOAD(ref)], 4=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 14, u_bound: 14; investigated n5--25:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {7=[n5--25:DMA_LOAD(ref)], 8=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 10, u_bound: 10; investigated n5--25:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n5--25:DMA_LOAD(ref)], 2=[n5--25:DMA_LOAD(ref)]}; 
├── l_bound: 11, u_bound: 11; investigated n5--25:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {4=[n5--25:DMA_LOAD(ref)], 5=[n5--25:DMA_LOAD(ref)]}; 
└── l_bound: 15, u_bound: 15; investigated n5--25:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {8=[n5--25:DMA_LOAD(ref)], 9=[n5--25:DMA_LOAD(ref)]}; 

