# Loading project DDS_project
# Compile of pll_module.v was successful.
# Compile of pll_module_tb.v was successful.
# Compile of clk_divider.v was successful.
# Compile of clk_divider_tb.v was successful.
# Compile of pll_module_tb.sv was successful.
# Compile of button_tb.sv was successful.
# Compile of button.v was successful.
# Compile of sampling_control_tb.v was successful.
# Compile of sampling_control.v was successful.
# Compile of oscillator.v was successful.
# Compile of oscillator_tb.v was successful.
# Compile of interpolator.v was successful.
# Compile of interpolator_tb.v was successful.
# Compile of rotary.v was successful.
# Compile of rotary_tb.v was successful.
# Compile of coef_prom.v was successful.
# Compile of lookup_table.v was successful.
# Compile of lookup_table_tb.v was successful.
# Compile of coef_prom_tb.v was successful.
# Compile of fillter_mode4_tb.v was successful.
# Compile of fillter_mode4.v was successful.
# Compile of dds_top.v was successful.
# Compile of dds_top_tb.sv was successful.
# Compile of ResetGen_Module_tb.v was successful.
# Compile of romcoefv2.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.button_tb
# vsim work.button_tb 
# Start time: 09:02:07 on Jul 06,2024
# Loading sv_std.std
# Loading work.button_tb
# Loading work.button
add wave -position insertpoint  \
sim:/button_tb/Fg_CLK_i \
sim:/button_tb/task_CLK \
sim:/button_tb/RESETn_i \
sim:/button_tb/ExtBTN_i \
sim:/button_tb/IntBTN_o
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/button_tb.sv(62)
#    Time: 66832264 ps  Iteration: 1  Instance: /button_tb
# Break in Module button_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/button_tb.sv line 62
add wave -position insertpoint  \
sim:/button_tb/button_module/enable_counter
add wave -position insertpoint sim:/button_tb/button_module/time_counter_limit
add wave -position insertpoint sim:/button_tb/button_module/enable_counter
run -all
restart
# Closing VCD file "button_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/button_tb.sv(62)
#    Time: 66832264 ps  Iteration: 1  Instance: /button_tb
# Break in Module button_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/button_tb.sv line 62
add wave -position insertpoint sim:/button_tb/button_module/counter
restart
# Closing VCD file "button_tb.vcd"
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/button_tb.sv(62)
#    Time: 66832264 ps  Iteration: 1  Instance: /button_tb
# Break in Module button_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/button_tb.sv line 62
# Compile of button.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:19:08 on Jul 06,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 09:19:08 on Jul 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "button_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.button
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/button_tb.sv(62)
#    Time: 66832264 ps  Iteration: 1  Instance: /button_tb
# Break in Module button_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/button_tb.sv line 62
# 0 ps
# 70173877 ps
# Compile of button.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:24:19 on Jul 06,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 09:24:19 on Jul 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "button_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.button
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/button_tb.sv(62)
#    Time: 66832264 ps  Iteration: 1  Instance: /button_tb
# Break in Module button_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/button_tb.sv line 62
# 0 ps
# 70173877 ps
vsim work.interpolator_tb
# End time: 09:25:57 on Jul 06,2024, Elapsed time: 0:23:50
# Errors: 0, Warnings: 1
# vsim work.interpolator_tb 
# Start time: 09:25:58 on Jul 06,2024
# Loading work.interpolator_tb
# Loading work.sampling_control
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'osc_module'.  Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
# ** Warning: (vsim-3722) /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(31): [TFMPC] - Missing connection for port 'Mode'.
# ** Warning: (vsim-3722) /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(31): [TFMPC] - Missing connection for port 'freqchange'.
# ** Error: (vsim-3063) Port 'interpOut' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/interp_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 42
# Error loading design
# End time: 09:25:58 on Jul 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
# Load canceled
vsim work.interpolator_tb
# vsim work.interpolator_tb 
# Start time: 09:26:18 on Jul 06,2024
# Loading work.interpolator_tb
# Loading work.sampling_control
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'osc_module'.  Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
# ** Warning: (vsim-3722) /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(31): [TFMPC] - Missing connection for port 'Mode'.
# ** Warning: (vsim-3722) /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(31): [TFMPC] - Missing connection for port 'freqchange'.
# ** Error: (vsim-3063) Port 'interpOut' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/interp_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 42
# Error loading design
# End time: 09:26:18 on Jul 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
vsim work.interpolator_tb
# vsim work.interpolator_tb 
# Start time: 09:29:36 on Jul 06,2024
# Loading work.interpolator_tb
# Loading work.sampling_control
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'osc_module'.  Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
# ** Warning: (vsim-3722) /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(31): [TFMPC] - Missing connection for port 'Mode'.
# ** Warning: (vsim-3722) /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(31): [TFMPC] - Missing connection for port 'freqchange'.
# ** Error: (vsim-3063) Port 'interpOut' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/interp_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 42
# Error loading design
# End time: 09:29:36 on Jul 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
vsim work.interpolator_tb
# vsim work.interpolator_tb 
# Start time: 09:31:00 on Jul 06,2024
# Loading work.interpolator_tb
# Loading work.sampling_control
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'osc_module'.  Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
# ** Warning: (vsim-3722) /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(31): [TFMPC] - Missing connection for port 'Mode'.
# ** Warning: (vsim-3722) /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(31): [TFMPC] - Missing connection for port 'freqchange'.
# ** Error: (vsim-3063) Port 'interpOut' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/interp_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 42
# Error loading design
# End time: 09:31:00 on Jul 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
# Compile of coef_prom.v was successful.
# Compile of pll_module.v was successful.
# Compile of pll_module_tb.v was successful.
# Compile of clk_divider.v was successful.
# Compile of clk_divider_tb.v was successful.
# Compile of pll_module_tb.sv was successful.
# Compile of button_tb.sv was successful.
# Compile of button.v was successful.
# Compile of sampling_control_tb.v was successful.
# Compile of sampling_control.v was successful.
# Compile of oscillator.v was successful.
# Compile of oscillator_tb.v was successful.
# Compile of interpolator.v was successful.
# Compile of interpolator_tb.v was successful.
# Compile of rotary.v was successful.
# Compile of rotary_tb.v was successful.
# Compile of coef_prom.v was successful.
# Compile of lookup_table.v was successful.
# Compile of lookup_table_tb.v was successful.
# Compile of coef_prom_tb.v was successful.
# Compile of fillter_mode4_tb.v was successful.
# Compile of fillter_mode4.v was successful.
# Compile of dds_top.v was successful.
# Compile of dds_top_tb.sv was successful.
# Compile of ResetGen_Module_tb.v was successful.
# Compile of romcoefv2.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.interpolator_tb
# vsim work.interpolator_tb 
# Start time: 09:31:37 on Jul 06,2024
# Loading work.interpolator_tb
# Loading work.sampling_control
# Loading work.oscillator
# Loading work.interpolator
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(104)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 104
# Compile of interpolator_tb.v was successful.
add wave -position insertpoint  \
sim:/interpolator_tb/Fg_CLK_tb \
sim:/interpolator_tb/RESETn_tb \
sim:/interpolator_tb/IntBTN_i \
sim:/interpolator_tb/Ready_o \
sim:/interpolator_tb/Enable_o \
sim:/interpolator_tb/Mode_o \
sim:/interpolator_tb/out1_o \
sim:/interpolator_tb/out2_o \
sim:/interpolator_tb/interpOut_o
restart
# Closing VCD file "interpolator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.interpolator_tb
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'freqchange'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(104)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 104
# Compile of interpolator.v failed with 2 errors.
# Compile of interpolator.v was successful.
restart
# Closing VCD file "interpolator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'freqchange'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(104)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 104
run -all
restart
# Closing VCD file "interpolator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'freqchange'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(104)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 104
vsim work.sampling_control_tb
# End time: 09:46:05 on Jul 06,2024, Elapsed time: 0:14:28
# Errors: 0, Warnings: 3
# vsim work.sampling_control_tb 
# Start time: 09:46:05 on Jul 06,2024
# Loading work.sampling_control_tb
# Loading work.sampling_control
add wave -position insertpoint  \
sim:/sampling_control_tb/Fg_CLK_i \
sim:/sampling_control_tb/RESETn_i \
sim:/sampling_control_tb/IntBTN_i \
sim:/sampling_control_tb/Ready_o \
sim:/sampling_control_tb/Enable_o \
sim:/sampling_control_tb/Mode_o
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/sampling_control_tb.v(117)
#    Time: 10262294134 ps  Iteration: 1  Instance: /sampling_control_tb
# Break in Module sampling_control_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/sampling_control_tb.v line 117
# Load canceled
vsim work.oscillator_tb
# End time: 11:05:56 on Jul 06,2024, Elapsed time: 1:19:51
# Errors: 0, Warnings: 1
# vsim work.oscillator_tb 
# Start time: 11:05:56 on Jul 06,2024
# Loading work.oscillator_tb
# Loading work.sampling_control
# Loading work.oscillator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'osc_module'.  Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3722) /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v(29): [TFMPC] - Missing connection for port 'Mode'.
# ** Warning: (vsim-3722) /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v(29): [TFMPC] - Missing connection for port 'freqchange'.
add wave -position insertpoint  \
sim:/oscillator_tb/Fg_CLK_i \
sim:/oscillator_tb/RESETn_i \
sim:/oscillator_tb/IntBTN_i \
sim:/oscillator_tb/Ready_o \
sim:/oscillator_tb/Enable_o \
sim:/oscillator_tb/Mode_o \
sim:/oscillator_tb/out1_o \
sim:/oscillator_tb/out2_o
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v(91)
#    Time: 54418254294 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v line 91
vsim work.interpolator_tb
# End time: 11:33:44 on Jul 06,2024, Elapsed time: 0:27:48
# Errors: 0, Warnings: 4
# vsim work.interpolator_tb 
# Start time: 11:33:44 on Jul 06,2024
# Loading work.interpolator_tb
# Loading work.sampling_control
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'freqchange'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
add wave -position insertpoint  \
sim:/interpolator_tb/Fg_CLK_tb \
sim:/interpolator_tb/RESETn_tb \
sim:/interpolator_tb/IntBTN_i \
sim:/interpolator_tb/Ready_o \
sim:/interpolator_tb/Enable_o \
sim:/interpolator_tb/Mode_o \
sim:/interpolator_tb/out1_o \
sim:/interpolator_tb/out2_o \
sim:/interpolator_tb/interpOut_o
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(104)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 104
vsim work.oscillator_tb
# End time: 11:35:39 on Jul 06,2024, Elapsed time: 0:01:55
# Errors: 0, Warnings: 3
# vsim work.oscillator_tb 
# Start time: 11:35:39 on Jul 06,2024
# Loading work.oscillator_tb
# Loading work.sampling_control
# Loading work.oscillator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'osc_module'.  Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3722) /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v(29): [TFMPC] - Missing connection for port 'Mode'.
# ** Warning: (vsim-3722) /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v(29): [TFMPC] - Missing connection for port 'freqchange'.
add wave -position insertpoint  \
sim:/oscillator_tb/Fg_CLK_i \
sim:/oscillator_tb/RESETn_i \
sim:/oscillator_tb/IntBTN_i \
sim:/oscillator_tb/Ready_o \
sim:/oscillator_tb/Enable_o \
sim:/oscillator_tb/Mode_o \
sim:/oscillator_tb/out1_o \
sim:/oscillator_tb/out2_o
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v(91)
#    Time: 54418254294 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v line 91
# WARNING: No extended dataflow license exists
vsim work.sampling_control_tb
# End time: 11:40:31 on Jul 06,2024, Elapsed time: 0:04:52
# Errors: 0, Warnings: 4
# vsim work.sampling_control_tb 
# Start time: 11:40:31 on Jul 06,2024
# Loading work.sampling_control_tb
# Loading work.sampling_control
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/sampling_control_tb.v(117)
#    Time: 10262294134 ps  Iteration: 1  Instance: /sampling_control_tb
# Break in Module sampling_control_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/sampling_control_tb.v line 117
add wave -position insertpoint  \
sim:/sampling_control_tb/Fg_CLK_i \
sim:/sampling_control_tb/RESETn_i \
sim:/sampling_control_tb/IntBTN_i \
sim:/sampling_control_tb/Ready_o \
sim:/sampling_control_tb/Enable_o \
sim:/sampling_control_tb/Mode_o
restart
# Closing VCD file "sampling_control_tb.vcd"
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/sampling_control_tb.v(117)
#    Time: 10262294134 ps  Iteration: 1  Instance: /sampling_control_tb
# Break in Module sampling_control_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/sampling_control_tb.v line 117
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:46:39 on Jul 06,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module romcoefv2
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	coef_prom
# 	fillter_mode4
# 	dds_top_tb
# End time: 11:46:39 on Jul 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:46:40 on Jul 06,2024, Elapsed time: 0:06:09
# Errors: 0, Warnings: 1
# vsim -L gowin work.dds_top_tb 
# Start time: 11:46:40 on Jul 06,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.romcoefv2
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(131)
#    Time: 2117588854 ns  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 131
# 0 ps
# 2223468296700 ps
add wave -position insertpoint /dds_top_tb/dut/wire_out2
add wave -position insertpoint sim:/dds_top_tb/dut/wire_out1
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:47 on Jul 06,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 11:49:47 on Jul 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(131)
#    Time: 2117588854 ns  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 131
# 0 ps
# 2223468296700 ps
# Compile of oscillator.v was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:00:26 on Jul 06,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module romcoefv2
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	coef_prom
# 	fillter_mode4
# 	dds_top_tb
# End time: 12:00:26 on Jul 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:00:27 on Jul 06,2024, Elapsed time: 0:13:47
# Errors: 0, Warnings: 2
# vsim -L gowin work.dds_top_tb 
# Start time: 12:00:27 on Jul 06,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.romcoefv2
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(131)
#    Time: 2117588854 ns  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 131
# 0 ps
# 2223468296700 ps
add wave -position insertpoint  \
sim:/dds_top_tb/dut/SAMP_module/Ready \
sim:/dds_top_tb/dut/SAMP_module/Enable \
sim:/dds_top_tb/dut/SAMP_module/Mode
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:01:53 on Jul 06,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 12:01:53 on Jul 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(131)
#    Time: 2117588854 ns  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 131
# 0 ps
# 2223468296700 ps
# Compile of pll_module.v was successful.
# Compile of pll_module_tb.v was successful.
# Compile of clk_divider.v was successful.
# Compile of clk_divider_tb.v was successful.
# Compile of pll_module_tb.sv was successful.
# Compile of button_tb.sv was successful.
# Compile of button.v was successful.
# Compile of sampling_control_tb.v was successful.
# Compile of sampling_control.v was successful.
# Compile of oscillator.v was successful.
# Compile of oscillator_tb.v was successful.
# Compile of interpolator.v was successful.
# Compile of interpolator_tb.v was successful.
# Compile of rotary.v was successful.
# Compile of rotary_tb.v was successful.
# Compile of coef_prom.v was successful.
# Compile of lookup_table.v was successful.
# Compile of lookup_table_tb.v was successful.
# Compile of coef_prom_tb.v was successful.
# Compile of fillter_mode4_tb.v was successful.
# Compile of fillter_mode4.v was successful.
# Compile of dds_top.v was successful.
# Compile of dds_top_tb.sv was successful.
# Compile of ResetGen_Module_tb.v was successful.
# Compile of romcoefv2.v was successful.
# 25 compiles, 0 failed with no errors.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:06:37 on Jul 06,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module romcoefv2
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	coef_prom
# 	fillter_mode4
# 	dds_top_tb
# End time: 12:06:37 on Jul 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:06:39 on Jul 06,2024, Elapsed time: 0:06:12
# Errors: 0, Warnings: 2
# vsim -L gowin work.dds_top_tb 
# Start time: 12:06:39 on Jul 06,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.romcoefv2
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(131)
#    Time: 2117588854 ns  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 131
# 0 ps
# 2223468296700 ps
