INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/halfadd/halfadd.srcs/sources_1/new/halfadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/halfadd/halfadd.srcs/sim_1/new/testha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testha
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/halfadd/halfadd.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
