// Seed: 3090152875
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    input  tri1  id_2,
    output wand  id_3
);
  assign id_3 = id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input supply0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output tri1 id_7,
    output uwire id_8,
    output tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output wor id_12,
    input tri id_13,
    input tri1 id_14,
    output supply0 id_15,
    input wand id_16,
    input supply0 id_17,
    input wor id_18,
    input wor id_19,
    input supply0 id_20,
    output wor id_21,
    output wor id_22,
    input wire id_23,
    output tri0 id_24,
    output wand id_25,
    output wor id_26,
    output tri0 id_27,
    output tri0 id_28,
    output tri0 id_29
);
  assign id_7 = id_0;
  wire [-1 : 1] id_31;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_13,
      id_15
  );
  assign id_26 = 1 == id_18;
endmodule
