---
title: Add ARM64 SIMD widening ISLE rules
status: closed
priority: 2
issue-type: task
created-at: "2026-01-03T16:05:58.440036+02:00"
closed-at: "2026-01-03T20:29:41.830990+02:00"
---

File: src/backends/aarch64/lower.isle, isle_helpers.zig, inst.zig - Opcodes EXIST: swiden_low, swiden_high, uwiden_low, uwiden_high (opcodes.zig) - Need: SSHLL/USHLL ARM64 instructions (~20 LOC inst.zig) - Need: Lowering rules for I8X16→I16X8, I16X8→I32X4, I32X4→I64X2 (~150-200 LOC) - Need: Emit functions for shift-left-long (~30 LOC emit.zig) - VectorSize enum exists (inst.zig), VReg .float class supports NEON Q0-Q31 - Accept: Widening vector ops compile to SSHLL/USHLL
