<MODULE>
square_lp828
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0000,NO
rbank0,data,0000,OV
R_DINIT,code,0000,NO
R_DSEG,data,0016,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,0247,NO
</SEGMENTS>

<LOCALS>
_allocate2D_i_1_55,R_DSEG,0012,0002
_allocate2D_sloc0_1_0,R_DSEG,0014,0002
L003001?,R_CSEG,001D,0000
_allocate2D_rows_1_54,R_DSEG,000D,0002
L005008?,R_CSEG,0070,0000
L005001?,R_CSEG,006B,0000
L006002?,R_CSEG,009F,0000
L010002?,R_CSEG,0220,0000
L011002?,R_CSEG,0242,0000
L008004?,R_CSEG,0147,0000
L008001?,R_CSEG,00DE,0000
L009009?,R_CSEG,020B,0000
L009008?,R_CSEG,0209,0000
_allocate2D_arr2D_1_55,R_DSEG,000F,0003
L009007?,R_CSEG,01DF,0000
L009006?,R_CSEG,01DD,0000
L009002?,R_CSEG,01E5,0000
</LOCALS>

<PUBLICS>
_test_fcn,R_CSEG,00A6,0000
_OnOffControl,R_CSEG,0075,0000
_leftInd,R_DSEG,0003,0002
_main,R_CSEG,0233,0000
_SPIWrite,R_CSEG,0017,0000
_gain,R_DSEG,0009,0002
_rightInd,R_DSEG,0005,0002
_wait,R_CSEG,0067,0000
_GetADC,R_CSEG,0021,0000
_InitTimer0,R_CSEG,0000,0000
_LineFollow,R_CSEG,0151,0000
_allocate2D_PARM_2,R_DSEG,000B,0002
_pwmcounter,R_CSEG,020E,0000
_allocate2D,R_CSEG,00AC,0000
_error,R_DSEG,0007,0002
_pwmL,R_DSEG,0001,0001
_pwmR,R_DSEG,0002,0001
_pwmcount,R_DSEG,0000,0001
</PUBLICS>

<EXTERNALS>
___fs2sint,any,0000,0000
___fsmul,any,0000,0000
__mulint,any,0000,0000
__mulint_PARM_2,any,0000,0000
_malloc,any,0000,0000
__gptrput,any,0000,0000
_setbaud_timer2,any,0000,0000
_crt0,any,0000,0000
___sint2fs,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE AT 000B>
02 addr16(_pwmcounter;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
C2 8C
74 F0
55 89
44 01
F5 89
75 94 FE
75 92 90
D2 8C
D2 A9
D2 AF
22
AA 82
C2 EF
8A EA
30 EF rel3(L003001?;)
22
AA 82
D2 EA
75 E9 5F
C2 94
75 82 01
C0 02
12 addr16(_SPIWrite;)  
D0 02
EA
C4
54 F0
FA
74 80
4A
F5 82
12 addr16(_SPIWrite;)  
74 03
55 EA
FB
7A 00
75 82 55
C0 02
C0 03
12 addr16(_SPIWrite;)  
D0 03
D0 02
AC EA
7D 00
EC
2A
FA
ED
3B
FB
D2 94
8A 82
8B 83
22
AA 82
AB 83
1A
BA FF rel3(L005008?;)
1B
EA
4B
70 rel2(L005001?;)
22
75 82 00
12 addr16(_GetADC;)  
85 82 data8(_leftInd;)
85 83 data8(_leftInd;0x0001;+;)
75 82 01
12 addr16(_GetADC;)  
85 82 data8(_rightInd;)
85 83 data8(_rightInd;0x0001;+;)
C3
E5 data8(_rightInd;)
95 data8(_leftInd;)
E5 data8(_rightInd;0x0001;+;)
95 data8(_leftInd;0x0001;+;)
50 rel2(L006002?;)
75 data8(_pwmL;) 00
75 data8(_pwmR;) 64
22
75 data8(_pwmL;) 64
75 data8(_pwmR;) 00
22
90 00 5A
02 addr16(_malloc;)  
85 82 data8(_allocate2D_rows_1_54;)
85 83 data8(_allocate2D_rows_1_54;0x0001;+;)
85 data8(_allocate2D_rows_1_54;) data8(__mulint_PARM_2;)
85 data8(_allocate2D_rows_1_54;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 00 03
12 addr16(__mulint;)  
12 addr16(_malloc;)  
AC 82
AD 83
8C data8(_allocate2D_arr2D_1_55;)
8D data8(_allocate2D_arr2D_1_55;0x0001;+;)
75 data8(_allocate2D_arr2D_1_55;0x0002;+;) 00
E5 data8(_allocate2D_PARM_2;)
25 data8(_allocate2D_PARM_2;)
FF
E5 data8(_allocate2D_PARM_2;0x0001;+;)
33
F8
E4
F5 data8(_allocate2D_i_1_55;)
F5 data8(_allocate2D_i_1_55;0x0001;+;)
F5 data8(_allocate2D_sloc0_1_0;)
F5 data8(_allocate2D_sloc0_1_0;0x0001;+;)
C3
E5 data8(_allocate2D_i_1_55;)
95 data8(_allocate2D_rows_1_54;)
E5 data8(_allocate2D_i_1_55;0x0001;+;)
64 80
85 data8(_allocate2D_rows_1_54;0x0001;+;) F0
63 F0 80
95 F0
50 rel2(L008004?;)
E5 data8(_allocate2D_sloc0_1_0;)
25 data8(_allocate2D_arr2D_1_55;)
FB
E5 data8(_allocate2D_sloc0_1_0;0x0001;+;)
35 data8(_allocate2D_arr2D_1_55;0x0001;+;)
FC
AD data8(_allocate2D_arr2D_1_55;0x0002;+;)
8F 82
88 83
C0 03
C0 04
C0 05
C0 07
C0 00
12 addr16(_malloc;)  
AE 82
AA 83
D0 00
D0 07
D0 05
D0 04
D0 03
79 00
8B 82
8C 83
8D F0
EE
12 addr16(__gptrput;)  
A3
EA
12 addr16(__gptrput;)  
A3
E9
12 addr16(__gptrput;)  
74 03
25 data8(_allocate2D_sloc0_1_0;)
F5 data8(_allocate2D_sloc0_1_0;)
E4
35 data8(_allocate2D_sloc0_1_0;0x0001;+;)
F5 data8(_allocate2D_sloc0_1_0;0x0001;+;)
05 data8(_allocate2D_i_1_55;)
E4
B5 data8(_allocate2D_i_1_55;) rel3(L008001?;)
05 data8(_allocate2D_i_1_55;0x0001;+;)
80 rel2(L008001?;)
85 data8(_allocate2D_arr2D_1_55;) 82
85 data8(_allocate2D_arr2D_1_55;0x0001;+;) 83
85 data8(_allocate2D_arr2D_1_55;0x0002;+;) F0
22
75 82 00
12 addr16(_GetADC;)  
85 82 data8(_leftInd;)
85 83 data8(_leftInd;0x0001;+;)
75 82 01
12 addr16(_GetADC;)  
85 82 data8(_rightInd;)
85 83 data8(_rightInd;0x0001;+;)
E5 data8(_leftInd;)
C3
95 data8(_rightInd;)
F5 data8(_error;)
E5 data8(_leftInd;0x0001;+;)
95 data8(_rightInd;0x0001;+;)
F5 data8(_error;0x0001;+;)
85 data8(_error;) 82
85 data8(_error;0x0001;+;) 83
12 addr16(___sint2fs;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
90 00 00
75 F0 80
74 3E
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
8A 82
8B 83
8C F0
ED
12 addr16(___fs2sint;)  
85 82 data8(_gain;)
85 83 data8(_gain;0x0001;+;)
C3
E4
95 data8(_error;)
E4
64 80
85 data8(_error;0x0001;+;) F0
63 F0 80
95 F0
50 rel2(L009002?;)
C3
E5 data8(_gain;)
94 64
E5 data8(_gain;0x0001;+;)
64 80
94 80
50 rel2(L009006?;)
AA data8(_gain;)
74 64
C3
9A
FA
80 rel2(L009007?;)
7A 00
8A data8(_pwmL;)
75 data8(_pwmR;) 64
22
C3
E4
95 data8(_gain;)
F5 data8(_gain;)
E4
95 data8(_gain;0x0001;+;)
F5 data8(_gain;0x0001;+;)
75 data8(_pwmL;) 64
C3
E5 data8(_gain;)
94 64
E5 data8(_gain;0x0001;+;)
64 80
94 80
50 rel2(L009008?;)
AA data8(_gain;)
74 64
C3
9A
FA
80 rel2(L009009?;)
7A 00
8A data8(_pwmR;)
22
C0 E0
C0 D0
75 D0 00
05 data8(_pwmcount;)
E5 data8(_pwmcount;)
24 9C
50 rel2(L010002?;)
75 data8(_pwmcount;) 00
C3
E5 data8(_pwmcount;)
95 data8(_pwmL;)
92 90
C3
E5 data8(_pwmcount;)
95 data8(_pwmR;)
92 91
D0 D0
D0 E0
32
90 FF FE
12 addr16(_setbaud_timer2;)  
12 addr16(_InitTimer0;)  
75 data8(_pwmL;) 00
75 data8(_pwmR;) 00
12 addr16(_OnOffControl;)  
80 rel2(L011002?;)
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_CONST>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE AT 000E>
</CODE>
