cocci_test_suite() {
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_hw_sequencer.c 71 */;
	const struct dce112_hw_seq_reg_offsets cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_hw_sequencer.c 42 */[];
	struct dce112_hw_seq_reg_offsets {
		uint32_t crtc;
	} cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_hw_sequencer.c 37 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_hw_sequencer.c 155 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_hw_sequencer.c 121 */;
	enum bp_pipe_control_action cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_hw_sequencer.c 120 */;
	enum bp_result cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_hw_sequencer.c 119 */;
	enum pipe_gating_control cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_hw_sequencer.c 117 */;
	struct dc_bios *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_hw_sequencer.c 116 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_hw_sequencer.c 115 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_hw_sequencer.c 114 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_hw_sequencer.c 113 */;
}
