Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jan  8 10:08:02 2024
| Host         : DESKTOP-UPGRJVK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys4_timing_summary_routed.rpt -pb nexys4_timing_summary_routed.pb -rpx nexys4_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.742        0.000                      0                   57        0.118        0.000                      0                   57        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.742        0.000                      0                   57        0.118        0.000                      0                   57        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 Afisor/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.002ns (27.095%)  route 2.696ns (72.905%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.724     5.327    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Afisor/Num_reg[18]/Q
                         net (fo=14, routed)          1.002     6.847    Afisor/sel0[1]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.152     6.999 f  Afisor/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.961     7.960    Afisor/an_OBUF[7]
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.332     8.292 r  Afisor/Num[19]_i_1/O
                         net (fo=19, routed)          0.733     9.025    Afisor/Num[19]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.603    15.026    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[17]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X6Y53          FDRE (Setup_fdre_C_R)       -0.524    14.767    Afisor/Num_reg[17]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 Afisor/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.002ns (27.095%)  route 2.696ns (72.905%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.724     5.327    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Afisor/Num_reg[18]/Q
                         net (fo=14, routed)          1.002     6.847    Afisor/sel0[1]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.152     6.999 f  Afisor/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.961     7.960    Afisor/an_OBUF[7]
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.332     8.292 r  Afisor/Num[19]_i_1/O
                         net (fo=19, routed)          0.733     9.025    Afisor/Num[19]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.603    15.026    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[18]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X6Y53          FDRE (Setup_fdre_C_R)       -0.524    14.767    Afisor/Num_reg[18]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 Afisor/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.002ns (27.095%)  route 2.696ns (72.905%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.724     5.327    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Afisor/Num_reg[18]/Q
                         net (fo=14, routed)          1.002     6.847    Afisor/sel0[1]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.152     6.999 f  Afisor/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.961     7.960    Afisor/an_OBUF[7]
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.332     8.292 r  Afisor/Num[19]_i_1/O
                         net (fo=19, routed)          0.733     9.025    Afisor/Num[19]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.603    15.026    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[19]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X6Y53          FDRE (Setup_fdre_C_R)       -0.524    14.767    Afisor/Num_reg[19]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 Afisor/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.002ns (28.119%)  route 2.561ns (71.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.724     5.327    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Afisor/Num_reg[18]/Q
                         net (fo=14, routed)          1.002     6.847    Afisor/sel0[1]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.152     6.999 f  Afisor/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.961     7.960    Afisor/an_OBUF[7]
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.332     8.292 r  Afisor/Num[19]_i_1/O
                         net (fo=19, routed)          0.598     8.890    Afisor/Num[19]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  Afisor/Num_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.604    15.027    Afisor/clk_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  Afisor/Num_reg[5]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y50          FDRE (Setup_fdre_C_R)       -0.524    14.743    Afisor/Num_reg[5]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 Afisor/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.002ns (28.119%)  route 2.561ns (71.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.724     5.327    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Afisor/Num_reg[18]/Q
                         net (fo=14, routed)          1.002     6.847    Afisor/sel0[1]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.152     6.999 f  Afisor/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.961     7.960    Afisor/an_OBUF[7]
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.332     8.292 r  Afisor/Num[19]_i_1/O
                         net (fo=19, routed)          0.598     8.890    Afisor/Num[19]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  Afisor/Num_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.604    15.027    Afisor/clk_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  Afisor/Num_reg[6]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y50          FDRE (Setup_fdre_C_R)       -0.524    14.743    Afisor/Num_reg[6]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 Afisor/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.002ns (28.119%)  route 2.561ns (71.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.724     5.327    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Afisor/Num_reg[18]/Q
                         net (fo=14, routed)          1.002     6.847    Afisor/sel0[1]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.152     6.999 f  Afisor/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.961     7.960    Afisor/an_OBUF[7]
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.332     8.292 r  Afisor/Num[19]_i_1/O
                         net (fo=19, routed)          0.598     8.890    Afisor/Num[19]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  Afisor/Num_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.604    15.027    Afisor/clk_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  Afisor/Num_reg[7]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y50          FDRE (Setup_fdre_C_R)       -0.524    14.743    Afisor/Num_reg[7]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 Afisor/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.002ns (28.119%)  route 2.561ns (71.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.724     5.327    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Afisor/Num_reg[18]/Q
                         net (fo=14, routed)          1.002     6.847    Afisor/sel0[1]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.152     6.999 f  Afisor/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.961     7.960    Afisor/an_OBUF[7]
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.332     8.292 r  Afisor/Num[19]_i_1/O
                         net (fo=19, routed)          0.598     8.890    Afisor/Num[19]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  Afisor/Num_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.604    15.027    Afisor/clk_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  Afisor/Num_reg[8]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y50          FDRE (Setup_fdre_C_R)       -0.524    14.743    Afisor/Num_reg[8]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 Afisor/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 1.002ns (28.148%)  route 2.558ns (71.852%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.724     5.327    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Afisor/Num_reg[18]/Q
                         net (fo=14, routed)          1.002     6.847    Afisor/sel0[1]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.152     6.999 f  Afisor/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.961     7.960    Afisor/an_OBUF[7]
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.332     8.292 r  Afisor/Num[19]_i_1/O
                         net (fo=19, routed)          0.595     8.886    Afisor/Num[19]_i_1_n_0
    SLICE_X6Y52          FDRE                                         r  Afisor/Num_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.604    15.027    Afisor/clk_IBUF_BUFG
    SLICE_X6Y52          FDRE                                         r  Afisor/Num_reg[13]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y52          FDRE (Setup_fdre_C_R)       -0.524    14.743    Afisor/Num_reg[13]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 Afisor/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 1.002ns (28.148%)  route 2.558ns (71.852%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.724     5.327    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Afisor/Num_reg[18]/Q
                         net (fo=14, routed)          1.002     6.847    Afisor/sel0[1]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.152     6.999 f  Afisor/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.961     7.960    Afisor/an_OBUF[7]
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.332     8.292 r  Afisor/Num[19]_i_1/O
                         net (fo=19, routed)          0.595     8.886    Afisor/Num[19]_i_1_n_0
    SLICE_X6Y52          FDRE                                         r  Afisor/Num_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.604    15.027    Afisor/clk_IBUF_BUFG
    SLICE_X6Y52          FDRE                                         r  Afisor/Num_reg[14]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y52          FDRE (Setup_fdre_C_R)       -0.524    14.743    Afisor/Num_reg[14]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 Afisor/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 1.002ns (28.148%)  route 2.558ns (71.852%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.724     5.327    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Afisor/Num_reg[18]/Q
                         net (fo=14, routed)          1.002     6.847    Afisor/sel0[1]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.152     6.999 f  Afisor/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.961     7.960    Afisor/an_OBUF[7]
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.332     8.292 r  Afisor/Num[19]_i_1/O
                         net (fo=19, routed)          0.595     8.886    Afisor/Num[19]_i_1_n_0
    SLICE_X6Y52          FDRE                                         r  Afisor/Num_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.604    15.027    Afisor/clk_IBUF_BUFG
    SLICE_X6Y52          FDRE                                         r  Afisor/Num_reg[15]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y52          FDRE (Setup_fdre_C_R)       -0.524    14.743    Afisor/Num_reg[15]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Afisor/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.299ns (50.554%)  route 0.292ns (49.446%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Afisor/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Afisor/Num_reg[0]/Q
                         net (fo=3, routed)           0.292     1.956    Afisor/Num_reg_n_0_[0]
    SLICE_X6Y49          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     2.114 r  Afisor/Num0_carry/O[0]
                         net (fo=1, routed)           0.000     2.114    Afisor/data0[1]
    SLICE_X6Y49          FDRE                                         r  Afisor/Num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.947     2.112    Afisor/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  Afisor/Num_reg[1]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.134     1.995    Afisor/Num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Afisor/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.313ns (51.697%)  route 0.292ns (48.303%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Afisor/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Afisor/Num_reg[0]/Q
                         net (fo=3, routed)           0.292     1.956    Afisor/Num_reg_n_0_[0]
    SLICE_X6Y49          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     2.128 r  Afisor/Num0_carry/O[2]
                         net (fo=1, routed)           0.000     2.128    Afisor/data0[3]
    SLICE_X6Y49          FDRE                                         r  Afisor/Num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.947     2.112    Afisor/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  Afisor/Num_reg[3]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.134     1.995    Afisor/Num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 counter_adrese_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorie_16_64_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.778%)  route 0.238ns (59.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.576     1.495    clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  counter_adrese_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  counter_adrese_reg[2]/Q
                         net (fo=4, routed)           0.238     1.898    counter_adrese_reg[2]
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.888     2.053    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.757    memorie_16_64_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Afisor/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.325ns (52.636%)  route 0.292ns (47.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Afisor/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Afisor/Num_reg[0]/Q
                         net (fo=3, routed)           0.292     1.956    Afisor/Num_reg_n_0_[0]
    SLICE_X6Y49          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     2.140 r  Afisor/Num0_carry/O[1]
                         net (fo=1, routed)           0.000     2.140    Afisor/data0[2]
    SLICE_X6Y49          FDRE                                         r  Afisor/Num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.947     2.112    Afisor/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  Afisor/Num_reg[2]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.134     1.995    Afisor/Num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Afisor/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Afisor/Num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.337ns (53.539%)  route 0.292ns (46.461%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Afisor/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Afisor/Num_reg[0]/Q
                         net (fo=3, routed)           0.292     1.956    Afisor/Num_reg_n_0_[0]
    SLICE_X6Y49          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.196     2.152 r  Afisor/Num0_carry/O[3]
                         net (fo=1, routed)           0.000     2.152    Afisor/data0[4]
    SLICE_X6Y49          FDRE                                         r  Afisor/Num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.947     2.112    Afisor/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  Afisor/Num_reg[4]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.134     1.995    Afisor/Num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 counter_adrese_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorie_16_64_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.959%)  route 0.257ns (61.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.576     1.495    clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  counter_adrese_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  counter_adrese_reg[0]/Q
                         net (fo=6, routed)           0.257     1.916    counter_adrese_reg[0]
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.889     2.054    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK
                         clock pessimism             -0.479     1.575    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.758    memorie_16_64_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 counter_adrese_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorie_16_64_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.959%)  route 0.257ns (61.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.576     1.495    clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  counter_adrese_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  counter_adrese_reg[0]/Q
                         net (fo=6, routed)           0.257     1.916    counter_adrese_reg[0]
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.888     2.053    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.757    memorie_16_64_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 counter_adrese_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorie_16_64_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.454%)  route 0.227ns (60.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.576     1.495    clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  counter_adrese_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  counter_adrese_reg[1]/Q
                         net (fo=5, routed)           0.227     1.870    counter_adrese_reg[1]
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.889     2.054    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK
                         clock pessimism             -0.479     1.575    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.129     1.704    memorie_16_64_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 counter_adrese_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorie_16_64_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.454%)  route 0.227ns (60.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.576     1.495    clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  counter_adrese_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  counter_adrese_reg[1]/Q
                         net (fo=5, routed)           0.227     1.870    counter_adrese_reg[1]
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.888     2.053    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129     1.703    memorie_16_64_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 counter_adrese_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorie_16_64_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.876%)  route 0.243ns (62.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.576     1.495    clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  counter_adrese_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  counter_adrese_reg[3]/Q
                         net (fo=3, routed)           0.243     1.886    counter_adrese_reg[3]
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.889     2.054    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK
                         clock pessimism             -0.479     1.575    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130     1.705    memorie_16_64_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10    memorie_16_64_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10    memorie_16_64_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y52    counter_adrese_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y52    counter_adrese_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y52    counter_adrese_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y52    counter_adrese_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y53     Afisor/Num_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y51     Afisor/Num_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y51     Afisor/Num_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y53     Afisor/Num_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y53     Afisor/Num_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52    counter_adrese_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y53     Afisor/Num_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y53     Afisor/Num_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.830ns  (logic 6.921ns (38.816%)  route 10.909ns (61.184%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=15, routed)          3.131     4.610    fil1/sw_IBUF[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     4.734 r  fil1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.734    fil1/i__carry_i_8_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.278 f  fil1/_inferred__2/i__carry/O[2]
                         net (fo=1, routed)           0.959     6.237    fil1/newPixelValue1[2]
    SLICE_X9Y54          LUT5 (Prop_lut5_I0_O)        0.301     6.538 f  fil1/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.263     6.801    fil1/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124     6.925 f  fil1/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           1.043     7.968    Afisor/cat_OBUF[6]_inst_i_5_0
    SLICE_X5Y55          LUT4 (Prop_lut4_I2_O)        0.152     8.120 r  Afisor/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.880     8.999    Afisor/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I5_O)        0.326     9.325 r  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.785    10.111    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I3_O)        0.116    10.227 r  Afisor/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.849    14.076    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    17.830 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.830    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.502ns  (logic 6.668ns (40.405%)  route 9.834ns (59.595%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=15, routed)          3.131     4.610    fil1/sw_IBUF[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     4.734 r  fil1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.734    fil1/i__carry_i_8_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.278 f  fil1/_inferred__2/i__carry/O[2]
                         net (fo=1, routed)           0.959     6.237    fil1/newPixelValue1[2]
    SLICE_X9Y54          LUT5 (Prop_lut5_I0_O)        0.301     6.538 f  fil1/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.263     6.801    fil1/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124     6.925 f  fil1/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           1.043     7.968    Afisor/cat_OBUF[6]_inst_i_5_0
    SLICE_X5Y55          LUT4 (Prop_lut4_I2_O)        0.152     8.120 r  Afisor/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.880     8.999    Afisor/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I5_O)        0.326     9.325 r  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.785    10.111    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I1_O)        0.124    10.235 r  Afisor/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.774    13.009    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.502 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.502    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.289ns  (logic 6.712ns (41.206%)  route 9.577ns (58.794%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=15, routed)          3.131     4.610    fil1/sw_IBUF[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     4.734 r  fil1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.734    fil1/i__carry_i_8_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.278 f  fil1/_inferred__2/i__carry/O[2]
                         net (fo=1, routed)           0.959     6.237    fil1/newPixelValue1[2]
    SLICE_X9Y54          LUT5 (Prop_lut5_I0_O)        0.301     6.538 f  fil1/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.263     6.801    fil1/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124     6.925 f  fil1/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           1.043     7.968    Afisor/cat_OBUF[6]_inst_i_5_0
    SLICE_X5Y55          LUT4 (Prop_lut4_I2_O)        0.152     8.120 r  Afisor/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.880     8.999    Afisor/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I5_O)        0.326     9.325 r  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.434     9.759    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.124     9.883 r  Afisor/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.868    12.751    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.289 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.289    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.123ns  (logic 6.960ns (43.168%)  route 9.163ns (56.832%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=15, routed)          3.131     4.610    fil1/sw_IBUF[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     4.734 r  fil1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.734    fil1/i__carry_i_8_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.278 r  fil1/_inferred__2/i__carry/O[2]
                         net (fo=1, routed)           0.959     6.237    fil1/newPixelValue1[2]
    SLICE_X9Y54          LUT5 (Prop_lut5_I0_O)        0.301     6.538 r  fil1/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.263     6.801    fil1/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124     6.925 r  fil1/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           1.043     7.968    Afisor/cat_OBUF[6]_inst_i_5_0
    SLICE_X5Y55          LUT4 (Prop_lut4_I2_O)        0.152     8.120 f  Afisor/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.880     8.999    Afisor/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I5_O)        0.326     9.325 f  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.175    10.501    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.152    10.653 r  Afisor/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.713    12.366    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    16.123 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.123    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.921ns  (logic 6.752ns (42.408%)  route 9.169ns (57.592%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=15, routed)          3.131     4.610    fil1/sw_IBUF[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     4.734 r  fil1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.734    fil1/i__carry_i_8_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.278 f  fil1/_inferred__2/i__carry/O[2]
                         net (fo=1, routed)           0.959     6.237    fil1/newPixelValue1[2]
    SLICE_X9Y54          LUT5 (Prop_lut5_I0_O)        0.301     6.538 f  fil1/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.263     6.801    fil1/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124     6.925 f  fil1/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           1.043     7.968    Afisor/cat_OBUF[6]_inst_i_5_0
    SLICE_X5Y55          LUT4 (Prop_lut4_I2_O)        0.152     8.120 r  Afisor/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.880     8.999    Afisor/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I5_O)        0.326     9.325 r  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.175    10.501    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.124    10.625 r  Afisor/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.719    12.344    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.921 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.921    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.702ns  (logic 6.708ns (42.721%)  route 8.994ns (57.279%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=15, routed)          3.131     4.610    fil1/sw_IBUF[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     4.734 r  fil1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.734    fil1/i__carry_i_8_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.278 f  fil1/_inferred__2/i__carry/O[2]
                         net (fo=1, routed)           0.959     6.237    fil1/newPixelValue1[2]
    SLICE_X9Y54          LUT5 (Prop_lut5_I0_O)        0.301     6.538 f  fil1/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.263     6.801    fil1/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124     6.925 f  fil1/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           1.043     7.968    Afisor/cat_OBUF[6]_inst_i_5_0
    SLICE_X5Y55          LUT4 (Prop_lut4_I2_O)        0.152     8.120 r  Afisor/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.880     8.999    Afisor/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I5_O)        0.326     9.325 r  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.455     9.780    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I1_O)        0.124     9.904 r  Afisor/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.264    12.168    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.702 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.702    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.544ns  (logic 6.952ns (44.725%)  route 8.592ns (55.275%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=15, routed)          3.131     4.610    fil1/sw_IBUF[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     4.734 r  fil1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.734    fil1/i__carry_i_8_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.278 f  fil1/_inferred__2/i__carry/O[2]
                         net (fo=1, routed)           0.959     6.237    fil1/newPixelValue1[2]
    SLICE_X9Y54          LUT5 (Prop_lut5_I0_O)        0.301     6.538 f  fil1/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.263     6.801    fil1/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124     6.925 f  fil1/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           1.043     7.968    Afisor/cat_OBUF[6]_inst_i_5_0
    SLICE_X5Y55          LUT4 (Prop_lut4_I2_O)        0.152     8.120 r  Afisor/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.880     8.999    Afisor/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I5_O)        0.326     9.325 r  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.455     9.780    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I3_O)        0.117     9.897 r  Afisor/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.863    11.760    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.785    15.544 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.544    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.909ns  (logic 1.672ns (57.482%)  route 1.237ns (42.518%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=17, routed)          0.652     0.897    Afisor/sw_IBUF[1]
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.045     0.942 r  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.171     1.112    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I3_O)        0.048     1.160 r  Afisor/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.415     1.575    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.334     2.909 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.909    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.944ns  (logic 1.612ns (54.768%)  route 1.332ns (45.232%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=17, routed)          0.770     1.015    Afisor/sw_IBUF[1]
    SLICE_X4Y54          LUT6 (Prop_lut6_I1_O)        0.045     1.060 r  Afisor/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.216     1.276    Afisor/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I0_O)        0.045     1.321 r  Afisor/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.346     1.667    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.944 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.944    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.966ns  (logic 1.569ns (52.913%)  route 1.397ns (47.087%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=17, routed)          0.652     0.897    Afisor/sw_IBUF[1]
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.045     0.942 r  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.171     1.112    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I1_O)        0.045     1.157 r  Afisor/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.574     1.732    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.966 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.966    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.993ns  (logic 1.654ns (55.268%)  route 1.339ns (44.732%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=17, routed)          0.770     1.015    Afisor/sw_IBUF[1]
    SLICE_X4Y54          LUT6 (Prop_lut6_I1_O)        0.045     1.060 r  Afisor/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.216     1.276    Afisor/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I0_O)        0.046     1.322 r  Afisor/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.675    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.318     2.993 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.993    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.219ns  (logic 1.529ns (47.504%)  route 1.690ns (52.496%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=17, routed)          0.652     0.897    Afisor/sw_IBUF[1]
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.045     0.942 r  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.293     1.235    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I1_O)        0.045     1.280 r  Afisor/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.745     2.025    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.219 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.219    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.236ns  (logic 1.573ns (48.620%)  route 1.662ns (51.380%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=17, routed)          0.652     0.897    Afisor/sw_IBUF[1]
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.045     0.942 r  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.163     1.104    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.045     1.149 r  Afisor/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.848     1.998    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.236 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.236    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.858ns  (logic 1.655ns (42.901%)  route 2.203ns (57.099%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=17, routed)          0.652     0.897    Afisor/sw_IBUF[1]
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.045     0.942 r  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.293     1.235    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I3_O)        0.048     1.283 r  Afisor/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.258     2.541    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.317     3.858 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.858    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memorie_16_64_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.460ns  (logic 7.332ns (39.720%)  route 11.128ns (60.280%))
  Logic Levels:           8  (LUT4=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.690     5.292    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     7.746 r  memorie_16_64_reg/DOBDO[12]
                         net (fo=15, routed)          1.863     9.609    pixel1[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.733 r  cat_OBUF[6]_inst_i_98/O
                         net (fo=3, routed)           0.865    10.598    cat_OBUF[6]_inst_i_98_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.152    10.750 r  cat_OBUF[6]_inst_i_86/O
                         net (fo=5, routed)           1.097    11.847    cat_OBUF[6]_inst_i_86_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.326    12.173 r  cat_OBUF[6]_inst_i_54/O
                         net (fo=3, routed)           0.831    13.004    cat_OBUF[6]_inst_i_54_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.124    13.128 r  cat_OBUF[6]_inst_i_22/O
                         net (fo=4, routed)           0.743    13.870    cat_OBUF[6]_inst_i_22_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124    13.994 r  cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.967    14.962    Afisor/cat_OBUF[0]_inst_i_1_2
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  Afisor/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.914    15.999    Afisor/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.150    16.149 r  Afisor/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.849    19.998    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    23.752 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.752    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorie_16_64_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.130ns  (logic 7.089ns (41.386%)  route 10.040ns (58.614%))
  Logic Levels:           8  (LUT4=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.690     5.292    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     7.746 r  memorie_16_64_reg/DOBDO[12]
                         net (fo=15, routed)          1.863     9.609    pixel1[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.733 r  cat_OBUF[6]_inst_i_98/O
                         net (fo=3, routed)           0.865    10.598    cat_OBUF[6]_inst_i_98_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.152    10.750 r  cat_OBUF[6]_inst_i_86/O
                         net (fo=5, routed)           1.097    11.847    cat_OBUF[6]_inst_i_86_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.326    12.173 r  cat_OBUF[6]_inst_i_54/O
                         net (fo=3, routed)           0.831    13.004    cat_OBUF[6]_inst_i_54_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.124    13.128 r  cat_OBUF[6]_inst_i_22/O
                         net (fo=4, routed)           0.743    13.870    cat_OBUF[6]_inst_i_22_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124    13.994 r  cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.967    14.962    Afisor/cat_OBUF[0]_inst_i_1_2
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  Afisor/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.807    15.892    Afisor/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I0_O)        0.124    16.016 r  Afisor/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.868    18.884    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    22.422 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.422    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorie_16_64_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.098ns  (logic 7.045ns (41.204%)  route 10.053ns (58.796%))
  Logic Levels:           8  (LUT4=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.690     5.292    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     7.746 r  memorie_16_64_reg/DOBDO[12]
                         net (fo=15, routed)          1.863     9.609    pixel1[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.733 r  cat_OBUF[6]_inst_i_98/O
                         net (fo=3, routed)           0.865    10.598    cat_OBUF[6]_inst_i_98_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.152    10.750 r  cat_OBUF[6]_inst_i_86/O
                         net (fo=5, routed)           1.097    11.847    cat_OBUF[6]_inst_i_86_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.326    12.173 r  cat_OBUF[6]_inst_i_54/O
                         net (fo=3, routed)           0.831    13.004    cat_OBUF[6]_inst_i_54_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.124    13.128 r  cat_OBUF[6]_inst_i_22/O
                         net (fo=4, routed)           0.743    13.870    cat_OBUF[6]_inst_i_22_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124    13.994 r  cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.967    14.962    Afisor/cat_OBUF[0]_inst_i_1_2
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  Afisor/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.914    15.999    Afisor/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.124    16.123 r  Afisor/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.774    18.897    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    22.390 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.390    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorie_16_64_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.626ns  (logic 7.086ns (42.617%)  route 9.541ns (57.383%))
  Logic Levels:           8  (LUT4=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.690     5.292    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     7.746 r  memorie_16_64_reg/DOBDO[12]
                         net (fo=15, routed)          1.863     9.609    pixel1[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.733 r  cat_OBUF[6]_inst_i_98/O
                         net (fo=3, routed)           0.865    10.598    cat_OBUF[6]_inst_i_98_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.152    10.750 r  cat_OBUF[6]_inst_i_86/O
                         net (fo=5, routed)           1.097    11.847    cat_OBUF[6]_inst_i_86_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.326    12.173 r  cat_OBUF[6]_inst_i_54/O
                         net (fo=3, routed)           0.831    13.004    cat_OBUF[6]_inst_i_54_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.124    13.128 r  cat_OBUF[6]_inst_i_22/O
                         net (fo=4, routed)           0.743    13.870    cat_OBUF[6]_inst_i_22_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124    13.994 r  cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.967    14.962    Afisor/cat_OBUF[0]_inst_i_1_2
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  Afisor/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.911    15.996    Afisor/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.124    16.120 r  Afisor/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.264    18.385    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    21.918 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.918    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorie_16_64_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.502ns  (logic 7.363ns (44.618%)  route 9.139ns (55.382%))
  Logic Levels:           8  (LUT4=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.690     5.292    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     7.746 r  memorie_16_64_reg/DOBDO[12]
                         net (fo=15, routed)          1.863     9.609    pixel1[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.733 r  cat_OBUF[6]_inst_i_98/O
                         net (fo=3, routed)           0.865    10.598    cat_OBUF[6]_inst_i_98_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.152    10.750 r  cat_OBUF[6]_inst_i_86/O
                         net (fo=5, routed)           1.097    11.847    cat_OBUF[6]_inst_i_86_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.326    12.173 r  cat_OBUF[6]_inst_i_54/O
                         net (fo=3, routed)           0.831    13.004    cat_OBUF[6]_inst_i_54_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.124    13.128 r  cat_OBUF[6]_inst_i_22/O
                         net (fo=4, routed)           0.743    13.870    cat_OBUF[6]_inst_i_22_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124    13.994 r  cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.967    14.962    Afisor/cat_OBUF[0]_inst_i_1_2
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  Afisor/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.911    15.996    Afisor/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.150    16.146 r  Afisor/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.863    18.009    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.785    21.794 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.794    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorie_16_64_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.435ns  (logic 7.337ns (44.646%)  route 9.097ns (55.354%))
  Logic Levels:           8  (LUT4=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.690     5.292    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     7.746 r  memorie_16_64_reg/DOBDO[12]
                         net (fo=15, routed)          1.863     9.609    pixel1[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.733 r  cat_OBUF[6]_inst_i_98/O
                         net (fo=3, routed)           0.865    10.598    cat_OBUF[6]_inst_i_98_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.152    10.750 r  cat_OBUF[6]_inst_i_86/O
                         net (fo=5, routed)           1.097    11.847    cat_OBUF[6]_inst_i_86_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.326    12.173 r  cat_OBUF[6]_inst_i_54/O
                         net (fo=3, routed)           0.831    13.004    cat_OBUF[6]_inst_i_54_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.124    13.128 r  cat_OBUF[6]_inst_i_22/O
                         net (fo=4, routed)           0.748    13.875    cat_OBUF[6]_inst_i_22_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124    13.999 r  cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.806    14.805    Afisor/cat_OBUF[0]_inst_i_1_9
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.124    14.929 f  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.175    16.104    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.152    16.256 r  Afisor/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.713    17.969    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    21.727 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.727    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorie_16_64_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.232ns  (logic 7.129ns (43.919%)  route 9.103ns (56.081%))
  Logic Levels:           8  (LUT4=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.690     5.292    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     7.746 r  memorie_16_64_reg/DOBDO[12]
                         net (fo=15, routed)          1.863     9.609    pixel1[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.733 r  cat_OBUF[6]_inst_i_98/O
                         net (fo=3, routed)           0.865    10.598    cat_OBUF[6]_inst_i_98_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.152    10.750 r  cat_OBUF[6]_inst_i_86/O
                         net (fo=5, routed)           1.097    11.847    cat_OBUF[6]_inst_i_86_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.326    12.173 r  cat_OBUF[6]_inst_i_54/O
                         net (fo=3, routed)           0.831    13.004    cat_OBUF[6]_inst_i_54_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.124    13.128 r  cat_OBUF[6]_inst_i_22/O
                         net (fo=4, routed)           0.748    13.875    cat_OBUF[6]_inst_i_22_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124    13.999 f  cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.806    14.805    Afisor/cat_OBUF[0]_inst_i_1_9
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.124    14.929 r  Afisor/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.175    16.104    Afisor/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.124    16.228 r  Afisor/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.719    17.947    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.524 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.524    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.178ns  (logic 4.390ns (39.270%)  route 6.788ns (60.730%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.724     5.327    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Afisor/Num_reg[17]/Q
                         net (fo=15, routed)          1.182     7.026    Afisor/sel0[0]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.152     7.178 r  Afisor/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.606    12.785    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    16.504 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.504    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.799ns  (logic 4.178ns (47.481%)  route 4.621ns (52.519%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.724     5.327    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Afisor/Num_reg[19]/Q
                         net (fo=14, routed)          1.294     7.139    Afisor/sel0[2]
    SLICE_X3Y55          LUT3 (Prop_lut3_I1_O)        0.124     7.263 r  Afisor/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.327    10.590    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    14.125 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.125    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.538ns  (logic 4.194ns (49.123%)  route 4.344ns (50.877%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.724     5.327    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  Afisor/Num_reg[17]/Q
                         net (fo=15, routed)          1.182     7.026    Afisor/sel0[0]
    SLICE_X4Y55          LUT3 (Prop_lut3_I0_O)        0.124     7.150 r  Afisor/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.162    10.313    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.865 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.865    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Afisor/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.534ns (75.394%)  route 0.501ns (24.606%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.686 f  Afisor/Num_reg[17]/Q
                         net (fo=15, routed)          0.149     1.836    Afisor/sel0[0]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.049     1.885 r  Afisor/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.351     2.236    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.321     3.557 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.557    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.531ns (70.260%)  route 0.648ns (29.740%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Afisor/Num_reg[17]/Q
                         net (fo=15, routed)          0.149     1.836    Afisor/sel0[0]
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.045     1.881 r  Afisor/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.153     2.034    Afisor/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.045     2.079 r  Afisor/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.346     2.425    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.702 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.702    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.461ns (66.039%)  route 0.751ns (33.961%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.686 f  Afisor/Num_reg[17]/Q
                         net (fo=15, routed)          0.172     1.858    Afisor/sel0[0]
    SLICE_X4Y54          LUT3 (Prop_lut3_I2_O)        0.045     1.903 r  Afisor/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.580     2.483    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.735 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.735    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.575ns (70.621%)  route 0.655ns (29.379%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Afisor/Num_reg[17]/Q
                         net (fo=15, routed)          0.149     1.836    Afisor/sel0[0]
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.045     1.881 r  Afisor/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.153     2.034    Afisor/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.048     2.082 r  Afisor/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.435    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.318     3.753 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.753    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.549ns (68.888%)  route 0.699ns (31.112%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Afisor/Num_reg[19]/Q
                         net (fo=14, routed)          0.296     1.982    Afisor/sel0[2]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.048     2.030 r  Afisor/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.434    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     3.771 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.771    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.460ns (60.596%)  route 0.949ns (39.404%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Afisor/Num_reg[18]/Q
                         net (fo=14, routed)          0.317     2.003    Afisor/sel0[1]
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045     2.048 r  Afisor/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.633     2.681    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.931 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.931    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.586ns (65.465%)  route 0.837ns (34.535%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Afisor/Num_reg[17]/Q
                         net (fo=15, routed)          0.115     1.802    Afisor/sel0[0]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  Afisor/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.307     2.153    Afisor/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I2_O)        0.043     2.196 r  Afisor/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.611    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.334     3.945 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.945    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.488ns (59.898%)  route 0.996ns (40.102%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Afisor/Num_reg[17]/Q
                         net (fo=15, routed)          0.115     1.802    Afisor/sel0[0]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  Afisor/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.307     2.153    Afisor/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I3_O)        0.045     2.198 r  Afisor/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.574     2.773    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.007 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.007    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.445ns (56.685%)  route 1.104ns (43.315%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Afisor/Num_reg[19]/Q
                         net (fo=14, routed)          0.296     1.982    Afisor/sel0[2]
    SLICE_X3Y55          LUT3 (Prop_lut3_I0_O)        0.045     2.027 r  Afisor/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.809     2.836    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.072 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.072    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.448ns (55.376%)  route 1.167ns (44.624%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.603     1.522    Afisor/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Afisor/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Afisor/Num_reg[17]/Q
                         net (fo=15, routed)          0.115     1.802    Afisor/sel0[0]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.045     1.847 f  Afisor/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.307     2.153    Afisor/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I3_O)        0.045     2.198 r  Afisor/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.745     2.943    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.138 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.138    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.871ns  (logic 1.602ns (27.281%)  route 4.269ns (72.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     4.533    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.657 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           1.214     5.871    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.568     4.990    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.786ns  (logic 1.602ns (27.680%)  route 4.184ns (72.320%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     4.533    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.657 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           1.129     5.786    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.567     4.989    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKARDCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.585ns  (logic 1.602ns (28.676%)  route 3.983ns (71.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     4.533    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.657 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.928     5.585    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.568     4.990    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.446ns  (logic 1.602ns (29.406%)  route 3.845ns (70.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     4.533    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.657 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.790     5.446    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.568     4.990    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 1.602ns (29.936%)  route 3.749ns (70.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     4.533    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.657 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.693     5.350    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.568     4.990    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.602ns (29.943%)  route 3.747ns (70.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     4.533    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.657 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.692     5.349    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.567     4.989    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKARDCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.602ns (29.943%)  route 3.747ns (70.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     4.533    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.657 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.692     5.349    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.567     4.989    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKARDCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.602ns (29.943%)  route 3.747ns (70.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     4.533    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.657 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.692     5.349    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.567     4.989    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKARDCLK

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mpg1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.278ns  (logic 1.477ns (45.050%)  route 1.801ns (54.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.801     3.278    mpg1/btn_IBUF[0]
    SLICE_X2Y55          FDRE                                         r  mpg1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.605     5.028    mpg1/clk
    SLICE_X2Y55          FDRE                                         r  mpg1/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mpg1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.244ns (24.805%)  route 0.741ns (75.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.741     0.985    mpg1/btn_IBUF[0]
    SLICE_X2Y55          FDRE                                         r  mpg1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.877     2.042    mpg1/clk
    SLICE_X2Y55          FDRE                                         r  mpg1/Q1_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.290ns (15.709%)  route 1.559ns (84.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.185     1.431    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.045     1.476 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.373     1.849    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.889     2.054    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.290ns (15.709%)  route 1.559ns (84.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.185     1.431    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.045     1.476 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.373     1.849    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.889     2.054    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.290ns (15.577%)  route 1.574ns (84.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.185     1.431    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.045     1.476 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.389     1.865    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.888     2.053    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKARDCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.290ns (15.577%)  route 1.574ns (84.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.185     1.431    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.045     1.476 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.389     1.865    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.888     2.053    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKARDCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.290ns (15.577%)  route 1.574ns (84.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.185     1.431    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.045     1.476 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.389     1.865    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.888     2.053    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKARDCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.955ns  (logic 0.290ns (14.857%)  route 1.664ns (85.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.185     1.431    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.045     1.476 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.479     1.955    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.889     2.054    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.955ns  (logic 0.290ns (14.857%)  route 1.664ns (85.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.185     1.431    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.045     1.476 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.479     1.955    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.889     2.054    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKBWRCLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            memorie_16_64_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.027ns  (logic 0.290ns (14.330%)  route 1.736ns (85.670%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.185     1.431    sw_IBUF[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.045     1.476 r  memorie_16_64_reg_i_1/O
                         net (fo=8, routed)           0.551     2.027    memorie_16_64_reg_i_1_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.888     2.053    clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memorie_16_64_reg/CLKARDCLK





