# REGISTERS
## Lab Exercises
1. Write structural Verilog code for a 6-bit shift register.
2. Write Verilog code for an N bit register.
3. Design and simulate a shift register with the parallel load that operates according to the following function table: 


|Shift | Load |Register Operation|
| :---|:---:|---:|
|0| 0| Shift left|
|0| 0| Load parallel data|
|1| 0| Complement|
|1| 1| No change|

