controller
datapath
faults
fault
register
ms
misr
tpgr
functionally
multiplexer
piggyback
rl
testability
sfr
coverage
stuck
controllers
irredundant
circuits
cfi
outputs
fsm
registers
testable
bist
consumption
redundant
multiplexers
carletta
circuitry
integrated
compass
alu
load
muxes
synthesis
clocks
loaded
cfr
papachristou
testing
bit
datapaths
fummi
synthesized
outnumber
signals
85950
syntest
tpgrs
facet
functionality
alus
1995
breuer
curves
solver
manufacturing
inadvertent
noticeable
select
bus
sfi
logic
vlsi
watts
observability
overhead
bits
fanouts
behavioral
devadas
mode
observing
separate
insertion
tested
observable
gated
harmanani
kime
ms2
ctl_clock
akron
nourani
signal
supposed
interacting
differential
causes
the controller
the datapath
fault coverage
test scheme
system functionally
functionally redundant
datapath and
controller datapath
controller faults
controller outputs
load line
register load
multiplexer select
and controller
the register
the fault
the piggyback
stuck at
time step
ms ms
of controller
select lines
datapath pair
datapath registers
datapath controller
together test
controller functionally
power consumption
controller and
select line
functionally irredundant
separate test
control line
coverage curves
the tpgr
ms rl
and datapath
test schemes
on rl
a fault
controller are
fault effect
the multiplexer
piggyback test
piggyback scheme
sfr faults
register r
finite state
for testability
normal mode
faults that
coverage time
be stuck
state machine
controller in
clocks separate
rl ms
a controller
equation solver
test circuitry
in clocks
example circuits
of datapath
redundant faults
bit i
the separate
location d
the together
tpgr and
compass design
integrated test
the control
testability of
control lines
self testable
original controller
on ms
the misr
of register
a register
these faults
a differential
test of
time steps
load lines
observation circuitry
misr tpgr
outputs directly
synthesized controller
tpgr misr
datapath and controller
of the controller
system functionally redundant
the controller outputs
the datapath and
register load line
controller datapath pair
ms ms ms
the datapath registers
multiplexer select lines
of the datapath
controller and datapath
the controller and
fault coverage curves
through the datapath
for the controller
differential equation solver
fault coverage time
coverage time in
the piggyback scheme
finite state machine
stuck at 0
be stuck at
to be stuck
in the controller
time in clocks
and controller are
content of register
functionally redundant faults
of controller faults
in clocks separate
the controller in
a differential equation
stuck at 1
the control lines
in normal mode
of register r
controller are tested
the controller datapath
controller functionally redundant
the select line
three test schemes
controller functionally irredundant
at the datapath
1 on ms
together test scheme
ms rl ms
compass design automation
a controller datapath
the data flow
at the controller
design for testability
bit i of
the original controller
functionality of the
for the datapath
et al 1995
functionally irredundant faults
the separate scheme
the register load
within the controller
the controller output
test together test
into the datapath
multiplexer select line
the together test
piggyback test together
causes rl to
observe the controller
from the tpgr
separate test piggyback
fummi et al
some time step
datapath controller pairs
the register output
rl to be
in time steps
coverage curves for
at location d
controller outputs directly
separate test scheme
test piggyback test
four example circuits
clocks separate test
register load lines
the extra load
in an integrated
the scheme should
in some time
faults within the
