<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Test: HRTIM_Master_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Test
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">OurEDA B1S Projext</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_h_r_t_i_m___master___type_def.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">成员变量</a>  </div>
  <div class="headertitle">
<div class="title">HRTIM_Master_TypeDef结构体 参考<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32h750xx.html">Stm32h750xx</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;stm32h750xx.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
成员变量</h2></td></tr>
<tr class="memitem:a9998b0987b32d9a4357c908b844b5499"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___master___type_def.html#a9998b0987b32d9a4357c908b844b5499">MCR</a></td></tr>
<tr class="separator:a9998b0987b32d9a4357c908b844b5499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f74134bdf610c6d36be93f0ce8929d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___master___type_def.html#ab6f74134bdf610c6d36be93f0ce8929d">MISR</a></td></tr>
<tr class="separator:ab6f74134bdf610c6d36be93f0ce8929d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98d31011d5949f78bd7ed04eef4daf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___master___type_def.html#ad98d31011d5949f78bd7ed04eef4daf3">MICR</a></td></tr>
<tr class="separator:ad98d31011d5949f78bd7ed04eef4daf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb180fbfd563ae250f243b4c212b78e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___master___type_def.html#adb180fbfd563ae250f243b4c212b78e2">MDIER</a></td></tr>
<tr class="separator:adb180fbfd563ae250f243b4c212b78e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8757d4382d0b1e41fb980b96507f59b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___master___type_def.html#a8757d4382d0b1e41fb980b96507f59b0">MCNTR</a></td></tr>
<tr class="separator:a8757d4382d0b1e41fb980b96507f59b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82126cf73ed90dfec65c8dbf7e00f876"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___master___type_def.html#a82126cf73ed90dfec65c8dbf7e00f876">MPER</a></td></tr>
<tr class="separator:a82126cf73ed90dfec65c8dbf7e00f876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd93522e257706f438c3ac0b90bbdad9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___master___type_def.html#afd93522e257706f438c3ac0b90bbdad9">MREP</a></td></tr>
<tr class="separator:afd93522e257706f438c3ac0b90bbdad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665ab7f6359138e3ed90c2fef2c8d770"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___master___type_def.html#a665ab7f6359138e3ed90c2fef2c8d770">MCMP1R</a></td></tr>
<tr class="separator:a665ab7f6359138e3ed90c2fef2c8d770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8164842c14abe920e74cdb3d5118f7d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___master___type_def.html#ac8164842c14abe920e74cdb3d5118f7d">RESERVED0</a></td></tr>
<tr class="separator:ac8164842c14abe920e74cdb3d5118f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8372aa15145dc78715585799d0d0e13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___master___type_def.html#ac8372aa15145dc78715585799d0d0e13">MCMP2R</a></td></tr>
<tr class="separator:ac8372aa15145dc78715585799d0d0e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ec37e45045f932ac961e6a1d7f164a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___master___type_def.html#a6ec37e45045f932ac961e6a1d7f164a9">MCMP3R</a></td></tr>
<tr class="separator:a6ec37e45045f932ac961e6a1d7f164a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba50b97de51e4600d06fe3e9360f5325"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___master___type_def.html#aba50b97de51e4600d06fe3e9360f5325">MCMP4R</a></td></tr>
<tr class="separator:aba50b97de51e4600d06fe3e9360f5325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a143694aea9644b14ef27d32665846d48"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___master___type_def.html#a143694aea9644b14ef27d32665846d48">RESERVED1</a> [20]</td></tr>
<tr class="separator:a143694aea9644b14ef27d32665846d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">结构体成员变量说明</h2>
<a id="a9998b0987b32d9a4357c908b844b5499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9998b0987b32d9a4357c908b844b5499">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer control register, Address offset: 0x00 </p>

</div>
</div>
<a id="ab6f74134bdf610c6d36be93f0ce8929d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6f74134bdf610c6d36be93f0ce8929d">&#9670;&nbsp;</a></span>MISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer interrupt status register, Address offset: 0x04 </p>

</div>
</div>
<a id="ad98d31011d5949f78bd7ed04eef4daf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98d31011d5949f78bd7ed04eef4daf3">&#9670;&nbsp;</a></span>MICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer interrupt clear register, Address offset: 0x08 </p>

</div>
</div>
<a id="adb180fbfd563ae250f243b4c212b78e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb180fbfd563ae250f243b4c212b78e2">&#9670;&nbsp;</a></span>MDIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MDIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer DMA/interrupt enable register Address offset: 0x0C </p>

</div>
</div>
<a id="a8757d4382d0b1e41fb980b96507f59b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8757d4382d0b1e41fb980b96507f59b0">&#9670;&nbsp;</a></span>MCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MCNTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer counter register, Address offset: 0x10 </p>

</div>
</div>
<a id="a82126cf73ed90dfec65c8dbf7e00f876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82126cf73ed90dfec65c8dbf7e00f876">&#9670;&nbsp;</a></span>MPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer period register, Address offset: 0x14 </p>

</div>
</div>
<a id="afd93522e257706f438c3ac0b90bbdad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd93522e257706f438c3ac0b90bbdad9">&#9670;&nbsp;</a></span>MREP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MREP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer repetition register, Address offset: 0x18 </p>

</div>
</div>
<a id="a665ab7f6359138e3ed90c2fef2c8d770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665ab7f6359138e3ed90c2fef2c8d770">&#9670;&nbsp;</a></span>MCMP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MCMP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer compare 1 register, Address offset: 0x1C </p>

</div>
</div>
<a id="ac8164842c14abe920e74cdb3d5118f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8164842c14abe920e74cdb3d5118f7d">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t HRTIM_Master_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x20 </p>

</div>
</div>
<a id="ac8372aa15145dc78715585799d0d0e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8372aa15145dc78715585799d0d0e13">&#9670;&nbsp;</a></span>MCMP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MCMP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer compare 2 register, Address offset: 0x24 </p>

</div>
</div>
<a id="a6ec37e45045f932ac961e6a1d7f164a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ec37e45045f932ac961e6a1d7f164a9">&#9670;&nbsp;</a></span>MCMP3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MCMP3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer compare 3 register, Address offset: 0x28 </p>

</div>
</div>
<a id="aba50b97de51e4600d06fe3e9360f5325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba50b97de51e4600d06fe3e9360f5325">&#9670;&nbsp;</a></span>MCMP4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MCMP4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer compare 4 register, Address offset: 0x2C </p>

</div>
</div>
<a id="a143694aea9644b14ef27d32665846d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a143694aea9644b14ef27d32665846d48">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t HRTIM_Master_TypeDef::RESERVED1[20]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x30..0x7C </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_h_r_t_i_m___master___type_def.html">HRTIM_Master_TypeDef</a></li>
    <li class="footer">生成于 2022年 二月 12日 星期六 02:15:49 , 为 Test使用 
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
