<stg><name>MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1</name>


<trans_list>

<trans id="138" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %cmp103_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_1

]]></Node>
<StgValue><ssdm name="cmp103_1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:2 %sub100_cast3_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub100_cast3

]]></Node>
<StgValue><ssdm name="sub100_cast3_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %cmp103_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_2

]]></Node>
<StgValue><ssdm name="cmp103_2_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %cmp103_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_3

]]></Node>
<StgValue><ssdm name="cmp103_3_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %cmp103_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_4

]]></Node>
<StgValue><ssdm name="cmp103_4_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %cmp103_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_5

]]></Node>
<StgValue><ssdm name="cmp103_5_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %cmp103_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_6

]]></Node>
<StgValue><ssdm name="cmp103_6_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %icmp_ln920_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln920

]]></Node>
<StgValue><ssdm name="icmp_ln920_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:9 %trunc_ln915_1_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln915_1

]]></Node>
<StgValue><ssdm name="trunc_ln915_1_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="13">
<![CDATA[
newFuncRoot:10 %sub100_cast3_cast = sext i13 %sub100_cast3_read

]]></Node>
<StgValue><ssdm name="sub100_cast3_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img, void @empty_3, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes, void @empty_3, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i13 0, i13 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.body99

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body99:0 %x_1 = load i13 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body99:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8192, i64 8191

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body99:2 %icmp_ln930 = icmp_eq  i13 %x_1, i13 %trunc_ln915_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln930"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body99:3 %x_2 = add i13 %x_1, i13 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body99:4 %br_ln930 = br i1 %icmp_ln930, void %for.body99.split, void %for.inc126.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln930"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="13">
<![CDATA[
for.body99.split:0 %x_cast = zext i13 %x_1

]]></Node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body99.split:3 %cmp101 = icmp_slt  i14 %x_cast, i14 %sub100_cast3_cast

]]></Node>
<StgValue><ssdm name="cmp101"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.7:3 %store_ln930 = store i13 %x_2, i13 %x

]]></Node>
<StgValue><ssdm name="store_ln930"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body99.split:1 %specpipeline_ln931 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln931"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body99.split:2 %specloopname_ln930 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln930"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body99.split:4 %img_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="24">
<![CDATA[
for.body99.split:5 %in_pix = trunc i24 %img_read

]]></Node>
<StgValue><ssdm name="in_pix"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body99.split:6 %or_ln934 = or i1 %cmp101, i1 %cmp103_1_read

]]></Node>
<StgValue><ssdm name="or_ln934"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body99.split:7 %br_ln934 = br i1 %or_ln934, void %for.inc.1, void %if.then104.1

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0">
<![CDATA[
for.inc126.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then104.1:0 %img_read_1 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="24">
<![CDATA[
if.then104.1:1 %trunc_ln935 = trunc i24 %img_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln935"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
if.then104.1:2 %br_ln935 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.1:1 %or_ln934_1 = or i1 %cmp101, i1 %cmp103_2_read

]]></Node>
<StgValue><ssdm name="or_ln934_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.1:0 %in_pix_1 = phi i8 %trunc_ln935, void %if.then104.1, i8 %in_pix, void %for.body99.split

]]></Node>
<StgValue><ssdm name="in_pix_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:2 %br_ln934 = br i1 %or_ln934_1, void %for.inc.2, void %if.then104.2

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then104.2:0 %img_read_2 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="24">
<![CDATA[
if.then104.2:1 %trunc_ln935_1 = trunc i24 %img_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln935_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
if.then104.2:2 %br_ln935 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.2:1 %or_ln934_2 = or i1 %cmp101, i1 %cmp103_3_read

]]></Node>
<StgValue><ssdm name="or_ln934_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.2:0 %in_pix_2 = phi i8 %trunc_ln935_1, void %if.then104.2, i8 %in_pix_1, void %for.inc.1

]]></Node>
<StgValue><ssdm name="in_pix_2"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2:2 %br_ln934 = br i1 %or_ln934_2, void %for.inc.3, void %if.then104.3

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then104.3:0 %img_read_3 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_3"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="24">
<![CDATA[
if.then104.3:1 %trunc_ln935_2 = trunc i24 %img_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln935_2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.then104.3:2 %br_ln935 = br void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.3:1 %or_ln934_3 = or i1 %cmp101, i1 %cmp103_4_read

]]></Node>
<StgValue><ssdm name="or_ln934_3"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.4:1 %or_ln934_4 = or i1 %cmp101, i1 %cmp103_5_read

]]></Node>
<StgValue><ssdm name="or_ln934_4"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.5:1 %or_ln934_5 = or i1 %cmp101, i1 %cmp103_6_read

]]></Node>
<StgValue><ssdm name="or_ln934_5"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.6:1 %or_ln934_6 = or i1 %cmp101, i1 %icmp_ln920_read

]]></Node>
<StgValue><ssdm name="or_ln934_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.3:0 %in_pix_3 = phi i8 %trunc_ln935_2, void %if.then104.3, i8 %in_pix_2, void %for.inc.2

]]></Node>
<StgValue><ssdm name="in_pix_3"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.3:2 %br_ln934 = br i1 %or_ln934_3, void %for.inc.4, void %if.then104.4

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then104.4:0 %img_read_4 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_4"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="24">
<![CDATA[
if.then104.4:1 %trunc_ln935_3 = trunc i24 %img_read_4

]]></Node>
<StgValue><ssdm name="trunc_ln935_3"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
if.then104.4:2 %br_ln935 = br void %for.inc.4

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.4:0 %in_pix_4 = phi i8 %trunc_ln935_3, void %if.then104.4, i8 %in_pix_3, void %for.inc.3

]]></Node>
<StgValue><ssdm name="in_pix_4"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.4:2 %br_ln934 = br i1 %or_ln934_4, void %for.inc.5, void %if.then104.5

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then104.5:0 %img_read_5 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_5"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="24">
<![CDATA[
if.then104.5:1 %trunc_ln935_4 = trunc i24 %img_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln935_4"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
if.then104.5:2 %br_ln935 = br void %for.inc.5

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.5:0 %in_pix_5 = phi i8 %trunc_ln935_4, void %if.then104.5, i8 %in_pix_4, void %for.inc.4

]]></Node>
<StgValue><ssdm name="in_pix_5"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.5:2 %br_ln934 = br i1 %or_ln934_5, void %for.inc.6, void %if.then104.6

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then104.6:0 %img_read_6 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_6"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="24">
<![CDATA[
if.then104.6:1 %trunc_ln935_5 = trunc i24 %img_read_6

]]></Node>
<StgValue><ssdm name="trunc_ln935_5"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
if.then104.6:2 %br_ln935 = br void %for.inc.6

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.6:0 %in_pix_6 = phi i8 %trunc_ln935_5, void %if.then104.6, i8 %in_pix_5, void %for.inc.5

]]></Node>
<StgValue><ssdm name="in_pix_6"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.6:2 %br_ln934 = br i1 %or_ln934_6, void %for.inc.7, void %if.then104.7

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then104.7:0 %img_read_7 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_7"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="24">
<![CDATA[
if.then104.7:1 %trunc_ln935_6 = trunc i24 %img_read_7

]]></Node>
<StgValue><ssdm name="trunc_ln935_6"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
if.then104.7:2 %br_ln935 = br void %for.inc.7

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.7:0 %in_pix_7 = phi i8 %trunc_ln935_6, void %if.then104.7, i8 %in_pix_6, void %for.inc.6

]]></Node>
<StgValue><ssdm name="in_pix_7"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
for.inc.7:1 %out_pix = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %in_pix_7, i8 %in_pix_6, i8 %in_pix_5, i8 %in_pix_4, i8 %in_pix_3, i8 %in_pix_2, i8 %in_pix_1, i8 %in_pix

]]></Node>
<StgValue><ssdm name="out_pix"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7:2 %write_ln943 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes, i64 %out_pix

]]></Node>
<StgValue><ssdm name="write_ln943"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
for.inc.7:4 %br_ln930 = br void %for.body99

]]></Node>
<StgValue><ssdm name="br_ln930"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
