// Seed: 3668310693
module module_0 ();
  reg id_1;
  assign id_2 = id_1;
  wor id_3 = -1;
  localparam id_4 = -1 & 1;
  assign id_2 = id_2;
  always
    if (1) id_2 = 1;
    else id_2 <= id_1 - id_2 | 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4, id_5, id_6;
  module_0 modCall_1 ();
endmodule
module module_0 (
    input wire id_0,
    output wand id_1,
    input tri1 id_2,
    input wire id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output wor id_9,
    input tri id_10,
    output supply1 id_11,
    input tri1 id_12,
    input wire id_13,
    input tri1 id_14,
    input uwire id_15,
    input wand id_16,
    output tri1 module_2
);
  xnor primCall (
      id_1, id_10, id_12, id_13, id_14, id_15, id_16, id_19, id_2, id_3, id_4, id_5, id_6, id_7
  );
  wire id_19;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
