
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shuf_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401858 <.init>:
  401858:	stp	x29, x30, [sp, #-16]!
  40185c:	mov	x29, sp
  401860:	bl	402844 <ferror@plt+0xb44>
  401864:	ldp	x29, x30, [sp], #16
  401868:	ret

Disassembly of section .plt:

0000000000401870 <mbrtowc@plt-0x20>:
  401870:	stp	x16, x30, [sp, #-16]!
  401874:	adrp	x16, 419000 <ferror@plt+0x17300>
  401878:	ldr	x17, [x16, #4088]
  40187c:	add	x16, x16, #0xff8
  401880:	br	x17
  401884:	nop
  401888:	nop
  40188c:	nop

0000000000401890 <mbrtowc@plt>:
  401890:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401894:	ldr	x17, [x16]
  401898:	add	x16, x16, #0x0
  40189c:	br	x17

00000000004018a0 <memcpy@plt>:
  4018a0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4018a4:	ldr	x17, [x16, #8]
  4018a8:	add	x16, x16, #0x8
  4018ac:	br	x17

00000000004018b0 <_exit@plt>:
  4018b0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4018b4:	ldr	x17, [x16, #16]
  4018b8:	add	x16, x16, #0x10
  4018bc:	br	x17

00000000004018c0 <fwrite_unlocked@plt>:
  4018c0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4018c4:	ldr	x17, [x16, #24]
  4018c8:	add	x16, x16, #0x18
  4018cc:	br	x17

00000000004018d0 <strtoul@plt>:
  4018d0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4018d4:	ldr	x17, [x16, #32]
  4018d8:	add	x16, x16, #0x20
  4018dc:	br	x17

00000000004018e0 <strlen@plt>:
  4018e0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4018e4:	ldr	x17, [x16, #40]
  4018e8:	add	x16, x16, #0x28
  4018ec:	br	x17

00000000004018f0 <fputs@plt>:
  4018f0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4018f4:	ldr	x17, [x16, #48]
  4018f8:	add	x16, x16, #0x30
  4018fc:	br	x17

0000000000401900 <exit@plt>:
  401900:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401904:	ldr	x17, [x16, #56]
  401908:	add	x16, x16, #0x38
  40190c:	br	x17

0000000000401910 <error@plt>:
  401910:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401914:	ldr	x17, [x16, #64]
  401918:	add	x16, x16, #0x40
  40191c:	br	x17

0000000000401920 <ferror_unlocked@plt>:
  401920:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401924:	ldr	x17, [x16, #72]
  401928:	add	x16, x16, #0x48
  40192c:	br	x17

0000000000401930 <getuid@plt>:
  401930:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401934:	ldr	x17, [x16, #80]
  401938:	add	x16, x16, #0x50
  40193c:	br	x17

0000000000401940 <__cxa_atexit@plt>:
  401940:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401944:	ldr	x17, [x16, #88]
  401948:	add	x16, x16, #0x58
  40194c:	br	x17

0000000000401950 <setvbuf@plt>:
  401950:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401954:	ldr	x17, [x16, #96]
  401958:	add	x16, x16, #0x60
  40195c:	br	x17

0000000000401960 <lseek@plt>:
  401960:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401964:	ldr	x17, [x16, #104]
  401968:	add	x16, x16, #0x68
  40196c:	br	x17

0000000000401970 <__fpending@plt>:
  401970:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401974:	ldr	x17, [x16, #112]
  401978:	add	x16, x16, #0x70
  40197c:	br	x17

0000000000401980 <stpcpy@plt>:
  401980:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401984:	ldr	x17, [x16, #120]
  401988:	add	x16, x16, #0x78
  40198c:	br	x17

0000000000401990 <fileno@plt>:
  401990:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401994:	ldr	x17, [x16, #128]
  401998:	add	x16, x16, #0x80
  40199c:	br	x17

00000000004019a0 <fclose@plt>:
  4019a0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4019a4:	ldr	x17, [x16, #136]
  4019a8:	add	x16, x16, #0x88
  4019ac:	br	x17

00000000004019b0 <getpid@plt>:
  4019b0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4019b4:	ldr	x17, [x16, #144]
  4019b8:	add	x16, x16, #0x90
  4019bc:	br	x17

00000000004019c0 <nl_langinfo@plt>:
  4019c0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4019c4:	ldr	x17, [x16, #152]
  4019c8:	add	x16, x16, #0x98
  4019cc:	br	x17

00000000004019d0 <fopen@plt>:
  4019d0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4019d4:	ldr	x17, [x16, #160]
  4019d8:	add	x16, x16, #0xa0
  4019dc:	br	x17

00000000004019e0 <malloc@plt>:
  4019e0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4019e4:	ldr	x17, [x16, #168]
  4019e8:	add	x16, x16, #0xa8
  4019ec:	br	x17

00000000004019f0 <open@plt>:
  4019f0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4019f4:	ldr	x17, [x16, #176]
  4019f8:	add	x16, x16, #0xb0
  4019fc:	br	x17

0000000000401a00 <getppid@plt>:
  401a00:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a04:	ldr	x17, [x16, #184]
  401a08:	add	x16, x16, #0xb8
  401a0c:	br	x17

0000000000401a10 <strncmp@plt>:
  401a10:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a14:	ldr	x17, [x16, #192]
  401a18:	add	x16, x16, #0xc0
  401a1c:	br	x17

0000000000401a20 <bindtextdomain@plt>:
  401a20:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a24:	ldr	x17, [x16, #200]
  401a28:	add	x16, x16, #0xc8
  401a2c:	br	x17

0000000000401a30 <__libc_start_main@plt>:
  401a30:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a34:	ldr	x17, [x16, #208]
  401a38:	add	x16, x16, #0xd0
  401a3c:	br	x17

0000000000401a40 <__printf_chk@plt>:
  401a40:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a44:	ldr	x17, [x16, #216]
  401a48:	add	x16, x16, #0xd8
  401a4c:	br	x17

0000000000401a50 <memset@plt>:
  401a50:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a54:	ldr	x17, [x16, #224]
  401a58:	add	x16, x16, #0xe0
  401a5c:	br	x17

0000000000401a60 <fdopen@plt>:
  401a60:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a64:	ldr	x17, [x16, #232]
  401a68:	add	x16, x16, #0xe8
  401a6c:	br	x17

0000000000401a70 <gettimeofday@plt>:
  401a70:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a74:	ldr	x17, [x16, #240]
  401a78:	add	x16, x16, #0xf0
  401a7c:	br	x17

0000000000401a80 <calloc@plt>:
  401a80:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a84:	ldr	x17, [x16, #248]
  401a88:	add	x16, x16, #0xf8
  401a8c:	br	x17

0000000000401a90 <realloc@plt>:
  401a90:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a94:	ldr	x17, [x16, #256]
  401a98:	add	x16, x16, #0x100
  401a9c:	br	x17

0000000000401aa0 <getc_unlocked@plt>:
  401aa0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401aa4:	ldr	x17, [x16, #264]
  401aa8:	add	x16, x16, #0x108
  401aac:	br	x17

0000000000401ab0 <close@plt>:
  401ab0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ab4:	ldr	x17, [x16, #272]
  401ab8:	add	x16, x16, #0x110
  401abc:	br	x17

0000000000401ac0 <strrchr@plt>:
  401ac0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ac4:	ldr	x17, [x16, #280]
  401ac8:	add	x16, x16, #0x118
  401acc:	br	x17

0000000000401ad0 <__gmon_start__@plt>:
  401ad0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ad4:	ldr	x17, [x16, #288]
  401ad8:	add	x16, x16, #0x120
  401adc:	br	x17

0000000000401ae0 <strtoumax@plt>:
  401ae0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ae4:	ldr	x17, [x16, #296]
  401ae8:	add	x16, x16, #0x128
  401aec:	br	x17

0000000000401af0 <abort@plt>:
  401af0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401af4:	ldr	x17, [x16, #304]
  401af8:	add	x16, x16, #0x130
  401afc:	br	x17

0000000000401b00 <posix_fadvise@plt>:
  401b00:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b04:	ldr	x17, [x16, #312]
  401b08:	add	x16, x16, #0x138
  401b0c:	br	x17

0000000000401b10 <mbsinit@plt>:
  401b10:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b14:	ldr	x17, [x16, #320]
  401b18:	add	x16, x16, #0x140
  401b1c:	br	x17

0000000000401b20 <fread_unlocked@plt>:
  401b20:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b24:	ldr	x17, [x16, #328]
  401b28:	add	x16, x16, #0x148
  401b2c:	br	x17

0000000000401b30 <memcmp@plt>:
  401b30:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b34:	ldr	x17, [x16, #336]
  401b38:	add	x16, x16, #0x150
  401b3c:	br	x17

0000000000401b40 <textdomain@plt>:
  401b40:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b44:	ldr	x17, [x16, #344]
  401b48:	add	x16, x16, #0x158
  401b4c:	br	x17

0000000000401b50 <getopt_long@plt>:
  401b50:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b54:	ldr	x17, [x16, #352]
  401b58:	add	x16, x16, #0x160
  401b5c:	br	x17

0000000000401b60 <__fprintf_chk@plt>:
  401b60:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b64:	ldr	x17, [x16, #360]
  401b68:	add	x16, x16, #0x168
  401b6c:	br	x17

0000000000401b70 <strcmp@plt>:
  401b70:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b74:	ldr	x17, [x16, #368]
  401b78:	add	x16, x16, #0x170
  401b7c:	br	x17

0000000000401b80 <__ctype_b_loc@plt>:
  401b80:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b84:	ldr	x17, [x16, #376]
  401b88:	add	x16, x16, #0x178
  401b8c:	br	x17

0000000000401b90 <fseeko@plt>:
  401b90:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b94:	ldr	x17, [x16, #384]
  401b98:	add	x16, x16, #0x180
  401b9c:	br	x17

0000000000401ba0 <fread@plt>:
  401ba0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ba4:	ldr	x17, [x16, #392]
  401ba8:	add	x16, x16, #0x188
  401bac:	br	x17

0000000000401bb0 <free@plt>:
  401bb0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401bb4:	ldr	x17, [x16, #400]
  401bb8:	add	x16, x16, #0x190
  401bbc:	br	x17

0000000000401bc0 <__ctype_get_mb_cur_max@plt>:
  401bc0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401bc4:	ldr	x17, [x16, #408]
  401bc8:	add	x16, x16, #0x198
  401bcc:	br	x17

0000000000401bd0 <getgid@plt>:
  401bd0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401bd4:	ldr	x17, [x16, #416]
  401bd8:	add	x16, x16, #0x1a0
  401bdc:	br	x17

0000000000401be0 <freopen@plt>:
  401be0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401be4:	ldr	x17, [x16, #424]
  401be8:	add	x16, x16, #0x1a8
  401bec:	br	x17

0000000000401bf0 <strchr@plt>:
  401bf0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401bf4:	ldr	x17, [x16, #432]
  401bf8:	add	x16, x16, #0x1b0
  401bfc:	br	x17

0000000000401c00 <feof_unlocked@plt>:
  401c00:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c04:	ldr	x17, [x16, #440]
  401c08:	add	x16, x16, #0x1b8
  401c0c:	br	x17

0000000000401c10 <__read_chk@plt>:
  401c10:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c14:	ldr	x17, [x16, #448]
  401c18:	add	x16, x16, #0x1c0
  401c1c:	br	x17

0000000000401c20 <fcntl@plt>:
  401c20:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c24:	ldr	x17, [x16, #456]
  401c28:	add	x16, x16, #0x1c8
  401c2c:	br	x17

0000000000401c30 <ftello@plt>:
  401c30:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c34:	ldr	x17, [x16, #464]
  401c38:	add	x16, x16, #0x1d0
  401c3c:	br	x17

0000000000401c40 <fflush@plt>:
  401c40:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c44:	ldr	x17, [x16, #472]
  401c48:	add	x16, x16, #0x1d8
  401c4c:	br	x17

0000000000401c50 <__explicit_bzero_chk@plt>:
  401c50:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c54:	ldr	x17, [x16, #480]
  401c58:	add	x16, x16, #0x1e0
  401c5c:	br	x17

0000000000401c60 <memchr@plt>:
  401c60:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c64:	ldr	x17, [x16, #488]
  401c68:	add	x16, x16, #0x1e8
  401c6c:	br	x17

0000000000401c70 <__fxstat@plt>:
  401c70:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c74:	ldr	x17, [x16, #496]
  401c78:	add	x16, x16, #0x1f0
  401c7c:	br	x17

0000000000401c80 <dcgettext@plt>:
  401c80:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c84:	ldr	x17, [x16, #504]
  401c88:	add	x16, x16, #0x1f8
  401c8c:	br	x17

0000000000401c90 <fputs_unlocked@plt>:
  401c90:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c94:	ldr	x17, [x16, #512]
  401c98:	add	x16, x16, #0x200
  401c9c:	br	x17

0000000000401ca0 <__freading@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ca4:	ldr	x17, [x16, #520]
  401ca8:	add	x16, x16, #0x208
  401cac:	br	x17

0000000000401cb0 <dup2@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401cb4:	ldr	x17, [x16, #528]
  401cb8:	add	x16, x16, #0x210
  401cbc:	br	x17

0000000000401cc0 <iswprint@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401cc4:	ldr	x17, [x16, #536]
  401cc8:	add	x16, x16, #0x218
  401ccc:	br	x17

0000000000401cd0 <__assert_fail@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401cd4:	ldr	x17, [x16, #544]
  401cd8:	add	x16, x16, #0x220
  401cdc:	br	x17

0000000000401ce0 <__errno_location@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ce4:	ldr	x17, [x16, #552]
  401ce8:	add	x16, x16, #0x228
  401cec:	br	x17

0000000000401cf0 <setlocale@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401cf4:	ldr	x17, [x16, #560]
  401cf8:	add	x16, x16, #0x230
  401cfc:	br	x17

0000000000401d00 <ferror@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401d04:	ldr	x17, [x16, #568]
  401d08:	add	x16, x16, #0x238
  401d0c:	br	x17

Disassembly of section .text:

0000000000401d10 <.text>:
  401d10:	stp	x29, x30, [sp, #-288]!
  401d14:	mov	x29, sp
  401d18:	stp	x27, x28, [sp, #80]
  401d1c:	mov	w28, w0
  401d20:	mov	x27, #0x0                   	// #0
  401d24:	ldr	x0, [x1]
  401d28:	stp	x19, x20, [sp, #16]
  401d2c:	adrp	x20, 408000 <ferror@plt+0x6300>
  401d30:	add	x20, x20, #0xb9
  401d34:	stp	x21, x22, [sp, #32]
  401d38:	mov	x21, x1
  401d3c:	stp	x23, x24, [sp, #48]
  401d40:	adrp	x19, 407000 <ferror@plt+0x5300>
  401d44:	add	x19, x19, #0x98b
  401d48:	stp	x25, x26, [sp, #64]
  401d4c:	bl	402f54 <ferror@plt+0x1254>
  401d50:	mov	x1, x20
  401d54:	mov	w0, #0x6                   	// #6
  401d58:	bl	401cf0 <setlocale@plt>
  401d5c:	adrp	x1, 407000 <ferror@plt+0x5300>
  401d60:	add	x1, x1, #0xa2e
  401d64:	mov	x0, x19
  401d68:	bl	401a20 <bindtextdomain@plt>
  401d6c:	mov	x0, x19
  401d70:	adrp	x23, 407000 <ferror@plt+0x5300>
  401d74:	bl	401b40 <textdomain@plt>
  401d78:	add	x23, x23, #0xbc8
  401d7c:	adrp	x0, 402000 <ferror@plt+0x300>
  401d80:	add	x0, x0, #0xbac
  401d84:	bl	407530 <ferror@plt+0x5830>
  401d88:	mov	x19, #0xffffffffffffffff    	// #-1
  401d8c:	add	x0, x23, #0x70
  401d90:	mov	x26, x19
  401d94:	str	x0, [sp, #136]
  401d98:	adrp	x0, 407000 <ferror@plt+0x5300>
  401d9c:	add	x0, x0, #0xade
  401da0:	mov	w25, #0xa                   	// #10
  401da4:	mov	x24, #0x0                   	// #0
  401da8:	mov	w22, #0x0                   	// #0
  401dac:	str	wzr, [sp, #104]
  401db0:	str	wzr, [sp, #112]
  401db4:	str	xzr, [sp, #120]
  401db8:	str	x0, [sp, #144]
  401dbc:	adrp	x0, 407000 <ferror@plt+0x5300>
  401dc0:	add	x0, x0, #0xba8
  401dc4:	str	x0, [sp, #152]
  401dc8:	ldp	x3, x2, [sp, #136]
  401dcc:	mov	x1, x21
  401dd0:	mov	w0, w28
  401dd4:	mov	x4, #0x0                   	// #0
  401dd8:	bl	401b50 <getopt_long@plt>
  401ddc:	cmn	w0, #0x1
  401de0:	b.ne	401e34 <ferror@plt+0x134>  // b.any
  401de4:	adrp	x0, 41a000 <ferror@plt+0x18300>
  401de8:	ldr	w20, [x0, #720]
  401dec:	sub	w28, w28, w20
  401df0:	sbfiz	x0, x20, #3, #32
  401df4:	str	x0, [sp, #128]
  401df8:	ldr	w0, [sp, #112]
  401dfc:	add	x20, x21, w20, sxtw #3
  401e00:	cmp	w0, #0x0
  401e04:	ccmp	w22, #0x0, #0x4, ne  // ne = any
  401e08:	b.eq	402118 <ferror@plt+0x418>  // b.none
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	adrp	x1, 407000 <ferror@plt+0x5300>
  401e14:	mov	x0, #0x0                   	// #0
  401e18:	add	x1, x1, #0xae8
  401e1c:	bl	401c80 <dcgettext@plt>
  401e20:	mov	x2, x0
  401e24:	mov	w1, #0x0                   	// #0
  401e28:	mov	w0, #0x0                   	// #0
  401e2c:	bl	401910 <error@plt>
  401e30:	b	401e54 <ferror@plt+0x154>
  401e34:	cmp	w0, #0x72
  401e38:	b.gt	401e88 <ferror@plt+0x188>
  401e3c:	cmp	w0, #0x64
  401e40:	b.gt	401e5c <ferror@plt+0x15c>
  401e44:	cmn	w0, #0x3
  401e48:	b.eq	4020bc <ferror@plt+0x3bc>  // b.none
  401e4c:	cmn	w0, #0x2
  401e50:	b.eq	4020b4 <ferror@plt+0x3b4>  // b.none
  401e54:	mov	w0, #0x1                   	// #1
  401e58:	b	4020b8 <ferror@plt+0x3b8>
  401e5c:	sub	w0, w0, #0x65
  401e60:	cmp	w0, #0xd
  401e64:	b.hi	401e54 <ferror@plt+0x154>  // b.pmore
  401e68:	ldr	x1, [sp, #152]
  401e6c:	ldrh	w0, [x1, w0, uxtw #1]
  401e70:	adr	x1, 401e7c <ferror@plt+0x17c>
  401e74:	add	x0, x1, w0, sxth #2
  401e78:	br	x0
  401e7c:	mov	w0, #0x1                   	// #1
  401e80:	str	w0, [sp, #104]
  401e84:	b	401dc8 <ferror@plt+0xc8>
  401e88:	cmp	w0, #0x7a
  401e8c:	b.eq	402100 <ferror@plt+0x400>  // b.none
  401e90:	cmp	w0, #0x100
  401e94:	b.ne	401e54 <ferror@plt+0x154>  // b.any
  401e98:	adrp	x2, 41a000 <ferror@plt+0x18300>
  401e9c:	cbz	x24, 4020ac <ferror@plt+0x3ac>
  401ea0:	ldr	x1, [x2, #712]
  401ea4:	mov	x0, x24
  401ea8:	bl	401b70 <strcmp@plt>
  401eac:	adrp	x2, 41a000 <ferror@plt+0x18300>
  401eb0:	cbz	w0, 4020ac <ferror@plt+0x3ac>
  401eb4:	adrp	x1, 407000 <ferror@plt+0x5300>
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	add	x1, x1, #0xab0
  401ec0:	b	401efc <ferror@plt+0x1fc>
  401ec4:	adrp	x2, 41a000 <ferror@plt+0x18300>
  401ec8:	mov	w1, #0x2d                  	// #45
  401ecc:	ldr	x23, [x2, #712]
  401ed0:	mov	x0, x23
  401ed4:	bl	401bf0 <strchr@plt>
  401ed8:	cmp	x0, #0x0
  401edc:	mov	x6, x0
  401ee0:	cset	w0, eq  // eq = none
  401ee4:	str	w0, [sp, #128]
  401ee8:	adrp	x2, 41a000 <ferror@plt+0x18300>
  401eec:	cbz	w22, 401f14 <ferror@plt+0x214>
  401ef0:	adrp	x1, 407000 <ferror@plt+0x5300>
  401ef4:	add	x1, x1, #0xa40
  401ef8:	mov	w2, #0x5                   	// #5
  401efc:	mov	x0, #0x0                   	// #0
  401f00:	bl	401c80 <dcgettext@plt>
  401f04:	mov	x2, x0
  401f08:	mov	w1, #0x0                   	// #0
  401f0c:	mov	w0, #0x1                   	// #1
  401f10:	bl	401910 <error@plt>
  401f14:	adrp	x22, 407000 <ferror@plt+0x5300>
  401f18:	add	x22, x22, #0xa5e
  401f1c:	cbz	x6, 401f6c <ferror@plt+0x26c>
  401f20:	strb	wzr, [x6]
  401f24:	mov	x1, x22
  401f28:	mov	x0, #0x0                   	// #0
  401f2c:	str	x6, [sp, #120]
  401f30:	ldr	x26, [x2, #712]
  401f34:	mov	w2, #0x5                   	// #5
  401f38:	bl	401c80 <dcgettext@plt>
  401f3c:	mov	x4, x0
  401f40:	mov	x3, x20
  401f44:	mov	x0, x26
  401f48:	mov	w5, #0x0                   	// #0
  401f4c:	mov	x2, #0xffffffffffffffff    	// #-1
  401f50:	mov	x1, #0x0                   	// #0
  401f54:	bl	405aac <ferror@plt+0x3dac>
  401f58:	ldr	x6, [sp, #120]
  401f5c:	mov	x26, x0
  401f60:	mov	w0, #0x2d                  	// #45
  401f64:	mov	x23, x6
  401f68:	strb	w0, [x23], #1
  401f6c:	mov	x1, x22
  401f70:	mov	w2, #0x5                   	// #5
  401f74:	mov	x0, #0x0                   	// #0
  401f78:	bl	401c80 <dcgettext@plt>
  401f7c:	mov	x1, #0x0                   	// #0
  401f80:	mov	x4, x0
  401f84:	mov	x3, x20
  401f88:	mov	x0, x23
  401f8c:	mov	w5, #0x0                   	// #0
  401f90:	mov	x2, #0xffffffffffffffff    	// #-1
  401f94:	bl	405aac <ferror@plt+0x3dac>
  401f98:	str	x0, [sp, #120]
  401f9c:	sub	x0, x0, x26
  401fa0:	ldr	x1, [sp, #120]
  401fa4:	cmn	x0, #0x1
  401fa8:	cset	w0, eq  // eq = none
  401fac:	cmp	x26, x1
  401fb0:	cset	w1, hi  // hi = pmore
  401fb4:	eor	w0, w0, w1
  401fb8:	ldr	w1, [sp, #128]
  401fbc:	orr	w0, w1, w0
  401fc0:	cbz	w0, 402108 <ferror@plt+0x408>
  401fc4:	bl	401ce0 <__errno_location@plt>
  401fc8:	ldr	w20, [x0]
  401fcc:	mov	x1, x22
  401fd0:	mov	w2, #0x5                   	// #5
  401fd4:	mov	x0, #0x0                   	// #0
  401fd8:	bl	401c80 <dcgettext@plt>
  401fdc:	mov	x19, x0
  401fe0:	adrp	x0, 41a000 <ferror@plt+0x18300>
  401fe4:	ldr	x0, [x0, #712]
  401fe8:	bl	4044b4 <ferror@plt+0x27b4>
  401fec:	mov	x4, x0
  401ff0:	adrp	x2, 407000 <ferror@plt+0x5300>
  401ff4:	mov	x3, x19
  401ff8:	add	x2, x2, #0xa72
  401ffc:	mov	w1, w20
  402000:	mov	w0, #0x1                   	// #1
  402004:	bl	401910 <error@plt>
  402008:	adrp	x0, 41a000 <ferror@plt+0x18300>
  40200c:	add	x3, sp, #0xa0
  402010:	mov	x4, #0x0                   	// #0
  402014:	mov	w2, #0xa                   	// #10
  402018:	ldr	x0, [x0, #712]
  40201c:	mov	x1, #0x0                   	// #0
  402020:	bl	405b0c <ferror@plt+0x3e0c>
  402024:	cbnz	w0, 402038 <ferror@plt+0x338>
  402028:	ldr	x0, [sp, #160]
  40202c:	cmp	x19, x0
  402030:	csel	x19, x19, x0, ls  // ls = plast
  402034:	b	401dc8 <ferror@plt+0xc8>
  402038:	cmp	w0, #0x1
  40203c:	b.eq	401dc8 <ferror@plt+0xc8>  // b.none
  402040:	mov	w2, #0x5                   	// #5
  402044:	adrp	x1, 407000 <ferror@plt+0x5300>
  402048:	mov	x0, #0x0                   	// #0
  40204c:	add	x1, x1, #0xa79
  402050:	bl	401c80 <dcgettext@plt>
  402054:	mov	x19, x0
  402058:	adrp	x0, 41a000 <ferror@plt+0x18300>
  40205c:	add	x0, x0, #0x2c8
  402060:	ldr	x0, [x0]
  402064:	bl	4044b4 <ferror@plt+0x27b4>
  402068:	mov	x3, x0
  40206c:	mov	x2, x19
  402070:	mov	w1, #0x0                   	// #0
  402074:	mov	w0, #0x1                   	// #1
  402078:	bl	401910 <error@plt>
  40207c:	adrp	x0, 41a000 <ferror@plt+0x18300>
  402080:	ldr	x1, [x0, #712]
  402084:	cbz	x27, 402110 <ferror@plt+0x410>
  402088:	mov	x0, x27
  40208c:	str	x1, [sp, #128]
  402090:	bl	401b70 <strcmp@plt>
  402094:	ldr	x1, [sp, #128]
  402098:	cbz	w0, 402110 <ferror@plt+0x410>
  40209c:	adrp	x1, 407000 <ferror@plt+0x5300>
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	add	x1, x1, #0xa90
  4020a8:	b	401efc <ferror@plt+0x1fc>
  4020ac:	ldr	x24, [x2, #712]
  4020b0:	b	401dc8 <ferror@plt+0xc8>
  4020b4:	mov	w0, #0x0                   	// #0
  4020b8:	bl	402920 <ferror@plt+0xc20>
  4020bc:	adrp	x0, 41a000 <ferror@plt+0x18300>
  4020c0:	adrp	x4, 407000 <ferror@plt+0x5300>
  4020c4:	adrp	x2, 407000 <ferror@plt+0x5300>
  4020c8:	add	x4, x4, #0xad2
  4020cc:	ldr	x3, [x0, #592]
  4020d0:	adrp	x0, 41a000 <ferror@plt+0x18300>
  4020d4:	add	x2, x2, #0x987
  4020d8:	adrp	x1, 407000 <ferror@plt+0x5300>
  4020dc:	ldr	x0, [x0, #728]
  4020e0:	add	x1, x1, #0x5d7
  4020e4:	mov	x5, #0x0                   	// #0
  4020e8:	bl	405698 <ferror@plt+0x3998>
  4020ec:	mov	w0, #0x0                   	// #0
  4020f0:	bl	401900 <exit@plt>
  4020f4:	mov	w0, #0x1                   	// #1
  4020f8:	str	w0, [sp, #112]
  4020fc:	b	401dc8 <ferror@plt+0xc8>
  402100:	mov	w25, #0x0                   	// #0
  402104:	b	401dc8 <ferror@plt+0xc8>
  402108:	mov	w22, #0x1                   	// #1
  40210c:	b	401dc8 <ferror@plt+0xc8>
  402110:	mov	x27, x1
  402114:	b	401dc8 <ferror@plt+0xc8>
  402118:	cbz	w22, 402164 <ferror@plt+0x464>
  40211c:	cmp	w28, #0x0
  402120:	cset	w23, gt
  402124:	cbz	w23, 40217c <ferror@plt+0x47c>
  402128:	eor	w22, w22, #0x1
  40212c:	mov	w2, #0x5                   	// #5
  402130:	adrp	x1, 407000 <ferror@plt+0x5300>
  402134:	mov	x0, #0x0                   	// #0
  402138:	add	x1, x1, #0xb09
  40213c:	bl	401c80 <dcgettext@plt>
  402140:	mov	x19, x0
  402144:	ldr	x0, [x20, x22, lsl #3]
  402148:	bl	4044b4 <ferror@plt+0x27b4>
  40214c:	mov	x3, x0
  402150:	mov	x2, x19
  402154:	mov	w1, #0x0                   	// #0
  402158:	mov	w0, #0x0                   	// #0
  40215c:	bl	401910 <error@plt>
  402160:	b	401e54 <ferror@plt+0x154>
  402164:	ldr	w0, [sp, #112]
  402168:	cmp	w28, #0x1
  40216c:	eor	w23, w0, #0x1
  402170:	cset	w0, gt
  402174:	and	w23, w0, w23
  402178:	b	402124 <ferror@plt+0x424>
  40217c:	ldr	w0, [sp, #112]
  402180:	cbz	w0, 402208 <ferror@plt+0x508>
  402184:	sxtw	x21, w28
  402188:	mov	x1, #0x0                   	// #0
  40218c:	mov	x2, x21
  402190:	cmp	w28, w1
  402194:	b.gt	4021c4 <ferror@plt+0x4c4>
  402198:	mov	x0, x2
  40219c:	bl	40578c <ferror@plt+0x3a8c>
  4021a0:	mov	x2, x0
  4021a4:	mov	x3, #0x0                   	// #0
  4021a8:	cmp	w28, w3
  4021ac:	b.gt	4021e0 <ferror@plt+0x4e0>
  4021b0:	str	x2, [x20, x21, lsl #3]
  4021b4:	ldr	w0, [sp, #104]
  4021b8:	cbnz	w0, 402444 <ferror@plt+0x744>
  4021bc:	mov	w23, #0x0                   	// #0
  4021c0:	b	402308 <ferror@plt+0x608>
  4021c4:	ldr	x0, [x20, x1, lsl #3]
  4021c8:	stp	x1, x2, [sp, #128]
  4021cc:	bl	4018e0 <strlen@plt>
  4021d0:	ldp	x1, x2, [sp, #128]
  4021d4:	add	x2, x2, x0
  4021d8:	add	x1, x1, #0x1
  4021dc:	b	402190 <ferror@plt+0x490>
  4021e0:	ldr	x1, [x20, x3, lsl #3]
  4021e4:	mov	x0, x2
  4021e8:	stp	x2, x3, [sp, #128]
  4021ec:	bl	401980 <stpcpy@plt>
  4021f0:	ldp	x2, x3, [sp, #128]
  4021f4:	str	x2, [x20, x3, lsl #3]
  4021f8:	mov	x2, x0
  4021fc:	add	x3, x3, #0x1
  402200:	strb	w25, [x2], #1
  402204:	b	4021a8 <ferror@plt+0x4a8>
  402208:	cbz	w22, 402220 <ferror@plt+0x520>
  40220c:	ldr	x0, [sp, #120]
  402210:	mov	x20, #0x0                   	// #0
  402214:	add	x21, x0, #0x1
  402218:	sub	x21, x21, x26
  40221c:	b	4021b4 <ferror@plt+0x4b4>
  402220:	cmp	w28, #0x1
  402224:	adrp	x20, 41a000 <ferror@plt+0x18300>
  402228:	b.ne	40229c <ferror@plt+0x59c>  // b.any
  40222c:	ldr	x0, [sp, #128]
  402230:	adrp	x1, 407000 <ferror@plt+0x5300>
  402234:	add	x1, x1, #0xdc9
  402238:	ldr	x3, [x21, x0]
  40223c:	str	x3, [sp, #136]
  402240:	mov	x0, x3
  402244:	bl	401b70 <strcmp@plt>
  402248:	cbz	w0, 40229c <ferror@plt+0x59c>
  40224c:	ldr	x3, [sp, #136]
  402250:	cbz	x19, 40229c <ferror@plt+0x59c>
  402254:	ldr	x2, [x20, #736]
  402258:	adrp	x1, 407000 <ferror@plt+0x5300>
  40225c:	mov	x0, x3
  402260:	add	x1, x1, #0xfc5
  402264:	bl	402d08 <ferror@plt+0x1008>
  402268:	cbnz	x0, 40229c <ferror@plt+0x59c>
  40226c:	bl	401ce0 <__errno_location@plt>
  402270:	ldr	w19, [x0]
  402274:	ldr	x0, [sp, #128]
  402278:	ldr	x2, [x21, x0]
  40227c:	mov	w1, #0x3                   	// #3
  402280:	mov	w0, #0x0                   	// #0
  402284:	bl	404380 <ferror@plt+0x2680>
  402288:	adrp	x2, 407000 <ferror@plt+0x5300>
  40228c:	mov	x3, x0
  402290:	add	x2, x2, #0xa76
  402294:	mov	w1, w19
  402298:	b	402074 <ferror@plt+0x374>
  40229c:	ldr	x0, [x20, #736]
  4022a0:	mov	w1, #0x2                   	// #2
  4022a4:	bl	402c80 <ferror@plt+0xf80>
  4022a8:	ldr	w0, [sp, #104]
  4022ac:	cmn	x19, #0x1
  4022b0:	eor	w21, w0, #0x1
  4022b4:	csel	w21, w21, wzr, ne  // ne = any
  4022b8:	cbnz	w21, 4022f8 <ferror@plt+0x5f8>
  4022bc:	ldr	x0, [x20, #736]
  4022c0:	add	x1, sp, #0xa0
  4022c4:	bl	4050dc <ferror@plt+0x33dc>
  4022c8:	mov	x3, x0
  4022cc:	cbnz	x0, 402398 <ferror@plt+0x698>
  4022d0:	bl	401ce0 <__errno_location@plt>
  4022d4:	ldr	w19, [x0]
  4022d8:	adrp	x1, 407000 <ferror@plt+0x5300>
  4022dc:	add	x1, x1, #0xfbc
  4022e0:	mov	w2, #0x5                   	// #5
  4022e4:	mov	x0, #0x0                   	// #0
  4022e8:	bl	401c80 <dcgettext@plt>
  4022ec:	mov	w1, w19
  4022f0:	mov	x2, x0
  4022f4:	b	401f0c <ferror@plt+0x20c>
  4022f8:	cbnz	x19, 402350 <ferror@plt+0x650>
  4022fc:	mov	w23, w21
  402300:	mov	x20, #0x0                   	// #0
  402304:	mov	x21, #0xffffffffffffffff    	// #-1
  402308:	ldr	w0, [sp, #104]
  40230c:	cmp	x19, x21
  402310:	csel	x19, x19, x21, ls  // ls = plast
  402314:	orr	w0, w0, w23
  402318:	cbnz	w0, 402444 <ferror@plt+0x744>
  40231c:	mov	x1, x21
  402320:	mov	x0, x19
  402324:	bl	404680 <ferror@plt+0x2980>
  402328:	mov	x1, x0
  40232c:	mov	w23, #0x0                   	// #0
  402330:	mov	x0, x24
  402334:	bl	4044ec <ferror@plt+0x27ec>
  402338:	mov	x28, x0
  40233c:	cbnz	x0, 40244c <ferror@plt+0x74c>
  402340:	bl	401ce0 <__errno_location@plt>
  402344:	ldr	w19, [x0]
  402348:	mov	x2, x24
  40234c:	b	40227c <ferror@plt+0x57c>
  402350:	add	x1, sp, #0xa0
  402354:	mov	w0, #0x0                   	// #0
  402358:	bl	407540 <ferror@plt+0x5840>
  40235c:	cbnz	w0, 4022fc <ferror@plt+0x5fc>
  402360:	ldr	w1, [sp, #176]
  402364:	mov	w2, #0xd000                	// #53248
  402368:	and	w1, w1, w2
  40236c:	cmp	w1, #0x8, lsl #12
  402370:	b.ne	4022fc <ferror@plt+0x5fc>  // b.any
  402374:	mov	w2, #0x1                   	// #1
  402378:	mov	x1, #0x0                   	// #0
  40237c:	ldr	x28, [sp, #208]
  402380:	bl	401960 <lseek@plt>
  402384:	tbnz	x0, #63, 4022fc <ferror@plt+0x5fc>
  402388:	sub	x0, x28, x0
  40238c:	cmp	x0, #0x800, lsl #12
  402390:	b.le	4022bc <ferror@plt+0x5bc>
  402394:	b	4022fc <ferror@plt+0x5fc>
  402398:	ldr	x0, [sp, #160]
  40239c:	cbz	x0, 4023bc <ferror@plt+0x6bc>
  4023a0:	add	x1, x3, x0
  4023a4:	ldurb	w1, [x1, #-1]
  4023a8:	cmp	w1, w25
  4023ac:	b.eq	4023bc <ferror@plt+0x6bc>  // b.none
  4023b0:	add	x1, x0, #0x1
  4023b4:	str	x1, [sp, #160]
  4023b8:	strb	w25, [x3, x0]
  4023bc:	ldr	x28, [sp, #160]
  4023c0:	mov	x0, x3
  4023c4:	mov	x21, #0x0                   	// #0
  4023c8:	add	x28, x3, x28
  4023cc:	str	x3, [sp, #128]
  4023d0:	add	x20, x21, #0x1
  4023d4:	cmp	x28, x0
  4023d8:	b.hi	402428 <ferror@plt+0x728>  // b.pmore
  4023dc:	mov	x0, x20
  4023e0:	mov	x1, #0x8                   	// #8
  4023e4:	bl	4057bc <ferror@plt+0x3abc>
  4023e8:	mov	x20, x0
  4023ec:	mov	x4, x0
  4023f0:	add	x5, x0, x21, lsl #3
  4023f4:	ldr	x3, [sp, #128]
  4023f8:	str	x3, [x0]
  4023fc:	cmp	x5, x4
  402400:	b.eq	4021b4 <ferror@plt+0x4b4>  // b.none
  402404:	sub	x2, x28, x3
  402408:	mov	x0, x3
  40240c:	mov	w1, w25
  402410:	stp	x4, x5, [sp, #128]
  402414:	bl	401c60 <memchr@plt>
  402418:	ldp	x4, x5, [sp, #128]
  40241c:	add	x3, x0, #0x1
  402420:	str	x3, [x4, #8]!
  402424:	b	4023fc <ferror@plt+0x6fc>
  402428:	sub	x2, x28, x0
  40242c:	mov	w1, w25
  402430:	bl	401c60 <memchr@plt>
  402434:	mov	x21, x20
  402438:	add	x0, x0, #0x1
  40243c:	ldr	x3, [sp, #128]
  402440:	b	4023cc <ferror@plt+0x6cc>
  402444:	mov	x1, #0xffffffffffffffff    	// #-1
  402448:	b	402330 <ferror@plt+0x630>
  40244c:	cbz	w23, 4025f0 <ferror@plt+0x8f0>
  402450:	cmp	x19, #0x400
  402454:	adrp	x0, 41a000 <ferror@plt+0x18300>
  402458:	mov	x4, #0x400                 	// #1024
  40245c:	csel	x4, x19, x4, ls  // ls = plast
  402460:	ldr	x0, [x0, #736]
  402464:	mov	x1, #0x18                  	// #24
  402468:	stp	x0, x4, [sp, #128]
  40246c:	mov	x0, x4
  402470:	bl	4058f4 <ferror@plt+0x3bf4>
  402474:	ldr	x4, [sp, #136]
  402478:	mov	x24, x0
  40247c:	mov	x21, #0x0                   	// #0
  402480:	mov	x5, #0x0                   	// #0
  402484:	str	x4, [sp, #144]
  402488:	cmp	x21, x19
  40248c:	b.eq	40256c <ferror@plt+0x86c>  // b.none
  402490:	mov	x0, #0x18                  	// #24
  402494:	mov	w2, w25
  402498:	ldr	x1, [sp, #128]
  40249c:	mul	x0, x21, x0
  4024a0:	str	x0, [sp, #136]
  4024a4:	add	x0, x24, x0
  4024a8:	bl	402e68 <ferror@plt+0x1168>
  4024ac:	mov	x5, x0
  4024b0:	ldr	x4, [sp, #144]
  4024b4:	cbnz	x0, 402524 <ferror@plt+0x824>
  4024b8:	ldr	x0, [sp, #128]
  4024bc:	bl	401920 <ferror_unlocked@plt>
  4024c0:	cbnz	w0, 4022d0 <ferror@plt+0x5d0>
  4024c4:	cmp	x19, x21
  4024c8:	csel	x19, x19, x21, ls  // ls = plast
  4024cc:	mov	x21, x19
  4024d0:	ldr	w0, [sp, #112]
  4024d4:	cmp	w0, #0x0
  4024d8:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  4024dc:	b.ne	4024f0 <ferror@plt+0x7f0>  // b.any
  4024e0:	adrp	x0, 41a000 <ferror@plt+0x18300>
  4024e4:	ldr	x0, [x0, #736]
  4024e8:	bl	4061e8 <ferror@plt+0x44e8>
  4024ec:	cbnz	w0, 4022d0 <ferror@plt+0x5d0>
  4024f0:	ldr	w0, [sp, #104]
  4024f4:	cbnz	w0, 4027b8 <ferror@plt+0xab8>
  4024f8:	mov	x2, x21
  4024fc:	mov	x1, x19
  402500:	mov	x0, x28
  402504:	bl	4046a8 <ferror@plt+0x29a8>
  402508:	mov	x4, x0
  40250c:	cbnz	x27, 4027c0 <ferror@plt+0xac0>
  402510:	cbz	w23, 40270c <ferror@plt+0xa0c>
  402514:	mov	x20, #0x0                   	// #0
  402518:	mov	x22, #0x18                  	// #24
  40251c:	adrp	x23, 41a000 <ferror@plt+0x18300>
  402520:	b	402700 <ferror@plt+0xa00>
  402524:	add	x21, x21, #0x1
  402528:	cmp	x21, x4
  40252c:	b.cc	402484 <ferror@plt+0x784>  // b.lo, b.ul, b.last
  402530:	add	x4, x4, #0x400
  402534:	mov	x0, x24
  402538:	mov	x1, x4
  40253c:	mov	x2, #0x18                  	// #24
  402540:	stp	x4, x5, [sp, #144]
  402544:	bl	405830 <ferror@plt+0x3b30>
  402548:	mov	x24, x0
  40254c:	mov	x2, #0x6000                	// #24576
  402550:	ldr	x0, [sp, #136]
  402554:	mov	w1, #0x0                   	// #0
  402558:	add	x0, x0, #0x18
  40255c:	add	x0, x24, x0
  402560:	bl	401a50 <memset@plt>
  402564:	ldp	x4, x5, [sp, #144]
  402568:	b	402484 <ferror@plt+0x784>
  40256c:	cbz	x5, 4024b8 <ferror@plt+0x7b8>
  402570:	add	x0, sp, #0xa0
  402574:	bl	402e5c <ferror@plt+0x115c>
  402578:	mov	x4, x19
  40257c:	mov	x21, x4
  402580:	add	x4, x4, #0x1
  402584:	mov	x1, x21
  402588:	mov	x0, x28
  40258c:	str	x4, [sp, #136]
  402590:	bl	404514 <ferror@plt+0x2814>
  402594:	cmp	x0, x19
  402598:	mov	x1, #0x18                  	// #24
  40259c:	mov	w2, w25
  4025a0:	madd	x5, x0, x1, x24
  4025a4:	add	x0, sp, #0xa0
  4025a8:	ldr	x1, [sp, #128]
  4025ac:	csel	x0, x5, x0, cc  // cc = lo, ul, last
  4025b0:	bl	402e68 <ferror@plt+0x1168>
  4025b4:	cbz	x0, 4025d0 <ferror@plt+0x8d0>
  4025b8:	ldr	x4, [sp, #136]
  4025bc:	cbnz	x21, 40257c <ferror@plt+0x87c>
  4025c0:	mov	x21, #0x1                   	// #1
  4025c4:	add	x0, sp, #0xa0
  4025c8:	bl	402f4c <ferror@plt+0x124c>
  4025cc:	b	4024b8 <ferror@plt+0x7b8>
  4025d0:	cbnz	x21, 4025c4 <ferror@plt+0x8c4>
  4025d4:	mov	w2, #0x5                   	// #5
  4025d8:	adrp	x1, 407000 <ferror@plt+0x5300>
  4025dc:	add	x1, x1, #0xb1a
  4025e0:	bl	401c80 <dcgettext@plt>
  4025e4:	mov	w1, #0x4b                  	// #75
  4025e8:	mov	x2, x0
  4025ec:	b	401f0c <ferror@plt+0x20c>
  4025f0:	mov	x24, #0x0                   	// #0
  4025f4:	b	4024d0 <ferror@plt+0x7d0>
  4025f8:	ldr	w0, [sp, #104]
  4025fc:	cbz	w0, 402510 <ferror@plt+0x810>
  402600:	cbz	x19, 402660 <ferror@plt+0x960>
  402604:	cbnz	x21, 402618 <ferror@plt+0x918>
  402608:	adrp	x1, 407000 <ferror@plt+0x5300>
  40260c:	mov	w2, #0x5                   	// #5
  402610:	add	x1, x1, #0xb31
  402614:	b	401efc <ferror@plt+0x1fc>
  402618:	cbz	w22, 402680 <ferror@plt+0x980>
  40261c:	ldr	x0, [sp, #120]
  402620:	adrp	x21, 407000 <ferror@plt+0x5300>
  402624:	add	x21, x21, #0xb44
  402628:	mov	x20, #0x0                   	// #0
  40262c:	sub	x22, x0, x26
  402630:	mov	x1, x22
  402634:	mov	x0, x28
  402638:	bl	404514 <ferror@plt+0x2814>
  40263c:	add	x2, x26, x0
  402640:	mov	w3, w25
  402644:	mov	x1, x21
  402648:	mov	w0, #0x1                   	// #1
  40264c:	bl	401a40 <__printf_chk@plt>
  402650:	tbnz	w0, #31, 4027a0 <ferror@plt+0xaa0>
  402654:	add	x20, x20, #0x1
  402658:	cmp	x19, x20
  40265c:	b.ne	402630 <ferror@plt+0x930>  // b.any
  402660:	mov	w0, #0x0                   	// #0
  402664:	ldp	x19, x20, [sp, #16]
  402668:	ldp	x21, x22, [sp, #32]
  40266c:	ldp	x23, x24, [sp, #48]
  402670:	ldp	x25, x26, [sp, #64]
  402674:	ldp	x27, x28, [sp, #80]
  402678:	ldp	x29, x30, [sp], #288
  40267c:	ret
  402680:	sub	x21, x21, #0x1
  402684:	mov	x23, #0x0                   	// #0
  402688:	adrp	x24, 41a000 <ferror@plt+0x18300>
  40268c:	mov	x1, x21
  402690:	mov	x0, x28
  402694:	bl	404514 <ferror@plt+0x2814>
  402698:	add	x1, x20, x0, lsl #3
  40269c:	ldr	x3, [x24, #728]
  4026a0:	ldr	x0, [x20, x0, lsl #3]
  4026a4:	ldr	x22, [x1, #8]
  4026a8:	mov	x1, #0x1                   	// #1
  4026ac:	sub	x22, x22, x0
  4026b0:	mov	x2, x22
  4026b4:	bl	4018c0 <fwrite_unlocked@plt>
  4026b8:	cmp	x22, x0
  4026bc:	b.ne	4027a0 <ferror@plt+0xaa0>  // b.any
  4026c0:	add	x23, x23, #0x1
  4026c4:	cmp	x19, x23
  4026c8:	b.ne	40268c <ferror@plt+0x98c>  // b.any
  4026cc:	b	402660 <ferror@plt+0x960>
  4026d0:	ldr	x19, [x4, x20, lsl #3]
  4026d4:	mov	x1, #0x1                   	// #1
  4026d8:	ldr	x3, [x23, #728]
  4026dc:	str	x4, [sp, #104]
  4026e0:	madd	x19, x19, x22, x24
  4026e4:	ldp	x2, x0, [x19, #8]
  4026e8:	bl	4018c0 <fwrite_unlocked@plt>
  4026ec:	ldr	x1, [x19, #8]
  4026f0:	cmp	x0, x1
  4026f4:	b.ne	4027a0 <ferror@plt+0xaa0>  // b.any
  4026f8:	ldr	x4, [sp, #104]
  4026fc:	add	x20, x20, #0x1
  402700:	cmp	x21, x20
  402704:	b.ne	4026d0 <ferror@plt+0x9d0>  // b.any
  402708:	b	402660 <ferror@plt+0x960>
  40270c:	cbnz	w22, 402790 <ferror@plt+0xa90>
  402710:	mov	x21, #0x0                   	// #0
  402714:	adrp	x23, 41a000 <ferror@plt+0x18300>
  402718:	cmp	x19, x21
  40271c:	b.eq	402660 <ferror@plt+0x960>  // b.none
  402720:	ldr	x0, [x4, x21, lsl #3]
  402724:	str	x4, [sp, #104]
  402728:	ldr	x3, [x23, #728]
  40272c:	add	x1, x20, x0, lsl #3
  402730:	ldr	x0, [x20, x0, lsl #3]
  402734:	ldr	x22, [x1, #8]
  402738:	mov	x1, #0x1                   	// #1
  40273c:	sub	x22, x22, x0
  402740:	mov	x2, x22
  402744:	bl	4018c0 <fwrite_unlocked@plt>
  402748:	cmp	x22, x0
  40274c:	b.ne	4027a0 <ferror@plt+0xaa0>  // b.any
  402750:	add	x21, x21, #0x1
  402754:	ldr	x4, [sp, #104]
  402758:	b	402718 <ferror@plt+0xa18>
  40275c:	ldr	x2, [x4, x20, lsl #3]
  402760:	mov	w3, w25
  402764:	mov	x1, x21
  402768:	mov	w0, #0x1                   	// #1
  40276c:	add	x2, x26, x2
  402770:	str	x4, [sp, #104]
  402774:	bl	401a40 <__printf_chk@plt>
  402778:	tbnz	w0, #31, 4027a0 <ferror@plt+0xaa0>
  40277c:	ldr	x4, [sp, #104]
  402780:	add	x20, x20, #0x1
  402784:	cmp	x19, x20
  402788:	b.ne	40275c <ferror@plt+0xa5c>  // b.any
  40278c:	b	402660 <ferror@plt+0x960>
  402790:	adrp	x21, 407000 <ferror@plt+0x5300>
  402794:	mov	x20, #0x0                   	// #0
  402798:	add	x21, x21, #0xb44
  40279c:	b	402784 <ferror@plt+0xa84>
  4027a0:	bl	401ce0 <__errno_location@plt>
  4027a4:	ldr	w19, [x0]
  4027a8:	adrp	x1, 407000 <ferror@plt+0x5300>
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	add	x1, x1, #0xb4a
  4027b4:	b	4022e4 <ferror@plt+0x5e4>
  4027b8:	cbz	x27, 402600 <ferror@plt+0x900>
  4027bc:	mov	x4, #0x0                   	// #0
  4027c0:	adrp	x0, 41a000 <ferror@plt+0x18300>
  4027c4:	adrp	x1, 407000 <ferror@plt+0x5300>
  4027c8:	add	x1, x1, #0xb2f
  4027cc:	str	x4, [sp, #112]
  4027d0:	ldr	x2, [x0, #728]
  4027d4:	mov	x0, x27
  4027d8:	bl	402d08 <ferror@plt+0x1008>
  4027dc:	ldr	x4, [sp, #112]
  4027e0:	cbnz	x0, 4025f8 <ferror@plt+0x8f8>
  4027e4:	bl	401ce0 <__errno_location@plt>
  4027e8:	ldr	w19, [x0]
  4027ec:	mov	x2, x27
  4027f0:	b	40227c <ferror@plt+0x57c>
  4027f4:	mov	x29, #0x0                   	// #0
  4027f8:	mov	x30, #0x0                   	// #0
  4027fc:	mov	x5, x0
  402800:	ldr	x1, [sp]
  402804:	add	x2, sp, #0x8
  402808:	mov	x6, sp
  40280c:	movz	x0, #0x0, lsl #48
  402810:	movk	x0, #0x0, lsl #32
  402814:	movk	x0, #0x40, lsl #16
  402818:	movk	x0, #0x1d10
  40281c:	movz	x3, #0x0, lsl #48
  402820:	movk	x3, #0x0, lsl #32
  402824:	movk	x3, #0x40, lsl #16
  402828:	movk	x3, #0x74a8
  40282c:	movz	x4, #0x0, lsl #48
  402830:	movk	x4, #0x0, lsl #32
  402834:	movk	x4, #0x40, lsl #16
  402838:	movk	x4, #0x7528
  40283c:	bl	401a30 <__libc_start_main@plt>
  402840:	bl	401af0 <abort@plt>
  402844:	adrp	x0, 419000 <ferror@plt+0x17300>
  402848:	ldr	x0, [x0, #4064]
  40284c:	cbz	x0, 402854 <ferror@plt+0xb54>
  402850:	b	401ad0 <__gmon_start__@plt>
  402854:	ret
  402858:	adrp	x0, 41a000 <ferror@plt+0x18300>
  40285c:	add	x1, x0, #0x2b8
  402860:	adrp	x0, 41a000 <ferror@plt+0x18300>
  402864:	add	x0, x0, #0x2b8
  402868:	cmp	x1, x0
  40286c:	b.eq	402898 <ferror@plt+0xb98>  // b.none
  402870:	sub	sp, sp, #0x10
  402874:	adrp	x1, 407000 <ferror@plt+0x5300>
  402878:	ldr	x1, [x1, #1384]
  40287c:	str	x1, [sp, #8]
  402880:	cbz	x1, 402890 <ferror@plt+0xb90>
  402884:	mov	x16, x1
  402888:	add	sp, sp, #0x10
  40288c:	br	x16
  402890:	add	sp, sp, #0x10
  402894:	ret
  402898:	ret
  40289c:	adrp	x0, 41a000 <ferror@plt+0x18300>
  4028a0:	add	x1, x0, #0x2b8
  4028a4:	adrp	x0, 41a000 <ferror@plt+0x18300>
  4028a8:	add	x0, x0, #0x2b8
  4028ac:	sub	x1, x1, x0
  4028b0:	mov	x2, #0x2                   	// #2
  4028b4:	asr	x1, x1, #3
  4028b8:	sdiv	x1, x1, x2
  4028bc:	cbz	x1, 4028e8 <ferror@plt+0xbe8>
  4028c0:	sub	sp, sp, #0x10
  4028c4:	adrp	x2, 407000 <ferror@plt+0x5300>
  4028c8:	ldr	x2, [x2, #1392]
  4028cc:	str	x2, [sp, #8]
  4028d0:	cbz	x2, 4028e0 <ferror@plt+0xbe0>
  4028d4:	mov	x16, x2
  4028d8:	add	sp, sp, #0x10
  4028dc:	br	x16
  4028e0:	add	sp, sp, #0x10
  4028e4:	ret
  4028e8:	ret
  4028ec:	stp	x29, x30, [sp, #-32]!
  4028f0:	mov	x29, sp
  4028f4:	str	x19, [sp, #16]
  4028f8:	adrp	x19, 41a000 <ferror@plt+0x18300>
  4028fc:	ldrb	w0, [x19, #752]
  402900:	cbnz	w0, 402910 <ferror@plt+0xc10>
  402904:	bl	402858 <ferror@plt+0xb58>
  402908:	mov	w0, #0x1                   	// #1
  40290c:	strb	w0, [x19, #752]
  402910:	ldr	x19, [sp, #16]
  402914:	ldp	x29, x30, [sp], #32
  402918:	ret
  40291c:	b	40289c <ferror@plt+0xb9c>
  402920:	stp	x29, x30, [sp, #-176]!
  402924:	mov	x29, sp
  402928:	stp	x19, x20, [sp, #16]
  40292c:	adrp	x19, 41a000 <ferror@plt+0x18300>
  402930:	stp	x21, x22, [sp, #32]
  402934:	mov	w22, w0
  402938:	str	x23, [sp, #48]
  40293c:	cbz	w0, 402978 <ferror@plt+0xc78>
  402940:	adrp	x0, 41a000 <ferror@plt+0x18300>
  402944:	mov	w2, #0x5                   	// #5
  402948:	adrp	x1, 407000 <ferror@plt+0x5300>
  40294c:	add	x1, x1, #0x5dc
  402950:	ldr	x20, [x0, #704]
  402954:	mov	x0, #0x0                   	// #0
  402958:	bl	401c80 <dcgettext@plt>
  40295c:	mov	x2, x0
  402960:	ldr	x3, [x19, #776]
  402964:	mov	x0, x20
  402968:	mov	w1, #0x1                   	// #1
  40296c:	bl	401b60 <__fprintf_chk@plt>
  402970:	mov	w0, w22
  402974:	bl	401900 <exit@plt>
  402978:	mov	w2, #0x5                   	// #5
  40297c:	adrp	x1, 407000 <ferror@plt+0x5300>
  402980:	mov	x0, #0x0                   	// #0
  402984:	add	x1, x1, #0x603
  402988:	bl	401c80 <dcgettext@plt>
  40298c:	mov	x1, x0
  402990:	ldr	x4, [x19, #776]
  402994:	mov	w0, #0x1                   	// #1
  402998:	adrp	x19, 41a000 <ferror@plt+0x18300>
  40299c:	adrp	x21, 407000 <ferror@plt+0x5300>
  4029a0:	mov	x3, x4
  4029a4:	mov	x2, x4
  4029a8:	bl	401a40 <__printf_chk@plt>
  4029ac:	add	x20, sp, #0x40
  4029b0:	mov	w2, #0x5                   	// #5
  4029b4:	adrp	x1, 407000 <ferror@plt+0x5300>
  4029b8:	mov	x0, #0x0                   	// #0
  4029bc:	add	x1, x1, #0x662
  4029c0:	bl	401c80 <dcgettext@plt>
  4029c4:	add	x21, x21, #0x5d7
  4029c8:	ldr	x1, [x19, #728]
  4029cc:	bl	401c90 <fputs_unlocked@plt>
  4029d0:	mov	w2, #0x5                   	// #5
  4029d4:	adrp	x1, 407000 <ferror@plt+0x5300>
  4029d8:	mov	x0, #0x0                   	// #0
  4029dc:	add	x1, x1, #0x6a5
  4029e0:	bl	401c80 <dcgettext@plt>
  4029e4:	ldr	x1, [x19, #728]
  4029e8:	bl	401c90 <fputs_unlocked@plt>
  4029ec:	mov	w2, #0x5                   	// #5
  4029f0:	adrp	x1, 407000 <ferror@plt+0x5300>
  4029f4:	mov	x0, #0x0                   	// #0
  4029f8:	add	x1, x1, #0x6dd
  4029fc:	bl	401c80 <dcgettext@plt>
  402a00:	ldr	x1, [x19, #728]
  402a04:	bl	401c90 <fputs_unlocked@plt>
  402a08:	mov	w2, #0x5                   	// #5
  402a0c:	adrp	x1, 407000 <ferror@plt+0x5300>
  402a10:	mov	x0, #0x0                   	// #0
  402a14:	add	x1, x1, #0x728
  402a18:	bl	401c80 <dcgettext@plt>
  402a1c:	ldr	x1, [x19, #728]
  402a20:	bl	401c90 <fputs_unlocked@plt>
  402a24:	mov	w2, #0x5                   	// #5
  402a28:	adrp	x1, 407000 <ferror@plt+0x5300>
  402a2c:	mov	x0, #0x0                   	// #0
  402a30:	add	x1, x1, #0x8a5
  402a34:	bl	401c80 <dcgettext@plt>
  402a38:	ldr	x1, [x19, #728]
  402a3c:	bl	401c90 <fputs_unlocked@plt>
  402a40:	mov	w2, #0x5                   	// #5
  402a44:	adrp	x1, 407000 <ferror@plt+0x5300>
  402a48:	mov	x0, #0x0                   	// #0
  402a4c:	add	x1, x1, #0x8e5
  402a50:	bl	401c80 <dcgettext@plt>
  402a54:	ldr	x1, [x19, #728]
  402a58:	bl	401c90 <fputs_unlocked@plt>
  402a5c:	mov	w2, #0x5                   	// #5
  402a60:	adrp	x1, 407000 <ferror@plt+0x5300>
  402a64:	mov	x0, #0x0                   	// #0
  402a68:	add	x1, x1, #0x912
  402a6c:	bl	401c80 <dcgettext@plt>
  402a70:	ldr	x1, [x19, #728]
  402a74:	bl	401c90 <fputs_unlocked@plt>
  402a78:	add	x0, sp, #0x40
  402a7c:	mov	x2, #0x70                  	// #112
  402a80:	adrp	x1, 407000 <ferror@plt+0x5300>
  402a84:	add	x1, x1, #0xbc8
  402a88:	bl	4018a0 <memcpy@plt>
  402a8c:	ldr	x1, [x20]
  402a90:	cbnz	x1, 402b4c <ferror@plt+0xe4c>
  402a94:	ldr	x20, [x20, #8]
  402a98:	mov	w2, #0x5                   	// #5
  402a9c:	adrp	x1, 407000 <ferror@plt+0x5300>
  402aa0:	mov	x0, #0x0                   	// #0
  402aa4:	cmp	x20, #0x0
  402aa8:	add	x1, x1, #0x948
  402aac:	csel	x20, x20, x21, ne  // ne = any
  402ab0:	adrp	x23, 407000 <ferror@plt+0x5300>
  402ab4:	add	x23, x23, #0x95f
  402ab8:	bl	401c80 <dcgettext@plt>
  402abc:	mov	x1, x0
  402ac0:	mov	x3, x23
  402ac4:	adrp	x2, 407000 <ferror@plt+0x5300>
  402ac8:	add	x2, x2, #0x987
  402acc:	mov	w0, #0x1                   	// #1
  402ad0:	bl	401a40 <__printf_chk@plt>
  402ad4:	mov	x1, #0x0                   	// #0
  402ad8:	mov	w0, #0x5                   	// #5
  402adc:	bl	401cf0 <setlocale@plt>
  402ae0:	cbnz	x0, 402b60 <ferror@plt+0xe60>
  402ae4:	mov	w2, #0x5                   	// #5
  402ae8:	adrp	x1, 407000 <ferror@plt+0x5300>
  402aec:	mov	x0, #0x0                   	// #0
  402af0:	add	x1, x1, #0x9e0
  402af4:	bl	401c80 <dcgettext@plt>
  402af8:	mov	x1, x0
  402afc:	mov	x3, x21
  402b00:	mov	x2, x23
  402b04:	mov	w0, #0x1                   	// #1
  402b08:	bl	401a40 <__printf_chk@plt>
  402b0c:	mov	w2, #0x5                   	// #5
  402b10:	adrp	x1, 407000 <ferror@plt+0x5300>
  402b14:	mov	x0, #0x0                   	// #0
  402b18:	add	x1, x1, #0x9fb
  402b1c:	bl	401c80 <dcgettext@plt>
  402b20:	mov	x1, x0
  402b24:	cmp	x20, x21
  402b28:	adrp	x2, 408000 <ferror@plt+0x6300>
  402b2c:	adrp	x3, 407000 <ferror@plt+0x5300>
  402b30:	add	x2, x2, #0xb9
  402b34:	add	x3, x3, #0x594
  402b38:	mov	w0, #0x1                   	// #1
  402b3c:	csel	x3, x3, x2, eq  // eq = none
  402b40:	mov	x2, x20
  402b44:	bl	401a40 <__printf_chk@plt>
  402b48:	b	402970 <ferror@plt+0xc70>
  402b4c:	mov	x0, x21
  402b50:	bl	401b70 <strcmp@plt>
  402b54:	cbz	w0, 402a94 <ferror@plt+0xd94>
  402b58:	add	x20, x20, #0x10
  402b5c:	b	402a8c <ferror@plt+0xd8c>
  402b60:	adrp	x1, 407000 <ferror@plt+0x5300>
  402b64:	mov	x2, #0x3                   	// #3
  402b68:	add	x1, x1, #0x995
  402b6c:	bl	401a10 <strncmp@plt>
  402b70:	cbz	w0, 402ae4 <ferror@plt+0xde4>
  402b74:	mov	w2, #0x5                   	// #5
  402b78:	adrp	x1, 407000 <ferror@plt+0x5300>
  402b7c:	mov	x0, #0x0                   	// #0
  402b80:	add	x1, x1, #0x999
  402b84:	bl	401c80 <dcgettext@plt>
  402b88:	ldr	x1, [x19, #728]
  402b8c:	bl	401c90 <fputs_unlocked@plt>
  402b90:	b	402ae4 <ferror@plt+0xde4>
  402b94:	adrp	x1, 41a000 <ferror@plt+0x18300>
  402b98:	str	x0, [x1, #760]
  402b9c:	ret
  402ba0:	adrp	x1, 41a000 <ferror@plt+0x18300>
  402ba4:	strb	w0, [x1, #768]
  402ba8:	ret
  402bac:	stp	x29, x30, [sp, #-48]!
  402bb0:	adrp	x0, 41a000 <ferror@plt+0x18300>
  402bb4:	mov	x29, sp
  402bb8:	ldr	x0, [x0, #728]
  402bbc:	stp	x19, x20, [sp, #16]
  402bc0:	stp	x21, x22, [sp, #32]
  402bc4:	bl	4063d4 <ferror@plt+0x46d4>
  402bc8:	cbz	w0, 402c5c <ferror@plt+0xf5c>
  402bcc:	adrp	x21, 41a000 <ferror@plt+0x18300>
  402bd0:	add	x0, x21, #0x2f8
  402bd4:	ldrb	w22, [x0, #8]
  402bd8:	bl	401ce0 <__errno_location@plt>
  402bdc:	mov	x19, x0
  402be0:	cbz	w22, 402bf0 <ferror@plt+0xef0>
  402be4:	ldr	w0, [x0]
  402be8:	cmp	w0, #0x20
  402bec:	b.eq	402c5c <ferror@plt+0xf5c>  // b.none
  402bf0:	mov	w2, #0x5                   	// #5
  402bf4:	adrp	x1, 407000 <ferror@plt+0x5300>
  402bf8:	mov	x0, #0x0                   	// #0
  402bfc:	add	x1, x1, #0xb4a
  402c00:	bl	401c80 <dcgettext@plt>
  402c04:	mov	x20, x0
  402c08:	ldr	x0, [x21, #760]
  402c0c:	cbz	x0, 402c40 <ferror@plt+0xf40>
  402c10:	ldr	w19, [x19]
  402c14:	bl	404370 <ferror@plt+0x2670>
  402c18:	adrp	x2, 407000 <ferror@plt+0x5300>
  402c1c:	mov	x3, x0
  402c20:	mov	x4, x20
  402c24:	add	x2, x2, #0xa72
  402c28:	mov	w1, w19
  402c2c:	mov	w0, #0x0                   	// #0
  402c30:	bl	401910 <error@plt>
  402c34:	adrp	x0, 41a000 <ferror@plt+0x18300>
  402c38:	ldr	w0, [x0, #600]
  402c3c:	bl	4018b0 <_exit@plt>
  402c40:	ldr	w1, [x19]
  402c44:	mov	x3, x20
  402c48:	adrp	x2, 407000 <ferror@plt+0x5300>
  402c4c:	mov	w0, #0x0                   	// #0
  402c50:	add	x2, x2, #0xa76
  402c54:	bl	401910 <error@plt>
  402c58:	b	402c34 <ferror@plt+0xf34>
  402c5c:	adrp	x0, 41a000 <ferror@plt+0x18300>
  402c60:	ldr	x0, [x0, #704]
  402c64:	bl	4063d4 <ferror@plt+0x46d4>
  402c68:	cbnz	w0, 402c34 <ferror@plt+0xf34>
  402c6c:	ldp	x19, x20, [sp, #16]
  402c70:	ldp	x21, x22, [sp, #32]
  402c74:	ldp	x29, x30, [sp], #48
  402c78:	ret
  402c7c:	b	401b00 <posix_fadvise@plt>
  402c80:	cbz	x0, 402cb0 <ferror@plt+0xfb0>
  402c84:	stp	x29, x30, [sp, #-32]!
  402c88:	mov	x29, sp
  402c8c:	str	x19, [sp, #16]
  402c90:	mov	w19, w1
  402c94:	bl	401990 <fileno@plt>
  402c98:	mov	w3, w19
  402c9c:	mov	x2, #0x0                   	// #0
  402ca0:	ldr	x19, [sp, #16]
  402ca4:	mov	x1, #0x0                   	// #0
  402ca8:	ldp	x29, x30, [sp], #32
  402cac:	b	401b00 <posix_fadvise@plt>
  402cb0:	ret
  402cb4:	stp	x29, x30, [sp, #-32]!
  402cb8:	mov	w1, #0x0                   	// #0
  402cbc:	mov	x29, sp
  402cc0:	str	x19, [sp, #16]
  402cc4:	mov	w19, w0
  402cc8:	adrp	x0, 407000 <ferror@plt+0x5300>
  402ccc:	add	x0, x0, #0xd7d
  402cd0:	bl	4019f0 <open@plt>
  402cd4:	cmp	w19, w0
  402cd8:	b.eq	402cf8 <ferror@plt+0xff8>  // b.none
  402cdc:	tbnz	w0, #31, 402cf0 <ferror@plt+0xff0>
  402ce0:	bl	401ab0 <close@plt>
  402ce4:	bl	401ce0 <__errno_location@plt>
  402ce8:	mov	w1, #0x9                   	// #9
  402cec:	str	w1, [x0]
  402cf0:	mov	w0, #0x0                   	// #0
  402cf4:	b	402cfc <ferror@plt+0xffc>
  402cf8:	mov	w0, #0x1                   	// #1
  402cfc:	ldr	x19, [sp, #16]
  402d00:	ldp	x29, x30, [sp], #32
  402d04:	ret
  402d08:	stp	x29, x30, [sp, #-64]!
  402d0c:	mov	x29, sp
  402d10:	stp	x19, x20, [sp, #16]
  402d14:	mov	x19, x2
  402d18:	stp	x21, x22, [sp, #32]
  402d1c:	stp	x23, x24, [sp, #48]
  402d20:	mov	x23, x0
  402d24:	mov	x24, x1
  402d28:	mov	x0, x2
  402d2c:	bl	401990 <fileno@plt>
  402d30:	cmp	w0, #0x1
  402d34:	b.eq	402d9c <ferror@plt+0x109c>  // b.none
  402d38:	cmp	w0, #0x2
  402d3c:	b.eq	402d94 <ferror@plt+0x1094>  // b.none
  402d40:	cbz	w0, 402e38 <ferror@plt+0x1138>
  402d44:	mov	w1, #0x2                   	// #2
  402d48:	mov	w0, w1
  402d4c:	bl	401cb0 <dup2@plt>
  402d50:	cmp	w0, #0x2
  402d54:	cset	w22, ne  // ne = any
  402d58:	mov	w1, #0x1                   	// #1
  402d5c:	mov	w0, w1
  402d60:	bl	401cb0 <dup2@plt>
  402d64:	cmp	w0, #0x1
  402d68:	cset	w21, ne  // ne = any
  402d6c:	mov	w1, #0x0                   	// #0
  402d70:	mov	w0, #0x0                   	// #0
  402d74:	bl	401cb0 <dup2@plt>
  402d78:	cbz	w0, 402da8 <ferror@plt+0x10a8>
  402d7c:	mov	w0, #0x0                   	// #0
  402d80:	bl	402cb4 <ferror@plt+0xfb4>
  402d84:	ands	w20, w0, #0xff
  402d88:	b.ne	402dac <ferror@plt+0x10ac>  // b.any
  402d8c:	mov	w20, #0x1                   	// #1
  402d90:	b	402e30 <ferror@plt+0x1130>
  402d94:	mov	w22, #0x0                   	// #0
  402d98:	b	402d58 <ferror@plt+0x1058>
  402d9c:	mov	w22, #0x0                   	// #0
  402da0:	mov	w21, #0x0                   	// #0
  402da4:	b	402d6c <ferror@plt+0x106c>
  402da8:	mov	w20, #0x0                   	// #0
  402dac:	cbnz	w21, 402e20 <ferror@plt+0x1120>
  402db0:	cbnz	w22, 402e48 <ferror@plt+0x1148>
  402db4:	mov	x2, x19
  402db8:	mov	x1, x24
  402dbc:	mov	x0, x23
  402dc0:	bl	401be0 <freopen@plt>
  402dc4:	mov	x19, x0
  402dc8:	bl	401ce0 <__errno_location@plt>
  402dcc:	ldr	w24, [x0]
  402dd0:	mov	x23, x0
  402dd4:	cbz	w22, 402de0 <ferror@plt+0x10e0>
  402dd8:	mov	w0, #0x2                   	// #2
  402ddc:	bl	401ab0 <close@plt>
  402de0:	cbz	w21, 402dec <ferror@plt+0x10ec>
  402de4:	mov	w0, #0x1                   	// #1
  402de8:	bl	401ab0 <close@plt>
  402dec:	cbz	w20, 402df8 <ferror@plt+0x10f8>
  402df0:	mov	w0, #0x0                   	// #0
  402df4:	bl	401ab0 <close@plt>
  402df8:	cbnz	x19, 402e00 <ferror@plt+0x1100>
  402dfc:	str	w24, [x23]
  402e00:	mov	x0, x19
  402e04:	ldp	x19, x20, [sp, #16]
  402e08:	ldp	x21, x22, [sp, #32]
  402e0c:	ldp	x23, x24, [sp, #48]
  402e10:	ldp	x29, x30, [sp], #64
  402e14:	ret
  402e18:	mov	w21, w2
  402e1c:	b	402db0 <ferror@plt+0x10b0>
  402e20:	mov	w0, #0x1                   	// #1
  402e24:	bl	402cb4 <ferror@plt+0xfb4>
  402e28:	ands	w2, w0, #0xff
  402e2c:	b.ne	402e18 <ferror@plt+0x1118>  // b.any
  402e30:	mov	x19, #0x0                   	// #0
  402e34:	b	402dc8 <ferror@plt+0x10c8>
  402e38:	mov	w22, #0x0                   	// #0
  402e3c:	mov	w21, #0x0                   	// #0
  402e40:	mov	w20, #0x0                   	// #0
  402e44:	b	402db4 <ferror@plt+0x10b4>
  402e48:	mov	w0, #0x2                   	// #2
  402e4c:	bl	402cb4 <ferror@plt+0xfb4>
  402e50:	tst	w0, #0xff
  402e54:	b.ne	402db4 <ferror@plt+0x10b4>  // b.any
  402e58:	b	402e30 <ferror@plt+0x1130>
  402e5c:	stp	xzr, xzr, [x0]
  402e60:	str	xzr, [x0, #16]
  402e64:	ret
  402e68:	stp	x29, x30, [sp, #-80]!
  402e6c:	mov	x29, sp
  402e70:	stp	x21, x22, [sp, #32]
  402e74:	ldr	x21, [x0, #16]
  402e78:	str	x25, [sp, #64]
  402e7c:	ldr	x25, [x0]
  402e80:	stp	x19, x20, [sp, #16]
  402e84:	mov	x20, x0
  402e88:	add	x25, x21, x25
  402e8c:	mov	x0, x1
  402e90:	stp	x23, x24, [sp, #48]
  402e94:	mov	x23, x1
  402e98:	and	w24, w2, #0xff
  402e9c:	bl	401c00 <feof_unlocked@plt>
  402ea0:	cbz	w0, 402ec4 <ferror@plt+0x11c4>
  402ea4:	mov	x20, #0x0                   	// #0
  402ea8:	mov	x0, x20
  402eac:	ldp	x19, x20, [sp, #16]
  402eb0:	ldp	x21, x22, [sp, #32]
  402eb4:	ldp	x23, x24, [sp, #48]
  402eb8:	ldr	x25, [sp, #64]
  402ebc:	ldp	x29, x30, [sp], #80
  402ec0:	ret
  402ec4:	mov	x19, x21
  402ec8:	mov	x0, x23
  402ecc:	bl	401aa0 <getc_unlocked@plt>
  402ed0:	mov	w22, w0
  402ed4:	cmn	w0, #0x1
  402ed8:	b.ne	402f00 <ferror@plt+0x1200>  // b.any
  402edc:	cmp	x21, x19
  402ee0:	b.eq	402ea4 <ferror@plt+0x11a4>  // b.none
  402ee4:	mov	x0, x23
  402ee8:	bl	401920 <ferror_unlocked@plt>
  402eec:	cbnz	w0, 402ea4 <ferror@plt+0x11a4>
  402ef0:	ldurb	w0, [x19, #-1]
  402ef4:	cmp	w0, w24
  402ef8:	b.eq	402f38 <ferror@plt+0x1238>  // b.none
  402efc:	mov	w22, w24
  402f00:	cmp	x19, x25
  402f04:	b.ne	402f2c <ferror@plt+0x122c>  // b.any
  402f08:	mov	x0, x21
  402f0c:	mov	x1, x20
  402f10:	ldr	x19, [x20]
  402f14:	bl	4058c4 <ferror@plt+0x3bc4>
  402f18:	ldr	x25, [x20]
  402f1c:	mov	x21, x0
  402f20:	add	x19, x0, x19
  402f24:	str	x0, [x20, #16]
  402f28:	add	x25, x0, x25
  402f2c:	strb	w22, [x19], #1
  402f30:	cmp	w24, w22
  402f34:	b.ne	402ec8 <ferror@plt+0x11c8>  // b.any
  402f38:	sub	x19, x19, x21
  402f3c:	str	x19, [x20, #8]
  402f40:	b	402ea8 <ferror@plt+0x11a8>
  402f44:	mov	w2, #0xa                   	// #10
  402f48:	b	402e68 <ferror@plt+0x1168>
  402f4c:	ldr	x0, [x0, #16]
  402f50:	b	401bb0 <free@plt>
  402f54:	stp	x29, x30, [sp, #-48]!
  402f58:	mov	x29, sp
  402f5c:	stp	x19, x20, [sp, #16]
  402f60:	str	x21, [sp, #32]
  402f64:	cbnz	x0, 402f80 <ferror@plt+0x1280>
  402f68:	adrp	x0, 41a000 <ferror@plt+0x18300>
  402f6c:	ldr	x1, [x0, #704]
  402f70:	adrp	x0, 407000 <ferror@plt+0x5300>
  402f74:	add	x0, x0, #0xd87
  402f78:	bl	4018f0 <fputs@plt>
  402f7c:	bl	401af0 <abort@plt>
  402f80:	mov	x19, x0
  402f84:	mov	w1, #0x2f                  	// #47
  402f88:	bl	401ac0 <strrchr@plt>
  402f8c:	mov	x20, x0
  402f90:	cbz	x0, 402fe0 <ferror@plt+0x12e0>
  402f94:	add	x21, x0, #0x1
  402f98:	sub	x0, x21, x19
  402f9c:	cmp	x0, #0x6
  402fa0:	b.le	402fe0 <ferror@plt+0x12e0>
  402fa4:	adrp	x1, 407000 <ferror@plt+0x5300>
  402fa8:	sub	x0, x20, #0x6
  402fac:	add	x1, x1, #0xdbf
  402fb0:	mov	x2, #0x7                   	// #7
  402fb4:	bl	401a10 <strncmp@plt>
  402fb8:	cbnz	w0, 402fe0 <ferror@plt+0x12e0>
  402fbc:	adrp	x1, 407000 <ferror@plt+0x5300>
  402fc0:	mov	x0, x21
  402fc4:	add	x1, x1, #0xdc7
  402fc8:	mov	x2, #0x3                   	// #3
  402fcc:	bl	401a10 <strncmp@plt>
  402fd0:	cbnz	w0, 403000 <ferror@plt+0x1300>
  402fd4:	adrp	x0, 41a000 <ferror@plt+0x18300>
  402fd8:	add	x19, x20, #0x4
  402fdc:	str	x19, [x0, #744]
  402fe0:	adrp	x0, 41a000 <ferror@plt+0x18300>
  402fe4:	ldr	x21, [sp, #32]
  402fe8:	str	x19, [x0, #776]
  402fec:	adrp	x0, 41a000 <ferror@plt+0x18300>
  402ff0:	str	x19, [x0, #696]
  402ff4:	ldp	x19, x20, [sp, #16]
  402ff8:	ldp	x29, x30, [sp], #48
  402ffc:	ret
  403000:	mov	x19, x21
  403004:	b	402fe0 <ferror@plt+0x12e0>
  403008:	stp	xzr, xzr, [x8]
  40300c:	cmp	w0, #0xa
  403010:	stp	xzr, xzr, [x8, #16]
  403014:	stp	xzr, xzr, [x8, #32]
  403018:	str	xzr, [x8, #48]
  40301c:	b.ne	40302c <ferror@plt+0x132c>  // b.any
  403020:	stp	x29, x30, [sp, #-16]!
  403024:	mov	x29, sp
  403028:	bl	401af0 <abort@plt>
  40302c:	str	w0, [x8]
  403030:	ret
  403034:	stp	x29, x30, [sp, #-48]!
  403038:	mov	w2, #0x5                   	// #5
  40303c:	mov	x29, sp
  403040:	stp	x19, x20, [sp, #16]
  403044:	mov	x20, x0
  403048:	str	x21, [sp, #32]
  40304c:	mov	w21, w1
  403050:	mov	x1, x0
  403054:	mov	x0, #0x0                   	// #0
  403058:	bl	401c80 <dcgettext@plt>
  40305c:	mov	x19, x0
  403060:	cmp	x20, x0
  403064:	b.ne	4030d8 <ferror@plt+0x13d8>  // b.any
  403068:	bl	407264 <ferror@plt+0x5564>
  40306c:	ldrb	w2, [x0]
  403070:	and	w2, w2, #0xffffffdf
  403074:	cmp	w2, #0x55
  403078:	b.ne	4030ec <ferror@plt+0x13ec>  // b.any
  40307c:	ldrb	w1, [x0, #1]
  403080:	and	w1, w1, #0xffffffdf
  403084:	cmp	w1, #0x54
  403088:	b.ne	403164 <ferror@plt+0x1464>  // b.any
  40308c:	ldrb	w1, [x0, #2]
  403090:	and	w1, w1, #0xffffffdf
  403094:	cmp	w1, #0x46
  403098:	b.ne	403164 <ferror@plt+0x1464>  // b.any
  40309c:	ldrb	w1, [x0, #3]
  4030a0:	cmp	w1, #0x2d
  4030a4:	b.ne	403164 <ferror@plt+0x1464>  // b.any
  4030a8:	ldrb	w1, [x0, #4]
  4030ac:	cmp	w1, #0x38
  4030b0:	b.ne	403164 <ferror@plt+0x1464>  // b.any
  4030b4:	ldrb	w0, [x0, #5]
  4030b8:	cbnz	w0, 403164 <ferror@plt+0x1464>
  4030bc:	ldrb	w1, [x19]
  4030c0:	adrp	x0, 407000 <ferror@plt+0x5300>
  4030c4:	adrp	x19, 407000 <ferror@plt+0x5300>
  4030c8:	add	x0, x0, #0xdcd
  4030cc:	cmp	w1, #0x60
  4030d0:	add	x19, x19, #0xdd8
  4030d4:	csel	x19, x19, x0, eq  // eq = none
  4030d8:	mov	x0, x19
  4030dc:	ldp	x19, x20, [sp, #16]
  4030e0:	ldr	x21, [sp, #32]
  4030e4:	ldp	x29, x30, [sp], #48
  4030e8:	ret
  4030ec:	cmp	w2, #0x47
  4030f0:	b.ne	403164 <ferror@plt+0x1464>  // b.any
  4030f4:	ldrb	w1, [x0, #1]
  4030f8:	and	w1, w1, #0xffffffdf
  4030fc:	cmp	w1, #0x42
  403100:	b.ne	403164 <ferror@plt+0x1464>  // b.any
  403104:	ldrb	w1, [x0, #2]
  403108:	cmp	w1, #0x31
  40310c:	b.ne	403164 <ferror@plt+0x1464>  // b.any
  403110:	ldrb	w1, [x0, #3]
  403114:	cmp	w1, #0x38
  403118:	b.ne	403164 <ferror@plt+0x1464>  // b.any
  40311c:	ldrb	w1, [x0, #4]
  403120:	cmp	w1, #0x30
  403124:	b.ne	403164 <ferror@plt+0x1464>  // b.any
  403128:	ldrb	w1, [x0, #5]
  40312c:	cmp	w1, #0x33
  403130:	b.ne	403164 <ferror@plt+0x1464>  // b.any
  403134:	ldrb	w1, [x0, #6]
  403138:	cmp	w1, #0x30
  40313c:	b.ne	403164 <ferror@plt+0x1464>  // b.any
  403140:	ldrb	w0, [x0, #7]
  403144:	cbnz	w0, 403164 <ferror@plt+0x1464>
  403148:	ldrb	w1, [x19]
  40314c:	adrp	x0, 407000 <ferror@plt+0x5300>
  403150:	adrp	x19, 407000 <ferror@plt+0x5300>
  403154:	add	x0, x0, #0xdd1
  403158:	cmp	w1, #0x60
  40315c:	add	x19, x19, #0xdd4
  403160:	b	4030d4 <ferror@plt+0x13d4>
  403164:	adrp	x0, 407000 <ferror@plt+0x5300>
  403168:	adrp	x19, 407000 <ferror@plt+0x5300>
  40316c:	cmp	w21, #0x9
  403170:	add	x0, x0, #0xddc
  403174:	add	x19, x19, #0xdcb
  403178:	b	4030d4 <ferror@plt+0x13d4>
  40317c:	sub	sp, sp, #0xf0
  403180:	stp	x29, x30, [sp, #16]
  403184:	add	x29, sp, #0x10
  403188:	stp	x19, x20, [sp, #32]
  40318c:	stp	x21, x22, [sp, #48]
  403190:	mov	x21, x2
  403194:	stp	x23, x24, [sp, #64]
  403198:	mov	x24, x3
  40319c:	stp	x25, x26, [sp, #80]
  4031a0:	mov	w25, w4
  4031a4:	mov	x26, x0
  4031a8:	stp	x27, x28, [sp, #96]
  4031ac:	str	x1, [sp, #112]
  4031b0:	str	w5, [sp, #120]
  4031b4:	str	x7, [sp, #128]
  4031b8:	str	x6, [sp, #152]
  4031bc:	bl	401bc0 <__ctype_get_mb_cur_max@plt>
  4031c0:	str	x0, [sp, #160]
  4031c4:	cmp	w25, #0xa
  4031c8:	ldr	x0, [sp, #120]
  4031cc:	str	xzr, [sp, #136]
  4031d0:	ubfx	x28, x0, #1, #1
  4031d4:	mov	w0, #0x1                   	// #1
  4031d8:	str	w0, [sp, #148]
  4031dc:	b.hi	4033d8 <ferror@plt+0x16d8>  // b.pmore
  4031e0:	mov	w20, #0x0                   	// #0
  4031e4:	mov	w23, #0x0                   	// #0
  4031e8:	mov	w22, #0x0                   	// #0
  4031ec:	mov	x10, #0x0                   	// #0
  4031f0:	mov	x6, #0x0                   	// #0
  4031f4:	adrp	x0, 407000 <ferror@plt+0x5300>
  4031f8:	add	x0, x0, #0xe30
  4031fc:	ldrb	w0, [x0, w25, uxtw]
  403200:	adr	x1, 40320c <ferror@plt+0x150c>
  403204:	add	x0, x1, w0, sxtb #2
  403208:	br	x0
  40320c:	ldr	x0, [sp, #112]
  403210:	mov	w28, #0x0                   	// #0
  403214:	str	x0, [sp, #136]
  403218:	b	4031f4 <ferror@plt+0x14f4>
  40321c:	mov	w28, #0x0                   	// #0
  403220:	mov	x19, #0x0                   	// #0
  403224:	b	403244 <ferror@plt+0x1544>
  403228:	mov	w28, #0x1                   	// #1
  40322c:	adrp	x6, 407000 <ferror@plt+0x5300>
  403230:	mov	w22, w28
  403234:	add	x6, x6, #0xdcb
  403238:	mov	x10, #0x1                   	// #1
  40323c:	mov	x19, #0x0                   	// #0
  403240:	mov	w25, #0x5                   	// #5
  403244:	ldr	x0, [sp, #136]
  403248:	mov	x13, #0x0                   	// #0
  40324c:	str	w20, [sp, #144]
  403250:	ldr	x27, [sp, #112]
  403254:	str	x0, [sp, #112]
  403258:	cmn	x24, #0x1
  40325c:	b.ne	403c78 <ferror@plt+0x1f78>  // b.any
  403260:	ldrb	w0, [x21, x13]
  403264:	cmp	w0, #0x0
  403268:	cset	w14, ne  // ne = any
  40326c:	cmp	w25, #0x2
  403270:	cbnz	w14, 4033fc <ferror@plt+0x16fc>
  403274:	cset	w0, eq  // eq = none
  403278:	cmp	x19, #0x0
  40327c:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  403280:	b.eq	403288 <ferror@plt+0x1588>  // b.none
  403284:	cbnz	w28, 403510 <ferror@plt+0x1810>
  403288:	eor	w5, w28, #0x1
  40328c:	ands	w0, w0, w5
  403290:	b.eq	403cdc <ferror@plt+0x1fdc>  // b.none
  403294:	ldr	w1, [sp, #144]
  403298:	cbz	w1, 403ca0 <ferror@plt+0x1fa0>
  40329c:	ldr	w0, [sp, #148]
  4032a0:	cbz	w0, 403c80 <ferror@plt+0x1f80>
  4032a4:	ldr	w5, [sp, #120]
  4032a8:	mov	x3, x24
  4032ac:	ldr	x1, [sp, #112]
  4032b0:	mov	x2, x21
  4032b4:	ldr	x7, [sp, #128]
  4032b8:	mov	w4, #0x5                   	// #5
  4032bc:	ldr	x6, [sp, #152]
  4032c0:	ldr	x0, [sp, #240]
  4032c4:	str	x0, [sp]
  4032c8:	mov	x0, x26
  4032cc:	bl	40317c <ferror@plt+0x147c>
  4032d0:	b	403cbc <ferror@plt+0x1fbc>
  4032d4:	adrp	x6, 407000 <ferror@plt+0x5300>
  4032d8:	add	x6, x6, #0xdcb
  4032dc:	cbnz	w28, 4033f0 <ferror@plt+0x16f0>
  4032e0:	ldr	x0, [sp, #112]
  4032e4:	cbz	x0, 4032f0 <ferror@plt+0x15f0>
  4032e8:	mov	w0, #0x22                  	// #34
  4032ec:	strb	w0, [x26]
  4032f0:	mov	x10, #0x1                   	// #1
  4032f4:	mov	w22, #0x1                   	// #1
  4032f8:	mov	x19, x10
  4032fc:	b	403244 <ferror@plt+0x1544>
  403300:	cmp	w25, #0xa
  403304:	b.eq	403330 <ferror@plt+0x1630>  // b.none
  403308:	mov	w1, w25
  40330c:	adrp	x0, 407000 <ferror@plt+0x5300>
  403310:	add	x0, x0, #0xdde
  403314:	bl	403034 <ferror@plt+0x1334>
  403318:	mov	w1, w25
  40331c:	str	x0, [sp, #128]
  403320:	adrp	x0, 407000 <ferror@plt+0x5300>
  403324:	add	x0, x0, #0xddc
  403328:	bl	403034 <ferror@plt+0x1334>
  40332c:	str	x0, [sp, #240]
  403330:	mov	x19, #0x0                   	// #0
  403334:	cbnz	w28, 403344 <ferror@plt+0x1644>
  403338:	ldr	x0, [sp, #128]
  40333c:	ldrb	w0, [x0, x19]
  403340:	cbnz	w0, 40335c <ferror@plt+0x165c>
  403344:	ldr	x0, [sp, #240]
  403348:	mov	w22, #0x1                   	// #1
  40334c:	bl	4018e0 <strlen@plt>
  403350:	mov	x10, x0
  403354:	ldr	x6, [sp, #240]
  403358:	b	403244 <ferror@plt+0x1544>
  40335c:	ldr	x1, [sp, #112]
  403360:	cmp	x1, x19
  403364:	b.ls	40336c <ferror@plt+0x166c>  // b.plast
  403368:	strb	w0, [x26, x19]
  40336c:	add	x19, x19, #0x1
  403370:	b	403338 <ferror@plt+0x1638>
  403374:	cbnz	w28, 4033c0 <ferror@plt+0x16c0>
  403378:	mov	w22, #0x1                   	// #1
  40337c:	ldr	x0, [sp, #112]
  403380:	adrp	x6, 407000 <ferror@plt+0x5300>
  403384:	add	x6, x6, #0xddc
  403388:	cbz	x0, 403394 <ferror@plt+0x1694>
  40338c:	mov	w0, #0x27                  	// #39
  403390:	strb	w0, [x26]
  403394:	mov	x10, #0x1                   	// #1
  403398:	mov	w28, #0x0                   	// #0
  40339c:	mov	x19, x10
  4033a0:	b	4033d0 <ferror@plt+0x16d0>
  4033a4:	cbz	w28, 40337c <ferror@plt+0x167c>
  4033a8:	adrp	x6, 407000 <ferror@plt+0x5300>
  4033ac:	mov	x10, #0x1                   	// #1
  4033b0:	add	x6, x6, #0xddc
  4033b4:	b	403220 <ferror@plt+0x1520>
  4033b8:	mov	w28, #0x1                   	// #1
  4033bc:	mov	w22, w28
  4033c0:	adrp	x6, 407000 <ferror@plt+0x5300>
  4033c4:	add	x6, x6, #0xddc
  4033c8:	mov	x10, #0x1                   	// #1
  4033cc:	mov	x19, #0x0                   	// #0
  4033d0:	mov	w25, #0x2                   	// #2
  4033d4:	b	403244 <ferror@plt+0x1544>
  4033d8:	bl	401af0 <abort@plt>
  4033dc:	mov	w28, #0x0                   	// #0
  4033e0:	mov	w22, #0x1                   	// #1
  4033e4:	b	403220 <ferror@plt+0x1520>
  4033e8:	mov	w28, #0x1                   	// #1
  4033ec:	b	4033c0 <ferror@plt+0x16c0>
  4033f0:	mov	w22, w28
  4033f4:	mov	x10, #0x1                   	// #1
  4033f8:	b	403220 <ferror@plt+0x1520>
  4033fc:	add	x0, x21, x13
  403400:	str	x0, [sp, #136]
  403404:	cset	w3, ne  // ne = any
  403408:	ands	w3, w22, w3
  40340c:	b.eq	4034c0 <ferror@plt+0x17c0>  // b.none
  403410:	cbz	x10, 4034c0 <ferror@plt+0x17c0>
  403414:	cmp	x10, #0x1
  403418:	add	x20, x13, x10
  40341c:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  403420:	b.ne	403450 <ferror@plt+0x1750>  // b.any
  403424:	mov	x0, x21
  403428:	stp	x13, x6, [sp, #168]
  40342c:	str	x10, [sp, #184]
  403430:	str	w3, [sp, #192]
  403434:	str	w14, [sp, #200]
  403438:	bl	4018e0 <strlen@plt>
  40343c:	ldp	x13, x6, [sp, #168]
  403440:	mov	x24, x0
  403444:	ldr	w3, [sp, #192]
  403448:	ldr	w14, [sp, #200]
  40344c:	ldr	x10, [sp, #184]
  403450:	cmp	x20, x24
  403454:	b.hi	4034c0 <ferror@plt+0x17c0>  // b.pmore
  403458:	ldr	x0, [sp, #136]
  40345c:	mov	x2, x10
  403460:	mov	x1, x6
  403464:	stp	x6, x10, [sp, #168]
  403468:	str	x13, [sp, #184]
  40346c:	str	w3, [sp, #192]
  403470:	str	w14, [sp, #200]
  403474:	bl	401b30 <memcmp@plt>
  403478:	ldr	w3, [sp, #192]
  40347c:	ldr	w14, [sp, #200]
  403480:	ldp	x6, x10, [sp, #168]
  403484:	ldr	x13, [sp, #184]
  403488:	cbnz	w0, 4034c0 <ferror@plt+0x17c0>
  40348c:	cbnz	w28, 403d08 <ferror@plt+0x2008>
  403490:	mov	w18, w3
  403494:	ldr	x0, [sp, #136]
  403498:	ldrb	w7, [x0]
  40349c:	cmp	w7, #0x3f
  4034a0:	b.ls	4034e8 <ferror@plt+0x17e8>  // b.plast
  4034a4:	cmp	w7, #0x5a
  4034a8:	b.hi	40359c <ferror@plt+0x189c>  // b.pmore
  4034ac:	cmp	w7, #0x40
  4034b0:	b.eq	4035ac <ferror@plt+0x18ac>  // b.none
  4034b4:	mov	w20, w14
  4034b8:	mov	w3, #0x0                   	// #0
  4034bc:	b	403800 <ferror@plt+0x1b00>
  4034c0:	mov	w18, #0x0                   	// #0
  4034c4:	b	403494 <ferror@plt+0x1794>
  4034c8:	cmp	w0, #0x23
  4034cc:	b.hi	4035ac <ferror@plt+0x18ac>  // b.pmore
  4034d0:	adrp	x1, 407000 <ferror@plt+0x5300>
  4034d4:	add	x1, x1, #0xe3c
  4034d8:	ldrh	w0, [x1, w0, uxtw #1]
  4034dc:	adr	x1, 4034e8 <ferror@plt+0x17e8>
  4034e0:	add	x0, x1, w0, sxth #2
  4034e4:	br	x0
  4034e8:	adrp	x0, 407000 <ferror@plt+0x5300>
  4034ec:	add	x0, x0, #0xe84
  4034f0:	ldrh	w0, [x0, w7, uxtw #1]
  4034f4:	adr	x1, 403500 <ferror@plt+0x1800>
  4034f8:	add	x0, x1, w0, sxth #2
  4034fc:	br	x0
  403500:	mov	w0, #0x72                  	// #114
  403504:	cmp	w28, #0x0
  403508:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40350c:	b.ne	40351c <ferror@plt+0x181c>  // b.any
  403510:	mov	w25, #0x2                   	// #2
  403514:	b	403758 <ferror@plt+0x1a58>
  403518:	mov	w0, #0x62                  	// #98
  40351c:	cbz	w22, 4036e0 <ferror@plt+0x19e0>
  403520:	mov	w7, w0
  403524:	mov	w20, #0x0                   	// #0
  403528:	cmp	w25, #0x2
  40352c:	cset	w0, eq  // eq = none
  403530:	cbnz	w28, 403758 <ferror@plt+0x1a58>
  403534:	eor	w1, w23, #0x1
  403538:	ands	w0, w0, w1
  40353c:	b.eq	403580 <ferror@plt+0x1880>  // b.none
  403540:	cmp	x27, x19
  403544:	b.ls	403550 <ferror@plt+0x1850>  // b.plast
  403548:	mov	w1, #0x27                  	// #39
  40354c:	strb	w1, [x26, x19]
  403550:	add	x1, x19, #0x1
  403554:	cmp	x27, x1
  403558:	b.ls	403564 <ferror@plt+0x1864>  // b.plast
  40355c:	mov	w2, #0x24                  	// #36
  403560:	strb	w2, [x26, x1]
  403564:	add	x1, x19, #0x2
  403568:	cmp	x27, x1
  40356c:	b.ls	403578 <ferror@plt+0x1878>  // b.plast
  403570:	mov	w2, #0x27                  	// #39
  403574:	strb	w2, [x26, x1]
  403578:	add	x19, x19, #0x3
  40357c:	mov	w23, w0
  403580:	cmp	x27, x19
  403584:	b.ls	403590 <ferror@plt+0x1890>  // b.plast
  403588:	mov	w0, #0x5c                  	// #92
  40358c:	strb	w0, [x26, x19]
  403590:	add	x19, x19, #0x1
  403594:	mov	w3, w14
  403598:	b	40383c <ferror@plt+0x1b3c>
  40359c:	sub	w0, w7, #0x5b
  4035a0:	and	w1, w0, #0xff
  4035a4:	cmp	w1, #0x23
  4035a8:	b.ls	4034c8 <ferror@plt+0x17c8>  // b.plast
  4035ac:	ldr	x0, [sp, #160]
  4035b0:	cmp	x0, #0x1
  4035b4:	b.ne	4039ac <ferror@plt+0x1cac>  // b.any
  4035b8:	str	x13, [sp, #136]
  4035bc:	stp	x6, x10, [sp, #168]
  4035c0:	str	w7, [sp, #184]
  4035c4:	str	w18, [sp, #192]
  4035c8:	str	w14, [sp, #200]
  4035cc:	bl	401b80 <__ctype_b_loc@plt>
  4035d0:	ldr	w7, [sp, #184]
  4035d4:	ldr	x0, [x0]
  4035d8:	ldp	x15, x6, [sp, #160]
  4035dc:	ldrh	w20, [x0, w7, uxtw #1]
  4035e0:	ldr	w18, [sp, #192]
  4035e4:	ldr	w14, [sp, #200]
  4035e8:	ldr	x13, [sp, #136]
  4035ec:	ubfx	x20, x20, #14, #1
  4035f0:	ldr	x10, [sp, #176]
  4035f4:	eor	w3, w20, #0x1
  4035f8:	and	w3, w22, w3
  4035fc:	ands	w3, w3, #0xff
  403600:	b.eq	403800 <ferror@plt+0x1b00>  // b.none
  403604:	mov	w20, #0x0                   	// #0
  403608:	b	403b1c <ferror@plt+0x1e1c>
  40360c:	cbz	w22, 4036d8 <ferror@plt+0x19d8>
  403610:	cmp	w25, #0x2
  403614:	cset	w0, eq  // eq = none
  403618:	cbnz	w28, 403d08 <ferror@plt+0x2008>
  40361c:	eor	w1, w23, #0x1
  403620:	ands	w1, w0, w1
  403624:	b.eq	4036d0 <ferror@plt+0x19d0>  // b.none
  403628:	cmp	x27, x19
  40362c:	b.ls	403638 <ferror@plt+0x1938>  // b.plast
  403630:	mov	w0, #0x27                  	// #39
  403634:	strb	w0, [x26, x19]
  403638:	add	x0, x19, #0x1
  40363c:	cmp	x27, x0
  403640:	b.ls	40364c <ferror@plt+0x194c>  // b.plast
  403644:	mov	w2, #0x24                  	// #36
  403648:	strb	w2, [x26, x0]
  40364c:	add	x0, x19, #0x2
  403650:	cmp	x27, x0
  403654:	b.ls	403660 <ferror@plt+0x1960>  // b.plast
  403658:	mov	w2, #0x27                  	// #39
  40365c:	strb	w2, [x26, x0]
  403660:	add	x0, x19, #0x3
  403664:	mov	w23, w1
  403668:	cmp	x27, x0
  40366c:	b.ls	403678 <ferror@plt+0x1978>  // b.plast
  403670:	mov	w1, #0x5c                  	// #92
  403674:	strb	w1, [x26, x0]
  403678:	add	x19, x0, #0x1
  40367c:	cbz	w3, 403c4c <ferror@plt+0x1f4c>
  403680:	add	x1, x13, #0x1
  403684:	cmp	x1, x24
  403688:	b.cs	4036c8 <ferror@plt+0x19c8>  // b.hs, b.nlast
  40368c:	ldrb	w1, [x21, x1]
  403690:	sub	w1, w1, #0x30
  403694:	and	w1, w1, #0xff
  403698:	cmp	w1, #0x9
  40369c:	b.hi	4036c8 <ferror@plt+0x19c8>  // b.pmore
  4036a0:	cmp	x27, x19
  4036a4:	b.ls	4036b0 <ferror@plt+0x19b0>  // b.plast
  4036a8:	mov	w1, #0x30                  	// #48
  4036ac:	strb	w1, [x26, x19]
  4036b0:	add	x1, x0, #0x2
  4036b4:	cmp	x27, x1
  4036b8:	b.ls	4036c4 <ferror@plt+0x19c4>  // b.plast
  4036bc:	mov	w2, #0x30                  	// #48
  4036c0:	strb	w2, [x26, x1]
  4036c4:	add	x19, x0, #0x3
  4036c8:	mov	w20, #0x0                   	// #0
  4036cc:	b	403c54 <ferror@plt+0x1f54>
  4036d0:	mov	x0, x19
  4036d4:	b	403668 <ferror@plt+0x1968>
  4036d8:	ldr	x0, [sp, #120]
  4036dc:	tbnz	w0, #0, 403894 <ferror@plt+0x1b94>
  4036e0:	mov	w20, #0x0                   	// #0
  4036e4:	b	4034b8 <ferror@plt+0x17b8>
  4036e8:	cmp	w25, #0x2
  4036ec:	b.eq	403754 <ferror@plt+0x1a54>  // b.none
  4036f0:	cmp	w25, #0x5
  4036f4:	b.ne	4036e0 <ferror@plt+0x19e0>  // b.any
  4036f8:	ldr	x0, [sp, #120]
  4036fc:	tbz	w0, #2, 4036e0 <ferror@plt+0x19e0>
  403700:	add	x1, x13, #0x2
  403704:	cmp	x1, x24
  403708:	b.cs	4036e0 <ferror@plt+0x19e0>  // b.hs, b.nlast
  40370c:	ldr	x0, [sp, #136]
  403710:	ldrb	w0, [x0, #1]
  403714:	cmp	w0, #0x3f
  403718:	b.ne	4036e0 <ferror@plt+0x19e0>  // b.any
  40371c:	ldrb	w7, [x21, x1]
  403720:	cmp	w7, #0x2f
  403724:	b.hi	403790 <ferror@plt+0x1a90>  // b.pmore
  403728:	cmp	w7, #0x20
  40372c:	b.ls	403c64 <ferror@plt+0x1f64>  // b.plast
  403730:	sub	w2, w7, #0x21
  403734:	cmp	w2, #0xe
  403738:	b.hi	403c5c <ferror@plt+0x1f5c>  // b.pmore
  40373c:	adrp	x0, 407000 <ferror@plt+0x5300>
  403740:	add	x0, x0, #0xf04
  403744:	ldrh	w0, [x0, w2, uxtw #1]
  403748:	adr	x2, 403754 <ferror@plt+0x1a54>
  40374c:	add	x0, x2, w0, sxth #2
  403750:	br	x0
  403754:	cbz	w28, 4036e0 <ferror@plt+0x19e0>
  403758:	ldr	x0, [sp, #240]
  40375c:	cmp	w22, #0x0
  403760:	str	x0, [sp]
  403764:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  403768:	ldr	w0, [sp, #120]
  40376c:	mov	x3, x24
  403770:	mov	x2, x21
  403774:	mov	x1, x27
  403778:	and	w5, w0, #0xfffffffd
  40377c:	mov	x6, #0x0                   	// #0
  403780:	mov	w0, #0x4                   	// #4
  403784:	csel	w4, w25, w0, ne  // ne = any
  403788:	ldr	x7, [sp, #128]
  40378c:	b	4032c8 <ferror@plt+0x15c8>
  403790:	sub	w2, w7, #0x3c
  403794:	and	w2, w2, #0xff
  403798:	cmp	w2, #0x2
  40379c:	b.hi	403c64 <ferror@plt+0x1f64>  // b.pmore
  4037a0:	cbnz	w28, 403758 <ferror@plt+0x1a58>
  4037a4:	cmp	x27, x19
  4037a8:	b.ls	4037b4 <ferror@plt+0x1ab4>  // b.plast
  4037ac:	mov	w0, #0x3f                  	// #63
  4037b0:	strb	w0, [x26, x19]
  4037b4:	add	x0, x19, #0x1
  4037b8:	cmp	x27, x0
  4037bc:	b.ls	4037c8 <ferror@plt+0x1ac8>  // b.plast
  4037c0:	mov	w2, #0x22                  	// #34
  4037c4:	strb	w2, [x26, x0]
  4037c8:	add	x0, x19, #0x2
  4037cc:	cmp	x27, x0
  4037d0:	b.ls	4037dc <ferror@plt+0x1adc>  // b.plast
  4037d4:	mov	w2, #0x22                  	// #34
  4037d8:	strb	w2, [x26, x0]
  4037dc:	add	x0, x19, #0x3
  4037e0:	cmp	x27, x0
  4037e4:	b.ls	4037f0 <ferror@plt+0x1af0>  // b.plast
  4037e8:	mov	w2, #0x3f                  	// #63
  4037ec:	strb	w2, [x26, x0]
  4037f0:	add	x19, x19, #0x4
  4037f4:	mov	x13, x1
  4037f8:	mov	w20, #0x0                   	// #0
  4037fc:	mov	w3, #0x0                   	// #0
  403800:	cmp	w25, #0x2
  403804:	eor	w0, w22, #0x1
  403808:	cset	w1, eq  // eq = none
  40380c:	orr	w0, w1, w0
  403810:	tst	w0, #0xff
  403814:	b.eq	40381c <ferror@plt+0x1b1c>  // b.none
  403818:	cbz	w28, 403838 <ferror@plt+0x1b38>
  40381c:	ldr	x0, [sp, #152]
  403820:	cbz	x0, 403838 <ferror@plt+0x1b38>
  403824:	ldr	x1, [sp, #152]
  403828:	ubfx	x0, x7, #5, #8
  40382c:	ldr	w0, [x1, x0, lsl #2]
  403830:	lsr	w0, w0, w7
  403834:	tbnz	w0, #0, 403528 <ferror@plt+0x1828>
  403838:	cbnz	w18, 403528 <ferror@plt+0x1828>
  40383c:	eor	w3, w3, #0x1
  403840:	tst	w23, w3
  403844:	b.eq	403874 <ferror@plt+0x1b74>  // b.none
  403848:	cmp	x27, x19
  40384c:	b.ls	403858 <ferror@plt+0x1b58>  // b.plast
  403850:	mov	w0, #0x27                  	// #39
  403854:	strb	w0, [x26, x19]
  403858:	add	x0, x19, #0x1
  40385c:	cmp	x27, x0
  403860:	b.ls	40386c <ferror@plt+0x1b6c>  // b.plast
  403864:	mov	w1, #0x27                  	// #39
  403868:	strb	w1, [x26, x0]
  40386c:	add	x19, x19, #0x2
  403870:	mov	w23, #0x0                   	// #0
  403874:	cmp	x27, x19
  403878:	b.ls	403880 <ferror@plt+0x1b80>  // b.plast
  40387c:	strb	w7, [x26, x19]
  403880:	ldr	w0, [sp, #148]
  403884:	cmp	w20, #0x0
  403888:	add	x19, x19, #0x1
  40388c:	csel	w0, w0, wzr, ne  // ne = any
  403890:	str	w0, [sp, #148]
  403894:	add	x13, x13, #0x1
  403898:	b	403258 <ferror@plt+0x1558>
  40389c:	mov	w0, #0x74                  	// #116
  4038a0:	b	403504 <ferror@plt+0x1804>
  4038a4:	mov	w0, #0x76                  	// #118
  4038a8:	b	40351c <ferror@plt+0x181c>
  4038ac:	cmp	w25, #0x2
  4038b0:	b.ne	4038c4 <ferror@plt+0x1bc4>  // b.any
  4038b4:	cbnz	w28, 403758 <ferror@plt+0x1a58>
  4038b8:	mov	w20, #0x0                   	// #0
  4038bc:	mov	w3, #0x0                   	// #0
  4038c0:	b	40383c <ferror@plt+0x1b3c>
  4038c4:	cmp	w22, #0x0
  4038c8:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  4038cc:	b.eq	4038d4 <ferror@plt+0x1bd4>  // b.none
  4038d0:	cbnz	x10, 4038b8 <ferror@plt+0x1bb8>
  4038d4:	mov	w0, w7
  4038d8:	b	403504 <ferror@plt+0x1804>
  4038dc:	mov	w0, #0x6e                  	// #110
  4038e0:	b	403504 <ferror@plt+0x1804>
  4038e4:	mov	w0, #0x61                  	// #97
  4038e8:	b	40351c <ferror@plt+0x181c>
  4038ec:	mov	w0, #0x66                  	// #102
  4038f0:	b	40351c <ferror@plt+0x181c>
  4038f4:	cmn	x24, #0x1
  4038f8:	b.ne	403924 <ferror@plt+0x1c24>  // b.any
  4038fc:	ldrb	w0, [x21, #1]
  403900:	cmp	w0, #0x0
  403904:	cset	w0, ne  // ne = any
  403908:	cbnz	w0, 4036e0 <ferror@plt+0x19e0>
  40390c:	cbnz	x13, 4036e0 <ferror@plt+0x19e0>
  403910:	mov	w20, w14
  403914:	cmp	w25, #0x2
  403918:	csel	w3, w28, wzr, eq  // eq = none
  40391c:	cbz	w3, 403800 <ferror@plt+0x1b00>
  403920:	b	403510 <ferror@plt+0x1810>
  403924:	cmp	x24, #0x1
  403928:	b	403904 <ferror@plt+0x1c04>
  40392c:	mov	w20, #0x0                   	// #0
  403930:	b	403914 <ferror@plt+0x1c14>
  403934:	cmp	w25, #0x2
  403938:	b.ne	403c6c <ferror@plt+0x1f6c>  // b.any
  40393c:	cbnz	w28, 403758 <ferror@plt+0x1a58>
  403940:	ldr	x0, [sp, #112]
  403944:	cmp	x27, #0x0
  403948:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  40394c:	b.eq	4039a0 <ferror@plt+0x1ca0>  // b.none
  403950:	cmp	x27, x19
  403954:	b.ls	403960 <ferror@plt+0x1c60>  // b.plast
  403958:	mov	w0, #0x27                  	// #39
  40395c:	strb	w0, [x26, x19]
  403960:	add	x0, x19, #0x1
  403964:	cmp	x0, x27
  403968:	b.cs	403974 <ferror@plt+0x1c74>  // b.hs, b.nlast
  40396c:	mov	w1, #0x5c                  	// #92
  403970:	strb	w1, [x26, x0]
  403974:	add	x0, x19, #0x2
  403978:	cmp	x0, x27
  40397c:	b.cs	403988 <ferror@plt+0x1c88>  // b.hs, b.nlast
  403980:	mov	w1, #0x27                  	// #39
  403984:	strb	w1, [x26, x0]
  403988:	add	x19, x19, #0x3
  40398c:	mov	w20, w14
  403990:	mov	w3, #0x0                   	// #0
  403994:	mov	w23, #0x0                   	// #0
  403998:	str	w14, [sp, #144]
  40399c:	b	403800 <ferror@plt+0x1b00>
  4039a0:	str	x27, [sp, #112]
  4039a4:	mov	x27, #0x0                   	// #0
  4039a8:	b	403960 <ferror@plt+0x1c60>
  4039ac:	str	xzr, [sp, #232]
  4039b0:	cmn	x24, #0x1
  4039b4:	b.ne	4039ec <ferror@plt+0x1cec>  // b.any
  4039b8:	mov	x0, x21
  4039bc:	stp	x13, x6, [sp, #168]
  4039c0:	str	x10, [sp, #184]
  4039c4:	str	w7, [sp, #192]
  4039c8:	str	w18, [sp, #200]
  4039cc:	str	w14, [sp, #208]
  4039d0:	bl	4018e0 <strlen@plt>
  4039d4:	ldp	x13, x6, [sp, #168]
  4039d8:	mov	x24, x0
  4039dc:	ldr	w7, [sp, #192]
  4039e0:	ldr	w18, [sp, #200]
  4039e4:	ldr	w14, [sp, #208]
  4039e8:	ldr	x10, [sp, #184]
  4039ec:	mov	w20, w14
  4039f0:	mov	x15, #0x0                   	// #0
  4039f4:	add	x2, x13, x15
  4039f8:	add	x3, sp, #0xe8
  4039fc:	add	x1, x21, x2
  403a00:	add	x0, sp, #0xe4
  403a04:	sub	x2, x24, x2
  403a08:	stp	x1, x13, [sp, #168]
  403a0c:	stp	x15, x6, [sp, #184]
  403a10:	str	x10, [sp, #200]
  403a14:	stp	w7, w18, [sp, #208]
  403a18:	str	w14, [sp, #216]
  403a1c:	bl	40635c <ferror@plt+0x465c>
  403a20:	ldp	w7, w18, [sp, #208]
  403a24:	mov	x3, x0
  403a28:	ldr	w14, [sp, #216]
  403a2c:	ldp	x13, x15, [sp, #176]
  403a30:	ldp	x6, x10, [sp, #192]
  403a34:	cbz	x0, 403b14 <ferror@plt+0x1e14>
  403a38:	cmn	x0, #0x1
  403a3c:	b.eq	403a64 <ferror@plt+0x1d64>  // b.none
  403a40:	cmn	x0, #0x2
  403a44:	ldr	x1, [sp, #168]
  403a48:	b.ne	403a74 <ferror@plt+0x1d74>  // b.any
  403a4c:	add	x0, x13, x15
  403a50:	cmp	x24, x0
  403a54:	b.ls	403a64 <ferror@plt+0x1d64>  // b.plast
  403a58:	ldr	x0, [sp, #136]
  403a5c:	ldrb	w0, [x0, x15]
  403a60:	cbnz	w0, 403a6c <ferror@plt+0x1d6c>
  403a64:	mov	w20, #0x0                   	// #0
  403a68:	b	403b14 <ferror@plt+0x1e14>
  403a6c:	add	x15, x15, #0x1
  403a70:	b	403a4c <ferror@plt+0x1d4c>
  403a74:	cmp	w28, #0x0
  403a78:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  403a7c:	b.ne	403ac0 <ferror@plt+0x1dc0>  // b.any
  403a80:	mov	x0, #0x1                   	// #1
  403a84:	b	403ab8 <ferror@plt+0x1db8>
  403a88:	ldrb	w2, [x1, x0]
  403a8c:	sub	w2, w2, #0x5b
  403a90:	and	w2, w2, #0xff
  403a94:	cmp	w2, #0x21
  403a98:	b.hi	403ab4 <ferror@plt+0x1db4>  // b.pmore
  403a9c:	mov	x4, #0x1                   	// #1
  403aa0:	lsl	x2, x4, x2
  403aa4:	mov	x4, #0x2b                  	// #43
  403aa8:	movk	x4, #0x2, lsl #32
  403aac:	tst	x2, x4
  403ab0:	b.ne	403510 <ferror@plt+0x1810>  // b.any
  403ab4:	add	x0, x0, #0x1
  403ab8:	cmp	x0, x3
  403abc:	b.ne	403a88 <ferror@plt+0x1d88>  // b.any
  403ac0:	ldr	w0, [sp, #228]
  403ac4:	stp	x15, x13, [sp, #168]
  403ac8:	stp	x6, x10, [sp, #184]
  403acc:	str	w7, [sp, #200]
  403ad0:	stp	w18, w14, [sp, #208]
  403ad4:	str	x3, [sp, #216]
  403ad8:	bl	401cc0 <iswprint@plt>
  403adc:	ldr	x15, [sp, #168]
  403ae0:	cmp	w0, #0x0
  403ae4:	ldr	x3, [sp, #216]
  403ae8:	csel	w20, w20, wzr, ne  // ne = any
  403aec:	add	x0, sp, #0xe8
  403af0:	add	x15, x15, x3
  403af4:	str	x15, [sp, #168]
  403af8:	str	x15, [sp, #216]
  403afc:	bl	401b10 <mbsinit@plt>
  403b00:	ldr	w7, [sp, #200]
  403b04:	ldp	w18, w14, [sp, #208]
  403b08:	ldp	x15, x13, [sp, #168]
  403b0c:	ldp	x6, x10, [sp, #184]
  403b10:	cbz	w0, 4039f4 <ferror@plt+0x1cf4>
  403b14:	cmp	x15, #0x1
  403b18:	b.ls	4035f4 <ferror@plt+0x18f4>  // b.plast
  403b1c:	eor	w0, w20, #0x1
  403b20:	add	x15, x13, x15
  403b24:	and	w0, w22, w0
  403b28:	mov	w3, #0x0                   	// #0
  403b2c:	and	w0, w0, #0xff
  403b30:	mov	w16, #0x5c                  	// #92
  403b34:	mov	w1, #0x27                  	// #39
  403b38:	mov	w17, #0x24                  	// #36
  403b3c:	cbz	w0, 403c30 <ferror@plt+0x1f30>
  403b40:	cmp	w25, #0x2
  403b44:	cset	w3, eq  // eq = none
  403b48:	cbnz	w28, 403d08 <ferror@plt+0x2008>
  403b4c:	eor	w2, w23, #0x1
  403b50:	ands	w2, w3, w2
  403b54:	b.eq	403b8c <ferror@plt+0x1e8c>  // b.none
  403b58:	cmp	x27, x19
  403b5c:	b.ls	403b64 <ferror@plt+0x1e64>  // b.plast
  403b60:	strb	w1, [x26, x19]
  403b64:	add	x3, x19, #0x1
  403b68:	cmp	x27, x3
  403b6c:	b.ls	403b74 <ferror@plt+0x1e74>  // b.plast
  403b70:	strb	w17, [x26, x3]
  403b74:	add	x3, x19, #0x2
  403b78:	cmp	x27, x3
  403b7c:	b.ls	403b84 <ferror@plt+0x1e84>  // b.plast
  403b80:	strb	w1, [x26, x3]
  403b84:	add	x19, x19, #0x3
  403b88:	mov	w23, w2
  403b8c:	cmp	x27, x19
  403b90:	b.ls	403b98 <ferror@plt+0x1e98>  // b.plast
  403b94:	strb	w16, [x26, x19]
  403b98:	add	x3, x19, #0x1
  403b9c:	cmp	x27, x3
  403ba0:	b.ls	403bb0 <ferror@plt+0x1eb0>  // b.plast
  403ba4:	lsr	w2, w7, #6
  403ba8:	add	w2, w2, #0x30
  403bac:	strb	w2, [x26, x3]
  403bb0:	add	x3, x19, #0x2
  403bb4:	cmp	x27, x3
  403bb8:	b.ls	403bc8 <ferror@plt+0x1ec8>  // b.plast
  403bbc:	ubfx	x2, x7, #3, #3
  403bc0:	add	w2, w2, #0x30
  403bc4:	strb	w2, [x26, x3]
  403bc8:	and	w7, w7, #0x7
  403bcc:	add	x19, x19, #0x3
  403bd0:	add	w7, w7, #0x30
  403bd4:	mov	w3, w0
  403bd8:	add	x2, x13, #0x1
  403bdc:	eor	w14, w3, #0x1
  403be0:	and	w14, w23, w14
  403be4:	cmp	x2, x15
  403be8:	b.cs	40383c <ferror@plt+0x1b3c>  // b.hs, b.nlast
  403bec:	cbz	w14, 403c14 <ferror@plt+0x1f14>
  403bf0:	cmp	x27, x19
  403bf4:	b.ls	403bfc <ferror@plt+0x1efc>  // b.plast
  403bf8:	strb	w1, [x26, x19]
  403bfc:	add	x13, x19, #0x1
  403c00:	cmp	x27, x13
  403c04:	b.ls	403c0c <ferror@plt+0x1f0c>  // b.plast
  403c08:	strb	w1, [x26, x13]
  403c0c:	add	x19, x19, #0x2
  403c10:	mov	w23, #0x0                   	// #0
  403c14:	cmp	x27, x19
  403c18:	b.ls	403c20 <ferror@plt+0x1f20>  // b.plast
  403c1c:	strb	w7, [x26, x19]
  403c20:	ldrb	w7, [x21, x2]
  403c24:	add	x19, x19, #0x1
  403c28:	mov	x13, x2
  403c2c:	b	403b3c <ferror@plt+0x1e3c>
  403c30:	cbz	w18, 403bd8 <ferror@plt+0x1ed8>
  403c34:	cmp	x27, x19
  403c38:	b.ls	403c40 <ferror@plt+0x1f40>  // b.plast
  403c3c:	strb	w16, [x26, x19]
  403c40:	add	x19, x19, #0x1
  403c44:	mov	w18, #0x0                   	// #0
  403c48:	b	403bd8 <ferror@plt+0x1ed8>
  403c4c:	mov	w3, w22
  403c50:	mov	w20, #0x0                   	// #0
  403c54:	mov	w7, #0x30                  	// #48
  403c58:	b	403800 <ferror@plt+0x1b00>
  403c5c:	mov	w7, #0x3f                  	// #63
  403c60:	b	4036e0 <ferror@plt+0x19e0>
  403c64:	mov	w7, w0
  403c68:	b	4036e0 <ferror@plt+0x19e0>
  403c6c:	mov	w20, w14
  403c70:	str	w14, [sp, #144]
  403c74:	b	4034b8 <ferror@plt+0x17b8>
  403c78:	cmp	x24, x13
  403c7c:	b	403268 <ferror@plt+0x1568>
  403c80:	ldr	x0, [sp, #112]
  403c84:	cmp	x27, #0x0
  403c88:	cset	w28, eq  // eq = none
  403c8c:	mov	w25, #0x2                   	// #2
  403c90:	cmp	x0, #0x0
  403c94:	csel	w20, w28, wzr, ne  // ne = any
  403c98:	cbnz	w20, 40320c <ferror@plt+0x150c>
  403c9c:	ldr	w0, [sp, #144]
  403ca0:	cmp	x6, #0x0
  403ca4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403ca8:	mov	x0, x19
  403cac:	b.ne	403d00 <ferror@plt+0x2000>  // b.any
  403cb0:	cmp	x27, x0
  403cb4:	b.ls	403cbc <ferror@plt+0x1fbc>  // b.plast
  403cb8:	strb	wzr, [x26, x0]
  403cbc:	ldp	x29, x30, [sp, #16]
  403cc0:	ldp	x19, x20, [sp, #32]
  403cc4:	ldp	x21, x22, [sp, #48]
  403cc8:	ldp	x23, x24, [sp, #64]
  403ccc:	ldp	x25, x26, [sp, #80]
  403cd0:	ldp	x27, x28, [sp, #96]
  403cd4:	add	sp, sp, #0xf0
  403cd8:	ret
  403cdc:	mov	w0, w5
  403ce0:	b	403ca0 <ferror@plt+0x1fa0>
  403ce4:	cmp	x27, x0
  403ce8:	b.ls	403cf0 <ferror@plt+0x1ff0>  // b.plast
  403cec:	strb	w1, [x26, x0]
  403cf0:	add	x0, x0, #0x1
  403cf4:	ldrb	w1, [x6, x0]
  403cf8:	cbnz	w1, 403ce4 <ferror@plt+0x1fe4>
  403cfc:	b	403cb0 <ferror@plt+0x1fb0>
  403d00:	sub	x6, x6, x19
  403d04:	b	403cf4 <ferror@plt+0x1ff4>
  403d08:	mov	w22, w28
  403d0c:	b	403758 <ferror@plt+0x1a58>
  403d10:	sub	sp, sp, #0x80
  403d14:	stp	x29, x30, [sp, #16]
  403d18:	add	x29, sp, #0x10
  403d1c:	stp	x19, x20, [sp, #32]
  403d20:	mov	w19, w0
  403d24:	mov	x20, x3
  403d28:	stp	x21, x22, [sp, #48]
  403d2c:	stp	x23, x24, [sp, #64]
  403d30:	mov	x24, x1
  403d34:	stp	x25, x26, [sp, #80]
  403d38:	mov	x25, x2
  403d3c:	stp	x27, x28, [sp, #96]
  403d40:	bl	401ce0 <__errno_location@plt>
  403d44:	mov	x23, x0
  403d48:	ldr	w0, [x0]
  403d4c:	adrp	x27, 41a000 <ferror@plt+0x18300>
  403d50:	str	w0, [sp, #116]
  403d54:	ldr	x28, [x27, #608]
  403d58:	tbz	w19, #31, 403d60 <ferror@plt+0x2060>
  403d5c:	bl	401af0 <abort@plt>
  403d60:	add	x22, x27, #0x260
  403d64:	ldr	w0, [x22, #8]
  403d68:	cmp	w0, w19
  403d6c:	b.gt	403dd8 <ferror@plt+0x20d8>
  403d70:	mov	w0, #0x7fffffff            	// #2147483647
  403d74:	cmp	w19, w0
  403d78:	b.ne	403d80 <ferror@plt+0x2080>  // b.any
  403d7c:	bl	405980 <ferror@plt+0x3c80>
  403d80:	add	x2, x22, #0x10
  403d84:	add	w26, w19, #0x1
  403d88:	cmp	x28, x2
  403d8c:	str	x2, [sp, #120]
  403d90:	csel	x0, x28, xzr, ne  // ne = any
  403d94:	sbfiz	x1, x26, #4, #32
  403d98:	bl	4057ec <ferror@plt+0x3aec>
  403d9c:	str	x0, [x27, #608]
  403da0:	ldr	x2, [sp, #120]
  403da4:	mov	x21, x0
  403da8:	cmp	x28, x2
  403dac:	b.ne	403db8 <ferror@plt+0x20b8>  // b.any
  403db0:	ldp	x0, x1, [x22, #16]
  403db4:	stp	x0, x1, [x21]
  403db8:	ldr	w0, [x22, #8]
  403dbc:	mov	x28, x21
  403dc0:	mov	w1, #0x0                   	// #0
  403dc4:	sub	w2, w26, w0
  403dc8:	add	x0, x21, w0, sxtw #4
  403dcc:	sbfiz	x2, x2, #4, #32
  403dd0:	bl	401a50 <memset@plt>
  403dd4:	str	w26, [x22, #8]
  403dd8:	sbfiz	x9, x19, #4, #32
  403ddc:	add	x19, x28, w19, sxtw #4
  403de0:	ldp	x7, x0, [x20, #40]
  403de4:	add	x27, x20, #0x8
  403de8:	ldp	w4, w26, [x20]
  403dec:	mov	x6, x27
  403df0:	ldr	x22, [x28, x9]
  403df4:	orr	w26, w26, #0x1
  403df8:	ldr	x21, [x19, #8]
  403dfc:	str	x0, [sp]
  403e00:	mov	x3, x25
  403e04:	mov	x2, x24
  403e08:	mov	x1, x22
  403e0c:	mov	w5, w26
  403e10:	mov	x0, x21
  403e14:	str	x9, [sp, #120]
  403e18:	bl	40317c <ferror@plt+0x147c>
  403e1c:	cmp	x22, x0
  403e20:	b.hi	403e7c <ferror@plt+0x217c>  // b.pmore
  403e24:	ldr	x9, [sp, #120]
  403e28:	add	x22, x0, #0x1
  403e2c:	adrp	x0, 41a000 <ferror@plt+0x18300>
  403e30:	add	x0, x0, #0x310
  403e34:	cmp	x21, x0
  403e38:	str	x22, [x28, x9]
  403e3c:	b.eq	403e48 <ferror@plt+0x2148>  // b.none
  403e40:	mov	x0, x21
  403e44:	bl	401bb0 <free@plt>
  403e48:	mov	x0, x22
  403e4c:	bl	40578c <ferror@plt+0x3a8c>
  403e50:	ldp	x7, x1, [x20, #40]
  403e54:	mov	x21, x0
  403e58:	ldr	w4, [x20]
  403e5c:	mov	x6, x27
  403e60:	str	x0, [x19, #8]
  403e64:	mov	w5, w26
  403e68:	str	x1, [sp]
  403e6c:	mov	x3, x25
  403e70:	mov	x2, x24
  403e74:	mov	x1, x22
  403e78:	bl	40317c <ferror@plt+0x147c>
  403e7c:	ldr	w0, [sp, #116]
  403e80:	ldp	x29, x30, [sp, #16]
  403e84:	ldp	x19, x20, [sp, #32]
  403e88:	ldp	x25, x26, [sp, #80]
  403e8c:	ldp	x27, x28, [sp, #96]
  403e90:	str	w0, [x23]
  403e94:	mov	x0, x21
  403e98:	ldp	x21, x22, [sp, #48]
  403e9c:	ldp	x23, x24, [sp, #64]
  403ea0:	add	sp, sp, #0x80
  403ea4:	ret
  403ea8:	stp	x29, x30, [sp, #-48]!
  403eac:	mov	x29, sp
  403eb0:	stp	x19, x20, [sp, #16]
  403eb4:	mov	x19, x0
  403eb8:	str	x21, [sp, #32]
  403ebc:	bl	401ce0 <__errno_location@plt>
  403ec0:	ldr	w21, [x0]
  403ec4:	mov	x20, x0
  403ec8:	cbnz	x19, 403ed8 <ferror@plt+0x21d8>
  403ecc:	adrp	x19, 41a000 <ferror@plt+0x18300>
  403ed0:	add	x19, x19, #0x310
  403ed4:	add	x19, x19, #0x100
  403ed8:	mov	x0, x19
  403edc:	mov	x1, #0x38                  	// #56
  403ee0:	bl	405928 <ferror@plt+0x3c28>
  403ee4:	str	w21, [x20]
  403ee8:	ldp	x19, x20, [sp, #16]
  403eec:	ldr	x21, [sp, #32]
  403ef0:	ldp	x29, x30, [sp], #48
  403ef4:	ret
  403ef8:	cbnz	x0, 403f08 <ferror@plt+0x2208>
  403efc:	adrp	x0, 41a000 <ferror@plt+0x18300>
  403f00:	add	x0, x0, #0x310
  403f04:	add	x0, x0, #0x100
  403f08:	ldr	w0, [x0]
  403f0c:	ret
  403f10:	cbnz	x0, 403f20 <ferror@plt+0x2220>
  403f14:	adrp	x0, 41a000 <ferror@plt+0x18300>
  403f18:	add	x0, x0, #0x310
  403f1c:	add	x0, x0, #0x100
  403f20:	str	w1, [x0]
  403f24:	ret
  403f28:	and	w1, w1, #0xff
  403f2c:	cbnz	x0, 403f3c <ferror@plt+0x223c>
  403f30:	adrp	x0, 41a000 <ferror@plt+0x18300>
  403f34:	add	x0, x0, #0x310
  403f38:	add	x0, x0, #0x100
  403f3c:	ubfx	x4, x1, #5, #3
  403f40:	add	x0, x0, #0x8
  403f44:	and	w3, w1, #0x1f
  403f48:	lsl	x4, x4, #2
  403f4c:	ldr	w6, [x0, x4]
  403f50:	lsr	w5, w6, w3
  403f54:	eor	w1, w5, w2
  403f58:	and	w1, w1, #0x1
  403f5c:	lsl	w1, w1, w3
  403f60:	eor	w1, w1, w6
  403f64:	str	w1, [x0, x4]
  403f68:	and	w0, w5, #0x1
  403f6c:	ret
  403f70:	mov	x2, x0
  403f74:	cbnz	x0, 403f84 <ferror@plt+0x2284>
  403f78:	adrp	x2, 41a000 <ferror@plt+0x18300>
  403f7c:	add	x2, x2, #0x310
  403f80:	add	x2, x2, #0x100
  403f84:	ldr	w0, [x2, #4]
  403f88:	str	w1, [x2, #4]
  403f8c:	ret
  403f90:	cbnz	x0, 403fa0 <ferror@plt+0x22a0>
  403f94:	adrp	x0, 41a000 <ferror@plt+0x18300>
  403f98:	add	x0, x0, #0x310
  403f9c:	add	x0, x0, #0x100
  403fa0:	mov	w3, #0xa                   	// #10
  403fa4:	str	w3, [x0]
  403fa8:	cmp	x1, #0x0
  403fac:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403fb0:	b.ne	403fc0 <ferror@plt+0x22c0>  // b.any
  403fb4:	stp	x29, x30, [sp, #-16]!
  403fb8:	mov	x29, sp
  403fbc:	bl	401af0 <abort@plt>
  403fc0:	stp	x1, x2, [x0, #40]
  403fc4:	ret
  403fc8:	sub	sp, sp, #0x60
  403fcc:	stp	x29, x30, [sp, #16]
  403fd0:	add	x29, sp, #0x10
  403fd4:	stp	x19, x20, [sp, #32]
  403fd8:	stp	x21, x22, [sp, #48]
  403fdc:	mov	x21, x0
  403fe0:	mov	x22, x1
  403fe4:	stp	x23, x24, [sp, #64]
  403fe8:	mov	x23, x2
  403fec:	mov	x24, x3
  403ff0:	str	x25, [sp, #80]
  403ff4:	cbnz	x4, 404058 <ferror@plt+0x2358>
  403ff8:	adrp	x19, 41a000 <ferror@plt+0x18300>
  403ffc:	add	x19, x19, #0x310
  404000:	add	x19, x19, #0x100
  404004:	bl	401ce0 <__errno_location@plt>
  404008:	ldr	w25, [x0]
  40400c:	mov	x20, x0
  404010:	add	x6, x19, #0x8
  404014:	ldr	x0, [x19, #48]
  404018:	str	x0, [sp]
  40401c:	mov	x3, x24
  404020:	mov	x2, x23
  404024:	ldp	w4, w5, [x19]
  404028:	mov	x1, x22
  40402c:	ldr	x7, [x19, #40]
  404030:	mov	x0, x21
  404034:	bl	40317c <ferror@plt+0x147c>
  404038:	ldp	x29, x30, [sp, #16]
  40403c:	ldp	x21, x22, [sp, #48]
  404040:	ldp	x23, x24, [sp, #64]
  404044:	str	w25, [x20]
  404048:	ldp	x19, x20, [sp, #32]
  40404c:	ldr	x25, [sp, #80]
  404050:	add	sp, sp, #0x60
  404054:	ret
  404058:	mov	x19, x4
  40405c:	b	404004 <ferror@plt+0x2304>
  404060:	sub	sp, sp, #0x80
  404064:	stp	x29, x30, [sp, #16]
  404068:	add	x29, sp, #0x10
  40406c:	stp	x19, x20, [sp, #32]
  404070:	mov	x20, x2
  404074:	stp	x21, x22, [sp, #48]
  404078:	stp	x23, x24, [sp, #64]
  40407c:	mov	x23, x0
  404080:	mov	x24, x1
  404084:	stp	x25, x26, [sp, #80]
  404088:	stp	x27, x28, [sp, #96]
  40408c:	cbnz	x3, 40415c <ferror@plt+0x245c>
  404090:	adrp	x19, 41a000 <ferror@plt+0x18300>
  404094:	add	x19, x19, #0x310
  404098:	add	x19, x19, #0x100
  40409c:	bl	401ce0 <__errno_location@plt>
  4040a0:	ldr	w8, [x0]
  4040a4:	mov	x22, x0
  4040a8:	ldr	w5, [x19, #4]
  4040ac:	ldr	x0, [x19, #48]
  4040b0:	str	x0, [sp]
  4040b4:	cmp	x20, #0x0
  4040b8:	add	x28, x19, #0x8
  4040bc:	cset	w25, eq  // eq = none
  4040c0:	ldr	w4, [x19]
  4040c4:	ldr	x7, [x19, #40]
  4040c8:	orr	w25, w25, w5
  4040cc:	mov	x6, x28
  4040d0:	mov	x3, x24
  4040d4:	mov	x2, x23
  4040d8:	mov	w5, w25
  4040dc:	mov	x1, #0x0                   	// #0
  4040e0:	mov	x0, #0x0                   	// #0
  4040e4:	str	w8, [sp, #124]
  4040e8:	bl	40317c <ferror@plt+0x147c>
  4040ec:	add	x27, x0, #0x1
  4040f0:	mov	x21, x0
  4040f4:	mov	x0, x27
  4040f8:	bl	40578c <ferror@plt+0x3a8c>
  4040fc:	ldr	x1, [x19, #48]
  404100:	str	x1, [sp]
  404104:	mov	x26, x0
  404108:	mov	x6, x28
  40410c:	ldr	w4, [x19]
  404110:	mov	w5, w25
  404114:	ldr	x7, [x19, #40]
  404118:	mov	x3, x24
  40411c:	mov	x2, x23
  404120:	mov	x1, x27
  404124:	bl	40317c <ferror@plt+0x147c>
  404128:	ldr	w8, [sp, #124]
  40412c:	str	w8, [x22]
  404130:	cbz	x20, 404138 <ferror@plt+0x2438>
  404134:	str	x21, [x20]
  404138:	mov	x0, x26
  40413c:	ldp	x29, x30, [sp, #16]
  404140:	ldp	x19, x20, [sp, #32]
  404144:	ldp	x21, x22, [sp, #48]
  404148:	ldp	x23, x24, [sp, #64]
  40414c:	ldp	x25, x26, [sp, #80]
  404150:	ldp	x27, x28, [sp, #96]
  404154:	add	sp, sp, #0x80
  404158:	ret
  40415c:	mov	x19, x3
  404160:	b	40409c <ferror@plt+0x239c>
  404164:	mov	x3, x2
  404168:	mov	x2, #0x0                   	// #0
  40416c:	b	404060 <ferror@plt+0x2360>
  404170:	stp	x29, x30, [sp, #-64]!
  404174:	mov	x29, sp
  404178:	stp	x19, x20, [sp, #16]
  40417c:	adrp	x20, 41a000 <ferror@plt+0x18300>
  404180:	add	x19, x20, #0x260
  404184:	stp	x21, x22, [sp, #32]
  404188:	mov	x22, #0x0                   	// #0
  40418c:	ldr	x21, [x20, #608]
  404190:	str	x23, [sp, #48]
  404194:	add	x23, x21, #0x8
  404198:	ldr	w0, [x19, #8]
  40419c:	add	x22, x22, #0x1
  4041a0:	cmp	w0, w22
  4041a4:	b.gt	4041fc <ferror@plt+0x24fc>
  4041a8:	ldr	x0, [x21, #8]
  4041ac:	adrp	x22, 41a000 <ferror@plt+0x18300>
  4041b0:	add	x22, x22, #0x310
  4041b4:	cmp	x0, x22
  4041b8:	b.eq	4041c8 <ferror@plt+0x24c8>  // b.none
  4041bc:	bl	401bb0 <free@plt>
  4041c0:	mov	x0, #0x100                 	// #256
  4041c4:	stp	x0, x22, [x19, #16]
  4041c8:	add	x22, x19, #0x10
  4041cc:	cmp	x21, x22
  4041d0:	b.eq	4041e0 <ferror@plt+0x24e0>  // b.none
  4041d4:	mov	x0, x21
  4041d8:	bl	401bb0 <free@plt>
  4041dc:	str	x22, [x20, #608]
  4041e0:	mov	w0, #0x1                   	// #1
  4041e4:	str	w0, [x19, #8]
  4041e8:	ldp	x19, x20, [sp, #16]
  4041ec:	ldp	x21, x22, [sp, #32]
  4041f0:	ldr	x23, [sp, #48]
  4041f4:	ldp	x29, x30, [sp], #64
  4041f8:	ret
  4041fc:	lsl	x0, x22, #4
  404200:	ldr	x0, [x23, x0]
  404204:	bl	401bb0 <free@plt>
  404208:	b	404198 <ferror@plt+0x2498>
  40420c:	adrp	x3, 41a000 <ferror@plt+0x18300>
  404210:	add	x3, x3, #0x310
  404214:	add	x3, x3, #0x100
  404218:	mov	x2, #0xffffffffffffffff    	// #-1
  40421c:	b	403d10 <ferror@plt+0x2010>
  404220:	adrp	x3, 41a000 <ferror@plt+0x18300>
  404224:	add	x3, x3, #0x310
  404228:	add	x3, x3, #0x100
  40422c:	b	403d10 <ferror@plt+0x2010>
  404230:	mov	x1, x0
  404234:	mov	w0, #0x0                   	// #0
  404238:	b	40420c <ferror@plt+0x250c>
  40423c:	mov	x2, x1
  404240:	mov	x1, x0
  404244:	mov	w0, #0x0                   	// #0
  404248:	b	404220 <ferror@plt+0x2520>
  40424c:	stp	x29, x30, [sp, #-96]!
  404250:	add	x8, sp, #0x28
  404254:	mov	x29, sp
  404258:	stp	x19, x20, [sp, #16]
  40425c:	mov	x20, x2
  404260:	mov	w19, w0
  404264:	mov	w0, w1
  404268:	bl	403008 <ferror@plt+0x1308>
  40426c:	add	x3, sp, #0x28
  404270:	mov	x1, x20
  404274:	mov	w0, w19
  404278:	mov	x2, #0xffffffffffffffff    	// #-1
  40427c:	bl	403d10 <ferror@plt+0x2010>
  404280:	ldp	x19, x20, [sp, #16]
  404284:	ldp	x29, x30, [sp], #96
  404288:	ret
  40428c:	stp	x29, x30, [sp, #-112]!
  404290:	add	x8, sp, #0x38
  404294:	mov	x29, sp
  404298:	stp	x19, x20, [sp, #16]
  40429c:	mov	x20, x2
  4042a0:	mov	w19, w0
  4042a4:	mov	w0, w1
  4042a8:	str	x21, [sp, #32]
  4042ac:	mov	x21, x3
  4042b0:	bl	403008 <ferror@plt+0x1308>
  4042b4:	add	x3, sp, #0x38
  4042b8:	mov	x2, x21
  4042bc:	mov	x1, x20
  4042c0:	mov	w0, w19
  4042c4:	bl	403d10 <ferror@plt+0x2010>
  4042c8:	ldp	x19, x20, [sp, #16]
  4042cc:	ldr	x21, [sp, #32]
  4042d0:	ldp	x29, x30, [sp], #112
  4042d4:	ret
  4042d8:	mov	x2, x1
  4042dc:	mov	w1, w0
  4042e0:	mov	w0, #0x0                   	// #0
  4042e4:	b	40424c <ferror@plt+0x254c>
  4042e8:	mov	x3, x2
  4042ec:	mov	x2, x1
  4042f0:	mov	w1, w0
  4042f4:	mov	w0, #0x0                   	// #0
  4042f8:	b	40428c <ferror@plt+0x258c>
  4042fc:	stp	x29, x30, [sp, #-112]!
  404300:	mov	x29, sp
  404304:	stp	x19, x20, [sp, #16]
  404308:	mov	x20, x1
  40430c:	adrp	x1, 41a000 <ferror@plt+0x18300>
  404310:	add	x1, x1, #0x310
  404314:	mov	x19, x0
  404318:	add	x1, x1, #0x100
  40431c:	str	x21, [sp, #32]
  404320:	and	w21, w2, #0xff
  404324:	mov	x2, #0x38                  	// #56
  404328:	add	x0, sp, x2
  40432c:	bl	4018a0 <memcpy@plt>
  404330:	mov	w1, w21
  404334:	add	x0, sp, #0x38
  404338:	mov	w2, #0x1                   	// #1
  40433c:	bl	403f28 <ferror@plt+0x2228>
  404340:	add	x3, sp, #0x38
  404344:	mov	x2, x20
  404348:	mov	x1, x19
  40434c:	mov	w0, #0x0                   	// #0
  404350:	bl	403d10 <ferror@plt+0x2010>
  404354:	ldp	x19, x20, [sp, #16]
  404358:	ldr	x21, [sp, #32]
  40435c:	ldp	x29, x30, [sp], #112
  404360:	ret
  404364:	mov	w2, w1
  404368:	mov	x1, #0xffffffffffffffff    	// #-1
  40436c:	b	4042fc <ferror@plt+0x25fc>
  404370:	mov	w1, #0x3a                  	// #58
  404374:	b	404364 <ferror@plt+0x2664>
  404378:	mov	w2, #0x3a                  	// #58
  40437c:	b	4042fc <ferror@plt+0x25fc>
  404380:	stp	x29, x30, [sp, #-160]!
  404384:	add	x8, sp, #0x20
  404388:	mov	x29, sp
  40438c:	stp	x19, x20, [sp, #16]
  404390:	mov	x20, x2
  404394:	mov	w19, w0
  404398:	mov	w0, w1
  40439c:	bl	403008 <ferror@plt+0x1308>
  4043a0:	add	x1, sp, #0x20
  4043a4:	add	x0, sp, #0x68
  4043a8:	mov	x2, #0x38                  	// #56
  4043ac:	bl	4018a0 <memcpy@plt>
  4043b0:	add	x0, sp, #0x68
  4043b4:	mov	w2, #0x1                   	// #1
  4043b8:	mov	w1, #0x3a                  	// #58
  4043bc:	bl	403f28 <ferror@plt+0x2228>
  4043c0:	add	x3, sp, #0x68
  4043c4:	mov	x1, x20
  4043c8:	mov	w0, w19
  4043cc:	mov	x2, #0xffffffffffffffff    	// #-1
  4043d0:	bl	403d10 <ferror@plt+0x2010>
  4043d4:	ldp	x19, x20, [sp, #16]
  4043d8:	ldp	x29, x30, [sp], #160
  4043dc:	ret
  4043e0:	stp	x29, x30, [sp, #-128]!
  4043e4:	mov	x29, sp
  4043e8:	stp	x21, x22, [sp, #32]
  4043ec:	mov	x22, x1
  4043f0:	adrp	x1, 41a000 <ferror@plt+0x18300>
  4043f4:	add	x1, x1, #0x310
  4043f8:	mov	x21, x4
  4043fc:	add	x1, x1, #0x100
  404400:	stp	x19, x20, [sp, #16]
  404404:	mov	x20, x3
  404408:	mov	w19, w0
  40440c:	add	x0, sp, #0x48
  404410:	str	x23, [sp, #48]
  404414:	mov	x23, x2
  404418:	mov	x2, #0x38                  	// #56
  40441c:	bl	4018a0 <memcpy@plt>
  404420:	mov	x2, x23
  404424:	mov	x1, x22
  404428:	add	x0, sp, #0x48
  40442c:	bl	403f90 <ferror@plt+0x2290>
  404430:	add	x3, sp, #0x48
  404434:	mov	x2, x21
  404438:	mov	x1, x20
  40443c:	mov	w0, w19
  404440:	bl	403d10 <ferror@plt+0x2010>
  404444:	ldp	x19, x20, [sp, #16]
  404448:	ldp	x21, x22, [sp, #32]
  40444c:	ldr	x23, [sp, #48]
  404450:	ldp	x29, x30, [sp], #128
  404454:	ret
  404458:	mov	x4, #0xffffffffffffffff    	// #-1
  40445c:	b	4043e0 <ferror@plt+0x26e0>
  404460:	mov	x3, x2
  404464:	mov	x2, x1
  404468:	mov	x1, x0
  40446c:	mov	w0, #0x0                   	// #0
  404470:	b	404458 <ferror@plt+0x2758>
  404474:	mov	x4, x3
  404478:	mov	x3, x2
  40447c:	mov	x2, x1
  404480:	mov	x1, x0
  404484:	mov	w0, #0x0                   	// #0
  404488:	b	4043e0 <ferror@plt+0x26e0>
  40448c:	adrp	x3, 41a000 <ferror@plt+0x18300>
  404490:	add	x3, x3, #0x260
  404494:	add	x3, x3, #0x20
  404498:	b	403d10 <ferror@plt+0x2010>
  40449c:	mov	x2, x1
  4044a0:	mov	x1, x0
  4044a4:	mov	w0, #0x0                   	// #0
  4044a8:	b	40448c <ferror@plt+0x278c>
  4044ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4044b0:	b	40448c <ferror@plt+0x278c>
  4044b4:	mov	x1, x0
  4044b8:	mov	w0, #0x0                   	// #0
  4044bc:	b	4044ac <ferror@plt+0x27ac>
  4044c0:	stp	x29, x30, [sp, #-32]!
  4044c4:	mov	x29, sp
  4044c8:	str	x19, [sp, #16]
  4044cc:	mov	x19, x0
  4044d0:	mov	x0, #0x18                  	// #24
  4044d4:	bl	40578c <ferror@plt+0x3a8c>
  4044d8:	stp	x19, xzr, [x0]
  4044dc:	str	xzr, [x0, #16]
  4044e0:	ldr	x19, [sp, #16]
  4044e4:	ldp	x29, x30, [sp], #32
  4044e8:	ret
  4044ec:	stp	x29, x30, [sp, #-16]!
  4044f0:	mov	x29, sp
  4044f4:	bl	404910 <ferror@plt+0x2c10>
  4044f8:	cbz	x0, 404504 <ferror@plt+0x2804>
  4044fc:	ldp	x29, x30, [sp], #16
  404500:	b	4044c0 <ferror@plt+0x27c0>
  404504:	ldp	x29, x30, [sp], #16
  404508:	ret
  40450c:	ldr	x0, [x0]
  404510:	ret
  404514:	stp	x29, x30, [sp, #-80]!
  404518:	mov	x29, sp
  40451c:	stp	x21, x22, [sp, #32]
  404520:	mov	x22, x1
  404524:	stp	x23, x24, [sp, #48]
  404528:	add	x23, x1, #0x1
  40452c:	ldp	x24, x21, [x0]
  404530:	stp	x19, x20, [sp, #16]
  404534:	mov	x20, x0
  404538:	ldr	x19, [x0, #16]
  40453c:	cmp	x19, x22
  404540:	b.cs	404588 <ferror@plt+0x2888>  // b.hs, b.nlast
  404544:	mov	x1, x19
  404548:	mov	x2, #0x0                   	// #0
  40454c:	lsl	x1, x1, #8
  404550:	add	x2, x2, #0x1
  404554:	add	x1, x1, #0xff
  404558:	cmp	x22, x1
  40455c:	b.hi	40454c <ferror@plt+0x284c>  // b.pmore
  404560:	add	x1, sp, #0x48
  404564:	mov	x0, x24
  404568:	bl	404b34 <ferror@plt+0x2e34>
  40456c:	add	x1, sp, #0x48
  404570:	ldrb	w0, [x1], #1
  404574:	lsl	x19, x19, #8
  404578:	add	x19, x19, #0xff
  40457c:	cmp	x22, x19
  404580:	add	x21, x0, x21, lsl #8
  404584:	b.hi	404570 <ferror@plt+0x2870>  // b.pmore
  404588:	cmp	x19, x22
  40458c:	b.ne	4045ac <ferror@plt+0x28ac>  // b.any
  404590:	stp	xzr, xzr, [x20, #8]
  404594:	mov	x0, x21
  404598:	ldp	x19, x20, [sp, #16]
  40459c:	ldp	x21, x22, [sp, #32]
  4045a0:	ldp	x23, x24, [sp, #48]
  4045a4:	ldp	x29, x30, [sp], #80
  4045a8:	ret
  4045ac:	udiv	x4, x21, x23
  4045b0:	sub	x1, x19, x22
  4045b4:	udiv	x3, x1, x23
  4045b8:	msub	x2, x4, x23, x21
  4045bc:	msub	x1, x3, x23, x1
  4045c0:	sub	x19, x19, x1
  4045c4:	cmp	x21, x19
  4045c8:	b.hi	4045d8 <ferror@plt+0x28d8>  // b.pmore
  4045cc:	mov	x21, x2
  4045d0:	stp	x4, x3, [x20, #8]
  4045d4:	b	404594 <ferror@plt+0x2894>
  4045d8:	sub	x19, x1, #0x1
  4045dc:	mov	x21, x2
  4045e0:	b	40453c <ferror@plt+0x283c>
  4045e4:	stp	x29, x30, [sp, #-32]!
  4045e8:	mov	x2, #0xffffffffffffffff    	// #-1
  4045ec:	mov	x1, #0x18                  	// #24
  4045f0:	mov	x29, sp
  4045f4:	str	x19, [sp, #16]
  4045f8:	mov	x19, x0
  4045fc:	bl	401c50 <__explicit_bzero_chk@plt>
  404600:	mov	x0, x19
  404604:	ldr	x19, [sp, #16]
  404608:	ldp	x29, x30, [sp], #32
  40460c:	b	401bb0 <free@plt>
  404610:	stp	x29, x30, [sp, #-48]!
  404614:	mov	x29, sp
  404618:	stp	x19, x20, [sp, #16]
  40461c:	mov	x20, x0
  404620:	ldr	x0, [x0]
  404624:	stp	x21, x22, [sp, #32]
  404628:	bl	404c5c <ferror@plt+0x2f5c>
  40462c:	mov	w21, w0
  404630:	bl	401ce0 <__errno_location@plt>
  404634:	mov	x19, x0
  404638:	mov	x0, x20
  40463c:	ldr	w22, [x19]
  404640:	bl	4045e4 <ferror@plt+0x28e4>
  404644:	str	w22, [x19]
  404648:	mov	w0, w21
  40464c:	ldp	x19, x20, [sp, #16]
  404650:	ldp	x21, x22, [sp, #32]
  404654:	ldp	x29, x30, [sp], #48
  404658:	ret
  40465c:	ldr	x0, [x0]
  404660:	udiv	x2, x0, x1
  404664:	msub	x0, x2, x1, x0
  404668:	ret
  40466c:	ldr	x2, [x0]
  404670:	ldr	x0, [x1]
  404674:	cmp	x2, x0
  404678:	cset	w0, eq  // eq = none
  40467c:	ret
  404680:	sub	x1, x1, #0x1
  404684:	mov	x2, #0x0                   	// #0
  404688:	cbnz	x1, 40469c <ferror@plt+0x299c>
  40468c:	mul	x0, x0, x2
  404690:	add	x0, x0, #0x7
  404694:	lsr	x0, x0, #3
  404698:	ret
  40469c:	add	x2, x2, #0x1
  4046a0:	lsr	x1, x1, #1
  4046a4:	b	404688 <ferror@plt+0x2988>
  4046a8:	stp	x29, x30, [sp, #-128]!
  4046ac:	mov	x29, sp
  4046b0:	stp	x19, x20, [sp, #16]
  4046b4:	stp	x21, x22, [sp, #32]
  4046b8:	stp	x23, x24, [sp, #48]
  4046bc:	stp	x25, x26, [sp, #64]
  4046c0:	stp	x27, x28, [sp, #80]
  4046c4:	cbz	x1, 404898 <ferror@plt+0x2b98>
  4046c8:	mov	x25, x0
  4046cc:	mov	x22, x1
  4046d0:	mov	x21, x2
  4046d4:	cmp	x1, #0x1
  4046d8:	b.ne	404718 <ferror@plt+0x2a18>  // b.any
  4046dc:	mov	x0, #0x8                   	// #8
  4046e0:	bl	40578c <ferror@plt+0x3a8c>
  4046e4:	mov	x19, x0
  4046e8:	sub	x1, x21, #0x1
  4046ec:	mov	x0, x25
  4046f0:	bl	404514 <ferror@plt+0x2814>
  4046f4:	str	x0, [x19]
  4046f8:	mov	x0, x19
  4046fc:	ldp	x19, x20, [sp, #16]
  404700:	ldp	x21, x22, [sp, #32]
  404704:	ldp	x23, x24, [sp, #48]
  404708:	ldp	x25, x26, [sp, #64]
  40470c:	ldp	x27, x28, [sp, #80]
  404710:	ldp	x29, x30, [sp], #128
  404714:	ret
  404718:	mov	x0, #0x1ffff               	// #131071
  40471c:	cmp	x2, x0
  404720:	b.ls	404760 <ferror@plt+0x2a60>  // b.plast
  404724:	udiv	x0, x2, x1
  404728:	cmp	x0, #0x1f
  40472c:	b.ls	404760 <ferror@plt+0x2a60>  // b.plast
  404730:	lsl	x0, x22, #1
  404734:	adrp	x4, 401000 <mbrtowc@plt-0x890>
  404738:	adrp	x3, 404000 <ferror@plt+0x2300>
  40473c:	add	x4, x4, #0xbb0
  404740:	add	x3, x3, #0x66c
  404744:	adrp	x2, 404000 <ferror@plt+0x2300>
  404748:	mov	x1, #0x0                   	// #0
  40474c:	add	x2, x2, #0x65c
  404750:	bl	406c78 <ferror@plt+0x4f78>
  404754:	mov	x23, x0
  404758:	cbnz	x0, 404788 <ferror@plt+0x2a88>
  40475c:	bl	405980 <ferror@plt+0x3c80>
  404760:	mov	x0, x21
  404764:	mov	x1, #0x8                   	// #8
  404768:	bl	4057bc <ferror@plt+0x3abc>
  40476c:	mov	x19, x0
  404770:	mov	x0, #0x0                   	// #0
  404774:	cmp	x0, x21
  404778:	b.ne	40485c <ferror@plt+0x2b5c>  // b.any
  40477c:	mov	w26, #0x0                   	// #0
  404780:	mov	x23, #0x0                   	// #0
  404784:	b	40479c <ferror@plt+0x2a9c>
  404788:	mov	x0, x22
  40478c:	mov	x1, #0x8                   	// #8
  404790:	bl	4057bc <ferror@plt+0x3abc>
  404794:	mov	x19, x0
  404798:	mov	w26, #0x1                   	// #1
  40479c:	sub	x21, x21, #0x1
  4047a0:	mov	x27, #0x0                   	// #0
  4047a4:	sub	x1, x21, x27
  4047a8:	mov	x0, x25
  4047ac:	bl	404514 <ferror@plt+0x2814>
  4047b0:	add	x24, x0, x27
  4047b4:	cbz	w26, 404868 <ferror@plt+0x2b68>
  4047b8:	add	x1, sp, #0x70
  4047bc:	mov	x0, x23
  4047c0:	stp	x27, xzr, [sp, #112]
  4047c4:	bl	40716c <ferror@plt+0x546c>
  4047c8:	add	x1, sp, #0x60
  4047cc:	mov	x20, x0
  4047d0:	mov	x0, x23
  4047d4:	stp	x24, xzr, [sp, #96]
  4047d8:	bl	40716c <ferror@plt+0x546c>
  4047dc:	mov	x28, x0
  4047e0:	cbnz	x20, 4047f4 <ferror@plt+0x2af4>
  4047e4:	mov	x0, #0x10                  	// #16
  4047e8:	bl	40578c <ferror@plt+0x3a8c>
  4047ec:	mov	x20, x0
  4047f0:	stp	x27, x27, [x0]
  4047f4:	cbnz	x28, 404808 <ferror@plt+0x2b08>
  4047f8:	mov	x0, #0x10                  	// #16
  4047fc:	bl	40578c <ferror@plt+0x3a8c>
  404800:	mov	x28, x0
  404804:	stp	x24, x24, [x0]
  404808:	ldr	x1, [x28, #8]
  40480c:	ldr	x0, [x20, #8]
  404810:	str	x1, [x20, #8]
  404814:	str	x0, [x28, #8]
  404818:	mov	x1, x20
  40481c:	mov	x0, x23
  404820:	bl	40712c <ferror@plt+0x542c>
  404824:	cbz	x0, 40475c <ferror@plt+0x2a5c>
  404828:	mov	x1, x28
  40482c:	mov	x0, x23
  404830:	bl	40712c <ferror@plt+0x542c>
  404834:	cbz	x0, 40475c <ferror@plt+0x2a5c>
  404838:	ldr	x0, [x20, #8]
  40483c:	str	x0, [x19, x27, lsl #3]
  404840:	add	x27, x27, #0x1
  404844:	cmp	x22, x27
  404848:	b.hi	4047a4 <ferror@plt+0x2aa4>  // b.pmore
  40484c:	cbz	w26, 404880 <ferror@plt+0x2b80>
  404850:	mov	x0, x23
  404854:	bl	406dd8 <ferror@plt+0x50d8>
  404858:	b	4046f8 <ferror@plt+0x29f8>
  40485c:	str	x0, [x19, x0, lsl #3]
  404860:	add	x0, x0, #0x1
  404864:	b	404774 <ferror@plt+0x2a74>
  404868:	lsl	x24, x24, #3
  40486c:	ldr	x0, [x19, x27, lsl #3]
  404870:	ldr	x1, [x19, x24]
  404874:	str	x1, [x19, x27, lsl #3]
  404878:	str	x0, [x19, x24]
  40487c:	b	404840 <ferror@plt+0x2b40>
  404880:	mov	x0, x19
  404884:	mov	x1, x22
  404888:	mov	x2, #0x8                   	// #8
  40488c:	bl	405830 <ferror@plt+0x3b30>
  404890:	mov	x19, x0
  404894:	b	4046f8 <ferror@plt+0x29f8>
  404898:	mov	x19, #0x0                   	// #0
  40489c:	b	4046f8 <ferror@plt+0x29f8>
  4048a0:	stp	x29, x30, [sp, #-48]!
  4048a4:	mov	x29, sp
  4048a8:	stp	x19, x20, [sp, #16]
  4048ac:	stp	x21, x22, [sp, #32]
  4048b0:	cbz	x0, 404900 <ferror@plt+0x2c00>
  4048b4:	mov	x20, x0
  4048b8:	adrp	x0, 41a000 <ferror@plt+0x18300>
  4048bc:	ldr	w22, [x0, #600]
  4048c0:	bl	401ce0 <__errno_location@plt>
  4048c4:	ldr	w21, [x0]
  4048c8:	mov	w2, #0x5                   	// #5
  4048cc:	cbnz	w21, 404904 <ferror@plt+0x2c04>
  4048d0:	adrp	x1, 407000 <ferror@plt+0x5300>
  4048d4:	add	x1, x1, #0xfa8
  4048d8:	mov	x0, #0x0                   	// #0
  4048dc:	bl	401c80 <dcgettext@plt>
  4048e0:	mov	x19, x0
  4048e4:	mov	x0, x20
  4048e8:	bl	4044b4 <ferror@plt+0x27b4>
  4048ec:	mov	x3, x0
  4048f0:	mov	x2, x19
  4048f4:	mov	w1, w21
  4048f8:	mov	w0, w22
  4048fc:	bl	401910 <error@plt>
  404900:	bl	401af0 <abort@plt>
  404904:	adrp	x1, 407000 <ferror@plt+0x5300>
  404908:	add	x1, x1, #0xfb8
  40490c:	b	4048d8 <ferror@plt+0x2bd8>
  404910:	stp	x29, x30, [sp, #-80]!
  404914:	mov	x29, sp
  404918:	stp	x19, x20, [sp, #16]
  40491c:	stp	x21, x22, [sp, #32]
  404920:	stp	x23, x24, [sp, #48]
  404924:	cbnz	x1, 40495c <ferror@plt+0x2c5c>
  404928:	mov	x0, #0x1038                	// #4152
  40492c:	bl	40578c <ferror@plt+0x3a8c>
  404930:	mov	x19, x0
  404934:	adrp	x0, 404000 <ferror@plt+0x2300>
  404938:	add	x0, x0, #0x8a0
  40493c:	stp	xzr, x0, [x19]
  404940:	str	xzr, [x19, #16]
  404944:	mov	x0, x19
  404948:	ldp	x19, x20, [sp, #16]
  40494c:	ldp	x21, x22, [sp, #32]
  404950:	ldp	x23, x24, [sp, #48]
  404954:	ldp	x29, x30, [sp], #80
  404958:	ret
  40495c:	mov	x21, x0
  404960:	mov	x22, x1
  404964:	cbz	x0, 4049c0 <ferror@plt+0x2cc0>
  404968:	adrp	x1, 407000 <ferror@plt+0x5300>
  40496c:	add	x1, x1, #0xfc7
  404970:	bl	406444 <ferror@plt+0x4744>
  404974:	mov	x19, x0
  404978:	cbz	x0, 404944 <ferror@plt+0x2c44>
  40497c:	mov	x0, #0x1038                	// #4152
  404980:	bl	40578c <ferror@plt+0x3a8c>
  404984:	mov	x20, x0
  404988:	adrp	x0, 404000 <ferror@plt+0x2300>
  40498c:	add	x0, x0, #0x8a0
  404990:	stp	x19, x0, [x20]
  404994:	str	x21, [x20, #16]
  404998:	cbz	x19, 4049c8 <ferror@plt+0x2cc8>
  40499c:	cmp	x22, #0x1, lsl #12
  4049a0:	mov	x3, #0x1000                	// #4096
  4049a4:	add	x1, x20, #0x18
  4049a8:	csel	x3, x22, x3, ls  // ls = plast
  4049ac:	mov	x0, x19
  4049b0:	mov	w2, #0x0                   	// #0
  4049b4:	bl	401950 <setvbuf@plt>
  4049b8:	mov	x19, x20
  4049bc:	b	404944 <ferror@plt+0x2c44>
  4049c0:	mov	x19, #0x0                   	// #0
  4049c4:	b	40497c <ferror@plt+0x2c7c>
  4049c8:	mov	w1, #0x0                   	// #0
  4049cc:	adrp	x0, 407000 <ferror@plt+0x5300>
  4049d0:	add	x21, x20, #0x20
  4049d4:	add	x0, x0, #0xfca
  4049d8:	str	xzr, [x20, #24]
  4049dc:	bl	4019f0 <open@plt>
  4049e0:	mov	w23, w0
  4049e4:	tbnz	w0, #31, 404b1c <ferror@plt+0x2e1c>
  4049e8:	cmp	x22, #0x800
  4049ec:	mov	x1, x21
  4049f0:	mov	x3, #0x1018                	// #4120
  4049f4:	mov	x2, #0x800                 	// #2048
  4049f8:	csel	x2, x22, x2, ls  // ls = plast
  4049fc:	bl	401c10 <__read_chk@plt>
  404a00:	cmp	x0, #0x0
  404a04:	csel	x19, x0, xzr, ge  // ge = tcont
  404a08:	mov	x22, x0
  404a0c:	mov	w0, w23
  404a10:	bl	401ab0 <close@plt>
  404a14:	cmp	x22, #0x7ff
  404a18:	b.gt	404a50 <ferror@plt+0x2d50>
  404a1c:	mov	x22, #0x800                 	// #2048
  404a20:	sub	x22, x22, x19
  404a24:	cmp	x22, #0x10
  404a28:	mov	x0, #0x10                  	// #16
  404a2c:	mov	x1, #0x0                   	// #0
  404a30:	csel	x22, x22, x0, ls  // ls = plast
  404a34:	add	x0, sp, #0x40
  404a38:	bl	401a70 <gettimeofday@plt>
  404a3c:	add	x0, x21, x19
  404a40:	add	x19, x22, x19
  404a44:	mov	x2, x22
  404a48:	add	x1, sp, #0x40
  404a4c:	bl	4018a0 <memcpy@plt>
  404a50:	cmp	x19, #0x7ff
  404a54:	b.gt	404b10 <ferror@plt+0x2e10>
  404a58:	mov	x22, #0x800                 	// #2048
  404a5c:	sub	x23, x22, x19
  404a60:	mov	x24, #0x4                   	// #4
  404a64:	cmp	x23, x24
  404a68:	csel	x23, x23, x24, ls  // ls = plast
  404a6c:	bl	4019b0 <getpid@plt>
  404a70:	str	w0, [sp, #64]
  404a74:	mov	x2, x23
  404a78:	add	x0, x21, x19
  404a7c:	add	x1, sp, #0x40
  404a80:	add	x19, x19, x23
  404a84:	bl	4018a0 <memcpy@plt>
  404a88:	cmp	x19, #0x7ff
  404a8c:	b.hi	404b10 <ferror@plt+0x2e10>  // b.pmore
  404a90:	sub	x23, x22, x19
  404a94:	cmp	x23, x24
  404a98:	csel	x23, x23, x24, ls  // ls = plast
  404a9c:	bl	401a00 <getppid@plt>
  404aa0:	str	w0, [sp, #64]
  404aa4:	mov	x2, x23
  404aa8:	add	x0, x21, x19
  404aac:	add	x1, sp, #0x40
  404ab0:	add	x19, x19, x23
  404ab4:	bl	4018a0 <memcpy@plt>
  404ab8:	cmp	x19, #0x7ff
  404abc:	b.hi	404b10 <ferror@plt+0x2e10>  // b.pmore
  404ac0:	sub	x23, x22, x19
  404ac4:	cmp	x23, x24
  404ac8:	csel	x23, x23, x24, ls  // ls = plast
  404acc:	bl	401930 <getuid@plt>
  404ad0:	str	w0, [sp, #64]
  404ad4:	mov	x2, x23
  404ad8:	add	x0, x21, x19
  404adc:	add	x1, sp, #0x40
  404ae0:	add	x19, x19, x23
  404ae4:	bl	4018a0 <memcpy@plt>
  404ae8:	cmp	x19, #0x7ff
  404aec:	b.hi	404b10 <ferror@plt+0x2e10>  // b.pmore
  404af0:	bl	401bd0 <getgid@plt>
  404af4:	str	w0, [sp, #64]
  404af8:	sub	x2, x22, x19
  404afc:	add	x1, sp, #0x40
  404b00:	cmp	x2, x24
  404b04:	add	x0, x21, x19
  404b08:	csel	x2, x2, x24, ls  // ls = plast
  404b0c:	bl	4018a0 <memcpy@plt>
  404b10:	mov	x0, x21
  404b14:	bl	404ec8 <ferror@plt+0x31c8>
  404b18:	b	4049b8 <ferror@plt+0x2cb8>
  404b1c:	mov	x19, #0x0                   	// #0
  404b20:	b	404a1c <ferror@plt+0x2d1c>
  404b24:	str	x1, [x0, #8]
  404b28:	ret
  404b2c:	str	x1, [x0, #16]
  404b30:	ret
  404b34:	stp	x29, x30, [sp, #-80]!
  404b38:	mov	x29, sp
  404b3c:	stp	x21, x22, [sp, #32]
  404b40:	mov	x21, x0
  404b44:	ldr	x0, [x0]
  404b48:	stp	x19, x20, [sp, #16]
  404b4c:	mov	x20, x1
  404b50:	stp	x23, x24, [sp, #48]
  404b54:	mov	x19, x2
  404b58:	str	x25, [sp, #64]
  404b5c:	cbz	x0, 404bb0 <ferror@plt+0x2eb0>
  404b60:	ldr	x3, [x21]
  404b64:	mov	x2, x19
  404b68:	mov	x1, #0x1                   	// #1
  404b6c:	mov	x0, x20
  404b70:	bl	401b20 <fread_unlocked@plt>
  404b74:	mov	x22, x0
  404b78:	bl	401ce0 <__errno_location@plt>
  404b7c:	add	x20, x20, x22
  404b80:	ldr	w24, [x0]
  404b84:	mov	x23, x0
  404b88:	subs	x19, x19, x22
  404b8c:	b.eq	404be8 <ferror@plt+0x2ee8>  // b.none
  404b90:	ldr	x0, [x21]
  404b94:	bl	401920 <ferror_unlocked@plt>
  404b98:	cmp	w0, #0x0
  404b9c:	ldp	x1, x0, [x21, #8]
  404ba0:	csel	w24, w24, wzr, ne  // ne = any
  404ba4:	str	w24, [x23]
  404ba8:	blr	x1
  404bac:	b	404b60 <ferror@plt+0x2e60>
  404bb0:	mov	x23, x21
  404bb4:	add	x24, x21, #0x838
  404bb8:	add	x21, x21, #0x20
  404bbc:	mov	x25, #0x800                 	// #2048
  404bc0:	ldr	x22, [x23, #24]!
  404bc4:	sub	x1, x25, x22
  404bc8:	add	x1, x24, x1
  404bcc:	cmp	x19, x22
  404bd0:	b.hi	404c00 <ferror@plt+0x2f00>  // b.pmore
  404bd4:	mov	x2, x19
  404bd8:	mov	x0, x20
  404bdc:	sub	x19, x22, x19
  404be0:	bl	4018a0 <memcpy@plt>
  404be4:	str	x19, [x23]
  404be8:	ldp	x19, x20, [sp, #16]
  404bec:	ldp	x21, x22, [sp, #32]
  404bf0:	ldp	x23, x24, [sp, #48]
  404bf4:	ldr	x25, [sp, #64]
  404bf8:	ldp	x29, x30, [sp], #80
  404bfc:	ret
  404c00:	mov	x0, x20
  404c04:	add	x20, x20, x22
  404c08:	mov	x2, x22
  404c0c:	bl	4018a0 <memcpy@plt>
  404c10:	sub	x19, x19, x22
  404c14:	tst	x20, #0x7
  404c18:	b.eq	404c30 <ferror@plt+0x2f30>  // b.none
  404c1c:	mov	x1, x24
  404c20:	mov	x0, x21
  404c24:	mov	x22, #0x800                 	// #2048
  404c28:	bl	404ca8 <ferror@plt+0x2fa8>
  404c2c:	b	404bc4 <ferror@plt+0x2ec4>
  404c30:	add	x22, x20, x19
  404c34:	sub	x20, x22, x19
  404c38:	cmp	x19, #0x7ff
  404c3c:	b.ls	404c1c <ferror@plt+0x2f1c>  // b.plast
  404c40:	mov	x1, x20
  404c44:	mov	x0, x21
  404c48:	bl	404ca8 <ferror@plt+0x2fa8>
  404c4c:	subs	x19, x19, #0x800
  404c50:	b.ne	404c34 <ferror@plt+0x2f34>  // b.any
  404c54:	str	xzr, [x23]
  404c58:	b	404be8 <ferror@plt+0x2ee8>
  404c5c:	stp	x29, x30, [sp, #-32]!
  404c60:	mov	x2, #0xffffffffffffffff    	// #-1
  404c64:	mov	x1, #0x1038                	// #4152
  404c68:	mov	x29, sp
  404c6c:	stp	x19, x20, [sp, #16]
  404c70:	mov	x19, x0
  404c74:	ldr	x20, [x0]
  404c78:	bl	401c50 <__explicit_bzero_chk@plt>
  404c7c:	mov	x0, x19
  404c80:	bl	401bb0 <free@plt>
  404c84:	cbz	x20, 404c98 <ferror@plt+0x2f98>
  404c88:	mov	x0, x20
  404c8c:	ldp	x19, x20, [sp, #16]
  404c90:	ldp	x29, x30, [sp], #32
  404c94:	b	4061e8 <ferror@plt+0x44e8>
  404c98:	mov	w0, #0x0                   	// #0
  404c9c:	ldp	x19, x20, [sp, #16]
  404ca0:	ldp	x29, x30, [sp], #32
  404ca4:	ret
  404ca8:	ldr	x3, [x0, #2064]
  404cac:	add	x6, x0, #0x400
  404cb0:	ldr	x4, [x0, #2056]
  404cb4:	add	x3, x3, #0x1
  404cb8:	ldr	x2, [x0, #2048]
  404cbc:	mov	x7, x1
  404cc0:	mov	x5, x0
  404cc4:	add	x4, x4, x3
  404cc8:	str	x3, [x0, #2064]
  404ccc:	ldr	x3, [x5, #1024]
  404cd0:	eor	x2, x2, x2, lsl #21
  404cd4:	add	x5, x5, #0x20
  404cd8:	add	x7, x7, #0x20
  404cdc:	sub	x3, x3, #0x1
  404ce0:	sub	x2, x3, x2
  404ce4:	ldur	x3, [x5, #-32]
  404ce8:	and	x8, x3, #0x7f8
  404cec:	ldr	x8, [x0, x8]
  404cf0:	add	x8, x2, x8
  404cf4:	eor	x2, x2, x2, lsr #5
  404cf8:	add	x4, x8, x4
  404cfc:	stur	x4, [x5, #-32]
  404d00:	lsr	x4, x4, #8
  404d04:	and	x4, x4, #0x7f8
  404d08:	ldr	x8, [x0, x4]
  404d0c:	add	x8, x3, x8
  404d10:	stur	x8, [x7, #-32]
  404d14:	ldur	x4, [x5, #-24]
  404d18:	ldr	x3, [x5, #1000]
  404d1c:	add	x2, x2, x3
  404d20:	and	x3, x4, #0x7f8
  404d24:	ldr	x3, [x0, x3]
  404d28:	add	x3, x2, x3
  404d2c:	eor	x2, x2, x2, lsl #12
  404d30:	add	x3, x3, x8
  404d34:	stur	x3, [x5, #-24]
  404d38:	lsr	x3, x3, #8
  404d3c:	and	x3, x3, #0x7f8
  404d40:	ldr	x8, [x0, x3]
  404d44:	add	x8, x4, x8
  404d48:	stur	x8, [x7, #-24]
  404d4c:	ldr	x3, [x5, #1008]
  404d50:	add	x2, x2, x3
  404d54:	ldur	x3, [x5, #-16]
  404d58:	and	x4, x3, #0x7f8
  404d5c:	ldr	x4, [x0, x4]
  404d60:	add	x4, x2, x4
  404d64:	eor	x2, x2, x2, lsr #33
  404d68:	add	x4, x4, x8
  404d6c:	stur	x4, [x5, #-16]
  404d70:	lsr	x4, x4, #8
  404d74:	and	x4, x4, #0x7f8
  404d78:	ldr	x8, [x0, x4]
  404d7c:	add	x8, x3, x8
  404d80:	stur	x8, [x7, #-16]
  404d84:	ldur	x4, [x5, #-8]
  404d88:	ldr	x3, [x5, #1016]
  404d8c:	add	x2, x2, x3
  404d90:	and	x3, x4, #0x7f8
  404d94:	ldr	x3, [x0, x3]
  404d98:	add	x3, x2, x3
  404d9c:	add	x3, x3, x8
  404da0:	stur	x3, [x5, #-8]
  404da4:	cmp	x5, x6
  404da8:	lsr	x3, x3, #8
  404dac:	and	x3, x3, #0x7f8
  404db0:	ldr	x3, [x0, x3]
  404db4:	add	x4, x4, x3
  404db8:	stur	x4, [x7, #-8]
  404dbc:	b.ne	404ccc <ferror@plt+0x2fcc>  // b.any
  404dc0:	add	x1, x1, #0x400
  404dc4:	mov	x5, x0
  404dc8:	eor	x3, x2, x2, lsl #21
  404dcc:	add	x5, x5, #0x20
  404dd0:	ldur	x2, [x5, #-32]
  404dd4:	add	x1, x1, #0x20
  404dd8:	sub	x2, x2, #0x1
  404ddc:	sub	x2, x2, x3
  404de0:	ldr	x3, [x5, #992]
  404de4:	and	x7, x3, #0x7f8
  404de8:	ldr	x7, [x0, x7]
  404dec:	add	x7, x2, x7
  404df0:	eor	x2, x2, x2, lsr #5
  404df4:	add	x4, x7, x4
  404df8:	str	x4, [x5, #992]
  404dfc:	lsr	x4, x4, #8
  404e00:	and	x4, x4, #0x7f8
  404e04:	ldr	x7, [x0, x4]
  404e08:	add	x7, x3, x7
  404e0c:	stur	x7, [x1, #-32]
  404e10:	ldur	x3, [x5, #-24]
  404e14:	ldr	x4, [x5, #1000]
  404e18:	add	x2, x2, x3
  404e1c:	and	x3, x4, #0x7f8
  404e20:	ldr	x3, [x0, x3]
  404e24:	add	x3, x2, x3
  404e28:	eor	x2, x2, x2, lsl #12
  404e2c:	add	x3, x3, x7
  404e30:	str	x3, [x5, #1000]
  404e34:	lsr	x3, x3, #8
  404e38:	and	x3, x3, #0x7f8
  404e3c:	ldr	x7, [x0, x3]
  404e40:	add	x7, x4, x7
  404e44:	stur	x7, [x1, #-24]
  404e48:	ldur	x3, [x5, #-16]
  404e4c:	add	x2, x2, x3
  404e50:	ldr	x3, [x5, #1008]
  404e54:	and	x4, x3, #0x7f8
  404e58:	ldr	x4, [x0, x4]
  404e5c:	add	x4, x2, x4
  404e60:	eor	x2, x2, x2, lsr #33
  404e64:	add	x4, x4, x7
  404e68:	str	x4, [x5, #1008]
  404e6c:	lsr	x4, x4, #8
  404e70:	and	x4, x4, #0x7f8
  404e74:	ldr	x7, [x0, x4]
  404e78:	add	x7, x3, x7
  404e7c:	stur	x7, [x1, #-16]
  404e80:	ldur	x3, [x5, #-8]
  404e84:	ldr	x4, [x5, #1016]
  404e88:	add	x2, x2, x3
  404e8c:	and	x3, x4, #0x7f8
  404e90:	ldr	x3, [x0, x3]
  404e94:	add	x3, x2, x3
  404e98:	add	x3, x3, x7
  404e9c:	str	x3, [x5, #1016]
  404ea0:	cmp	x6, x5
  404ea4:	lsr	x3, x3, #8
  404ea8:	and	x3, x3, #0x7f8
  404eac:	ldr	x3, [x0, x3]
  404eb0:	add	x4, x4, x3
  404eb4:	stur	x4, [x1, #-8]
  404eb8:	b.ne	404dc8 <ferror@plt+0x30c8>  // b.any
  404ebc:	str	x2, [x0, #2048]
  404ec0:	str	x4, [x0, #2056]
  404ec4:	ret
  404ec8:	mov	x3, #0xc0ab                	// #49323
  404ecc:	mov	x1, #0x89ed                	// #35309
  404ed0:	mov	x4, #0x9315                	// #37653
  404ed4:	mov	x2, #0xe0ce                	// #57550
  404ed8:	mov	x9, #0x5524                	// #21796
  404edc:	mov	x6, #0x12a0                	// #4768
  404ee0:	mov	x7, #0xc862                	// #51298
  404ee4:	mov	x10, #0x4b7c                	// #19324
  404ee8:	movk	x3, #0x6c44, lsl #16
  404eec:	movk	x1, #0xcbfc, lsl #16
  404ef0:	movk	x4, #0xa5a0, lsl #16
  404ef4:	movk	x2, #0x8355, lsl #16
  404ef8:	movk	x9, #0x4a59, lsl #16
  404efc:	movk	x6, #0x3d47, lsl #16
  404f00:	movk	x7, #0xc73a, lsl #16
  404f04:	movk	x10, #0xa288, lsl #16
  404f08:	movk	x3, #0x704f, lsl #32
  404f0c:	movk	x1, #0x5bf2, lsl #32
  404f10:	movk	x4, #0x4a0f, lsl #32
  404f14:	movk	x2, #0x53db, lsl #32
  404f18:	movk	x9, #0x2e82, lsl #32
  404f1c:	movk	x6, #0xa505, lsl #32
  404f20:	movk	x7, #0xb322, lsl #32
  404f24:	movk	x10, #0x4677, lsl #32
  404f28:	mov	x5, x0
  404f2c:	add	x8, x0, #0x800
  404f30:	mov	x11, x0
  404f34:	movk	x3, #0x98f5, lsl #48
  404f38:	movk	x1, #0xae98, lsl #48
  404f3c:	movk	x4, #0x48fe, lsl #48
  404f40:	movk	x2, #0x82f0, lsl #48
  404f44:	movk	x9, #0xb29b, lsl #48
  404f48:	movk	x6, #0x8c0e, lsl #48
  404f4c:	movk	x7, #0xb9f8, lsl #48
  404f50:	movk	x10, #0x647c, lsl #48
  404f54:	ldr	x12, [x11, #32]
  404f58:	add	x2, x2, x12
  404f5c:	ldr	x12, [x11, #40]
  404f60:	add	x4, x4, x12
  404f64:	ldr	x12, [x11, #48]
  404f68:	add	x1, x1, x12
  404f6c:	ldr	x12, [x11, #56]
  404f70:	add	x3, x3, x12
  404f74:	ldr	x12, [x11]
  404f78:	eor	x4, x4, x3, lsr #9
  404f7c:	sub	x12, x12, x2
  404f80:	add	x10, x12, x10
  404f84:	ldr	x12, [x11, #8]
  404f88:	eor	x1, x1, x10, lsl #9
  404f8c:	add	x3, x3, x10
  404f90:	sub	x12, x12, x4
  404f94:	add	x7, x12, x7
  404f98:	ldr	x12, [x11, #16]
  404f9c:	eor	x3, x3, x7, lsr #23
  404fa0:	add	x10, x10, x7
  404fa4:	sub	x12, x12, x1
  404fa8:	add	x6, x12, x6
  404fac:	ldr	x12, [x11, #24]
  404fb0:	eor	x10, x10, x6, lsl #15
  404fb4:	add	x7, x7, x6
  404fb8:	sub	x2, x2, x10
  404fbc:	sub	x12, x12, x3
  404fc0:	add	x9, x12, x9
  404fc4:	add	x6, x6, x9
  404fc8:	eor	x7, x7, x9, lsr #14
  404fcc:	eor	x6, x6, x2, lsl #20
  404fd0:	sub	x4, x4, x7
  404fd4:	add	x9, x9, x2
  404fd8:	sub	x1, x1, x6
  404fdc:	add	x2, x2, x4
  404fe0:	eor	x9, x9, x4, lsr #17
  404fe4:	add	x4, x4, x1
  404fe8:	sub	x3, x3, x9
  404fec:	eor	x2, x2, x1, lsl #14
  404ff0:	add	x1, x1, x3
  404ff4:	stp	x10, x7, [x11]
  404ff8:	stp	x6, x9, [x11, #16]
  404ffc:	stp	x2, x4, [x11, #32]
  405000:	stp	x1, x3, [x11, #48]
  405004:	add	x11, x11, #0x40
  405008:	cmp	x8, x11
  40500c:	b.ne	404f54 <ferror@plt+0x3254>  // b.any
  405010:	ldr	x11, [x5, #32]
  405014:	add	x2, x2, x11
  405018:	ldr	x11, [x5, #40]
  40501c:	add	x4, x4, x11
  405020:	ldr	x11, [x5, #48]
  405024:	add	x1, x1, x11
  405028:	ldr	x11, [x5, #56]
  40502c:	add	x3, x3, x11
  405030:	ldr	x11, [x5]
  405034:	eor	x4, x4, x3, lsr #9
  405038:	sub	x11, x11, x2
  40503c:	add	x10, x11, x10
  405040:	ldr	x11, [x5, #8]
  405044:	eor	x1, x1, x10, lsl #9
  405048:	add	x3, x3, x10
  40504c:	sub	x11, x11, x4
  405050:	add	x7, x11, x7
  405054:	ldr	x11, [x5, #16]
  405058:	eor	x3, x3, x7, lsr #23
  40505c:	add	x10, x10, x7
  405060:	sub	x11, x11, x1
  405064:	add	x6, x11, x6
  405068:	ldr	x11, [x5, #24]
  40506c:	eor	x10, x10, x6, lsl #15
  405070:	add	x7, x7, x6
  405074:	sub	x2, x2, x10
  405078:	sub	x11, x11, x3
  40507c:	add	x9, x11, x9
  405080:	add	x6, x6, x9
  405084:	eor	x7, x7, x9, lsr #14
  405088:	eor	x6, x6, x2, lsl #20
  40508c:	sub	x4, x4, x7
  405090:	add	x9, x9, x2
  405094:	sub	x1, x1, x6
  405098:	add	x2, x2, x4
  40509c:	eor	x9, x9, x4, lsr #17
  4050a0:	add	x4, x4, x1
  4050a4:	sub	x3, x3, x9
  4050a8:	eor	x2, x2, x1, lsl #14
  4050ac:	add	x1, x1, x3
  4050b0:	stp	x10, x7, [x5]
  4050b4:	stp	x6, x9, [x5, #16]
  4050b8:	stp	x2, x4, [x5, #32]
  4050bc:	stp	x1, x3, [x5, #48]
  4050c0:	add	x5, x5, #0x40
  4050c4:	cmp	x8, x5
  4050c8:	b.ne	405010 <ferror@plt+0x3310>  // b.any
  4050cc:	str	xzr, [x0, #2048]
  4050d0:	str	xzr, [x0, #2056]
  4050d4:	str	xzr, [x0, #2064]
  4050d8:	ret
  4050dc:	stp	x29, x30, [sp, #-208]!
  4050e0:	mov	x29, sp
  4050e4:	stp	x19, x20, [sp, #16]
  4050e8:	stp	x21, x22, [sp, #32]
  4050ec:	mov	x22, x0
  4050f0:	stp	x23, x24, [sp, #48]
  4050f4:	mov	x23, x1
  4050f8:	str	x25, [sp, #64]
  4050fc:	bl	401990 <fileno@plt>
  405100:	add	x1, sp, #0x50
  405104:	bl	407540 <ferror@plt+0x5840>
  405108:	tbz	w0, #31, 4051a4 <ferror@plt+0x34a4>
  40510c:	mov	x20, #0x2000                	// #8192
  405110:	mov	x0, x20
  405114:	bl	4019e0 <malloc@plt>
  405118:	mov	x19, x0
  40511c:	cbz	x0, 405188 <ferror@plt+0x3488>
  405120:	mov	x21, #0x0                   	// #0
  405124:	mov	x24, #0xffffffffffffffff    	// #-1
  405128:	sub	x25, x20, x21
  40512c:	add	x0, x19, x21
  405130:	mov	x3, x22
  405134:	mov	x2, x25
  405138:	mov	x1, #0x1                   	// #1
  40513c:	bl	401ba0 <fread@plt>
  405140:	add	x21, x21, x0
  405144:	cmp	x25, x0
  405148:	b.eq	4051f4 <ferror@plt+0x34f4>  // b.none
  40514c:	bl	401ce0 <__errno_location@plt>
  405150:	ldr	w24, [x0]
  405154:	mov	x0, x22
  405158:	bl	401d00 <ferror@plt>
  40515c:	cbnz	w0, 405224 <ferror@plt+0x3524>
  405160:	sub	x20, x20, #0x1
  405164:	cmp	x20, x21
  405168:	b.ls	405180 <ferror@plt+0x3480>  // b.plast
  40516c:	mov	x0, x19
  405170:	add	x1, x21, #0x1
  405174:	bl	401a90 <realloc@plt>
  405178:	cmp	x0, #0x0
  40517c:	csel	x19, x19, x0, eq  // eq = none
  405180:	strb	wzr, [x19, x21]
  405184:	str	x21, [x23]
  405188:	mov	x0, x19
  40518c:	ldp	x19, x20, [sp, #16]
  405190:	ldp	x21, x22, [sp, #32]
  405194:	ldp	x23, x24, [sp, #48]
  405198:	ldr	x25, [sp, #64]
  40519c:	ldp	x29, x30, [sp], #208
  4051a0:	ret
  4051a4:	ldr	w0, [sp, #96]
  4051a8:	and	w0, w0, #0xf000
  4051ac:	cmp	w0, #0x8, lsl #12
  4051b0:	b.ne	40510c <ferror@plt+0x340c>  // b.any
  4051b4:	mov	x0, x22
  4051b8:	bl	401c30 <ftello@plt>
  4051bc:	tbnz	x0, #63, 40510c <ferror@plt+0x340c>
  4051c0:	ldr	x2, [sp, #128]
  4051c4:	cmp	x2, x0
  4051c8:	b.le	40510c <ferror@plt+0x340c>
  4051cc:	sub	x0, x2, x0
  4051d0:	adds	x20, x0, #0x1
  4051d4:	b.ne	405110 <ferror@plt+0x3410>  // b.any
  4051d8:	bl	401ce0 <__errno_location@plt>
  4051dc:	mov	w1, #0xc                   	// #12
  4051e0:	str	w1, [x0]
  4051e4:	mov	x19, #0x0                   	// #0
  4051e8:	b	405188 <ferror@plt+0x3488>
  4051ec:	mov	x19, x0
  4051f0:	b	405128 <ferror@plt+0x3428>
  4051f4:	cmn	x20, #0x1
  4051f8:	b.eq	405238 <ferror@plt+0x3538>  // b.none
  4051fc:	mvn	x1, x20, lsr #1
  405200:	add	x0, x20, x20, lsr #1
  405204:	cmp	x1, x20
  405208:	csel	x20, x0, x24, hi  // hi = pmore
  40520c:	mov	x0, x19
  405210:	mov	x1, x20
  405214:	bl	401a90 <realloc@plt>
  405218:	cbnz	x0, 4051ec <ferror@plt+0x34ec>
  40521c:	bl	401ce0 <__errno_location@plt>
  405220:	ldr	w24, [x0]
  405224:	mov	x0, x19
  405228:	bl	401bb0 <free@plt>
  40522c:	bl	401ce0 <__errno_location@plt>
  405230:	str	w24, [x0]
  405234:	b	4051e4 <ferror@plt+0x34e4>
  405238:	mov	w24, #0xc                   	// #12
  40523c:	b	405224 <ferror@plt+0x3524>
  405240:	stp	x29, x30, [sp, #-48]!
  405244:	mov	x29, sp
  405248:	stp	x19, x20, [sp, #16]
  40524c:	mov	x20, x1
  405250:	mov	x1, x2
  405254:	stp	x21, x22, [sp, #32]
  405258:	bl	4019d0 <fopen@plt>
  40525c:	mov	x19, x0
  405260:	cbz	x0, 4052a0 <ferror@plt+0x35a0>
  405264:	mov	x1, x20
  405268:	bl	4050dc <ferror@plt+0x33dc>
  40526c:	mov	x20, x0
  405270:	bl	401ce0 <__errno_location@plt>
  405274:	mov	x21, x0
  405278:	mov	x0, x19
  40527c:	ldr	w22, [x21]
  405280:	bl	4061e8 <ferror@plt+0x44e8>
  405284:	cbz	w0, 4052b4 <ferror@plt+0x35b4>
  405288:	cbz	x20, 405298 <ferror@plt+0x3598>
  40528c:	ldr	w22, [x21]
  405290:	mov	x0, x20
  405294:	bl	401bb0 <free@plt>
  405298:	mov	x19, #0x0                   	// #0
  40529c:	str	w22, [x21]
  4052a0:	mov	x0, x19
  4052a4:	ldp	x19, x20, [sp, #16]
  4052a8:	ldp	x21, x22, [sp, #32]
  4052ac:	ldp	x29, x30, [sp], #48
  4052b0:	ret
  4052b4:	mov	x19, x20
  4052b8:	b	4052a0 <ferror@plt+0x35a0>
  4052bc:	adrp	x2, 407000 <ferror@plt+0x5300>
  4052c0:	add	x2, x2, #0xfc5
  4052c4:	b	405240 <ferror@plt+0x3540>
  4052c8:	adrp	x2, 407000 <ferror@plt+0x5300>
  4052cc:	add	x2, x2, #0xfc7
  4052d0:	b	405240 <ferror@plt+0x3540>
  4052d4:	sub	sp, sp, #0x50
  4052d8:	stp	x29, x30, [sp, #32]
  4052dc:	add	x29, sp, #0x20
  4052e0:	stp	x19, x20, [sp, #48]
  4052e4:	mov	x20, x0
  4052e8:	mov	x19, x4
  4052ec:	str	x21, [sp, #64]
  4052f0:	mov	x21, x5
  4052f4:	cbz	x1, 405388 <ferror@plt+0x3688>
  4052f8:	mov	x5, x3
  4052fc:	mov	x4, x2
  405300:	mov	x3, x1
  405304:	adrp	x2, 407000 <ferror@plt+0x5300>
  405308:	mov	w1, #0x1                   	// #1
  40530c:	add	x2, x2, #0xfd7
  405310:	bl	401b60 <__fprintf_chk@plt>
  405314:	mov	w2, #0x5                   	// #5
  405318:	adrp	x1, 407000 <ferror@plt+0x5300>
  40531c:	mov	x0, #0x0                   	// #0
  405320:	add	x1, x1, #0xfea
  405324:	bl	401c80 <dcgettext@plt>
  405328:	mov	x3, x0
  40532c:	mov	w4, #0x7e3                 	// #2019
  405330:	mov	w1, #0x1                   	// #1
  405334:	mov	x0, x20
  405338:	adrp	x2, 408000 <ferror@plt+0x6300>
  40533c:	add	x2, x2, #0x2cc
  405340:	bl	401b60 <__fprintf_chk@plt>
  405344:	mov	w2, #0x5                   	// #5
  405348:	adrp	x1, 407000 <ferror@plt+0x5300>
  40534c:	mov	x0, #0x0                   	// #0
  405350:	add	x1, x1, #0xfee
  405354:	bl	401c80 <dcgettext@plt>
  405358:	mov	x1, x20
  40535c:	bl	401c90 <fputs_unlocked@plt>
  405360:	cmp	x21, #0x9
  405364:	b.hi	4055f8 <ferror@plt+0x38f8>  // b.pmore
  405368:	cmp	w21, #0x9
  40536c:	b.hi	4055f8 <ferror@plt+0x38f8>  // b.pmore
  405370:	adrp	x0, 408000 <ferror@plt+0x6300>
  405374:	add	x0, x0, #0x2b8
  405378:	ldrh	w0, [x0, w21, uxtw #1]
  40537c:	adr	x1, 405388 <ferror@plt+0x3688>
  405380:	add	x0, x1, w0, sxth #2
  405384:	br	x0
  405388:	mov	x4, x3
  40538c:	mov	w1, #0x1                   	// #1
  405390:	mov	x3, x2
  405394:	adrp	x2, 407000 <ferror@plt+0x5300>
  405398:	add	x2, x2, #0xfe3
  40539c:	bl	401b60 <__fprintf_chk@plt>
  4053a0:	b	405314 <ferror@plt+0x3614>
  4053a4:	mov	w2, #0x5                   	// #5
  4053a8:	adrp	x1, 408000 <ferror@plt+0x6300>
  4053ac:	mov	x0, #0x0                   	// #0
  4053b0:	add	x1, x1, #0xba
  4053b4:	bl	401c80 <dcgettext@plt>
  4053b8:	mov	x2, x0
  4053bc:	mov	x0, x20
  4053c0:	mov	w1, #0x1                   	// #1
  4053c4:	ldr	x3, [x19]
  4053c8:	ldp	x29, x30, [sp, #32]
  4053cc:	ldp	x19, x20, [sp, #48]
  4053d0:	ldr	x21, [sp, #64]
  4053d4:	add	sp, sp, #0x50
  4053d8:	b	401b60 <__fprintf_chk@plt>
  4053dc:	mov	w2, #0x5                   	// #5
  4053e0:	adrp	x1, 408000 <ferror@plt+0x6300>
  4053e4:	mov	x0, #0x0                   	// #0
  4053e8:	add	x1, x1, #0xca
  4053ec:	bl	401c80 <dcgettext@plt>
  4053f0:	mov	x2, x0
  4053f4:	mov	x0, x20
  4053f8:	mov	w1, #0x1                   	// #1
  4053fc:	ldp	x3, x4, [x19]
  405400:	ldp	x29, x30, [sp, #32]
  405404:	ldp	x19, x20, [sp, #48]
  405408:	ldr	x21, [sp, #64]
  40540c:	add	sp, sp, #0x50
  405410:	b	401b60 <__fprintf_chk@plt>
  405414:	mov	w2, #0x5                   	// #5
  405418:	adrp	x1, 408000 <ferror@plt+0x6300>
  40541c:	mov	x0, #0x0                   	// #0
  405420:	add	x1, x1, #0xe1
  405424:	bl	401c80 <dcgettext@plt>
  405428:	mov	x2, x0
  40542c:	mov	x0, x20
  405430:	mov	w1, #0x1                   	// #1
  405434:	ldp	x3, x4, [x19]
  405438:	ldr	x5, [x19, #16]
  40543c:	ldp	x29, x30, [sp, #32]
  405440:	ldp	x19, x20, [sp, #48]
  405444:	ldr	x21, [sp, #64]
  405448:	add	sp, sp, #0x50
  40544c:	b	401b60 <__fprintf_chk@plt>
  405450:	mov	w2, #0x5                   	// #5
  405454:	adrp	x1, 408000 <ferror@plt+0x6300>
  405458:	mov	x0, #0x0                   	// #0
  40545c:	add	x1, x1, #0xfd
  405460:	bl	401c80 <dcgettext@plt>
  405464:	mov	x2, x0
  405468:	mov	x0, x20
  40546c:	mov	w1, #0x1                   	// #1
  405470:	ldp	x3, x4, [x19]
  405474:	ldp	x5, x6, [x19, #16]
  405478:	ldp	x29, x30, [sp, #32]
  40547c:	ldp	x19, x20, [sp, #48]
  405480:	ldr	x21, [sp, #64]
  405484:	add	sp, sp, #0x50
  405488:	b	401b60 <__fprintf_chk@plt>
  40548c:	mov	w2, #0x5                   	// #5
  405490:	adrp	x1, 408000 <ferror@plt+0x6300>
  405494:	mov	x0, #0x0                   	// #0
  405498:	add	x1, x1, #0x11d
  40549c:	bl	401c80 <dcgettext@plt>
  4054a0:	mov	x2, x0
  4054a4:	mov	x0, x20
  4054a8:	mov	w1, #0x1                   	// #1
  4054ac:	ldp	x3, x4, [x19]
  4054b0:	ldp	x5, x6, [x19, #16]
  4054b4:	ldp	x29, x30, [sp, #32]
  4054b8:	ldr	x7, [x19, #32]
  4054bc:	ldp	x19, x20, [sp, #48]
  4054c0:	ldr	x21, [sp, #64]
  4054c4:	add	sp, sp, #0x50
  4054c8:	b	401b60 <__fprintf_chk@plt>
  4054cc:	mov	w2, #0x5                   	// #5
  4054d0:	adrp	x1, 408000 <ferror@plt+0x6300>
  4054d4:	mov	x0, #0x0                   	// #0
  4054d8:	add	x1, x1, #0x141
  4054dc:	bl	401c80 <dcgettext@plt>
  4054e0:	mov	x2, x0
  4054e4:	ldp	x3, x4, [x19]
  4054e8:	mov	x0, x20
  4054ec:	ldp	x5, x6, [x19, #16]
  4054f0:	ldp	x7, x1, [x19, #32]
  4054f4:	str	x1, [sp]
  4054f8:	mov	w1, #0x1                   	// #1
  4054fc:	bl	401b60 <__fprintf_chk@plt>
  405500:	ldp	x29, x30, [sp, #32]
  405504:	ldp	x19, x20, [sp, #48]
  405508:	ldr	x21, [sp, #64]
  40550c:	add	sp, sp, #0x50
  405510:	ret
  405514:	mov	w2, #0x5                   	// #5
  405518:	adrp	x1, 408000 <ferror@plt+0x6300>
  40551c:	mov	x0, #0x0                   	// #0
  405520:	add	x1, x1, #0x169
  405524:	bl	401c80 <dcgettext@plt>
  405528:	mov	x2, x0
  40552c:	ldp	x3, x4, [x19]
  405530:	mov	x0, x20
  405534:	ldp	x5, x6, [x19, #16]
  405538:	ldr	x1, [x19, #48]
  40553c:	ldr	x7, [x19, #32]
  405540:	str	x1, [sp, #8]
  405544:	ldr	x1, [x19, #40]
  405548:	str	x1, [sp]
  40554c:	mov	w1, #0x1                   	// #1
  405550:	bl	401b60 <__fprintf_chk@plt>
  405554:	b	405500 <ferror@plt+0x3800>
  405558:	mov	w2, #0x5                   	// #5
  40555c:	adrp	x1, 408000 <ferror@plt+0x6300>
  405560:	mov	x0, #0x0                   	// #0
  405564:	add	x1, x1, #0x195
  405568:	bl	401c80 <dcgettext@plt>
  40556c:	mov	x2, x0
  405570:	ldr	x1, [x19, #56]
  405574:	mov	x0, x20
  405578:	ldp	x3, x4, [x19]
  40557c:	ldp	x5, x6, [x19, #16]
  405580:	ldr	x7, [x19, #32]
  405584:	str	x1, [sp, #16]
  405588:	ldr	x1, [x19, #48]
  40558c:	str	x1, [sp, #8]
  405590:	ldr	x1, [x19, #40]
  405594:	str	x1, [sp]
  405598:	mov	w1, #0x1                   	// #1
  40559c:	bl	401b60 <__fprintf_chk@plt>
  4055a0:	b	405500 <ferror@plt+0x3800>
  4055a4:	adrp	x1, 408000 <ferror@plt+0x6300>
  4055a8:	add	x1, x1, #0x1c5
  4055ac:	mov	w2, #0x5                   	// #5
  4055b0:	mov	x0, #0x0                   	// #0
  4055b4:	bl	401c80 <dcgettext@plt>
  4055b8:	ldr	x1, [x19, #64]
  4055bc:	mov	x2, x0
  4055c0:	ldp	x3, x4, [x19]
  4055c4:	mov	x0, x20
  4055c8:	ldp	x5, x6, [x19, #16]
  4055cc:	ldr	x7, [x19, #32]
  4055d0:	str	x1, [sp, #24]
  4055d4:	ldr	x1, [x19, #56]
  4055d8:	str	x1, [sp, #16]
  4055dc:	ldr	x1, [x19, #48]
  4055e0:	str	x1, [sp, #8]
  4055e4:	ldr	x1, [x19, #40]
  4055e8:	str	x1, [sp]
  4055ec:	mov	w1, #0x1                   	// #1
  4055f0:	bl	401b60 <__fprintf_chk@plt>
  4055f4:	b	405500 <ferror@plt+0x3800>
  4055f8:	adrp	x1, 408000 <ferror@plt+0x6300>
  4055fc:	mov	w2, #0x5                   	// #5
  405600:	add	x1, x1, #0x1f9
  405604:	b	4055b0 <ferror@plt+0x38b0>
  405608:	mov	x5, #0x0                   	// #0
  40560c:	ldr	x6, [x4, x5, lsl #3]
  405610:	cbnz	x6, 405618 <ferror@plt+0x3918>
  405614:	b	4052d4 <ferror@plt+0x35d4>
  405618:	add	x5, x5, #0x1
  40561c:	b	40560c <ferror@plt+0x390c>
  405620:	stp	x29, x30, [sp, #-96]!
  405624:	mov	x5, #0x0                   	// #0
  405628:	mov	x29, sp
  40562c:	ldr	w7, [x4, #24]
  405630:	ldp	x6, x10, [x4]
  405634:	add	x4, sp, #0x10
  405638:	tbnz	w7, #31, 40566c <ferror@plt+0x396c>
  40563c:	add	x9, x6, #0xf
  405640:	mov	x8, x6
  405644:	and	x6, x9, #0xfffffffffffffff8
  405648:	ldr	x8, [x8]
  40564c:	str	x8, [x4, x5, lsl #3]
  405650:	cbz	x8, 405660 <ferror@plt+0x3960>
  405654:	add	x5, x5, #0x1
  405658:	cmp	x5, #0xa
  40565c:	b.ne	405638 <ferror@plt+0x3938>  // b.any
  405660:	bl	4052d4 <ferror@plt+0x35d4>
  405664:	ldp	x29, x30, [sp], #96
  405668:	ret
  40566c:	add	w9, w7, #0x8
  405670:	cmp	w9, #0x0
  405674:	b.le	40568c <ferror@plt+0x398c>
  405678:	add	x11, x6, #0xf
  40567c:	mov	x8, x6
  405680:	mov	w7, w9
  405684:	and	x6, x11, #0xfffffffffffffff8
  405688:	b	405648 <ferror@plt+0x3948>
  40568c:	add	x8, x10, w7, sxtw
  405690:	mov	w7, w9
  405694:	b	405648 <ferror@plt+0x3948>
  405698:	stp	x29, x30, [sp, #-240]!
  40569c:	mov	x29, sp
  4056a0:	stp	x4, x5, [sp, #208]
  4056a4:	add	x4, sp, #0xf0
  4056a8:	stp	x4, x4, [sp, #48]
  4056ac:	add	x4, sp, #0xd0
  4056b0:	str	x4, [sp, #64]
  4056b4:	mov	w4, #0xffffffe0            	// #-32
  4056b8:	str	w4, [sp, #72]
  4056bc:	mov	w4, #0xffffff80            	// #-128
  4056c0:	str	w4, [sp, #76]
  4056c4:	ldp	x4, x5, [sp, #48]
  4056c8:	stp	x4, x5, [sp, #16]
  4056cc:	ldp	x4, x5, [sp, #64]
  4056d0:	stp	x4, x5, [sp, #32]
  4056d4:	add	x4, sp, #0x10
  4056d8:	str	q0, [sp, #80]
  4056dc:	str	q1, [sp, #96]
  4056e0:	str	q2, [sp, #112]
  4056e4:	str	q3, [sp, #128]
  4056e8:	str	q4, [sp, #144]
  4056ec:	str	q5, [sp, #160]
  4056f0:	str	q6, [sp, #176]
  4056f4:	str	q7, [sp, #192]
  4056f8:	stp	x6, x7, [sp, #224]
  4056fc:	bl	405620 <ferror@plt+0x3920>
  405700:	ldp	x29, x30, [sp], #240
  405704:	ret
  405708:	stp	x29, x30, [sp, #-16]!
  40570c:	mov	w2, #0x5                   	// #5
  405710:	adrp	x1, 408000 <ferror@plt+0x6300>
  405714:	mov	x29, sp
  405718:	add	x1, x1, #0x235
  40571c:	mov	x0, #0x0                   	// #0
  405720:	bl	401c80 <dcgettext@plt>
  405724:	mov	x1, x0
  405728:	adrp	x2, 408000 <ferror@plt+0x6300>
  40572c:	mov	w0, #0x1                   	// #1
  405730:	add	x2, x2, #0x24a
  405734:	bl	401a40 <__printf_chk@plt>
  405738:	mov	w2, #0x5                   	// #5
  40573c:	adrp	x1, 408000 <ferror@plt+0x6300>
  405740:	mov	x0, #0x0                   	// #0
  405744:	add	x1, x1, #0x260
  405748:	bl	401c80 <dcgettext@plt>
  40574c:	mov	x1, x0
  405750:	adrp	x3, 407000 <ferror@plt+0x5300>
  405754:	add	x3, x3, #0x95f
  405758:	adrp	x2, 407000 <ferror@plt+0x5300>
  40575c:	mov	w0, #0x1                   	// #1
  405760:	add	x2, x2, #0x987
  405764:	bl	401a40 <__printf_chk@plt>
  405768:	mov	w2, #0x5                   	// #5
  40576c:	adrp	x1, 408000 <ferror@plt+0x6300>
  405770:	mov	x0, #0x0                   	// #0
  405774:	add	x1, x1, #0x274
  405778:	bl	401c80 <dcgettext@plt>
  40577c:	ldp	x29, x30, [sp], #16
  405780:	adrp	x1, 41a000 <ferror@plt+0x18300>
  405784:	ldr	x1, [x1, #728]
  405788:	b	401c90 <fputs_unlocked@plt>
  40578c:	stp	x29, x30, [sp, #-32]!
  405790:	mov	x29, sp
  405794:	str	x19, [sp, #16]
  405798:	mov	x19, x0
  40579c:	bl	4019e0 <malloc@plt>
  4057a0:	cmp	x0, #0x0
  4057a4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4057a8:	b.eq	4057b0 <ferror@plt+0x3ab0>  // b.none
  4057ac:	bl	405980 <ferror@plt+0x3c80>
  4057b0:	ldr	x19, [sp, #16]
  4057b4:	ldp	x29, x30, [sp], #32
  4057b8:	ret
  4057bc:	mov	x2, x0
  4057c0:	mul	x0, x0, x1
  4057c4:	umulh	x2, x2, x1
  4057c8:	cmp	x2, #0x0
  4057cc:	cset	x1, ne  // ne = any
  4057d0:	tbnz	x0, #63, 4057d8 <ferror@plt+0x3ad8>
  4057d4:	cbz	x1, 4057e4 <ferror@plt+0x3ae4>
  4057d8:	stp	x29, x30, [sp, #-16]!
  4057dc:	mov	x29, sp
  4057e0:	bl	405980 <ferror@plt+0x3c80>
  4057e4:	b	40578c <ferror@plt+0x3a8c>
  4057e8:	b	40578c <ferror@plt+0x3a8c>
  4057ec:	stp	x29, x30, [sp, #-32]!
  4057f0:	cmp	x1, #0x0
  4057f4:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4057f8:	mov	x29, sp
  4057fc:	str	x19, [sp, #16]
  405800:	b.eq	405818 <ferror@plt+0x3b18>  // b.none
  405804:	bl	401bb0 <free@plt>
  405808:	mov	x0, #0x0                   	// #0
  40580c:	ldr	x19, [sp, #16]
  405810:	ldp	x29, x30, [sp], #32
  405814:	ret
  405818:	mov	x19, x1
  40581c:	bl	401a90 <realloc@plt>
  405820:	cmp	x0, #0x0
  405824:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405828:	b.eq	40580c <ferror@plt+0x3b0c>  // b.none
  40582c:	bl	405980 <ferror@plt+0x3c80>
  405830:	mov	x3, x1
  405834:	mul	x1, x1, x2
  405838:	umulh	x3, x3, x2
  40583c:	cmp	x3, #0x0
  405840:	cset	x2, ne  // ne = any
  405844:	tbnz	x1, #63, 40584c <ferror@plt+0x3b4c>
  405848:	cbz	x2, 405858 <ferror@plt+0x3b58>
  40584c:	stp	x29, x30, [sp, #-16]!
  405850:	mov	x29, sp
  405854:	bl	405980 <ferror@plt+0x3c80>
  405858:	b	4057ec <ferror@plt+0x3aec>
  40585c:	ldr	x3, [x1]
  405860:	cbnz	x0, 40589c <ferror@plt+0x3b9c>
  405864:	cbnz	x3, 405878 <ferror@plt+0x3b78>
  405868:	mov	x3, #0x80                  	// #128
  40586c:	cmp	x2, #0x80
  405870:	udiv	x3, x3, x2
  405874:	cinc	x3, x3, hi  // hi = pmore
  405878:	umulh	x5, x3, x2
  40587c:	mul	x4, x3, x2
  405880:	cmp	x5, #0x0
  405884:	cset	x5, ne  // ne = any
  405888:	tbnz	x4, #63, 405890 <ferror@plt+0x3b90>
  40588c:	cbz	x5, 4058b8 <ferror@plt+0x3bb8>
  405890:	stp	x29, x30, [sp, #-16]!
  405894:	mov	x29, sp
  405898:	bl	405980 <ferror@plt+0x3c80>
  40589c:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  4058a0:	movk	x4, #0x5554
  4058a4:	udiv	x4, x4, x2
  4058a8:	cmp	x4, x3
  4058ac:	b.ls	405890 <ferror@plt+0x3b90>  // b.plast
  4058b0:	add	x4, x3, #0x1
  4058b4:	add	x3, x4, x3, lsr #1
  4058b8:	str	x3, [x1]
  4058bc:	mul	x1, x3, x2
  4058c0:	b	4057ec <ferror@plt+0x3aec>
  4058c4:	mov	x2, #0x1                   	// #1
  4058c8:	b	40585c <ferror@plt+0x3b5c>
  4058cc:	stp	x29, x30, [sp, #-32]!
  4058d0:	mov	x29, sp
  4058d4:	str	x19, [sp, #16]
  4058d8:	mov	x19, x0
  4058dc:	bl	40578c <ferror@plt+0x3a8c>
  4058e0:	mov	x2, x19
  4058e4:	mov	w1, #0x0                   	// #0
  4058e8:	ldr	x19, [sp, #16]
  4058ec:	ldp	x29, x30, [sp], #32
  4058f0:	b	401a50 <memset@plt>
  4058f4:	umulh	x2, x0, x1
  4058f8:	stp	x29, x30, [sp, #-16]!
  4058fc:	mul	x4, x0, x1
  405900:	cmp	x2, #0x0
  405904:	mov	x29, sp
  405908:	cset	x2, ne  // ne = any
  40590c:	tbnz	x4, #63, 405914 <ferror@plt+0x3c14>
  405910:	cbz	x2, 405918 <ferror@plt+0x3c18>
  405914:	bl	405980 <ferror@plt+0x3c80>
  405918:	bl	401a80 <calloc@plt>
  40591c:	cbz	x0, 405914 <ferror@plt+0x3c14>
  405920:	ldp	x29, x30, [sp], #16
  405924:	ret
  405928:	stp	x29, x30, [sp, #-32]!
  40592c:	mov	x29, sp
  405930:	stp	x19, x20, [sp, #16]
  405934:	mov	x19, x1
  405938:	mov	x20, x0
  40593c:	mov	x0, x1
  405940:	bl	40578c <ferror@plt+0x3a8c>
  405944:	mov	x2, x19
  405948:	mov	x1, x20
  40594c:	ldp	x19, x20, [sp, #16]
  405950:	ldp	x29, x30, [sp], #32
  405954:	b	4018a0 <memcpy@plt>
  405958:	stp	x29, x30, [sp, #-32]!
  40595c:	mov	x29, sp
  405960:	str	x19, [sp, #16]
  405964:	mov	x19, x0
  405968:	bl	4018e0 <strlen@plt>
  40596c:	add	x1, x0, #0x1
  405970:	mov	x0, x19
  405974:	ldr	x19, [sp, #16]
  405978:	ldp	x29, x30, [sp], #32
  40597c:	b	405928 <ferror@plt+0x3c28>
  405980:	stp	x29, x30, [sp, #-32]!
  405984:	adrp	x0, 41a000 <ferror@plt+0x18300>
  405988:	mov	w2, #0x5                   	// #5
  40598c:	mov	x29, sp
  405990:	str	x19, [sp, #16]
  405994:	adrp	x1, 408000 <ferror@plt+0x6300>
  405998:	ldr	w19, [x0, #600]
  40599c:	add	x1, x1, #0x2fb
  4059a0:	mov	x0, #0x0                   	// #0
  4059a4:	bl	401c80 <dcgettext@plt>
  4059a8:	adrp	x2, 407000 <ferror@plt+0x5300>
  4059ac:	mov	x3, x0
  4059b0:	add	x2, x2, #0xa76
  4059b4:	mov	w0, w19
  4059b8:	mov	w1, #0x0                   	// #0
  4059bc:	bl	401910 <error@plt>
  4059c0:	bl	401af0 <abort@plt>
  4059c4:	stp	x29, x30, [sp, #-80]!
  4059c8:	mov	x29, sp
  4059cc:	stp	x19, x20, [sp, #16]
  4059d0:	mov	w19, w6
  4059d4:	stp	x21, x22, [sp, #32]
  4059d8:	mov	x22, x0
  4059dc:	mov	x21, x5
  4059e0:	stp	x23, x24, [sp, #48]
  4059e4:	mov	x24, x2
  4059e8:	mov	x23, x3
  4059ec:	mov	w2, w1
  4059f0:	add	x3, sp, #0x48
  4059f4:	mov	x1, #0x0                   	// #0
  4059f8:	bl	405e9c <ferror@plt+0x419c>
  4059fc:	cbnz	w0, 405a84 <ferror@plt+0x3d84>
  405a00:	ldr	x20, [sp, #72]
  405a04:	cmp	x20, x24
  405a08:	b.cc	405a14 <ferror@plt+0x3d14>  // b.lo, b.ul, b.last
  405a0c:	cmp	x20, x23
  405a10:	b.ls	405a6c <ferror@plt+0x3d6c>  // b.plast
  405a14:	bl	401ce0 <__errno_location@plt>
  405a18:	mov	x1, #0x3fffffff            	// #1073741823
  405a1c:	cmp	x20, x1
  405a20:	mov	w2, #0x22                  	// #34
  405a24:	mov	w1, #0x4b                  	// #75
  405a28:	csel	w1, w1, w2, hi  // hi = pmore
  405a2c:	str	w1, [x0]
  405a30:	cmp	w19, #0x0
  405a34:	csinc	w19, w19, wzr, ne  // ne = any
  405a38:	bl	401ce0 <__errno_location@plt>
  405a3c:	ldr	w20, [x0]
  405a40:	mov	x0, x22
  405a44:	cmp	w20, #0x16
  405a48:	csel	w20, w20, wzr, ne  // ne = any
  405a4c:	bl	4044b4 <ferror@plt+0x27b4>
  405a50:	mov	x4, x0
  405a54:	adrp	x2, 407000 <ferror@plt+0x5300>
  405a58:	mov	x3, x21
  405a5c:	add	x2, x2, #0xa72
  405a60:	mov	w1, w20
  405a64:	mov	w0, w19
  405a68:	bl	401910 <error@plt>
  405a6c:	ldp	x19, x20, [sp, #16]
  405a70:	ldp	x21, x22, [sp, #32]
  405a74:	ldp	x23, x24, [sp, #48]
  405a78:	ldr	x0, [sp, #72]
  405a7c:	ldp	x29, x30, [sp], #80
  405a80:	ret
  405a84:	mov	w20, w0
  405a88:	bl	401ce0 <__errno_location@plt>
  405a8c:	cmp	w20, #0x1
  405a90:	b.ne	405a9c <ferror@plt+0x3d9c>  // b.any
  405a94:	mov	w1, #0x4b                  	// #75
  405a98:	b	405a2c <ferror@plt+0x3d2c>
  405a9c:	cmp	w20, #0x3
  405aa0:	b.ne	405a30 <ferror@plt+0x3d30>  // b.any
  405aa4:	str	wzr, [x0]
  405aa8:	b	405a30 <ferror@plt+0x3d30>
  405aac:	mov	w6, w5
  405ab0:	mov	x5, x4
  405ab4:	mov	x4, x3
  405ab8:	mov	x3, x2
  405abc:	mov	x2, x1
  405ac0:	mov	w1, #0xa                   	// #10
  405ac4:	b	4059c4 <ferror@plt+0x3cc4>
  405ac8:	sxtw	x1, w1
  405acc:	mov	x4, x0
  405ad0:	mov	w0, #0x0                   	// #0
  405ad4:	sub	w2, w2, #0x1
  405ad8:	cmn	w2, #0x1
  405adc:	b.ne	405ae4 <ferror@plt+0x3de4>  // b.any
  405ae0:	ret
  405ae4:	ldr	x3, [x4]
  405ae8:	umulh	x5, x3, x1
  405aec:	cbnz	x5, 405b00 <ferror@plt+0x3e00>
  405af0:	mul	x3, x3, x1
  405af4:	orr	w0, w0, w5
  405af8:	str	x3, [x4]
  405afc:	b	405ad4 <ferror@plt+0x3dd4>
  405b00:	mov	x3, #0xffffffffffffffff    	// #-1
  405b04:	mov	w5, #0x1                   	// #1
  405b08:	b	405af4 <ferror@plt+0x3df4>
  405b0c:	stp	x29, x30, [sp, #-96]!
  405b10:	cmp	w2, #0x24
  405b14:	mov	x29, sp
  405b18:	stp	x19, x20, [sp, #16]
  405b1c:	stp	x21, x22, [sp, #32]
  405b20:	stp	x23, x24, [sp, #48]
  405b24:	str	x25, [sp, #64]
  405b28:	b.ls	405b4c <ferror@plt+0x3e4c>  // b.plast
  405b2c:	adrp	x3, 408000 <ferror@plt+0x6300>
  405b30:	adrp	x1, 408000 <ferror@plt+0x6300>
  405b34:	adrp	x0, 408000 <ferror@plt+0x6300>
  405b38:	add	x3, x3, #0x381
  405b3c:	add	x1, x1, #0x30c
  405b40:	add	x0, x0, #0x31a
  405b44:	mov	w2, #0x54                  	// #84
  405b48:	bl	401cd0 <__assert_fail@plt>
  405b4c:	mov	x19, x0
  405b50:	mov	x20, x1
  405b54:	mov	w24, w2
  405b58:	mov	x21, x3
  405b5c:	mov	x23, x4
  405b60:	cbnz	x1, 405b68 <ferror@plt+0x3e68>
  405b64:	add	x20, sp, #0x50
  405b68:	bl	401ce0 <__errno_location@plt>
  405b6c:	str	wzr, [x0]
  405b70:	mov	x22, x0
  405b74:	ldrb	w25, [x19]
  405b78:	bl	401b80 <__ctype_b_loc@plt>
  405b7c:	ldr	x2, [x0]
  405b80:	mov	x0, x19
  405b84:	ubfiz	x1, x25, #1, #8
  405b88:	ldrh	w1, [x2, x1]
  405b8c:	tbnz	w1, #13, 405bb8 <ferror@plt+0x3eb8>
  405b90:	cmp	w25, #0x2d
  405b94:	b.ne	405bc0 <ferror@plt+0x3ec0>  // b.any
  405b98:	mov	w19, #0x4                   	// #4
  405b9c:	mov	w0, w19
  405ba0:	ldp	x19, x20, [sp, #16]
  405ba4:	ldp	x21, x22, [sp, #32]
  405ba8:	ldp	x23, x24, [sp, #48]
  405bac:	ldr	x25, [sp, #64]
  405bb0:	ldp	x29, x30, [sp], #96
  405bb4:	ret
  405bb8:	ldrb	w25, [x0, #1]!
  405bbc:	b	405b84 <ferror@plt+0x3e84>
  405bc0:	mov	w2, w24
  405bc4:	mov	x1, x20
  405bc8:	mov	x0, x19
  405bcc:	bl	4018d0 <strtoul@plt>
  405bd0:	ldr	x24, [x20]
  405bd4:	str	x0, [sp, #88]
  405bd8:	cmp	x24, x19
  405bdc:	b.ne	405c2c <ferror@plt+0x3f2c>  // b.any
  405be0:	cbz	x23, 405b98 <ferror@plt+0x3e98>
  405be4:	ldrb	w1, [x19]
  405be8:	cbz	w1, 405b98 <ferror@plt+0x3e98>
  405bec:	mov	x0, x23
  405bf0:	bl	401bf0 <strchr@plt>
  405bf4:	cbz	x0, 405b98 <ferror@plt+0x3e98>
  405bf8:	mov	x0, #0x1                   	// #1
  405bfc:	mov	w19, #0x0                   	// #0
  405c00:	str	x0, [sp, #88]
  405c04:	ldrb	w22, [x24]
  405c08:	cbz	w22, 405df4 <ferror@plt+0x40f4>
  405c0c:	mov	w1, w22
  405c10:	mov	x0, x23
  405c14:	bl	401bf0 <strchr@plt>
  405c18:	cbnz	x0, 405c54 <ferror@plt+0x3f54>
  405c1c:	ldr	x0, [sp, #88]
  405c20:	orr	w19, w19, #0x2
  405c24:	str	x0, [x21]
  405c28:	b	405b9c <ferror@plt+0x3e9c>
  405c2c:	ldr	w1, [x22]
  405c30:	cbz	w1, 405c4c <ferror@plt+0x3f4c>
  405c34:	cmp	w1, #0x22
  405c38:	b.ne	405b98 <ferror@plt+0x3e98>  // b.any
  405c3c:	mov	w19, #0x1                   	// #1
  405c40:	cbnz	x23, 405c04 <ferror@plt+0x3f04>
  405c44:	str	x0, [x21]
  405c48:	b	405b9c <ferror@plt+0x3e9c>
  405c4c:	mov	w19, #0x0                   	// #0
  405c50:	b	405c40 <ferror@plt+0x3f40>
  405c54:	cmp	w22, #0x5a
  405c58:	b.hi	405d40 <ferror@plt+0x4040>  // b.pmore
  405c5c:	cmp	w22, #0x44
  405c60:	b.hi	405d1c <ferror@plt+0x401c>  // b.pmore
  405c64:	mov	w6, #0x1                   	// #1
  405c68:	mov	w1, #0x400                 	// #1024
  405c6c:	cmp	w22, #0x58
  405c70:	b.hi	405d60 <ferror@plt+0x4060>  // b.pmore
  405c74:	sub	w22, w22, #0x42
  405c78:	and	w0, w22, #0xff
  405c7c:	cmp	w0, #0x12
  405c80:	b.hi	405c1c <ferror@plt+0x3f1c>  // b.pmore
  405c84:	cmp	w22, #0x12
  405c88:	b.hi	405c1c <ferror@plt+0x3f1c>  // b.pmore
  405c8c:	adrp	x0, 408000 <ferror@plt+0x6300>
  405c90:	add	x0, x0, #0x340
  405c94:	ldrb	w0, [x0, w22, uxtw]
  405c98:	adr	x2, 405ca4 <ferror@plt+0x3fa4>
  405c9c:	add	x0, x2, w0, sxtb #2
  405ca0:	br	x0
  405ca4:	mov	x1, #0x1                   	// #1
  405ca8:	lsl	x0, x1, x0
  405cac:	mov	x1, #0x2051                	// #8273
  405cb0:	tst	x0, x1
  405cb4:	b.eq	405d50 <ferror@plt+0x4050>  // b.none
  405cb8:	mov	x0, x23
  405cbc:	mov	w1, #0x30                  	// #48
  405cc0:	bl	401bf0 <strchr@plt>
  405cc4:	cbz	x0, 405d9c <ferror@plt+0x409c>
  405cc8:	ldrb	w0, [x24, #1]
  405ccc:	cmp	w0, #0x44
  405cd0:	b.eq	405da4 <ferror@plt+0x40a4>  // b.none
  405cd4:	cmp	w0, #0x69
  405cd8:	b.eq	405d84 <ferror@plt+0x4084>  // b.none
  405cdc:	cmp	w0, #0x42
  405ce0:	mov	w6, #0x2                   	// #2
  405ce4:	mov	w1, #0x400                 	// #1024
  405ce8:	mov	w0, #0x3e8                 	// #1000
  405cec:	csinc	w6, w6, wzr, eq  // eq = none
  405cf0:	csel	w1, w1, w0, ne  // ne = any
  405cf4:	cmp	w22, #0x6d
  405cf8:	b.ls	405c6c <ferror@plt+0x3f6c>  // b.plast
  405cfc:	cmp	w22, #0x74
  405d00:	b.eq	405e40 <ferror@plt+0x4140>  // b.none
  405d04:	cmp	w22, #0x77
  405d08:	b.ne	405c1c <ferror@plt+0x3f1c>  // b.any
  405d0c:	ldr	x0, [sp, #88]
  405d10:	tbnz	x0, #63, 405dcc <ferror@plt+0x40cc>
  405d14:	lsl	x0, x0, #1
  405d18:	b	405dc0 <ferror@plt+0x40c0>
  405d1c:	sub	w1, w22, #0x45
  405d20:	cmp	w1, #0x15
  405d24:	b.hi	405d9c <ferror@plt+0x409c>  // b.pmore
  405d28:	adrp	x0, 408000 <ferror@plt+0x6300>
  405d2c:	add	x0, x0, #0x354
  405d30:	ldrb	w0, [x0, w1, uxtw]
  405d34:	adr	x1, 405d40 <ferror@plt+0x4040>
  405d38:	add	x0, x1, w0, sxtb #2
  405d3c:	br	x0
  405d40:	sub	w0, w22, #0x67
  405d44:	and	w0, w0, #0xff
  405d48:	cmp	w0, #0xd
  405d4c:	b.ls	405ca4 <ferror@plt+0x3fa4>  // b.plast
  405d50:	cmp	w22, #0x6d
  405d54:	mov	w6, #0x1                   	// #1
  405d58:	mov	w1, #0x400                 	// #1024
  405d5c:	b.hi	405cfc <ferror@plt+0x3ffc>  // b.pmore
  405d60:	sub	w22, w22, #0x59
  405d64:	cmp	w22, #0x14
  405d68:	b.hi	405c1c <ferror@plt+0x3f1c>  // b.pmore
  405d6c:	adrp	x0, 408000 <ferror@plt+0x6300>
  405d70:	add	x0, x0, #0x36c
  405d74:	ldrb	w0, [x0, w22, uxtw]
  405d78:	adr	x2, 405d84 <ferror@plt+0x4084>
  405d7c:	add	x0, x2, w0, sxtb #2
  405d80:	br	x0
  405d84:	ldrb	w0, [x24, #2]
  405d88:	mov	w6, #0x3                   	// #3
  405d8c:	cmp	w0, #0x42
  405d90:	csinc	w6, w6, wzr, eq  // eq = none
  405d94:	mov	w1, #0x400                 	// #1024
  405d98:	b	405cf4 <ferror@plt+0x3ff4>
  405d9c:	mov	w6, #0x1                   	// #1
  405da0:	b	405d94 <ferror@plt+0x4094>
  405da4:	mov	w6, #0x2                   	// #2
  405da8:	mov	w1, #0x3e8                 	// #1000
  405dac:	b	405cf4 <ferror@plt+0x3ff4>
  405db0:	ldr	x0, [sp, #88]
  405db4:	cmp	xzr, x0, lsr #55
  405db8:	b.ne	405dcc <ferror@plt+0x40cc>  // b.any
  405dbc:	lsl	x0, x0, #9
  405dc0:	str	x0, [sp, #88]
  405dc4:	mov	w0, #0x0                   	// #0
  405dc8:	b	405dd8 <ferror@plt+0x40d8>
  405dcc:	mov	x0, #0xffffffffffffffff    	// #-1
  405dd0:	str	x0, [sp, #88]
  405dd4:	mov	w0, #0x1                   	// #1
  405dd8:	orr	w19, w19, w0
  405ddc:	ldr	x0, [x20]
  405de0:	add	x1, x0, w6, sxtw
  405de4:	str	x1, [x20]
  405de8:	ldrb	w0, [x0, w6, sxtw]
  405dec:	cbz	w0, 405df4 <ferror@plt+0x40f4>
  405df0:	orr	w19, w19, #0x2
  405df4:	ldr	x0, [sp, #88]
  405df8:	b	405c44 <ferror@plt+0x3f44>
  405dfc:	ldr	x0, [sp, #88]
  405e00:	cmp	xzr, x0, lsr #54
  405e04:	b.ne	405dcc <ferror@plt+0x40cc>  // b.any
  405e08:	lsl	x0, x0, #10
  405e0c:	b	405dc0 <ferror@plt+0x40c0>
  405e10:	mov	w2, #0x6                   	// #6
  405e14:	add	x0, sp, #0x58
  405e18:	bl	405ac8 <ferror@plt+0x3dc8>
  405e1c:	b	405dd8 <ferror@plt+0x40d8>
  405e20:	mov	w2, #0x3                   	// #3
  405e24:	b	405e14 <ferror@plt+0x4114>
  405e28:	mov	w2, #0x1                   	// #1
  405e2c:	b	405e14 <ferror@plt+0x4114>
  405e30:	mov	w2, #0x2                   	// #2
  405e34:	b	405e14 <ferror@plt+0x4114>
  405e38:	mov	w2, #0x5                   	// #5
  405e3c:	b	405e14 <ferror@plt+0x4114>
  405e40:	mov	w2, #0x4                   	// #4
  405e44:	b	405e14 <ferror@plt+0x4114>
  405e48:	mov	w2, #0x8                   	// #8
  405e4c:	b	405e14 <ferror@plt+0x4114>
  405e50:	mov	w2, #0x7                   	// #7
  405e54:	b	405e14 <ferror@plt+0x4114>
  405e58:	sxtw	x1, w1
  405e5c:	mov	x4, x0
  405e60:	mov	w0, #0x0                   	// #0
  405e64:	sub	w2, w2, #0x1
  405e68:	cmn	w2, #0x1
  405e6c:	b.ne	405e74 <ferror@plt+0x4174>  // b.any
  405e70:	ret
  405e74:	ldr	x3, [x4]
  405e78:	umulh	x5, x3, x1
  405e7c:	cbnz	x5, 405e90 <ferror@plt+0x4190>
  405e80:	mul	x3, x3, x1
  405e84:	orr	w0, w0, w5
  405e88:	str	x3, [x4]
  405e8c:	b	405e64 <ferror@plt+0x4164>
  405e90:	mov	x3, #0xffffffffffffffff    	// #-1
  405e94:	mov	w5, #0x1                   	// #1
  405e98:	b	405e84 <ferror@plt+0x4184>
  405e9c:	stp	x29, x30, [sp, #-96]!
  405ea0:	cmp	w2, #0x24
  405ea4:	mov	x29, sp
  405ea8:	stp	x19, x20, [sp, #16]
  405eac:	stp	x21, x22, [sp, #32]
  405eb0:	stp	x23, x24, [sp, #48]
  405eb4:	str	x25, [sp, #64]
  405eb8:	b.ls	405edc <ferror@plt+0x41dc>  // b.plast
  405ebc:	adrp	x3, 408000 <ferror@plt+0x6300>
  405ec0:	adrp	x1, 408000 <ferror@plt+0x6300>
  405ec4:	adrp	x0, 408000 <ferror@plt+0x6300>
  405ec8:	add	x3, x3, #0x3cd
  405ecc:	add	x1, x1, #0x30c
  405ed0:	add	x0, x0, #0x31a
  405ed4:	mov	w2, #0x54                  	// #84
  405ed8:	bl	401cd0 <__assert_fail@plt>
  405edc:	mov	x19, x0
  405ee0:	mov	x20, x1
  405ee4:	mov	w24, w2
  405ee8:	mov	x21, x3
  405eec:	mov	x23, x4
  405ef0:	cbnz	x1, 405ef8 <ferror@plt+0x41f8>
  405ef4:	add	x20, sp, #0x50
  405ef8:	bl	401ce0 <__errno_location@plt>
  405efc:	str	wzr, [x0]
  405f00:	mov	x22, x0
  405f04:	ldrb	w25, [x19]
  405f08:	bl	401b80 <__ctype_b_loc@plt>
  405f0c:	ldr	x2, [x0]
  405f10:	mov	x0, x19
  405f14:	ubfiz	x1, x25, #1, #8
  405f18:	ldrh	w1, [x2, x1]
  405f1c:	tbnz	w1, #13, 405f48 <ferror@plt+0x4248>
  405f20:	cmp	w25, #0x2d
  405f24:	b.ne	405f50 <ferror@plt+0x4250>  // b.any
  405f28:	mov	w19, #0x4                   	// #4
  405f2c:	mov	w0, w19
  405f30:	ldp	x19, x20, [sp, #16]
  405f34:	ldp	x21, x22, [sp, #32]
  405f38:	ldp	x23, x24, [sp, #48]
  405f3c:	ldr	x25, [sp, #64]
  405f40:	ldp	x29, x30, [sp], #96
  405f44:	ret
  405f48:	ldrb	w25, [x0, #1]!
  405f4c:	b	405f14 <ferror@plt+0x4214>
  405f50:	mov	w2, w24
  405f54:	mov	x1, x20
  405f58:	mov	x0, x19
  405f5c:	bl	401ae0 <strtoumax@plt>
  405f60:	ldr	x24, [x20]
  405f64:	str	x0, [sp, #88]
  405f68:	cmp	x24, x19
  405f6c:	b.ne	405fbc <ferror@plt+0x42bc>  // b.any
  405f70:	cbz	x23, 405f28 <ferror@plt+0x4228>
  405f74:	ldrb	w1, [x19]
  405f78:	cbz	w1, 405f28 <ferror@plt+0x4228>
  405f7c:	mov	x0, x23
  405f80:	bl	401bf0 <strchr@plt>
  405f84:	cbz	x0, 405f28 <ferror@plt+0x4228>
  405f88:	mov	x0, #0x1                   	// #1
  405f8c:	mov	w19, #0x0                   	// #0
  405f90:	str	x0, [sp, #88]
  405f94:	ldrb	w22, [x24]
  405f98:	cbz	w22, 406184 <ferror@plt+0x4484>
  405f9c:	mov	w1, w22
  405fa0:	mov	x0, x23
  405fa4:	bl	401bf0 <strchr@plt>
  405fa8:	cbnz	x0, 405fe4 <ferror@plt+0x42e4>
  405fac:	ldr	x0, [sp, #88]
  405fb0:	orr	w19, w19, #0x2
  405fb4:	str	x0, [x21]
  405fb8:	b	405f2c <ferror@plt+0x422c>
  405fbc:	ldr	w1, [x22]
  405fc0:	cbz	w1, 405fdc <ferror@plt+0x42dc>
  405fc4:	cmp	w1, #0x22
  405fc8:	b.ne	405f28 <ferror@plt+0x4228>  // b.any
  405fcc:	mov	w19, #0x1                   	// #1
  405fd0:	cbnz	x23, 405f94 <ferror@plt+0x4294>
  405fd4:	str	x0, [x21]
  405fd8:	b	405f2c <ferror@plt+0x422c>
  405fdc:	mov	w19, #0x0                   	// #0
  405fe0:	b	405fd0 <ferror@plt+0x42d0>
  405fe4:	cmp	w22, #0x5a
  405fe8:	b.hi	4060d0 <ferror@plt+0x43d0>  // b.pmore
  405fec:	cmp	w22, #0x44
  405ff0:	b.hi	4060ac <ferror@plt+0x43ac>  // b.pmore
  405ff4:	mov	w6, #0x1                   	// #1
  405ff8:	mov	w1, #0x400                 	// #1024
  405ffc:	cmp	w22, #0x58
  406000:	b.hi	4060f0 <ferror@plt+0x43f0>  // b.pmore
  406004:	sub	w22, w22, #0x42
  406008:	and	w0, w22, #0xff
  40600c:	cmp	w0, #0x12
  406010:	b.hi	405fac <ferror@plt+0x42ac>  // b.pmore
  406014:	cmp	w22, #0x12
  406018:	b.hi	405fac <ferror@plt+0x42ac>  // b.pmore
  40601c:	adrp	x0, 408000 <ferror@plt+0x6300>
  406020:	add	x0, x0, #0x38c
  406024:	ldrb	w0, [x0, w22, uxtw]
  406028:	adr	x2, 406034 <ferror@plt+0x4334>
  40602c:	add	x0, x2, w0, sxtb #2
  406030:	br	x0
  406034:	mov	x1, #0x1                   	// #1
  406038:	lsl	x0, x1, x0
  40603c:	mov	x1, #0x2051                	// #8273
  406040:	tst	x0, x1
  406044:	b.eq	4060e0 <ferror@plt+0x43e0>  // b.none
  406048:	mov	x0, x23
  40604c:	mov	w1, #0x30                  	// #48
  406050:	bl	401bf0 <strchr@plt>
  406054:	cbz	x0, 40612c <ferror@plt+0x442c>
  406058:	ldrb	w0, [x24, #1]
  40605c:	cmp	w0, #0x44
  406060:	b.eq	406134 <ferror@plt+0x4434>  // b.none
  406064:	cmp	w0, #0x69
  406068:	b.eq	406114 <ferror@plt+0x4414>  // b.none
  40606c:	cmp	w0, #0x42
  406070:	mov	w6, #0x2                   	// #2
  406074:	mov	w1, #0x400                 	// #1024
  406078:	mov	w0, #0x3e8                 	// #1000
  40607c:	csinc	w6, w6, wzr, eq  // eq = none
  406080:	csel	w1, w1, w0, ne  // ne = any
  406084:	cmp	w22, #0x6d
  406088:	b.ls	405ffc <ferror@plt+0x42fc>  // b.plast
  40608c:	cmp	w22, #0x74
  406090:	b.eq	4061d0 <ferror@plt+0x44d0>  // b.none
  406094:	cmp	w22, #0x77
  406098:	b.ne	405fac <ferror@plt+0x42ac>  // b.any
  40609c:	ldr	x0, [sp, #88]
  4060a0:	tbnz	x0, #63, 40615c <ferror@plt+0x445c>
  4060a4:	lsl	x0, x0, #1
  4060a8:	b	406150 <ferror@plt+0x4450>
  4060ac:	sub	w1, w22, #0x45
  4060b0:	cmp	w1, #0x15
  4060b4:	b.hi	40612c <ferror@plt+0x442c>  // b.pmore
  4060b8:	adrp	x0, 408000 <ferror@plt+0x6300>
  4060bc:	add	x0, x0, #0x3a0
  4060c0:	ldrb	w0, [x0, w1, uxtw]
  4060c4:	adr	x1, 4060d0 <ferror@plt+0x43d0>
  4060c8:	add	x0, x1, w0, sxtb #2
  4060cc:	br	x0
  4060d0:	sub	w0, w22, #0x67
  4060d4:	and	w0, w0, #0xff
  4060d8:	cmp	w0, #0xd
  4060dc:	b.ls	406034 <ferror@plt+0x4334>  // b.plast
  4060e0:	cmp	w22, #0x6d
  4060e4:	mov	w6, #0x1                   	// #1
  4060e8:	mov	w1, #0x400                 	// #1024
  4060ec:	b.hi	40608c <ferror@plt+0x438c>  // b.pmore
  4060f0:	sub	w22, w22, #0x59
  4060f4:	cmp	w22, #0x14
  4060f8:	b.hi	405fac <ferror@plt+0x42ac>  // b.pmore
  4060fc:	adrp	x0, 408000 <ferror@plt+0x6300>
  406100:	add	x0, x0, #0x3b8
  406104:	ldrb	w0, [x0, w22, uxtw]
  406108:	adr	x2, 406114 <ferror@plt+0x4414>
  40610c:	add	x0, x2, w0, sxtb #2
  406110:	br	x0
  406114:	ldrb	w0, [x24, #2]
  406118:	mov	w6, #0x3                   	// #3
  40611c:	cmp	w0, #0x42
  406120:	csinc	w6, w6, wzr, eq  // eq = none
  406124:	mov	w1, #0x400                 	// #1024
  406128:	b	406084 <ferror@plt+0x4384>
  40612c:	mov	w6, #0x1                   	// #1
  406130:	b	406124 <ferror@plt+0x4424>
  406134:	mov	w6, #0x2                   	// #2
  406138:	mov	w1, #0x3e8                 	// #1000
  40613c:	b	406084 <ferror@plt+0x4384>
  406140:	ldr	x0, [sp, #88]
  406144:	cmp	xzr, x0, lsr #55
  406148:	b.ne	40615c <ferror@plt+0x445c>  // b.any
  40614c:	lsl	x0, x0, #9
  406150:	str	x0, [sp, #88]
  406154:	mov	w0, #0x0                   	// #0
  406158:	b	406168 <ferror@plt+0x4468>
  40615c:	mov	x0, #0xffffffffffffffff    	// #-1
  406160:	str	x0, [sp, #88]
  406164:	mov	w0, #0x1                   	// #1
  406168:	orr	w19, w19, w0
  40616c:	ldr	x0, [x20]
  406170:	add	x1, x0, w6, sxtw
  406174:	str	x1, [x20]
  406178:	ldrb	w0, [x0, w6, sxtw]
  40617c:	cbz	w0, 406184 <ferror@plt+0x4484>
  406180:	orr	w19, w19, #0x2
  406184:	ldr	x0, [sp, #88]
  406188:	b	405fd4 <ferror@plt+0x42d4>
  40618c:	ldr	x0, [sp, #88]
  406190:	cmp	xzr, x0, lsr #54
  406194:	b.ne	40615c <ferror@plt+0x445c>  // b.any
  406198:	lsl	x0, x0, #10
  40619c:	b	406150 <ferror@plt+0x4450>
  4061a0:	mov	w2, #0x6                   	// #6
  4061a4:	add	x0, sp, #0x58
  4061a8:	bl	405e58 <ferror@plt+0x4158>
  4061ac:	b	406168 <ferror@plt+0x4468>
  4061b0:	mov	w2, #0x3                   	// #3
  4061b4:	b	4061a4 <ferror@plt+0x44a4>
  4061b8:	mov	w2, #0x1                   	// #1
  4061bc:	b	4061a4 <ferror@plt+0x44a4>
  4061c0:	mov	w2, #0x2                   	// #2
  4061c4:	b	4061a4 <ferror@plt+0x44a4>
  4061c8:	mov	w2, #0x5                   	// #5
  4061cc:	b	4061a4 <ferror@plt+0x44a4>
  4061d0:	mov	w2, #0x4                   	// #4
  4061d4:	b	4061a4 <ferror@plt+0x44a4>
  4061d8:	mov	w2, #0x8                   	// #8
  4061dc:	b	4061a4 <ferror@plt+0x44a4>
  4061e0:	mov	w2, #0x7                   	// #7
  4061e4:	b	4061a4 <ferror@plt+0x44a4>
  4061e8:	stp	x29, x30, [sp, #-32]!
  4061ec:	mov	x29, sp
  4061f0:	stp	x19, x20, [sp, #16]
  4061f4:	mov	x19, x0
  4061f8:	bl	401990 <fileno@plt>
  4061fc:	tbz	w0, #31, 406210 <ferror@plt+0x4510>
  406200:	mov	x0, x19
  406204:	ldp	x19, x20, [sp, #16]
  406208:	ldp	x29, x30, [sp], #32
  40620c:	b	4019a0 <fclose@plt>
  406210:	mov	x0, x19
  406214:	bl	401ca0 <__freading@plt>
  406218:	cbnz	w0, 406250 <ferror@plt+0x4550>
  40621c:	mov	x0, x19
  406220:	bl	40627c <ferror@plt+0x457c>
  406224:	cbnz	w0, 406270 <ferror@plt+0x4570>
  406228:	mov	w20, #0x0                   	// #0
  40622c:	mov	x0, x19
  406230:	bl	4019a0 <fclose@plt>
  406234:	cbz	w20, 406244 <ferror@plt+0x4544>
  406238:	bl	401ce0 <__errno_location@plt>
  40623c:	str	w20, [x0]
  406240:	mov	w0, #0xffffffff            	// #-1
  406244:	ldp	x19, x20, [sp, #16]
  406248:	ldp	x29, x30, [sp], #32
  40624c:	ret
  406250:	mov	x0, x19
  406254:	bl	401990 <fileno@plt>
  406258:	mov	w2, #0x1                   	// #1
  40625c:	mov	x1, #0x0                   	// #0
  406260:	bl	401960 <lseek@plt>
  406264:	cmn	x0, #0x1
  406268:	b.ne	40621c <ferror@plt+0x451c>  // b.any
  40626c:	b	406228 <ferror@plt+0x4528>
  406270:	bl	401ce0 <__errno_location@plt>
  406274:	ldr	w20, [x0]
  406278:	b	40622c <ferror@plt+0x452c>
  40627c:	stp	x29, x30, [sp, #-32]!
  406280:	mov	x29, sp
  406284:	str	x19, [sp, #16]
  406288:	mov	x19, x0
  40628c:	cbnz	x0, 4062a0 <ferror@plt+0x45a0>
  406290:	mov	x0, x19
  406294:	ldr	x19, [sp, #16]
  406298:	ldp	x29, x30, [sp], #32
  40629c:	b	401c40 <fflush@plt>
  4062a0:	bl	401ca0 <__freading@plt>
  4062a4:	cbz	w0, 406290 <ferror@plt+0x4590>
  4062a8:	ldr	w0, [x19]
  4062ac:	tbz	w0, #8, 406290 <ferror@plt+0x4590>
  4062b0:	mov	x0, x19
  4062b4:	mov	w2, #0x1                   	// #1
  4062b8:	mov	x1, #0x0                   	// #0
  4062bc:	bl	4062c4 <ferror@plt+0x45c4>
  4062c0:	b	406290 <ferror@plt+0x4590>
  4062c4:	stp	x29, x30, [sp, #-48]!
  4062c8:	mov	x29, sp
  4062cc:	stp	x19, x20, [sp, #16]
  4062d0:	mov	x20, x1
  4062d4:	mov	x19, x0
  4062d8:	ldr	x1, [x0, #8]
  4062dc:	str	x21, [sp, #32]
  4062e0:	mov	w21, w2
  4062e4:	ldr	x2, [x0, #16]
  4062e8:	cmp	x2, x1
  4062ec:	b.ne	406340 <ferror@plt+0x4640>  // b.any
  4062f0:	ldp	x1, x2, [x0, #32]
  4062f4:	cmp	x2, x1
  4062f8:	b.ne	406340 <ferror@plt+0x4640>  // b.any
  4062fc:	ldr	x1, [x0, #72]
  406300:	cbnz	x1, 406340 <ferror@plt+0x4640>
  406304:	bl	401990 <fileno@plt>
  406308:	mov	w2, w21
  40630c:	mov	x1, x20
  406310:	bl	401960 <lseek@plt>
  406314:	cmn	x0, #0x1
  406318:	b.eq	406330 <ferror@plt+0x4630>  // b.none
  40631c:	ldr	w1, [x19]
  406320:	str	x0, [x19, #144]
  406324:	mov	w0, #0x0                   	// #0
  406328:	and	w1, w1, #0xffffffef
  40632c:	str	w1, [x19]
  406330:	ldp	x19, x20, [sp, #16]
  406334:	ldr	x21, [sp, #32]
  406338:	ldp	x29, x30, [sp], #48
  40633c:	ret
  406340:	mov	w2, w21
  406344:	mov	x1, x20
  406348:	mov	x0, x19
  40634c:	ldp	x19, x20, [sp, #16]
  406350:	ldr	x21, [sp, #32]
  406354:	ldp	x29, x30, [sp], #48
  406358:	b	401b90 <fseeko@plt>
  40635c:	stp	x29, x30, [sp, #-64]!
  406360:	mov	x29, sp
  406364:	stp	x19, x20, [sp, #16]
  406368:	stp	x21, x22, [sp, #32]
  40636c:	mov	x21, x1
  406370:	mov	x22, x2
  406374:	cbnz	x0, 4063cc <ferror@plt+0x46cc>
  406378:	add	x19, sp, #0x3c
  40637c:	mov	x2, x22
  406380:	mov	x1, x21
  406384:	mov	x0, x19
  406388:	bl	401890 <mbrtowc@plt>
  40638c:	cmp	x22, #0x0
  406390:	mov	x20, x0
  406394:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  406398:	b.ls	4063b8 <ferror@plt+0x46b8>  // b.plast
  40639c:	mov	w0, #0x0                   	// #0
  4063a0:	bl	4064ec <ferror@plt+0x47ec>
  4063a4:	tst	w0, #0xff
  4063a8:	b.ne	4063b8 <ferror@plt+0x46b8>  // b.any
  4063ac:	ldrb	w0, [x21]
  4063b0:	mov	x20, #0x1                   	// #1
  4063b4:	str	w0, [x19]
  4063b8:	mov	x0, x20
  4063bc:	ldp	x19, x20, [sp, #16]
  4063c0:	ldp	x21, x22, [sp, #32]
  4063c4:	ldp	x29, x30, [sp], #64
  4063c8:	ret
  4063cc:	mov	x19, x0
  4063d0:	b	40637c <ferror@plt+0x467c>
  4063d4:	stp	x29, x30, [sp, #-48]!
  4063d8:	mov	x29, sp
  4063dc:	stp	x19, x20, [sp, #16]
  4063e0:	mov	x19, x0
  4063e4:	str	x21, [sp, #32]
  4063e8:	bl	401970 <__fpending@plt>
  4063ec:	mov	x20, x0
  4063f0:	mov	x0, x19
  4063f4:	bl	401920 <ferror_unlocked@plt>
  4063f8:	mov	w21, w0
  4063fc:	mov	x0, x19
  406400:	bl	4061e8 <ferror@plt+0x44e8>
  406404:	cbnz	w21, 406430 <ferror@plt+0x4730>
  406408:	cbz	w0, 406420 <ferror@plt+0x4720>
  40640c:	cbnz	x20, 40643c <ferror@plt+0x473c>
  406410:	bl	401ce0 <__errno_location@plt>
  406414:	ldr	w0, [x0]
  406418:	cmp	w0, #0x9
  40641c:	csetm	w0, ne  // ne = any
  406420:	ldp	x19, x20, [sp, #16]
  406424:	ldr	x21, [sp, #32]
  406428:	ldp	x29, x30, [sp], #48
  40642c:	ret
  406430:	cbnz	w0, 40643c <ferror@plt+0x473c>
  406434:	bl	401ce0 <__errno_location@plt>
  406438:	str	wzr, [x0]
  40643c:	mov	w0, #0xffffffff            	// #-1
  406440:	b	406420 <ferror@plt+0x4720>
  406444:	stp	x29, x30, [sp, #-48]!
  406448:	mov	x29, sp
  40644c:	stp	x19, x20, [sp, #16]
  406450:	str	x21, [sp, #32]
  406454:	mov	x21, x1
  406458:	bl	4019d0 <fopen@plt>
  40645c:	mov	x19, x0
  406460:	cbz	x0, 406498 <ferror@plt+0x4798>
  406464:	bl	401990 <fileno@plt>
  406468:	cmp	w0, #0x2
  40646c:	b.hi	406498 <ferror@plt+0x4798>  // b.pmore
  406470:	bl	407290 <ferror@plt+0x5590>
  406474:	mov	w20, w0
  406478:	tbz	w0, #31, 4064ac <ferror@plt+0x47ac>
  40647c:	bl	401ce0 <__errno_location@plt>
  406480:	mov	x20, x0
  406484:	mov	x0, x19
  406488:	ldr	w21, [x20]
  40648c:	bl	4061e8 <ferror@plt+0x44e8>
  406490:	str	w21, [x20]
  406494:	mov	x19, #0x0                   	// #0
  406498:	mov	x0, x19
  40649c:	ldp	x19, x20, [sp, #16]
  4064a0:	ldr	x21, [sp, #32]
  4064a4:	ldp	x29, x30, [sp], #48
  4064a8:	ret
  4064ac:	mov	x0, x19
  4064b0:	bl	4061e8 <ferror@plt+0x44e8>
  4064b4:	cbz	w0, 4064d4 <ferror@plt+0x47d4>
  4064b8:	bl	401ce0 <__errno_location@plt>
  4064bc:	mov	x19, x0
  4064c0:	mov	w0, w20
  4064c4:	ldr	w21, [x19]
  4064c8:	bl	401ab0 <close@plt>
  4064cc:	str	w21, [x19]
  4064d0:	b	406494 <ferror@plt+0x4794>
  4064d4:	mov	x1, x21
  4064d8:	mov	w0, w20
  4064dc:	bl	401a60 <fdopen@plt>
  4064e0:	mov	x19, x0
  4064e4:	cbnz	x0, 406498 <ferror@plt+0x4798>
  4064e8:	b	4064b8 <ferror@plt+0x47b8>
  4064ec:	stp	x29, x30, [sp, #-32]!
  4064f0:	mov	x1, #0x0                   	// #0
  4064f4:	mov	x29, sp
  4064f8:	str	x19, [sp, #16]
  4064fc:	bl	401cf0 <setlocale@plt>
  406500:	cbz	x0, 40653c <ferror@plt+0x483c>
  406504:	adrp	x1, 408000 <ferror@plt+0x6300>
  406508:	mov	x19, x0
  40650c:	add	x1, x1, #0x3d8
  406510:	bl	401b70 <strcmp@plt>
  406514:	cbz	w0, 406544 <ferror@plt+0x4844>
  406518:	mov	x0, x19
  40651c:	adrp	x1, 408000 <ferror@plt+0x6300>
  406520:	add	x1, x1, #0x3da
  406524:	bl	401b70 <strcmp@plt>
  406528:	cmp	w0, #0x0
  40652c:	cset	w0, ne  // ne = any
  406530:	ldr	x19, [sp, #16]
  406534:	ldp	x29, x30, [sp], #32
  406538:	ret
  40653c:	mov	w0, #0x1                   	// #1
  406540:	b	406530 <ferror@plt+0x4830>
  406544:	mov	w0, #0x0                   	// #0
  406548:	b	406530 <ferror@plt+0x4830>
  40654c:	ror	x2, x0, #3
  406550:	udiv	x0, x2, x1
  406554:	msub	x0, x0, x1, x2
  406558:	ret
  40655c:	cmp	x1, x0
  406560:	cset	w0, eq  // eq = none
  406564:	ret
  406568:	ldrb	w2, [x1, #16]
  40656c:	cbnz	w2, 406590 <ferror@plt+0x4890>
  406570:	ucvtf	s0, x0
  406574:	ldr	s1, [x1, #8]
  406578:	mov	w0, #0x5f800000            	// #1602224128
  40657c:	fdiv	s0, s0, s1
  406580:	fmov	s1, w0
  406584:	fcmpe	s0, s1
  406588:	b.ge	4065a8 <ferror@plt+0x48a8>  // b.tcont
  40658c:	fcvtzu	x0, s0
  406590:	cmp	x0, #0xa
  406594:	mov	x1, #0xa                   	// #10
  406598:	csel	x0, x0, x1, cs  // cs = hs, nlast
  40659c:	orr	x0, x0, #0x1
  4065a0:	cmn	x0, #0x1
  4065a4:	b.ne	4065d8 <ferror@plt+0x48d8>  // b.any
  4065a8:	mov	x0, #0x0                   	// #0
  4065ac:	b	4065f8 <ferror@plt+0x48f8>
  4065b0:	add	x2, x1, #0x1
  4065b4:	add	x1, x1, #0x2
  4065b8:	add	x3, x3, x2, lsl #2
  4065bc:	udiv	x2, x0, x1
  4065c0:	cmp	x0, x3
  4065c4:	msub	x2, x2, x1, x0
  4065c8:	b.ls	4065e4 <ferror@plt+0x48e4>  // b.plast
  4065cc:	cbnz	x2, 4065b0 <ferror@plt+0x48b0>
  4065d0:	add	x0, x0, #0x2
  4065d4:	b	4065a0 <ferror@plt+0x48a0>
  4065d8:	mov	x3, #0x9                   	// #9
  4065dc:	mov	x1, #0x3                   	// #3
  4065e0:	b	4065bc <ferror@plt+0x48bc>
  4065e4:	cbz	x2, 4065d0 <ferror@plt+0x48d0>
  4065e8:	cmp	xzr, x0, lsr #61
  4065ec:	cset	x1, ne  // ne = any
  4065f0:	tbnz	x0, #60, 4065a8 <ferror@plt+0x48a8>
  4065f4:	cbnz	x1, 4065a8 <ferror@plt+0x48a8>
  4065f8:	ret
  4065fc:	stp	x29, x30, [sp, #-32]!
  406600:	mov	x29, sp
  406604:	str	x19, [sp, #16]
  406608:	mov	x19, x0
  40660c:	mov	x0, x1
  406610:	ldr	x1, [x19, #16]
  406614:	ldr	x2, [x19, #48]
  406618:	blr	x2
  40661c:	ldr	x1, [x19, #16]
  406620:	cmp	x1, x0
  406624:	b.hi	40662c <ferror@plt+0x492c>  // b.pmore
  406628:	bl	401af0 <abort@plt>
  40662c:	ldr	x1, [x19]
  406630:	ldr	x19, [sp, #16]
  406634:	add	x0, x1, x0, lsl #4
  406638:	ldp	x29, x30, [sp], #32
  40663c:	ret
  406640:	stp	x29, x30, [sp, #-64]!
  406644:	mov	x29, sp
  406648:	stp	x21, x22, [sp, #32]
  40664c:	mov	x22, x2
  406650:	mov	x21, x1
  406654:	stp	x19, x20, [sp, #16]
  406658:	mov	x20, x0
  40665c:	str	x23, [sp, #48]
  406660:	and	w23, w3, #0xff
  406664:	bl	4065fc <ferror@plt+0x48fc>
  406668:	str	x0, [x22]
  40666c:	ldr	x1, [x0]
  406670:	cbnz	x1, 40668c <ferror@plt+0x498c>
  406674:	mov	x0, #0x0                   	// #0
  406678:	ldp	x19, x20, [sp, #16]
  40667c:	ldp	x21, x22, [sp, #32]
  406680:	ldr	x23, [sp, #48]
  406684:	ldp	x29, x30, [sp], #64
  406688:	ret
  40668c:	mov	x19, x0
  406690:	cmp	x1, x21
  406694:	b.eq	4066ac <ferror@plt+0x49ac>  // b.none
  406698:	ldr	x2, [x20, #56]
  40669c:	mov	x0, x21
  4066a0:	blr	x2
  4066a4:	tst	w0, #0xff
  4066a8:	b.eq	4066f8 <ferror@plt+0x49f8>  // b.none
  4066ac:	ldr	x0, [x19]
  4066b0:	cbz	w23, 406678 <ferror@plt+0x4978>
  4066b4:	ldr	x1, [x19, #8]
  4066b8:	cbz	x1, 4066d8 <ferror@plt+0x49d8>
  4066bc:	ldp	x2, x3, [x1]
  4066c0:	stp	x2, x3, [x19]
  4066c4:	str	xzr, [x1]
  4066c8:	ldr	x2, [x20, #72]
  4066cc:	str	x2, [x1, #8]
  4066d0:	str	x1, [x20, #72]
  4066d4:	b	406678 <ferror@plt+0x4978>
  4066d8:	str	xzr, [x19]
  4066dc:	b	406678 <ferror@plt+0x4978>
  4066e0:	ldr	x2, [x20, #56]
  4066e4:	mov	x0, x21
  4066e8:	blr	x2
  4066ec:	tst	w0, #0xff
  4066f0:	b.ne	40670c <ferror@plt+0x4a0c>  // b.any
  4066f4:	ldr	x19, [x19, #8]
  4066f8:	ldr	x0, [x19, #8]
  4066fc:	cbz	x0, 406674 <ferror@plt+0x4974>
  406700:	ldr	x1, [x0]
  406704:	cmp	x1, x21
  406708:	b.ne	4066e0 <ferror@plt+0x49e0>  // b.any
  40670c:	ldr	x1, [x19, #8]
  406710:	ldr	x0, [x1]
  406714:	cbz	w23, 406678 <ferror@plt+0x4978>
  406718:	ldr	x2, [x1, #8]
  40671c:	str	x2, [x19, #8]
  406720:	b	4066c4 <ferror@plt+0x49c4>
  406724:	ldr	x1, [x0]
  406728:	adrp	x2, 408000 <ferror@plt+0x6300>
  40672c:	add	x2, x2, #0x450
  406730:	cmp	x1, x2
  406734:	b.eq	4067b4 <ferror@plt+0x4ab4>  // b.none
  406738:	adrp	x3, 408000 <ferror@plt+0x6300>
  40673c:	ldr	s1, [x1, #8]
  406740:	ldr	s2, [x3, #1100]
  406744:	fcmpe	s1, s2
  406748:	b.le	4067a8 <ferror@plt+0x4aa8>
  40674c:	mov	w3, #0x6666                	// #26214
  406750:	movk	w3, #0x3f66, lsl #16
  406754:	fmov	s0, w3
  406758:	fcmpe	s1, s0
  40675c:	b.pl	4067a8 <ferror@plt+0x4aa8>  // b.nfrst
  406760:	mov	w3, #0xcccd                	// #52429
  406764:	ldr	s3, [x1, #12]
  406768:	movk	w3, #0x3f8c, lsl #16
  40676c:	fmov	s0, w3
  406770:	fcmpe	s3, s0
  406774:	b.le	4067a8 <ferror@plt+0x4aa8>
  406778:	ldr	s0, [x1]
  40677c:	fcmpe	s0, #0.0
  406780:	b.lt	4067a8 <ferror@plt+0x4aa8>  // b.tstop
  406784:	fadd	s0, s0, s2
  406788:	ldr	s2, [x1, #4]
  40678c:	fcmpe	s0, s2
  406790:	b.pl	4067a8 <ferror@plt+0x4aa8>  // b.nfrst
  406794:	fmov	s3, #1.000000000000000000e+00
  406798:	fcmpe	s2, s3
  40679c:	b.hi	4067a8 <ferror@plt+0x4aa8>  // b.pmore
  4067a0:	fcmpe	s1, s0
  4067a4:	b.gt	4067b4 <ferror@plt+0x4ab4>
  4067a8:	str	x2, [x0]
  4067ac:	mov	w0, #0x0                   	// #0
  4067b0:	ret
  4067b4:	mov	w0, #0x1                   	// #1
  4067b8:	b	4067b0 <ferror@plt+0x4ab0>
  4067bc:	stp	x29, x30, [sp, #-64]!
  4067c0:	mov	x29, sp
  4067c4:	stp	x21, x22, [sp, #32]
  4067c8:	mov	x22, x1
  4067cc:	ldr	x21, [x1]
  4067d0:	stp	x19, x20, [sp, #16]
  4067d4:	mov	x19, x0
  4067d8:	stp	x23, x24, [sp, #48]
  4067dc:	and	w23, w2, #0xff
  4067e0:	ldr	x0, [x22, #8]
  4067e4:	cmp	x0, x21
  4067e8:	b.hi	4067f4 <ferror@plt+0x4af4>  // b.pmore
  4067ec:	mov	w23, #0x1                   	// #1
  4067f0:	b	4068bc <ferror@plt+0x4bbc>
  4067f4:	ldr	x0, [x21]
  4067f8:	cbz	x0, 406854 <ferror@plt+0x4b54>
  4067fc:	ldr	x20, [x21, #8]
  406800:	cbnz	x20, 40685c <ferror@plt+0x4b5c>
  406804:	str	xzr, [x21, #8]
  406808:	ldr	x24, [x21]
  40680c:	cbnz	w23, 406854 <ferror@plt+0x4b54>
  406810:	mov	x1, x24
  406814:	mov	x0, x19
  406818:	bl	4065fc <ferror@plt+0x48fc>
  40681c:	mov	x20, x0
  406820:	ldr	x0, [x0]
  406824:	cbz	x0, 4068d4 <ferror@plt+0x4bd4>
  406828:	ldr	x0, [x19, #72]
  40682c:	cbz	x0, 4068b0 <ferror@plt+0x4bb0>
  406830:	ldr	x1, [x0, #8]
  406834:	str	x1, [x19, #72]
  406838:	ldr	x1, [x20, #8]
  40683c:	stp	x24, x1, [x0]
  406840:	str	x0, [x20, #8]
  406844:	ldr	x0, [x22, #24]
  406848:	str	xzr, [x21]
  40684c:	sub	x0, x0, #0x1
  406850:	str	x0, [x22, #24]
  406854:	add	x21, x21, #0x10
  406858:	b	4067e0 <ferror@plt+0x4ae0>
  40685c:	ldr	x24, [x20]
  406860:	mov	x0, x19
  406864:	mov	x1, x24
  406868:	bl	4065fc <ferror@plt+0x48fc>
  40686c:	ldr	x2, [x0]
  406870:	ldr	x1, [x20, #8]
  406874:	cbz	x2, 40688c <ferror@plt+0x4b8c>
  406878:	ldr	x2, [x0, #8]
  40687c:	str	x2, [x20, #8]
  406880:	str	x20, [x0, #8]
  406884:	mov	x20, x1
  406888:	b	406800 <ferror@plt+0x4b00>
  40688c:	str	x24, [x0]
  406890:	ldr	x0, [x19, #24]
  406894:	add	x0, x0, #0x1
  406898:	str	x0, [x19, #24]
  40689c:	str	xzr, [x20]
  4068a0:	ldr	x0, [x19, #72]
  4068a4:	str	x0, [x20, #8]
  4068a8:	str	x20, [x19, #72]
  4068ac:	b	406884 <ferror@plt+0x4b84>
  4068b0:	mov	x0, #0x10                  	// #16
  4068b4:	bl	4019e0 <malloc@plt>
  4068b8:	cbnz	x0, 406838 <ferror@plt+0x4b38>
  4068bc:	mov	w0, w23
  4068c0:	ldp	x19, x20, [sp, #16]
  4068c4:	ldp	x21, x22, [sp, #32]
  4068c8:	ldp	x23, x24, [sp, #48]
  4068cc:	ldp	x29, x30, [sp], #64
  4068d0:	ret
  4068d4:	ldr	x0, [x19, #24]
  4068d8:	str	x24, [x20]
  4068dc:	add	x0, x0, #0x1
  4068e0:	str	x0, [x19, #24]
  4068e4:	b	406844 <ferror@plt+0x4b44>
  4068e8:	ldr	x0, [x0, #16]
  4068ec:	ret
  4068f0:	ldr	x0, [x0, #24]
  4068f4:	ret
  4068f8:	ldr	x0, [x0, #32]
  4068fc:	ret
  406900:	ldp	x1, x4, [x0]
  406904:	mov	x0, #0x0                   	// #0
  406908:	cmp	x4, x1
  40690c:	b.hi	406914 <ferror@plt+0x4c14>  // b.pmore
  406910:	ret
  406914:	ldr	x2, [x1]
  406918:	cbz	x2, 40693c <ferror@plt+0x4c3c>
  40691c:	mov	x3, x1
  406920:	mov	x2, #0x1                   	// #1
  406924:	b	40692c <ferror@plt+0x4c2c>
  406928:	add	x2, x2, #0x1
  40692c:	ldr	x3, [x3, #8]
  406930:	cbnz	x3, 406928 <ferror@plt+0x4c28>
  406934:	cmp	x0, x2
  406938:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40693c:	add	x1, x1, #0x10
  406940:	b	406908 <ferror@plt+0x4c08>
  406944:	ldp	x2, x5, [x0]
  406948:	mov	x1, #0x0                   	// #0
  40694c:	mov	x3, #0x0                   	// #0
  406950:	cmp	x5, x2
  406954:	b.hi	406974 <ferror@plt+0x4c74>  // b.pmore
  406958:	ldr	x2, [x0, #24]
  40695c:	cmp	x2, x3
  406960:	b.ne	4069a0 <ferror@plt+0x4ca0>  // b.any
  406964:	ldr	x0, [x0, #32]
  406968:	cmp	x0, x1
  40696c:	cset	w0, eq  // eq = none
  406970:	ret
  406974:	ldr	x4, [x2]
  406978:	cbz	x4, 406990 <ferror@plt+0x4c90>
  40697c:	add	x3, x3, #0x1
  406980:	add	x1, x1, #0x1
  406984:	mov	x4, x2
  406988:	ldr	x4, [x4, #8]
  40698c:	cbnz	x4, 406998 <ferror@plt+0x4c98>
  406990:	add	x2, x2, #0x10
  406994:	b	406950 <ferror@plt+0x4c50>
  406998:	add	x1, x1, #0x1
  40699c:	b	406988 <ferror@plt+0x4c88>
  4069a0:	mov	w0, #0x0                   	// #0
  4069a4:	b	406970 <ferror@plt+0x4c70>
  4069a8:	stp	x29, x30, [sp, #-48]!
  4069ac:	mov	x5, x0
  4069b0:	mov	x29, sp
  4069b4:	stp	x19, x20, [sp, #16]
  4069b8:	mov	x19, x1
  4069bc:	stp	x21, x22, [sp, #32]
  4069c0:	ldp	x20, x22, [x0, #16]
  4069c4:	bl	406900 <ferror@plt+0x4c00>
  4069c8:	ldr	x3, [x5, #32]
  4069cc:	mov	x21, x0
  4069d0:	mov	w1, #0x1                   	// #1
  4069d4:	mov	x0, x19
  4069d8:	adrp	x2, 408000 <ferror@plt+0x6300>
  4069dc:	add	x2, x2, #0x3e0
  4069e0:	bl	401b60 <__fprintf_chk@plt>
  4069e4:	mov	x3, x20
  4069e8:	mov	x0, x19
  4069ec:	mov	w1, #0x1                   	// #1
  4069f0:	adrp	x2, 408000 <ferror@plt+0x6300>
  4069f4:	add	x2, x2, #0x3f8
  4069f8:	bl	401b60 <__fprintf_chk@plt>
  4069fc:	ucvtf	d1, x22
  406a00:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  406a04:	fmov	d0, x0
  406a08:	mov	x3, x22
  406a0c:	mov	x0, x19
  406a10:	mov	w1, #0x1                   	// #1
  406a14:	adrp	x2, 408000 <ferror@plt+0x6300>
  406a18:	add	x2, x2, #0x410
  406a1c:	fmul	d1, d1, d0
  406a20:	ucvtf	d0, x20
  406a24:	fdiv	d0, d1, d0
  406a28:	bl	401b60 <__fprintf_chk@plt>
  406a2c:	mov	x3, x21
  406a30:	mov	x0, x19
  406a34:	ldp	x19, x20, [sp, #16]
  406a38:	adrp	x2, 408000 <ferror@plt+0x6300>
  406a3c:	ldp	x21, x22, [sp, #32]
  406a40:	add	x2, x2, #0x431
  406a44:	ldp	x29, x30, [sp], #48
  406a48:	mov	w1, #0x1                   	// #1
  406a4c:	b	401b60 <__fprintf_chk@plt>
  406a50:	stp	x29, x30, [sp, #-48]!
  406a54:	mov	x29, sp
  406a58:	stp	x19, x20, [sp, #16]
  406a5c:	mov	x20, x1
  406a60:	str	x21, [sp, #32]
  406a64:	mov	x21, x0
  406a68:	bl	4065fc <ferror@plt+0x48fc>
  406a6c:	mov	x19, x0
  406a70:	ldr	x0, [x0]
  406a74:	cbz	x0, 406ab4 <ferror@plt+0x4db4>
  406a78:	ldr	x1, [x19]
  406a7c:	cmp	x1, x20
  406a80:	b.ne	406a98 <ferror@plt+0x4d98>  // b.any
  406a84:	ldr	x0, [x19]
  406a88:	ldp	x19, x20, [sp, #16]
  406a8c:	ldr	x21, [sp, #32]
  406a90:	ldp	x29, x30, [sp], #48
  406a94:	ret
  406a98:	ldr	x2, [x21, #56]
  406a9c:	mov	x0, x20
  406aa0:	blr	x2
  406aa4:	tst	w0, #0xff
  406aa8:	b.ne	406a84 <ferror@plt+0x4d84>  // b.any
  406aac:	ldr	x19, [x19, #8]
  406ab0:	cbnz	x19, 406a78 <ferror@plt+0x4d78>
  406ab4:	mov	x0, #0x0                   	// #0
  406ab8:	b	406a88 <ferror@plt+0x4d88>
  406abc:	ldr	x1, [x0, #32]
  406ac0:	cbz	x1, 406aec <ferror@plt+0x4dec>
  406ac4:	ldp	x1, x2, [x0]
  406ac8:	cmp	x2, x1
  406acc:	b.hi	406adc <ferror@plt+0x4ddc>  // b.pmore
  406ad0:	stp	x29, x30, [sp, #-16]!
  406ad4:	mov	x29, sp
  406ad8:	bl	401af0 <abort@plt>
  406adc:	ldr	x0, [x1]
  406ae0:	cbnz	x0, 406af0 <ferror@plt+0x4df0>
  406ae4:	add	x1, x1, #0x10
  406ae8:	b	406ac8 <ferror@plt+0x4dc8>
  406aec:	mov	x0, #0x0                   	// #0
  406af0:	ret
  406af4:	stp	x29, x30, [sp, #-32]!
  406af8:	mov	x29, sp
  406afc:	stp	x19, x20, [sp, #16]
  406b00:	mov	x19, x0
  406b04:	mov	x20, x1
  406b08:	bl	4065fc <ferror@plt+0x48fc>
  406b0c:	mov	x2, x0
  406b10:	mov	x3, x0
  406b14:	ldp	x0, x3, [x3]
  406b18:	cmp	x0, x20
  406b1c:	b.ne	406b34 <ferror@plt+0x4e34>  // b.any
  406b20:	cbz	x3, 406b38 <ferror@plt+0x4e38>
  406b24:	ldr	x0, [x3]
  406b28:	ldp	x19, x20, [sp, #16]
  406b2c:	ldp	x29, x30, [sp], #32
  406b30:	ret
  406b34:	cbnz	x3, 406b14 <ferror@plt+0x4e14>
  406b38:	ldr	x1, [x19, #8]
  406b3c:	add	x2, x2, #0x10
  406b40:	cmp	x1, x2
  406b44:	b.hi	406b50 <ferror@plt+0x4e50>  // b.pmore
  406b48:	mov	x0, #0x0                   	// #0
  406b4c:	b	406b28 <ferror@plt+0x4e28>
  406b50:	ldr	x0, [x2]
  406b54:	cbz	x0, 406b3c <ferror@plt+0x4e3c>
  406b58:	b	406b28 <ferror@plt+0x4e28>
  406b5c:	mov	x4, x0
  406b60:	sub	x1, x1, #0x8
  406b64:	mov	x0, #0x0                   	// #0
  406b68:	ldr	x3, [x4]
  406b6c:	ldr	x5, [x4, #8]
  406b70:	cmp	x5, x3
  406b74:	b.hi	406b7c <ferror@plt+0x4e7c>  // b.pmore
  406b78:	ret
  406b7c:	ldr	x5, [x3]
  406b80:	cbz	x5, 406ba4 <ferror@plt+0x4ea4>
  406b84:	mov	x5, x3
  406b88:	cmp	x2, x0
  406b8c:	b.ls	406b78 <ferror@plt+0x4e78>  // b.plast
  406b90:	add	x0, x0, #0x1
  406b94:	ldr	x6, [x5]
  406b98:	str	x6, [x1, x0, lsl #3]
  406b9c:	ldr	x5, [x5, #8]
  406ba0:	cbnz	x5, 406b88 <ferror@plt+0x4e88>
  406ba4:	add	x3, x3, #0x10
  406ba8:	b	406b6c <ferror@plt+0x4e6c>
  406bac:	stp	x29, x30, [sp, #-64]!
  406bb0:	mov	x29, sp
  406bb4:	stp	x19, x20, [sp, #16]
  406bb8:	mov	x20, x0
  406bbc:	ldr	x19, [x0]
  406bc0:	stp	x23, x24, [sp, #48]
  406bc4:	mov	x23, x1
  406bc8:	mov	x24, x2
  406bcc:	stp	x21, x22, [sp, #32]
  406bd0:	mov	x22, #0x0                   	// #0
  406bd4:	ldr	x0, [x20, #8]
  406bd8:	cmp	x0, x19
  406bdc:	b.hi	406bf8 <ferror@plt+0x4ef8>  // b.pmore
  406be0:	mov	x0, x22
  406be4:	ldp	x19, x20, [sp, #16]
  406be8:	ldp	x21, x22, [sp, #32]
  406bec:	ldp	x23, x24, [sp, #48]
  406bf0:	ldp	x29, x30, [sp], #64
  406bf4:	ret
  406bf8:	ldr	x0, [x19]
  406bfc:	cbz	x0, 406c24 <ferror@plt+0x4f24>
  406c00:	mov	x21, x19
  406c04:	ldr	x0, [x21]
  406c08:	mov	x1, x24
  406c0c:	blr	x23
  406c10:	tst	w0, #0xff
  406c14:	b.eq	406be0 <ferror@plt+0x4ee0>  // b.none
  406c18:	ldr	x21, [x21, #8]
  406c1c:	add	x22, x22, #0x1
  406c20:	cbnz	x21, 406c04 <ferror@plt+0x4f04>
  406c24:	add	x19, x19, #0x10
  406c28:	b	406bd4 <ferror@plt+0x4ed4>
  406c2c:	mov	x3, x0
  406c30:	mov	x4, #0x1f                  	// #31
  406c34:	mov	x0, #0x0                   	// #0
  406c38:	ldrb	w2, [x3]
  406c3c:	cbnz	w2, 406c44 <ferror@plt+0x4f44>
  406c40:	ret
  406c44:	and	x2, x2, #0xff
  406c48:	add	x3, x3, #0x1
  406c4c:	madd	x2, x0, x4, x2
  406c50:	udiv	x0, x2, x1
  406c54:	msub	x0, x0, x1, x2
  406c58:	b	406c38 <ferror@plt+0x4f38>
  406c5c:	adrp	x1, 408000 <ferror@plt+0x6300>
  406c60:	add	x1, x1, #0x450
  406c64:	ldp	x2, x3, [x1]
  406c68:	stp	x2, x3, [x0]
  406c6c:	ldr	w1, [x1, #16]
  406c70:	str	w1, [x0, #16]
  406c74:	ret
  406c78:	stp	x29, x30, [sp, #-64]!
  406c7c:	mov	x29, sp
  406c80:	stp	x19, x20, [sp, #16]
  406c84:	mov	x20, x1
  406c88:	stp	x21, x22, [sp, #32]
  406c8c:	mov	x21, x3
  406c90:	stp	x23, x24, [sp, #48]
  406c94:	mov	x24, x0
  406c98:	mov	x23, x4
  406c9c:	cbnz	x2, 406d38 <ferror@plt+0x5038>
  406ca0:	adrp	x22, 406000 <ferror@plt+0x4300>
  406ca4:	add	x22, x22, #0x54c
  406ca8:	cbnz	x21, 406cb4 <ferror@plt+0x4fb4>
  406cac:	adrp	x21, 406000 <ferror@plt+0x4300>
  406cb0:	add	x21, x21, #0x55c
  406cb4:	mov	x0, #0x50                  	// #80
  406cb8:	bl	4019e0 <malloc@plt>
  406cbc:	mov	x19, x0
  406cc0:	cbz	x0, 406d20 <ferror@plt+0x5020>
  406cc4:	cbnz	x20, 406cd0 <ferror@plt+0x4fd0>
  406cc8:	adrp	x20, 408000 <ferror@plt+0x6300>
  406ccc:	add	x20, x20, #0x450
  406cd0:	mov	x0, x19
  406cd4:	str	x20, [x0, #40]!
  406cd8:	bl	406724 <ferror@plt+0x4a24>
  406cdc:	tst	w0, #0xff
  406ce0:	b.eq	406d40 <ferror@plt+0x5040>  // b.none
  406ce4:	mov	x1, x20
  406ce8:	mov	x0, x24
  406cec:	bl	406568 <ferror@plt+0x4868>
  406cf0:	str	x0, [x19, #16]
  406cf4:	mov	x20, x0
  406cf8:	cbz	x0, 406d40 <ferror@plt+0x5040>
  406cfc:	mov	x1, #0x10                  	// #16
  406d00:	bl	401a80 <calloc@plt>
  406d04:	str	x0, [x19]
  406d08:	cbz	x0, 406d40 <ferror@plt+0x5040>
  406d0c:	add	x20, x0, x20, lsl #4
  406d10:	str	x20, [x19, #8]
  406d14:	stp	xzr, xzr, [x19, #24]
  406d18:	stp	x22, x21, [x19, #48]
  406d1c:	stp	x23, xzr, [x19, #64]
  406d20:	mov	x0, x19
  406d24:	ldp	x19, x20, [sp, #16]
  406d28:	ldp	x21, x22, [sp, #32]
  406d2c:	ldp	x23, x24, [sp, #48]
  406d30:	ldp	x29, x30, [sp], #64
  406d34:	ret
  406d38:	mov	x22, x2
  406d3c:	b	406ca8 <ferror@plt+0x4fa8>
  406d40:	mov	x0, x19
  406d44:	mov	x19, #0x0                   	// #0
  406d48:	bl	401bb0 <free@plt>
  406d4c:	b	406d20 <ferror@plt+0x5020>
  406d50:	stp	x29, x30, [sp, #-48]!
  406d54:	mov	x29, sp
  406d58:	stp	x19, x20, [sp, #16]
  406d5c:	mov	x19, x0
  406d60:	ldr	x20, [x0]
  406d64:	str	x21, [sp, #32]
  406d68:	ldr	x0, [x19, #8]
  406d6c:	cmp	x0, x20
  406d70:	b.hi	406d88 <ferror@plt+0x5088>  // b.pmore
  406d74:	ldr	x21, [sp, #32]
  406d78:	stp	xzr, xzr, [x19, #24]
  406d7c:	ldp	x19, x20, [sp, #16]
  406d80:	ldp	x29, x30, [sp], #48
  406d84:	ret
  406d88:	ldr	x0, [x20]
  406d8c:	cbz	x0, 406dac <ferror@plt+0x50ac>
  406d90:	ldr	x21, [x20, #8]
  406d94:	ldr	x1, [x19, #64]
  406d98:	cbnz	x21, 406db4 <ferror@plt+0x50b4>
  406d9c:	cbz	x1, 406da8 <ferror@plt+0x50a8>
  406da0:	ldr	x0, [x20]
  406da4:	blr	x1
  406da8:	stp	xzr, xzr, [x20]
  406dac:	add	x20, x20, #0x10
  406db0:	b	406d68 <ferror@plt+0x5068>
  406db4:	cbz	x1, 406dc0 <ferror@plt+0x50c0>
  406db8:	ldr	x0, [x21]
  406dbc:	blr	x1
  406dc0:	ldr	x0, [x21, #8]
  406dc4:	ldr	x1, [x19, #72]
  406dc8:	stp	xzr, x1, [x21]
  406dcc:	str	x21, [x19, #72]
  406dd0:	mov	x21, x0
  406dd4:	b	406d94 <ferror@plt+0x5094>
  406dd8:	stp	x29, x30, [sp, #-48]!
  406ddc:	mov	x29, sp
  406de0:	stp	x19, x20, [sp, #16]
  406de4:	mov	x19, x0
  406de8:	ldr	x0, [x0, #64]
  406dec:	str	x21, [sp, #32]
  406df0:	cbnz	x0, 406e28 <ferror@plt+0x5128>
  406df4:	ldr	x20, [x19]
  406df8:	ldr	x0, [x19, #8]
  406dfc:	cmp	x0, x20
  406e00:	b.hi	406e6c <ferror@plt+0x516c>  // b.pmore
  406e04:	ldr	x0, [x19, #72]
  406e08:	cbnz	x0, 406e8c <ferror@plt+0x518c>
  406e0c:	ldr	x0, [x19]
  406e10:	bl	401bb0 <free@plt>
  406e14:	mov	x0, x19
  406e18:	ldp	x19, x20, [sp, #16]
  406e1c:	ldr	x21, [sp, #32]
  406e20:	ldp	x29, x30, [sp], #48
  406e24:	b	401bb0 <free@plt>
  406e28:	ldr	x0, [x19, #32]
  406e2c:	cbz	x0, 406df4 <ferror@plt+0x50f4>
  406e30:	ldr	x20, [x19]
  406e34:	ldr	x0, [x19, #8]
  406e38:	cmp	x0, x20
  406e3c:	b.ls	406df4 <ferror@plt+0x50f4>  // b.plast
  406e40:	ldr	x0, [x20]
  406e44:	cbnz	x0, 406e50 <ferror@plt+0x5150>
  406e48:	add	x20, x20, #0x10
  406e4c:	b	406e34 <ferror@plt+0x5134>
  406e50:	mov	x21, x20
  406e54:	ldr	x0, [x21]
  406e58:	ldr	x1, [x19, #64]
  406e5c:	blr	x1
  406e60:	ldr	x21, [x21, #8]
  406e64:	cbnz	x21, 406e54 <ferror@plt+0x5154>
  406e68:	b	406e48 <ferror@plt+0x5148>
  406e6c:	ldr	x0, [x20, #8]
  406e70:	cbnz	x0, 406e7c <ferror@plt+0x517c>
  406e74:	add	x20, x20, #0x10
  406e78:	b	406df8 <ferror@plt+0x50f8>
  406e7c:	ldr	x21, [x0, #8]
  406e80:	bl	401bb0 <free@plt>
  406e84:	mov	x0, x21
  406e88:	b	406e70 <ferror@plt+0x5170>
  406e8c:	ldr	x20, [x0, #8]
  406e90:	bl	401bb0 <free@plt>
  406e94:	mov	x0, x20
  406e98:	b	406e08 <ferror@plt+0x5108>
  406e9c:	stp	x29, x30, [sp, #-128]!
  406ea0:	mov	x29, sp
  406ea4:	stp	x19, x20, [sp, #16]
  406ea8:	mov	x19, x0
  406eac:	mov	x0, x1
  406eb0:	str	x21, [sp, #32]
  406eb4:	ldr	x21, [x19, #40]
  406eb8:	mov	x1, x21
  406ebc:	bl	406568 <ferror@plt+0x4868>
  406ec0:	cbnz	x0, 406edc <ferror@plt+0x51dc>
  406ec4:	mov	w20, #0x0                   	// #0
  406ec8:	mov	w0, w20
  406ecc:	ldp	x19, x20, [sp, #16]
  406ed0:	ldr	x21, [sp, #32]
  406ed4:	ldp	x29, x30, [sp], #128
  406ed8:	ret
  406edc:	ldr	x1, [x19, #16]
  406ee0:	mov	x20, x0
  406ee4:	cmp	x1, x0
  406ee8:	b.eq	406fc0 <ferror@plt+0x52c0>  // b.none
  406eec:	mov	x1, #0x10                  	// #16
  406ef0:	bl	401a80 <calloc@plt>
  406ef4:	str	x0, [sp, #48]
  406ef8:	cbz	x0, 406ec4 <ferror@plt+0x51c4>
  406efc:	stp	x20, xzr, [sp, #64]
  406f00:	add	x20, x0, x20, lsl #4
  406f04:	mov	x1, x19
  406f08:	ldr	x0, [x19, #48]
  406f0c:	str	x0, [sp, #96]
  406f10:	ldr	x0, [x19, #56]
  406f14:	str	x0, [sp, #104]
  406f18:	ldr	x0, [x19, #64]
  406f1c:	str	x0, [sp, #112]
  406f20:	ldr	x0, [x19, #72]
  406f24:	mov	w2, #0x0                   	// #0
  406f28:	str	x20, [sp, #56]
  406f2c:	stp	xzr, x21, [sp, #80]
  406f30:	str	x0, [sp, #120]
  406f34:	add	x0, sp, #0x30
  406f38:	bl	4067bc <ferror@plt+0x4abc>
  406f3c:	ands	w20, w0, #0xff
  406f40:	b.eq	406f78 <ferror@plt+0x5278>  // b.none
  406f44:	ldr	x0, [x19]
  406f48:	bl	401bb0 <free@plt>
  406f4c:	ldr	x0, [sp, #48]
  406f50:	str	x0, [x19]
  406f54:	ldr	x0, [sp, #56]
  406f58:	str	x0, [x19, #8]
  406f5c:	ldr	x0, [sp, #64]
  406f60:	str	x0, [x19, #16]
  406f64:	ldr	x0, [sp, #72]
  406f68:	str	x0, [x19, #24]
  406f6c:	ldr	x0, [sp, #120]
  406f70:	str	x0, [x19, #72]
  406f74:	b	406ec8 <ferror@plt+0x51c8>
  406f78:	ldr	x0, [sp, #120]
  406f7c:	str	x0, [x19, #72]
  406f80:	add	x1, sp, #0x30
  406f84:	mov	x0, x19
  406f88:	mov	w2, #0x1                   	// #1
  406f8c:	bl	4067bc <ferror@plt+0x4abc>
  406f90:	tst	w0, #0xff
  406f94:	b.ne	406f9c <ferror@plt+0x529c>  // b.any
  406f98:	bl	401af0 <abort@plt>
  406f9c:	add	x1, sp, #0x30
  406fa0:	mov	x0, x19
  406fa4:	mov	w2, #0x0                   	// #0
  406fa8:	bl	4067bc <ferror@plt+0x4abc>
  406fac:	tst	w0, #0xff
  406fb0:	b.eq	406f98 <ferror@plt+0x5298>  // b.none
  406fb4:	ldr	x0, [sp, #48]
  406fb8:	bl	401bb0 <free@plt>
  406fbc:	b	406ec8 <ferror@plt+0x51c8>
  406fc0:	mov	w20, #0x1                   	// #1
  406fc4:	b	406ec8 <ferror@plt+0x51c8>
  406fc8:	stp	x29, x30, [sp, #-64]!
  406fcc:	mov	x29, sp
  406fd0:	stp	x19, x20, [sp, #16]
  406fd4:	str	x21, [sp, #32]
  406fd8:	cbnz	x1, 406fe0 <ferror@plt+0x52e0>
  406fdc:	bl	401af0 <abort@plt>
  406fe0:	mov	x21, x2
  406fe4:	mov	x19, x0
  406fe8:	mov	x20, x1
  406fec:	add	x2, sp, #0x38
  406ff0:	mov	w3, #0x0                   	// #0
  406ff4:	bl	406640 <ferror@plt+0x4940>
  406ff8:	cbz	x0, 40700c <ferror@plt+0x530c>
  406ffc:	cbz	x21, 407004 <ferror@plt+0x5304>
  407000:	str	x0, [x21]
  407004:	mov	w0, #0x0                   	// #0
  407008:	b	407084 <ferror@plt+0x5384>
  40700c:	ldr	x0, [x19, #24]
  407010:	ldr	x1, [x19, #40]
  407014:	ucvtf	s1, x0
  407018:	ldr	x0, [x19, #16]
  40701c:	ldr	s2, [x1, #8]
  407020:	ucvtf	s0, x0
  407024:	fmul	s0, s0, s2
  407028:	fcmpe	s1, s0
  40702c:	b.le	4070c0 <ferror@plt+0x53c0>
  407030:	add	x0, x19, #0x28
  407034:	bl	406724 <ferror@plt+0x4a24>
  407038:	ldr	x0, [x19, #16]
  40703c:	ldr	x1, [x19, #40]
  407040:	ucvtf	s0, x0
  407044:	ldr	x0, [x19, #24]
  407048:	ldr	s2, [x1, #8]
  40704c:	ucvtf	s1, x0
  407050:	fmul	s3, s2, s0
  407054:	fcmpe	s1, s3
  407058:	b.le	4070c0 <ferror@plt+0x53c0>
  40705c:	ldrb	w0, [x1, #16]
  407060:	ldr	s1, [x1, #12]
  407064:	fmul	s0, s0, s1
  407068:	cbnz	w0, 407070 <ferror@plt+0x5370>
  40706c:	fmul	s0, s0, s2
  407070:	mov	w0, #0x5f800000            	// #1602224128
  407074:	fmov	s1, w0
  407078:	fcmpe	s0, s1
  40707c:	b.lt	407094 <ferror@plt+0x5394>  // b.tstop
  407080:	mov	w0, #0xffffffff            	// #-1
  407084:	ldp	x19, x20, [sp, #16]
  407088:	ldr	x21, [sp, #32]
  40708c:	ldp	x29, x30, [sp], #64
  407090:	ret
  407094:	fcvtzu	x1, s0
  407098:	mov	x0, x19
  40709c:	bl	406e9c <ferror@plt+0x519c>
  4070a0:	tst	w0, #0xff
  4070a4:	b.eq	407080 <ferror@plt+0x5380>  // b.none
  4070a8:	add	x2, sp, #0x38
  4070ac:	mov	x1, x20
  4070b0:	mov	x0, x19
  4070b4:	mov	w3, #0x0                   	// #0
  4070b8:	bl	406640 <ferror@plt+0x4940>
  4070bc:	cbnz	x0, 406fdc <ferror@plt+0x52dc>
  4070c0:	ldr	x21, [sp, #56]
  4070c4:	ldr	x0, [x21]
  4070c8:	cbz	x0, 40710c <ferror@plt+0x540c>
  4070cc:	ldr	x0, [x19, #72]
  4070d0:	cbz	x0, 4070fc <ferror@plt+0x53fc>
  4070d4:	ldr	x1, [x0, #8]
  4070d8:	str	x1, [x19, #72]
  4070dc:	ldr	x1, [x21, #8]
  4070e0:	stp	x20, x1, [x0]
  4070e4:	str	x0, [x21, #8]
  4070e8:	ldr	x0, [x19, #32]
  4070ec:	add	x0, x0, #0x1
  4070f0:	str	x0, [x19, #32]
  4070f4:	mov	w0, #0x1                   	// #1
  4070f8:	b	407084 <ferror@plt+0x5384>
  4070fc:	mov	x0, #0x10                  	// #16
  407100:	bl	4019e0 <malloc@plt>
  407104:	cbz	x0, 407080 <ferror@plt+0x5380>
  407108:	b	4070dc <ferror@plt+0x53dc>
  40710c:	ldr	x0, [x19, #32]
  407110:	str	x20, [x21]
  407114:	add	x0, x0, #0x1
  407118:	str	x0, [x19, #32]
  40711c:	ldr	x0, [x19, #24]
  407120:	add	x0, x0, #0x1
  407124:	str	x0, [x19, #24]
  407128:	b	4070f4 <ferror@plt+0x53f4>
  40712c:	stp	x29, x30, [sp, #-48]!
  407130:	mov	x29, sp
  407134:	add	x2, sp, #0x28
  407138:	str	x19, [sp, #16]
  40713c:	mov	x19, x1
  407140:	bl	406fc8 <ferror@plt+0x52c8>
  407144:	cmn	w0, #0x1
  407148:	b.eq	407164 <ferror@plt+0x5464>  // b.none
  40714c:	cbnz	w0, 407154 <ferror@plt+0x5454>
  407150:	ldr	x19, [sp, #40]
  407154:	mov	x0, x19
  407158:	ldr	x19, [sp, #16]
  40715c:	ldp	x29, x30, [sp], #48
  407160:	ret
  407164:	mov	x19, #0x0                   	// #0
  407168:	b	407154 <ferror@plt+0x5454>
  40716c:	stp	x29, x30, [sp, #-64]!
  407170:	mov	w3, #0x1                   	// #1
  407174:	mov	x29, sp
  407178:	add	x2, sp, #0x38
  40717c:	stp	x19, x20, [sp, #16]
  407180:	mov	x19, x0
  407184:	str	x21, [sp, #32]
  407188:	bl	406640 <ferror@plt+0x4940>
  40718c:	mov	x20, x0
  407190:	cbz	x0, 407234 <ferror@plt+0x5534>
  407194:	ldr	x0, [x19, #32]
  407198:	sub	x0, x0, #0x1
  40719c:	str	x0, [x19, #32]
  4071a0:	ldr	x0, [sp, #56]
  4071a4:	ldr	x0, [x0]
  4071a8:	cbnz	x0, 407234 <ferror@plt+0x5534>
  4071ac:	ldr	x1, [x19, #24]
  4071b0:	ldr	x0, [x19, #40]
  4071b4:	sub	x1, x1, #0x1
  4071b8:	ucvtf	s0, x1
  4071bc:	ldr	s2, [x0]
  4071c0:	str	x1, [x19, #24]
  4071c4:	ldr	x1, [x19, #16]
  4071c8:	ucvtf	s1, x1
  4071cc:	fmul	s1, s1, s2
  4071d0:	fcmpe	s0, s1
  4071d4:	b.pl	407234 <ferror@plt+0x5534>  // b.nfrst
  4071d8:	add	x0, x19, #0x28
  4071dc:	bl	406724 <ferror@plt+0x4a24>
  4071e0:	ldr	x1, [x19, #16]
  4071e4:	ldr	x0, [x19, #40]
  4071e8:	ucvtf	s0, x1
  4071ec:	ldr	x1, [x19, #24]
  4071f0:	ldr	s1, [x0]
  4071f4:	ucvtf	s2, x1
  4071f8:	fmul	s1, s0, s1
  4071fc:	fcmpe	s2, s1
  407200:	b.pl	407234 <ferror@plt+0x5534>  // b.nfrst
  407204:	ldrb	w1, [x0, #16]
  407208:	ldr	s1, [x0, #4]
  40720c:	fmul	s0, s0, s1
  407210:	cbz	w1, 407248 <ferror@plt+0x5548>
  407214:	fcvtzu	x1, s0
  407218:	mov	x0, x19
  40721c:	bl	406e9c <ferror@plt+0x519c>
  407220:	tst	w0, #0xff
  407224:	b.ne	407234 <ferror@plt+0x5534>  // b.any
  407228:	ldr	x0, [x19, #72]
  40722c:	cbnz	x0, 407254 <ferror@plt+0x5554>
  407230:	str	xzr, [x19, #72]
  407234:	mov	x0, x20
  407238:	ldp	x19, x20, [sp, #16]
  40723c:	ldr	x21, [sp, #32]
  407240:	ldp	x29, x30, [sp], #64
  407244:	ret
  407248:	ldr	s1, [x0, #8]
  40724c:	fmul	s0, s0, s1
  407250:	b	407214 <ferror@plt+0x5514>
  407254:	ldr	x21, [x0, #8]
  407258:	bl	401bb0 <free@plt>
  40725c:	mov	x0, x21
  407260:	b	40722c <ferror@plt+0x552c>
  407264:	stp	x29, x30, [sp, #-16]!
  407268:	mov	w0, #0xe                   	// #14
  40726c:	mov	x29, sp
  407270:	bl	4019c0 <nl_langinfo@plt>
  407274:	cbz	x0, 407280 <ferror@plt+0x5580>
  407278:	ldrb	w1, [x0]
  40727c:	cbnz	w1, 407288 <ferror@plt+0x5588>
  407280:	adrp	x0, 408000 <ferror@plt+0x6300>
  407284:	add	x0, x0, #0x464
  407288:	ldp	x29, x30, [sp], #16
  40728c:	ret
  407290:	mov	w2, #0x3                   	// #3
  407294:	mov	w1, #0x0                   	// #0
  407298:	b	40729c <ferror@plt+0x559c>
  40729c:	stp	x29, x30, [sp, #-128]!
  4072a0:	mov	x29, sp
  4072a4:	stp	x2, x3, [sp, #96]
  4072a8:	add	x2, sp, #0x80
  4072ac:	stp	x2, x2, [sp, #64]
  4072b0:	add	x2, sp, #0x60
  4072b4:	stp	x19, x20, [sp, #16]
  4072b8:	stp	x21, x22, [sp, #32]
  4072bc:	str	x23, [sp, #48]
  4072c0:	str	x2, [sp, #80]
  4072c4:	mov	w2, #0xffffffe0            	// #-32
  4072c8:	str	w2, [sp, #88]
  4072cc:	str	wzr, [sp, #92]
  4072d0:	stp	x4, x5, [sp, #112]
  4072d4:	cbz	w1, 40731c <ferror@plt+0x561c>
  4072d8:	mov	w20, w0
  4072dc:	mov	w6, w1
  4072e0:	cmp	w1, #0x406
  4072e4:	b.eq	407328 <ferror@plt+0x5628>  // b.none
  4072e8:	cmp	w1, #0xb
  4072ec:	b.gt	40742c <ferror@plt+0x572c>
  4072f0:	cmp	w1, #0x0
  4072f4:	b.le	407438 <ferror@plt+0x5738>
  4072f8:	sub	w1, w1, #0x1
  4072fc:	cmp	w1, #0xa
  407300:	b.hi	407438 <ferror@plt+0x5738>  // b.pmore
  407304:	adrp	x0, 408000 <ferror@plt+0x6300>
  407308:	add	x0, x0, #0x46c
  40730c:	ldrb	w0, [x0, w1, uxtw]
  407310:	adr	x1, 40731c <ferror@plt+0x561c>
  407314:	add	x0, x1, w0, sxtb #2
  407318:	br	x0
  40731c:	ldr	w2, [sp, #96]
  407320:	bl	401c20 <fcntl@plt>
  407324:	b	407474 <ferror@plt+0x5774>
  407328:	adrp	x21, 41a000 <ferror@plt+0x18300>
  40732c:	mov	w2, #0xffffffe8            	// #-24
  407330:	str	w2, [sp, #88]
  407334:	mov	x23, x21
  407338:	ldr	w2, [x21, #1096]
  40733c:	ldr	w22, [sp, #96]
  407340:	tbnz	w2, #31, 4073d4 <ferror@plt+0x56d4>
  407344:	mov	w2, w22
  407348:	bl	401c20 <fcntl@plt>
  40734c:	mov	w19, w0
  407350:	tbz	w0, #31, 407364 <ferror@plt+0x5664>
  407354:	bl	401ce0 <__errno_location@plt>
  407358:	ldr	w0, [x0]
  40735c:	cmp	w0, #0x16
  407360:	b.eq	407384 <ferror@plt+0x5684>  // b.none
  407364:	mov	w0, #0x1                   	// #1
  407368:	str	w0, [x23, #1096]
  40736c:	mov	w0, w19
  407370:	ldp	x19, x20, [sp, #16]
  407374:	ldp	x21, x22, [sp, #32]
  407378:	ldr	x23, [sp, #48]
  40737c:	ldp	x29, x30, [sp], #128
  407380:	ret
  407384:	mov	w2, w22
  407388:	mov	w0, w20
  40738c:	mov	w1, #0x0                   	// #0
  407390:	bl	401c20 <fcntl@plt>
  407394:	mov	w19, w0
  407398:	tbnz	w0, #31, 40736c <ferror@plt+0x566c>
  40739c:	mov	w0, #0xffffffff            	// #-1
  4073a0:	str	w0, [x21, #1096]
  4073a4:	mov	w0, w19
  4073a8:	mov	w1, #0x1                   	// #1
  4073ac:	bl	401c20 <fcntl@plt>
  4073b0:	tbz	w0, #31, 4073f8 <ferror@plt+0x56f8>
  4073b4:	bl	401ce0 <__errno_location@plt>
  4073b8:	mov	x20, x0
  4073bc:	mov	w0, w19
  4073c0:	mov	w19, #0xffffffff            	// #-1
  4073c4:	ldr	w21, [x20]
  4073c8:	bl	401ab0 <close@plt>
  4073cc:	str	w21, [x20]
  4073d0:	b	40736c <ferror@plt+0x566c>
  4073d4:	mov	w2, w22
  4073d8:	mov	w1, #0x0                   	// #0
  4073dc:	bl	401c20 <fcntl@plt>
  4073e0:	mov	w19, w0
  4073e4:	tbnz	w0, #31, 40736c <ferror@plt+0x566c>
  4073e8:	ldr	w0, [x21, #1096]
  4073ec:	cmn	w0, #0x1
  4073f0:	b.ne	40736c <ferror@plt+0x566c>  // b.any
  4073f4:	b	4073a4 <ferror@plt+0x56a4>
  4073f8:	orr	w2, w0, #0x1
  4073fc:	mov	w1, #0x2                   	// #2
  407400:	mov	w0, w19
  407404:	bl	401c20 <fcntl@plt>
  407408:	cmn	w0, #0x1
  40740c:	b.ne	40736c <ferror@plt+0x566c>  // b.any
  407410:	b	4073b4 <ferror@plt+0x56b4>
  407414:	adrp	x0, 408000 <ferror@plt+0x6300>
  407418:	add	x0, x0, #0x478
  40741c:	ldrb	w0, [x0, w1, uxtw]
  407420:	adr	x1, 40742c <ferror@plt+0x572c>
  407424:	add	x0, x1, w0, sxtb #2
  407428:	br	x0
  40742c:	sub	w1, w1, #0x400
  407430:	cmp	w1, #0xa
  407434:	b.ls	407414 <ferror@plt+0x5714>  // b.plast
  407438:	ldr	w1, [sp, #88]
  40743c:	ldr	x0, [sp, #64]
  407440:	tbz	w1, #31, 407454 <ferror@plt+0x5754>
  407444:	cmn	w1, #0x7
  407448:	b.ge	407454 <ferror@plt+0x5754>  // b.tcont
  40744c:	ldr	x0, [sp, #72]
  407450:	add	x0, x0, w1, sxtw
  407454:	ldr	x2, [x0]
  407458:	mov	w1, w6
  40745c:	mov	w0, w20
  407460:	bl	401c20 <fcntl@plt>
  407464:	b	407474 <ferror@plt+0x5774>
  407468:	mov	w1, w6
  40746c:	mov	w0, w20
  407470:	bl	401c20 <fcntl@plt>
  407474:	mov	w19, w0
  407478:	b	40736c <ferror@plt+0x566c>
  40747c:	ldr	w1, [sp, #88]
  407480:	ldr	x0, [sp, #64]
  407484:	tbz	w1, #31, 407498 <ferror@plt+0x5798>
  407488:	cmn	w1, #0x7
  40748c:	b.ge	407498 <ferror@plt+0x5798>  // b.tcont
  407490:	ldr	x0, [sp, #72]
  407494:	add	x0, x0, w1, sxtw
  407498:	ldr	w2, [x0]
  40749c:	mov	w1, w6
  4074a0:	mov	w0, w20
  4074a4:	b	407320 <ferror@plt+0x5620>
  4074a8:	stp	x29, x30, [sp, #-64]!
  4074ac:	mov	x29, sp
  4074b0:	stp	x19, x20, [sp, #16]
  4074b4:	adrp	x20, 419000 <ferror@plt+0x17300>
  4074b8:	add	x20, x20, #0xdf0
  4074bc:	stp	x21, x22, [sp, #32]
  4074c0:	adrp	x21, 419000 <ferror@plt+0x17300>
  4074c4:	add	x21, x21, #0xde8
  4074c8:	sub	x20, x20, x21
  4074cc:	mov	w22, w0
  4074d0:	stp	x23, x24, [sp, #48]
  4074d4:	mov	x23, x1
  4074d8:	mov	x24, x2
  4074dc:	bl	401858 <mbrtowc@plt-0x38>
  4074e0:	cmp	xzr, x20, asr #3
  4074e4:	b.eq	407510 <ferror@plt+0x5810>  // b.none
  4074e8:	asr	x20, x20, #3
  4074ec:	mov	x19, #0x0                   	// #0
  4074f0:	ldr	x3, [x21, x19, lsl #3]
  4074f4:	mov	x2, x24
  4074f8:	add	x19, x19, #0x1
  4074fc:	mov	x1, x23
  407500:	mov	w0, w22
  407504:	blr	x3
  407508:	cmp	x20, x19
  40750c:	b.ne	4074f0 <ferror@plt+0x57f0>  // b.any
  407510:	ldp	x19, x20, [sp, #16]
  407514:	ldp	x21, x22, [sp, #32]
  407518:	ldp	x23, x24, [sp, #48]
  40751c:	ldp	x29, x30, [sp], #64
  407520:	ret
  407524:	nop
  407528:	ret
  40752c:	nop
  407530:	adrp	x2, 41a000 <ferror@plt+0x18300>
  407534:	mov	x1, #0x0                   	// #0
  407538:	ldr	x2, [x2, #584]
  40753c:	b	401940 <__cxa_atexit@plt>
  407540:	mov	x2, x1
  407544:	mov	w1, w0
  407548:	mov	w0, #0x0                   	// #0
  40754c:	b	401c70 <__fxstat@plt>

Disassembly of section .fini:

0000000000407550 <.fini>:
  407550:	stp	x29, x30, [sp, #-16]!
  407554:	mov	x29, sp
  407558:	ldp	x29, x30, [sp], #16
  40755c:	ret
