\doxysection{Referencia de la estructura RCC\+\_\+\+PLLInit\+Type\+Def}
\hypertarget{structRCC__PLLInitTypeDef}{}\label{structRCC__PLLInitTypeDef}\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}


RCC PLL configuration structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__PLLInitTypeDef_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__PLLInitTypeDef_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__PLLInitTypeDef_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__PLLInitTypeDef_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__PLLInitTypeDef_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__PLLInitTypeDef_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
RCC PLL configuration structure definition. 

\doxysubsection{Documentaci칩n de campos}
\Hypertarget{structRCC__PLLInitTypeDef_adb1ffaed93a1680042e24b5442b90af4}\label{structRCC__PLLInitTypeDef_adb1ffaed93a1680042e24b5442b90af4} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLM@{PLLM}}
\index{PLLM@{PLLM}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLM}{PLLM}}
{\footnotesize\ttfamily uint32\+\_\+t PLLM}

PLLM\+: Division factor for PLL VCO input clock. This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 63 ~\newline
 \Hypertarget{structRCC__PLLInitTypeDef_a2e8a73f7961f8d6570193c68daba88a6}\label{structRCC__PLLInitTypeDef_a2e8a73f7961f8d6570193c68daba88a6} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLN@{PLLN}}
\index{PLLN@{PLLN}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLN}{PLLN}}
{\footnotesize\ttfamily uint32\+\_\+t PLLN}

PLLN\+: Multiplication factor for PLL VCO output clock. This parameter must be a number between Min\+\_\+\+Data = 50 and Max\+\_\+\+Data = 432 except for STM32\+F411xE devices where the Min\+\_\+\+Data = 192 \Hypertarget{structRCC__PLLInitTypeDef_ae2047a6040de6fcd43e0033a7b09a226}\label{structRCC__PLLInitTypeDef_ae2047a6040de6fcd43e0033a7b09a226} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLP@{PLLP}}
\index{PLLP@{PLLP}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLP}{PLLP}}
{\footnotesize\ttfamily uint32\+\_\+t PLLP}

PLLP\+: Division factor for main system clock (SYSCLK). This parameter must be a value of \doxylink{group__RCC__PLLP__Clock__Divider}{PLLP Clock Divider} ~\newline
 \Hypertarget{structRCC__PLLInitTypeDef_a4f9e0db99adb7afb9d2a87a2b4f433ab}\label{structRCC__PLLInitTypeDef_a4f9e0db99adb7afb9d2a87a2b4f433ab} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLQ@{PLLQ}}
\index{PLLQ@{PLLQ}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLQ}{PLLQ}}
{\footnotesize\ttfamily uint32\+\_\+t PLLQ}

PLLQ\+: Division factor for OTG FS, SDIO and RNG clocks. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15 ~\newline
 \Hypertarget{structRCC__PLLInitTypeDef_a418ecda4a355c6a161e4893a7bc1897f}\label{structRCC__PLLInitTypeDef_a418ecda4a355c6a161e4893a7bc1897f} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLSource@{PLLSource}}
\index{PLLSource@{PLLSource}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLSource}{PLLSource}}
{\footnotesize\ttfamily uint32\+\_\+t PLLSource}

RCC\+\_\+\+PLLSource\+: PLL entry clock source. This parameter must be a value of \doxylink{group__RCC__PLL__Clock__Source}{PLL Clock Source} ~\newline
 \Hypertarget{structRCC__PLLInitTypeDef_ab3bb33f461bb409576e1c899c962e0b0}\label{structRCC__PLLInitTypeDef_ab3bb33f461bb409576e1c899c962e0b0} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLState@{PLLState}}
\index{PLLState@{PLLState}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLState}{PLLState}}
{\footnotesize\ttfamily uint32\+\_\+t PLLState}

The new state of the PLL. This parameter can be a value of \doxylink{group__RCC__PLL__Config}{PLL Config} ~\newline
 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
