<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_RO_counter_0_14_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_14_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_c_counter_binary_0_0_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_c_counter_binary_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_15_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_15_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_0_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_1_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_2_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_4_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_3_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_adder_tree16_32_0_0_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_adder_tree16_32_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_13_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_13_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_8_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_5_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_6_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_7_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_10_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_10_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_9_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_9_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_11_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_11_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RO_counter_0_12_synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/design_1_RO_counter_0_12_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_RO_counter_0_14_synth_1"/>
		<Parent Id="design_1_c_counter_binary_0_0_synth_1"/>
		<Parent Id="design_1_RO_counter_0_15_synth_1"/>
		<Parent Id="design_1_RO_counter_0_0_synth_1"/>
		<Parent Id="design_1_RO_counter_0_1_synth_1"/>
		<Parent Id="design_1_RO_counter_0_2_synth_1"/>
		<Parent Id="design_1_RO_counter_0_4_synth_1"/>
		<Parent Id="design_1_RO_counter_0_3_synth_1"/>
		<Parent Id="design_1_adder_tree16_32_0_0_synth_1"/>
		<Parent Id="design_1_RO_counter_0_13_synth_1"/>
		<Parent Id="design_1_RO_counter_0_8_synth_1"/>
		<Parent Id="design_1_RO_counter_0_5_synth_1"/>
		<Parent Id="design_1_RO_counter_0_6_synth_1"/>
		<Parent Id="design_1_RO_counter_0_7_synth_1"/>
		<Parent Id="design_1_RO_counter_0_10_synth_1"/>
		<Parent Id="design_1_RO_counter_0_9_synth_1"/>
		<Parent Id="design_1_RO_counter_0_11_synth_1"/>
		<Parent Id="design_1_RO_counter_0_12_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

