================================================================================ 
Commit: 525d730d4acf65d77e5b7f4833349df0783d3c06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:58:29 2023 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen files and LICENSE.txt
Code clean up.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 3002e3e7638befb72c9a818e183e008ca82360c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:47:01 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3271_81

Hsd-es-id: N/A"
Original commit date: Mon Jul 10 10:49:46 2023 -0700
Original commit hash: a9b7d7dc1a982bc2261ff744c75ffbcaa8aa4e4b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3b29d66035cd08622e6c5376f1f2c59ccb13c200 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:47:00 2023 +0530 
-------------------------------------------------------------------------------- 
Fix Steppingcheck for CPU to SOC North

[Issue Description]
CpuStepping checks

[Resolution]
Changing CpuSteppingCheck to MtlSocNorthStepping

Package/Module: Graphics

[Impacted Platform]
MTL

Hsd-es-id: 15013763168
Original commit date: Mon Jul 10 21:23:13 2023 +0530
Change-Id: I95c5b0c5e54bc8d0b80baf28723e12172fb4ef36
Original commit hash: 464042d4e52f9fe0de117bc9ffeda2fa3d88b81e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: 89795b0601708e8e225de231b587a9812c8b2308 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:59 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3271_80

Hsd-es-id: N/A"
Original commit date: Wed Jul 5 12:05:26 2023 -0700
Original commit hash: b22ab6f2db7083ed73c7062593b640983fca4db0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f735a0380b692949130b4378bac9ab5bf70f3269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:57 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLake Program Branch Minor update

[Feature Description]
MeteorLake Program Branch Minor update

Package/Module: MTL

[Impacted Platform]
ALL

Hsd-es-id: N/A
Original commit date: Thu Jul 6 00:14:13 2023 +0530
Change-Id: If016850da756798b8695de756e01e8c06d1175f5
Original commit hash: de442d7386134c143b199a85ab62a87e466e1132

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e39c02368fb3816edf13be888bd864fb76815a4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:56 2023 +0530 
-------------------------------------------------------------------------------- 
Need PCIE Gen3 UPTP Preset update

[Feature Description]
Program UPTP 4 for Gen3 and only for Gen5 rootport

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22018429105
Original commit date: Wed Jul 5 22:52:36 2023 +0530
Change-Id: I070bfe5daf1855f29c2fcf3dfad141f0adab12af
Original commit hash: a19d81b18983c1407b0d0337189539bafe78a360

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 2fcb69c41bb4278f210f24acd222283f9052535e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:55 2023 +0530 
-------------------------------------------------------------------------------- 
Need PCIE Gen4 UPTP Preset update

[Feature Description]
Changing the Gen4 UPTP for C16 Controllers

Package/Module:
FRU

[Impacted Platform]
ALL

Hsd-es-id: 16021161516
Original commit date: Sun Jul 2 15:49:43 2023 +0530
Change-Id: Idde2a02060177ba1860298ffe8f090c252b118d4
Original commit hash: f8dd1cba8a7bd2883fe7d61409f52f030b5129fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 840a3fa3ea94236ccab962652b8b1ee61921d749 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:54 2023 +0530 
-------------------------------------------------------------------------------- 
Customizing SSID for devices

[Issue Description]
Custom SSID for 0 6 0 &
0 1c 0 is not working

[Resolution]
calling SiPcieProgramSsid
at endofpei

Package/Module:SiInit

[Impacted Platform]
ALL

Hsd-es-id: 15013685184
Original commit date: Fri Jun 30 11:09:34 2023 +0530
Change-Id: Iac571204924812d0bdc2f90575a3b241bdf08c67
Original commit hash: bee45f481169b1473188cf00f2d6861920d38e2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: d212a8da19e6b7a61f8e7850ae2d4af15495be96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:53 2023 +0530 
-------------------------------------------------------------------------------- 
[CNVi][BT][MTL-M] BIOS must properly handle USB port mapping

[Feature Description]
BIOS must properly handle USB port mapping

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
M

Hsd-es-id: 22016996844
Original commit date: Wed Jul 5 15:53:37 2023 +0800
Change-Id: I0827a36032626c3829e2b3d744dd87f71ff688e5
Original commit hash: ff7e0012eadaabba54a508856624d7925d86d111

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1RvpBom1.asl

================================================================================ 
Commit: 15ac7b3a744d479d184ed839074586f62bb08838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:52 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS configurations are not correct per BWG

[Issue Description]
Few missing PCIe RP configurations

[Resolution]
Fixed the register bits configurations as
per the BWG.

Package/Module:
ClientOneSiliconPkg/IpBlock/PcieRp

[Impacted Platform]
ALL

Hsd-es-id: 14019746132
Original commit date: Thu Jun 29 14:13:52 2023 -0700
Change-Id: I103b6e79524dea2d71b63ef88dcd5c3b0f032bb6
Original commit hash: c9b0681c099d1bfcb3788e06fb2c0092a59605ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: a1b5c9fa2d58c2b4bba069fb9fb22f82912b8b58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:51 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3271_00

Hsd-es-id: N/A"
Original commit date: Mon Jul 3 09:55:56 2023 -0700
Original commit hash: c38e5af9805575a7b36c8f94fc0f6f8f4864075d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 187dc85ac5d8402f467879fa3655858801e50a55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:50 2023 +0530 
-------------------------------------------------------------------------------- 
Storage erase is not attempted to retry after system reboot.

[Issue Description]
SUT does not prompt for "Enter User Password"
after 3 Invalid attempts with SATA drive

[Resolution]
Check erase status and maximum retry count
before setting SSD erase attempted bit.

Package/Module:
MeteorLakePlatSamplePkg/Features/Rpe

[Impacted Platform]
MTL

Hsd-es-id: 16021102299
Original commit date: Fri Jun 30 11:47:43 2023 +0800
Change-Id: I8ec0f036b72294f571423ea905828e08560b1c3f
Original commit hash: 198c72b102021ee11969cc6eae8c43dc9bed8424

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: a139deac671624eae7d05233379bb949a3722b3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:49 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Starting with MTL release 3165.81- Nhlt support does not compile

[Issue Description]
BIOS does not compile properly without adding some modifications in the
NhltFeaturePkg. Enabling this feature should not require such actions.

[Resolution]
1. Add missing PCDs.
2. Correct a typo for one of the PCDs.
3. Add missing library for the GetNhltConfigurationPcdLib.

Package/Module:
Features/Audio/NhltFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 14019719293
Original commit date: Tue Jun 27 05:00:22 2023 -0700
Change-Id: I21adce3af7f528e8e7ac427fba9d8d958e7a0f1e
Original commit hash: 2d0c1e66bc97d8c11bb55636af9b58ee91adbcfc

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/IncludePrivate/NhltConfiguration.h
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationEfiVariableLib/GetNhltConfigurationEfiVariableLib.c
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationPcdLib/GetNhltConfigurationPcdLib.c
Features/Audio/NhltFeaturePkg/LibraryPrivate/GetNhltConfigurationPcdLib/GetNhltConfigurationPcdLib.inf
Features/Audio/NhltFeaturePkg/NhltFeaturePkg.dec
Features/Audio/NhltFeaturePkg/Readme.md

================================================================================ 
Commit: 1b98d810352c0d30ab66c6ba81f320cabfc4d91b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:48 2023 +0530 
-------------------------------------------------------------------------------- 
[BT] Mouse Latency fix

[Issue Description]
Mouse get Latency

[Resolution]
Provided support for reducing Mouse Latency.

Package/Module: BluetoothPkg

[Impacted Platform]
All

Hsd-es-id: 16021124216
Original commit date: Mon Jul 3 12:27:49 2023 +0800
Change-Id: I81d572b9c0323a32bbe90f883ceae961d4d2d409
Original commit hash: ec1d488ecac625cf6ad8b4ffac810951ccc4dc2e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.h
Features/BluetoothPkg/UsbBtHciDxe/UsbBtHci.c

================================================================================ 
Commit: 7c9033f5ddc06c64b8355a313454681dc056ef1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:43 2023 +0530 
-------------------------------------------------------------------------------- 
[BT] Keyboard connected but does not operate

[Issue Description]
Keyboard connected but does not operate

[Resolution]
modify the HidType for mouse/KB.

Package/Module: BluetoothPkg

[Impacted Platform]
All

Hsd-es-id: 16021124216
Original commit date: Mon Jul 3 12:27:00 2023 +0800
Change-Id: I5616262dd983d330f1c23cf96efab9270ba78ec6
Original commit hash: f19fcbd2b6daf3675760d94c7ad3f4a360c9ff23

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/HidKbDxe/HidKbDxe.c
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.c

================================================================================ 
Commit: 6b0509362dace0740bbb677f49aed4fb30a451af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:36 2023 +0530 
-------------------------------------------------------------------------------- 
[BT] Verify Device name is showing perfectly

[Issue Description]
UI Device name not displayed for some with Short name.

[Resolution]
Provided support for Short Name to display in GUI.

Package/Module: BluetoothPkg

[Impacted Platform]
All

Hsd-es-id: 16021124216
Original commit date: Mon Jul 3 12:25:20 2023 +0800
Change-Id: Id3a7407e33b043822edb65634b0c9b5c4dab341f
Original commit hash: 8316e95d41167272f174ab5ffb7c8ce562610554

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c

================================================================================ 
Commit: eb44db4e90d48e9b8b4acddb525f1367dea5a3c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:34 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fix incorrect fsp build process from openboardpkg

[Issue Description]
Current bld.bat includes fsp source build cmd to generate fsp.fd
for openboardpkg usage.
But it is not workable for open source.
Should separate two build processes.
One for fsp binary another for openboardpkg to pull fsp.fd result.

[Resolution]
Correct fsp build process in openboardpkg by pull fsp binary image,
but build fsp source

Package/Module:Openboardpkg

[Impacted Platform]
ALL

Hsd-es-id: 15013718158
Original commit date: Wed Jun 28 10:53:04 2023 +0800
Change-Id: I36e6e82a5cf54012035a181853aabef82c1d39d4
Original commit hash: eb378635fb66a70438d186ff908cb15b734788d3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeOpenBoardPkg/bld.bat
MeteorLakeOpenBoardPkg/cln.bat
MeteorLakeOpenBoardPkg/prep.bat

================================================================================ 
Commit: 7efdaddaffde68983b8776398c5956058657fadd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:46:05 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3270_00

Hsd-es-id: N/A"
Original commit date: Sun Jul 2 21:32:12 2023 -0700
Original commit hash: c44cf6143b8c4659c4edeee42d93761a350d0a1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 63ee981825c958d55f0cce67af058a80b840c557 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:55 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3266_00

Hsd-es-id: N/A"
Original commit date: Sat Jul 1 21:31:04 2023 -0700
Original commit hash: b91b1b8e08354c3fbecf1628c37bd6a440230cfc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 28185bcd594a8e66bc0ee234a66a37eac94ba43d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:54 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3265_00

Hsd-es-id: N/A"
Original commit date: Fri Jun 30 21:30:59 2023 -0700
Original commit hash: 0e419a05a29fe1be71811f2e675e367d33e0c716

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2f83b0fba577bb6ea1cadaa995a18f4d8a198665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:53 2023 +0530 
-------------------------------------------------------------------------------- 
Get correct battery state when resume from Sx

[Issue Description]
BIOS using the APCI variable BNUM to represent the
battery presentation value. But it would not be updated
when the SUT enter Sx and the power source change during
Sx. It would cause the ACPI get the incorrect value report
the error state to OS UI.

[Resolution]
When resume from Sx, always read battery state from EC
RAM and update BNUM variable.

Package/Module:
EcFeaturePkg/EcSsdt
MeteorLakeBoardPkg/PlatformEcMethods

[Impacted Platform]
ALL.

Hsd-es-id: 16021057573
Original commit date: Wed Jun 28 13:50:48 2023 +0800
Change-Id: Ie8ed7b9246ff3c88336264271aecb732e38ffff4
Original commit hash: 5951fecf8c441fda7360c2b84421c1185ee689ed

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformEcMethods.asl

================================================================================ 
Commit: 5b7679fbb9786426ce42ef82d6d43cf6c67ae5dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:52 2023 +0530 
-------------------------------------------------------------------------------- 
VMD0 PEP constraint prevent drips on some release UEFI builds

[Issue Description]
In VMD disable case, NVS variables have garbage value which
prevents software drips and because of that s0ix is blocked

[Resolution]
Add PCD checks to skip exposure of NVS variables with garbage value

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14019590201
Original commit date: Fri Jun 16 00:17:26 2023 +0530
Change-Id: I5cc20ea1f817eaa89c0848e64e941464a968bb3e
Original commit hash: 4bc94a3f6f13ffa7f73636bad433595d20e4c15a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.c
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 26763791fea998017842ac119efb8b1523c539a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:51 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3264_00

Hsd-es-id: N/A"
Original commit date: Thu Jun 29 21:31:05 2023 -0700
Original commit hash: edb4f34a65e160f8d8b6ebc8e5ecd02ca20c134f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3e83d09f0f638ebf4b0fcc314b9c0b26aa170ef6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:50 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] Fix LLC size reported by BIOS is incorrect

[Issue Description]
LLC size reported by BIOS is incorrect.

[Resolution]
There is one more data cache level added in LNC core. BIOS should
dynamically find LLC starting from the smallest CPU cache level.

Package/Module:
Features/Storage/MultiIbbFeaturePkg

[Impacted Platform]
ARL

Hsd-es-id: 15013733702
Original commit date: Sun May 21 23:37:42 2023 +0800
Change-Id: Ib91612682739df3a8b9a196801897c22b702bdde
Original commit hash: cc08314a5e36704c89d254cb6f3eb669981cb025

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/MultiIbbFeaturePkg/Library/PeiNemConfigMtrrLib/PeiNemConfigMtrrLib.c

================================================================================ 
Commit: 97fa9f7da9146c76390fbb6aff7f0e57db5093d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:48 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][CNV] GUID lock ACPI indicator is the correct to drivers.

[Issue Description]
ACPI GuidLock Status was assigned under WifiEnable items.

[Resolution]
Move GuidLock Status assign out of Wifi Enable Conditions.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 18031212766
Original commit date: Wed Jun 28 14:21:11 2023 +0800
Change-Id: I9a8a9ef1b489e55befaca7cd09a6b5df2c252f89
Original commit hash: faebf709311b802bf0c1fd6fd2975d11ee761823

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: c1379db43049325495f1f727b551ac2c90084cd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][BIOS]: Observing "failure" "VerifyIomAuxOriBiasCtrl.efi"

[Issue Description]
Failure Observed after running the command
"VerifyIomAuxOriBiasCtrl.efi" in UEFI Shell by using
VerifyIomAuxOriBiasCtrl.efi

[Resolution]
Add Aux ori support for S02 board.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 16020410127
Original commit date: Sun May 14 19:29:59 2023 -0700
Change-Id: I4d18faf66b8c1e52f8956d79afdcde73702fe7bd
Original commit hash: 435ad868e57ba190dabf8b2d07f6bd2c0b1a6a5c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c

================================================================================ 
Commit: b5c8aa5665fb9ebbe4fb6c722e4caf76726b0bf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:46 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] MTL-S specific option is visible for other MTL platforms

[Issue Description]
Bluetooth SSP0 NHLT only applies to the MTL-S platform, so
it shouldn't be visible on other platforms and create confusion
for a customer.

[Resolution]
Adjust options visibility at build time.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 18031196403
Original commit date: Tue Jun 27 05:28:09 2023 -0700
Change-Id: I4368992d8692be909843496353739fcc3907f9ed
Original commit hash: d370a6eb6c7d0c8a6e112272497765bc41ef0dcb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 6a6ee5cd317a6b3912b3ad3d49c21f7cfe362445 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:45 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3263_05

Hsd-es-id: N/A"
Original commit date: Wed Jun 28 21:31:00 2023 -0700
Original commit hash: 30121dc40e737bb7c7879c159dfacfa9220cb929

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5c4df36fef57dbd8d7ccc104ee100c3d9a5bcccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.28.2

Hsd-es-id: N/A
Original commit date: Wed Jun 28 08:57:35 2023 -0700
Original commit hash: 285d9416d42e89173793eb0f5e522407c077038d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e62b00f739e7ab8a442ec9b268b532f89a14431 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][PO][SVOS] PAM target cannot be registered

[Feature Description]
Expose PAM memory region as main memory to OS.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15012720280
Original commit date: Thu Apr 27 12:01:09 2023 +0530
Change-Id: I3f40e550720ef3b3e7db10eee7a888af19febe3d
Original commit hash: 7d257f5b0a23186e850e45c5bdd06224b9ba8d2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/TempRamExit.c

================================================================================ 
Commit: f5ca81d2c05d85fa05bdcef4e83ff4a1b40d03bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:41 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3263_04

Hsd-es-id: N/A"
Original commit date: Wed Jun 28 04:34:19 2023 -0700
Original commit hash: 6ce4071889a91bf311f06b2b74d17f3676e05d22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e3866b94836e972401a1772c5d08e3a6505f87cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:40 2023 +0530 
-------------------------------------------------------------------------------- 
Fix Steppingcheck for CPU to SOC North

[Issue Description]
CpuStepping checks

[Resolution]
Changing CpuSteppingCheck to MtlSocNorthStepping

Package/Module: Graphics

[Impacted Platform]
MTL

Hsd-es-id: 16021107759
Original commit date: Mon Apr 10 15:45:44 2023 +0530
Change-Id: Id2a5cdc2c81d22fbcbcc57dc1250a8c117d7fed9
Original commit hash: 8e46b57e42f1507196749060fbfbaaabfae30f32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: 2461440ea856ac42db505b368aeabc914d47fcc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:39 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3263_03

Hsd-es-id: N/A"
Original commit date: Wed Jun 28 03:12:28 2023 -0700
Original commit hash: 5578240cca7cb438f9e9897fd6e5f908660b17b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 55758fe79b9669eed75ce62073e9abdf10a4d8f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:37 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3263_02

Hsd-es-id: N/A"
Original commit date: Wed Jun 28 02:58:48 2023 -0700
Original commit hash: 219ce3b93703eb857464dd36a69d5d0126914c02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 353745de80b530b4587e1f543acd4f6c7d2b8383 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:36 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3263_01

Hsd-es-id: N/A"
Original commit date: Wed Jun 28 02:22:44 2023 -0700
Original commit hash: 2d42e83b00a55206f8d82a010f8a212a0c3a8ea4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ab9aa85f208287d56591645fb8a1f043160fb80c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:35 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3263_00

Hsd-es-id: N/A"
Original commit date: Wed Jun 28 00:37:12 2023 -0700
Original commit hash: 5a8eab4d6c9fabef753ffc6f851d97981edd207a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 03f579e1a95e3407bf40374a7ab0e8afb0314831 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:34 2023 +0530 
-------------------------------------------------------------------------------- 
[TBT] PCIE hot-plug resource assignment

[Feature Description]
1. Modified DTBT Retrieved RP Bus/Dev/Func number policy by scaning
with RP slot number.
2. Added pcie resource assignment for iTBT and dTBT PPB.

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ARL-S, MTL-S

Hsd-es-id: 15013593486 15013593454
Original commit date: Fri May 19 00:42:06 2023 +0800
Change-Id: Idef6cdb689eb498263bf60cb8ca7954530de0542
Original commit hash: 9c36d243ed0a23369fbcfe361b16929f19d225fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TbtCommonLib.h
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/PeiDTbtGenericStructure.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiDTbtInitLib.h
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpersS.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpersS.h
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.h
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.inf

================================================================================ 
Commit: eccf6c00edbd79aca14aec58a3340a8910ff329f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:33 2023 +0530 
-------------------------------------------------------------------------------- 
Non-POR DTBT MR usage cleanup

[Feature Description]
- DTBT Gen2 code is design for MR and MTL ZBB for MR.
Cleanup DTBT MR related design.
- SWCM using version 2 as default. BR function be run as default
without CM version check
- Cleanup legacy setup option design

Package/Module:
DTbtFeaturePkg

[Impacted Platform]
MTL/ARL

Hsd-es-id: 16020783761
Original commit date: Tue May 23 18:38:50 2023 +0800
Change-Id: I8aa2880688367a54d44fed8ab9a8591343342879
Original commit hash: 92bf7bad6a54284971246cbe8a14b079983da86f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/DTbtFeaturePkg/AcpiTables/DTbt.asl
Features/Tcss/DTbtFeaturePkg/AcpiTables/DTbtMmioCalculation.asl
Features/Tcss/DTbtFeaturePkg/AcpiTables/DTbtPkgNvs.asl
Features/Tcss/DTbtFeaturePkg/AcpiTables/DTbtRpPowerControl.asl
Features/Tcss/DTbtFeaturePkg/AcpiTables/DTbtSsdt.asl
Features/Tcss/DTbtFeaturePkg/AcpiTables/Readme.md
Features/Tcss/DTbtFeaturePkg/DTbtFeaturePkg.ci.yaml
Features/Tcss/DTbtFeaturePkg/DTbtFeaturePkg.dec
Features/Tcss/DTbtFeaturePkg/DTbtFeaturePkgPcdInit.dsc
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtSetupId.h
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtStringPool.hfr
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenu.c
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenu.h
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenu.inf
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenu.uni
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenuHiiConfigAccess.c
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenuStrTokens.h
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenuVfr.vfr
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenuhfr.hfr
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DiscreteTbtPcieResourceOptions.hfr
Features/Tcss/DTbtFeaturePkg/Driver/Dxe/DTbtDxe.c
Features/Tcss/DTbtFeaturePkg/Driver/Dxe/DTbtDxe.inf
Features/Tcss/DTbtFeaturePkg/Driver/Pei/PeiDTbtInit.c
Features/Tcss/DTbtFeaturePkg/Driver/Pei/PeiDTbtInit.inf
Features/Tcss/DTbtFeaturePkg/Include/DSC/DTbtFeaturePkgDriverAndLibrary.dsc
Features/Tcss/DTbtFeaturePkg/Include/DSC/DefaultBoardConfigPcdInit.dsc
Features/Tcss/DTbtFeaturePkg/Include/DSC/DefaultDTbtHiiVarLinkPcdInit.dsc
Features/Tcss/DTbtFeaturePkg/Include/DSC/DefaultDTbtNonHiiConfigStructurePcdInit.dsc
Features/Tcss/DTbtFeaturePkg/Include/DSC/DefaultPlatformConfigPcdInit.dsc
Features/Tcss/DTbtFeaturePkg/Include/DTbtBoardConfigPcd.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtControllerInfoPcd.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtGenericConfigPcd.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtGenericRtd3ConfigPcd.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtMailBoxCmdDefinition.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtPcieRpResourceConfigPcd.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtPkgNvsAreaDef.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtPostCode.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtTcssDefinition.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtVfrSetupMenuHii.h
Features/Tcss/DTbtFeaturePkg/Include/FDF/DTbtFeaturePkgPostMemoryDrivers.fdf
Features/Tcss/DTbtFeaturePkg/Include/FDF/DTbtFeaturePkgUefiDxeDrivers.fdf
Features/Tcss/DTbtFeaturePkg/Include/Library/DTbtCommonLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/DTbtCommonPublicLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/DTbtPrintPcdConfigLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/DxeDTbtSecurityLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/PeiDTbtCommonInitLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/PeiDTbtInitLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/PeiDTbtTaskDispatchLib.h
Features/Tcss/DTbtFeaturePkg/Include/Protocol/DTbtDisBmeProtocol.h
Features/Tcss/DTbtFeaturePkg/Include/Protocol/DTbtNvsArea.h
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonLib/DTbtCommonLib.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonLib/DTbtCommonLib.inf
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicLib/DTbtCommonPublicLib.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicLib/DTbtCommonPublicLib.inf
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicNullLib/DTbtCommonPublicNullLib.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicNullLib/DTbtCommonPublicNullLib.inf
Features/Tcss/DTbtFeaturePkg/Library/DTbtPrintPcdConfigLib/DTbtPrintPcdConfigLib.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtPrintPcdConfigLib/DTbtPrintPcdConfigLib.inf
Features/Tcss/DTbtFeaturePkg/Library/DxeDTbtSecurityLib/DxeDTbtSecurityLib.c
Features/Tcss/DTbtFeaturePkg/Library/DxeDTbtSecurityLib/DxeDTbtSecurityLib.inf
Features/Tcss/DTbtFeaturePkg/Library/DxeDTbtSecurityLib/Readme.md
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtCommonInitLib/PeiDTbtCommonInitLib.c
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtCommonInitLib/PeiDTbtCommonInitLib.inf
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtInitLib/PeiDTbtInitLib.c
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtInitLib/PeiDTbtInitLib.inf
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtTaskDispatchLib/PeiDTbtTaskDispatchLib.c
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtTaskDispatchLib/PeiDTbtTaskDispatchLib.inf
Features/Tcss/DTbtFeaturePkg/Readme.md
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErb2BrRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbIoeBrRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbPchBrRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Include/Library/BoardConfigLib.h
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
MeteorLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/PeiDTbtGenericStructure.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeDTbtPolicy.h
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtNvs.asl
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainDp.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/PcieTunnel.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.h
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.inf
MeteorLakePlatSamplePkg/PlatformPkg.dsc
MeteorLakePlatSamplePkg/Setup/TbtSetup.hfr
MeteorLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 7f37f8d232ba2b4b572e5b54a5c144613ff42502 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:31 2023 +0530 
-------------------------------------------------------------------------------- 
[ARLHxPO] Multiple SSDT for different combination of ITBT and DTBT

[Feature Description]
- Create multiple SSDT table for 2BR, IOE BR and PCH BR enable on ARL
Hx ERB.
- According DTBT controller enable status to load corresponding table.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL-Hx

Hsd-es-id: 15012967229
Original commit date: Wed May 10 15:21:32 2023 +0800
Change-Id: I85af52215b9a2bd83d077b6bb809b08fa31c9997
Original commit hash: d4c647f3934794a6c1fe00672cc09f079e629dfc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErb2BrRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbIoeBrRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbPchBrRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbRtd3.asl
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 6be54a4e1fe2a69643898bc53423ef7d6bf80f0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:30 2023 +0530 
-------------------------------------------------------------------------------- 
[ARLHx PO][BR] DTBT BR PO IOE patch

[Feature Description]
- Enable PCIe RP04 for PEG BR support
- Enable RP17 for PEG BR ACPI file and case
- Reduce half of DTBT PCIe extra bus reserved

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL-SBGA

Hsd-es-id: 15012967229
Original commit date: Sat Apr 15 00:01:24 2023 +0800
Change-Id: I794bada8357311ad7e0bd337251223083cf19449
Original commit hash: 0dddafe31ab95fddb693608154b7289bdb9e7708

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtlS.asl
Features/Tcss/DTbtFeaturePkg/Include/DTbtTcssDefinition.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbRtd3.asl
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakePBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
MeteorLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
MeteorLakePlatSamplePkg/Setup/DiscreteTbtResourcesInitValues.h
MeteorLakePlatSamplePkg/Setup/IntegratedTbtOptions.hfr

================================================================================ 
Commit: 81de4899c17f5fb9db18ef2dd6e483c4fe43af8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:28 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-Hx][ERB][BR]Correct TBT setup patch default setting

[Feature Description]
- DTBT setup patch align setting

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL-SBGA

Hsd-es-id: 15012967229
Original commit date: Fri Apr 14 22:59:06 2023 +0800
Change-Id: I223d37069072dc921957e2901d0237a29f1d84c8
Original commit hash: f88509dc5b499da15134ccad667ba86f6eea9ad1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakePBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Setup/IntegratedTbtOptions.hfr

================================================================================ 
Commit: b67ad813335628482ec4e0f6cc199714130a2038 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:27 2023 +0530 
-------------------------------------------------------------------------------- 
[BR][ARL-Hx][ERB] PCIe Bus resource hotplug when 2 BR

[Feature Description]
- Setup valabile for 2 BR case
- PCIe hotplug bus resource for BR on PCH slot
- Align BR on MTLS PEG status since BR RTD3 common file change

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL-SBGA

Hsd-es-id: 15012967229
Original commit date: Sat Apr 8 01:00:26 2023 +0800
Change-Id: Id01903f66cb0a1ccb5bd9a6ca7e125bdf230b34c
Original commit hash: 857d3e850535c98ca80d21acfbd47d691304adbd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtlS.asl
Features/Tcss/DTbtFeaturePkg/AcpiTables/DTbtRpPowerControl.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakePBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
MeteorLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr

================================================================================ 
Commit: 4da550a57807e790737fde688a6bb89ee422fea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:26 2023 +0530 
-------------------------------------------------------------------------------- 
BR Support : ARL-SBGA ERB DDR5 SODIMM enable DTBT controller 1 on PCH

[Feature Description]
Add DTBT module support PCH root port bus above 0x80.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 15012967229
Original commit date: Tue Mar 28 02:55:32 2023 -0700
Change-Id: I9edf9840825afc8314369adeb27b6ba6bf0ebb77
Original commit hash: 2014d48eab46e539f4c03fa2789d67523ef734ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchBdfAssignment.h
Features/Tcss/DTbtFeaturePkg/Library/DxeDTbtSecurityLib/DxeDTbtSecurityLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakePBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 0dce6280cd14c6ce6226a71f68309d647088e32b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:25 2023 +0530 
-------------------------------------------------------------------------------- 
BR Support : ARL-SBGA ERB DDR5 SODIMM - Bus resource and Setup Patch

[Feature Description]
Fix PCIe extra bus resource reserved for BR on PEG
Enable DTBT Setup menu

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL-SBGA

Hsd-es-id: 15012967229
Original commit date: Thu Mar 23 00:09:40 2023 +0800
Change-Id: I29984039c0db393901300a0a7b6cde7c7b2c351d
Original commit hash: 21f98c678349e9b0d545ded8948eb23aceca8cbf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakePBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
MeteorLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: d2b8cee507ef0abe4fc0e0cea324f5cbf877d8c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:24 2023 +0530 
-------------------------------------------------------------------------------- 
BR Support : ARL-SBGA ERB DDR5 SODIMM

[Feature Description]
Support Barlow Ridge AIC on ARL-SBGA ERB

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL-SBGA

Hsd-es-id: 15012967229
Original commit date: Wed Mar 8 22:07:31 2023 +0800
Change-Id: Iff5064d592c20df5d8d8d3445c7279b258ee7cd5
Original commit hash: d22cbe2933221438be2d2f67ec62cd815304d028

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DiscreteTbtPcieResourceOptions.hfr
Features/Tcss/DTbtFeaturePkg/Include/DTbtTcssDefinition.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakePBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrLib/IUsb4HrLib.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
MeteorLakePlatSamplePkg/PlatformPkg.dsc
MeteorLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
MeteorLakePlatSamplePkg/Setup/DiscreteTbtResourcesInitValues.h
MeteorLakePlatSamplePkg/Setup/SetupId.h
MeteorLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 83619e15742b8c465395526577dc9a297b146c2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:22 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Correct GaP Root Port and BT offload option setting

[Issue Description]
OS Register Soc support type is 0x0, expected 0x2.

[Resolution]
Correct GaP Root Port and BT offload option setting

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16020946295
Original commit date: Wed Jun 28 01:07:16 2023 +0800
Change-Id: I64350cabcab7bc82d60a8994765d16bb85187ab3
Original commit hash: cd0b565dfe4a77959f06a4d7c4c31a475b6117c3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtAudioOffload.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSSD02Rvp.asl

================================================================================ 
Commit: a4109f0b03e1a3bd81e36405b03f44e6f9eee41f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:21 2023 +0530 
-------------------------------------------------------------------------------- 
[ARLS]Platform name is reflecting as Meteor Lake instead of Arrow Lake

[Issue Description]
Platform name is reflecting as Meteor Lake instead of Arrow Lake
in ArrowLake Paltform in BIOS Page.

[Resolution]
Platform name in Bios page will be updated with Product name from
SMBIOS_TABLE_TYPE1.
Hence updated the product name of SMBIOS_TABLE_TYPE1 if Cpu Family
Model belongs to Arrowlake.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL

Hsd-es-id: 16020807038
Original commit date: Tue Jun 6 20:52:50 2023 +0530
Change-Id: I2a72414e36ca428bc6a8b413d6494f55d165d5db
Original commit hash: 2e23b25e09decf0edf56ee4af7bfe875cbd4cdf8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 36c2c40d8785fa8a28863787028e5e22702d616f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:20 2023 +0530 
-------------------------------------------------------------------------------- 
Fix a bound checking issue that caused Special pool BIOS boot failed

[Issue Description]
Out-of-bounds access caused Special pool BIOS boot failed.

[Resolution]
Reserve at least 14 bytes of space when traversing the CPU SSDT table

Package/Module:
OneSiliconPkg/IpBlock/CpuPowerManagement

[Impacted Platform]
ALL

Hsd-es-id: 16021052838
Original commit date: Fri Jun 16 12:58:49 2023 +0800
Change-Id: If0bbe186c442c98636253ce5399a57d51c015ea1
Original commit hash: f4d092f76083930105241282ed4b71dc42c23ac1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c

================================================================================ 
Commit: 79f0d490b60b9b015f97c818ba2ec18e6f75353c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:19 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] BIOS to enable IOMT for PCH PHYs

[Feature Description]
BIOS to enable IOMT for PCH PHYs

Package/Module: MtlPchHsioLib

[Impacted Platform]
S

Hsd-es-id: 14019683388
Original commit date: Wed Jun 21 08:51:26 2023 -0700
Change-Id: I02a98c839d7c26313df1f3f1479dc8ba74d4f9b8
Original commit hash: 2bf44e5cbbba3b6e58f6b7ce09b2332731ee4442

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchHsioLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchHsioLib/MtlPchHsioLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchHsioLib/MtlPchHsioLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchHsio.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc

================================================================================ 
Commit: f5ee41dedf7db6bcfe84178f060ef41f92336ca0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:18 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][PCIe]PCIe EQ setting in BIOS is broken - Preset values in Preset
List and UPTP/DPTP setting

[Issue Description]
Gen4 controller PCIe EQ settings and Gen5 controller PCIe EQ settings
in BIOS menu option are broken.

[Resolution]
Updated the Preset and uptp/dptp values as per BWG in setup default

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 14019674425
Original commit date: Wed Jun 21 13:28:21 2023 +0530
Change-Id: Ia4dd2734b7e81c352cdd7a811a69e953aec415c6
Original commit hash: f6cb825c4d1b27391d783b7a367555043d7e7e96

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 360d93224222cd467d0bb330227edbbbc1a78bc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:17 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3262_00

Hsd-es-id: N/A"
Original commit date: Tue Jun 27 21:31:12 2023 -0700
Original commit hash: 8858a989f9358c1a60bef088a3cbb81314447ffd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: be9c20973ec7a9b44fd440dd9a1d278c7c0d39a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:16 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Changing PCH DMI PG Disable as default

[Feature Description]
Changing PCH DMI PG Disable as default

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 14019699260
Original commit date: Thu Jun 22 11:00:57 2023 -0700
Change-Id: I8aa6e997ec0a676980e89d899fca234842dd16ca
Original commit hash: caa375f4ddbda1e85924169c7b59287361a943c5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: c09fe8c89c59b47fe309a95a5dca02a34249b61a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:15 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Enable back PCH PCIe rootport mapping under VMD for MTL-S 

Package/Module: MeteorLakePlatSamplePkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14018881723
Original commit date: Mon Jun 26 10:36:06 2023 -0700
Change-Id: I8efd2e500663f21bf900a1b0d2c9bb8ca0298c65
Original commit hash: 535c06df4e43209425d6d43ed1585813b7583f64

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: a590bdbe739b9131729d6aa3b083fce3a317ad26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:13 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] TCO timeout SMI is not triggered.

[Issue Description]
TCO timeout SMI is registered in pch but SoC.

[Resolution]
Register TCO timeout SMI to SoC.

Package/Module:
C1S/Smm

[Impacted Platform]
MTLS

Hsd-es-id: 16020813667
Original commit date: Mon Jun 26 14:35:46 2023 -0700
Change-Id: I07f21404515ac1965c9e33774a94521a5894a08f
Original commit hash: ff0c8b0abac62893b646b8143c2428b9ab8923b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmiDispatch.c

================================================================================ 
Commit: acce7383c4aa3ac6ab6772fccb557a6d6e31e6b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:12 2023 +0530 
-------------------------------------------------------------------------------- 
Fix for possible uninitialized variable issue.

[Issue Description]
Analysis showed possible unitialized RpBase variable issue.

[Resolution]
This change adds initialization for RpBase variable.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18031200112
Original commit date: Tue Jun 27 12:18:08 2023 +0200
Change-Id: I950258aef1618921f4baadb21b8757cf1e3e1280
Original commit hash: 8be95e45665dc6ddb7727ebd84e4791336e509f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: bc0a7347bd6b9d350c08fd1aed36af3a83e3fed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:10 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-S] Efficient-cores are mismatching under Platform info Menu in BIOS

[Issue Description]
On ARL-S board, Efficient-cores are mismatching under Platform info Menu
in BIOS Setup page.

[Resolution]
For MTL M/P, current BIOS uses 2 fixed APIC IDs(0x40 and 0x42) to
identify enabled threads of the Soc Die. But for ARL-S, BIOS needs to
skip this identification process because APIC ID(0x40) is occupied by a
thread of C-Die.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ARL

Hsd-es-id: 16020905170
Original commit date: Thu Jun 8 15:58:20 2023 +0800
Change-Id: I46e53cba8117b2dc2ad0376656f3d52d787fccd9
Original commit hash: fb3d04f7f6505b711b7dbd3cee9c0a05a4f1661d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 3c206b26bd5dff0f9a72c8935bd9b74ee646a486 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:09 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3261_00

Hsd-es-id: N/A"
Original commit date: Mon Jun 26 21:31:00 2023 -0700
Original commit hash: 3c4e16752f4bc623c0855d13ae93fcb49685834e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7173895820921ddf10db5cfbe2aed53886f8b234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:08 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL P][MTL M] LP5 Change SAGV Point 0 from 2133 G4 to 3200 G4

[Issue Description]
LP5 Change SAGV Point 0 from 2133 G4 to 3200 G4

[Resolution]
Modified in the patch tables of LP5 MTL M/P

Package/Module: MeteorLakeBoard

[Impacted Platform]
MTL M/P

Hsd-es-id: 16021096911
Original commit date: Mon Jun 26 14:28:13 2023 +0530
Change-Id: I5a77d0b61083542c4035470be1218a819bdaf4e4
Original commit hash: ab368a3894a0e0794fc8308640491c6a95e44f2e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 4b3bb947cde6f1f7e84d6d63894ec4f2cb2082d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:07 2023 +0530 
-------------------------------------------------------------------------------- 
Provide BIOS option to disable PCIe throttling for survivability

[Feature Description]
1. BIOS shall provide new setup option to disable PCIe throttling
for survivability.
2. PCIe throttling will be enabled by default. User can disable it
whenever needed (if the issue is encountered).
3. This option will be available for all SKUs of MTL and ARL.
4. Option will be visible only when the SOC Power Floor Management is
enabled.

Package/Module:ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018445870
Original commit date: Thu Jun 8 09:58:53 2023 -0700
Change-Id: I16ad8ee143f33767494c2c16c355041119867785
Original commit hash: cc670a6358fe227acdf28d06214d2b92034ada62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 4608f7855f0c4122e9b09a0df14a7a07d7cd365b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.28.1

(cherry picked from commit 695bc6e930d2b49e78d2d0b6f5fc77f29c2773b6)

Fri Jun 23 07:46:51 2023 -0700
Original commit date: Fri Jun 23 07:46:51 2023 -0700
Original commit hash: 09ae5c104807eb6542291beab189b9b3c720b3e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3be445eb5e2afe4a8c427cce20267673d2b8db97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Reapply 40mv Guardband
for VccCLK and VccIO for datarate 5600 and above

[Feature Description]
ReAdd 40mv guard band for both VccCLK and VccIO for MTL-M/P LP5
data rates 5600 and higher

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018475093
Original commit date: Thu Jun 22 13:17:22 2023 -0700
Change-Id: If94b388fde8e7186726dbb36ddaf113911c1ec99
Original commit hash: b05eb2225398ac8229021fb733db1031d9bcf234

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 724f5b80fece566a9f2a5a685df86f20011e9f2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.28.0

(cherry picked from commit 6a091a4cd5b5c1bcaee1d283472a9da3d3eb6710)

Thu Jun 15 15:52:51 2023 -0700
Original commit date: Thu Jun 15 15:52:51 2023 -0700
Original commit hash: 8b00cdd2565d42f3568ef571414fd4991ec0e65c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 021c9cb50ec65d8240bcb8db98dbdf1da41be618 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.13

(cherry picked from commit a7bfbf87229b5aa5a1ef54b4663e70b038a58f17)

Thu Jun 15 15:52:23 2023 -0700
Original commit date: Thu Jun 15 15:52:23 2023 -0700
Original commit hash: 5920fd3b4eed02197a4b9c18f2e522bc827d05a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 76e21ae9ddf27cc20a2e8fb4cccab8c8b610f910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:45:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Enable WRTRETRAIN on both LP5 and DDR5

[Feature Description]
Re-enable WRTRETRAIN

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018444859
Original commit date: Thu Jun 15 13:25:50 2023 -0700
Change-Id: If698a6d4fe157c5c1cac450894be3668a4cf1373
Original commit hash: 13d92aec5ce95ea96c50edacc8e4ecfbacbee42e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 36bfcb1c3d85792349c42aeefa0330875d7a09a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.12

(cherry picked from commit 30f23eb214b7314dc43a298654e0d482aa109567)

Thu Jun 15 15:43:57 2023 -0700
Original commit date: Thu Jun 15 15:43:57 2023 -0700
Original commit hash: be7061170a1a3590d3566047b0405f66f452c7b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b04067c317b4649cad660bd122332fe8888f62c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Additional Txrankmuxdelay change applied
to MrcGetSetSideEffect

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22018446524
Original commit date: Thu Jun 15 12:05:14 2023 -0700
Change-Id: I598b8216e9e095c184361d0665fa8dbebba81fba
Original commit hash: 5610196b862334da9c873e2d5299a27680933574

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 5399231f39a261a7331b71f5fb69fa16e0eb10a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.11

(cherry picked from commit a1151302b4adbb6e28e12bc65507507f989711cf)

Thu Jun 15 15:43:27 2023 -0700
Original commit date: Thu Jun 15 15:43:27 2023 -0700
Original commit hash: f3f6cc86b8f914a9af249a5ec9fdbed929205a5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bb21d0a0b4440c579226e60589fe88ec20f64633 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:55 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Need Vccclk and VCC safemode bit reverted to 0

[Feature Description]
MrcSafemode[bit2] needs to be set to 0 for MTL P/M C0 and onwards.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018442327
Original commit date: Thu Jun 15 10:00:12 2023 -0700
Change-Id: I334357a7ae943a13708235ab0626dc72a8865509
Original commit hash: 8b2416f41c874a9f58c29a9f99d8b27e9b0c27b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: eef3ddff24d16f93c627d595ba651035e55c93e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.10

(cherry picked from commit 200809fb115b3ae1c1ff38e8484651d751c86f3a)

Thu Jun 15 15:42:45 2023 -0700
Original commit date: Thu Jun 15 15:42:45 2023 -0700
Original commit hash: bc319ea075e31acca24dfb118cd848454da20ae5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1386d28a7ab4325fb41e682a802925f40b5727c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] (EV) VDDQ Adjustments

[Feature Description]
CAC margining removed since CAC margins are far larger than data margins
VDDQ training isn't used in CMOS mode so use a static NMOS guardband
instead of speed-adjusted UPM's. We assume that if the algo doesn't fail
during the VDDQ sweep then it was unable to choose the last VDDQ value
tried. Voltage tick-mV calculations needed adjustment.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22018387421
Original commit date: Tue Jun 6 09:52:00 2023 -0700
Change-Id: I040642c906eb2fc315025bfb20c56f72417e82fa
Original commit hash: 318c8b9f0fb3ae17ff79cb29116f57f2e6871d77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoDefines.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 2d1763537fcd7a06705f540f11b102848e4df7b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.9

(cherry picked from commit 3b61e11aabaa6aeeaf1d6c13aeb03f3536ea87a3)

Thu Jun 15 15:42:24 2023 -0700
Original commit date: Thu Jun 15 15:42:24 2023 -0700
Original commit hash: 27a20f315bd7d26247ac6a0b0fcfb4220547e7a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 98238e9962a65f478f1fcc8e42838488dae63e33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.8

(cherry picked from commit be3bfd74dd3e35d038adfae0d973fd460206a379)

Thu Jun 15 15:41:58 2023 -0700
Original commit date: Thu Jun 15 15:41:58 2023 -0700
Original commit hash: 50a03990439a2f7fb36893c1984120fc2d392686

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5a77b4fb46b20316b3f8f5a18b6cd91fa53b23e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] MRC Xover Refpioffset and Refpi4xoveroffset
CR Value Update

[Feature Description]
Update Refpioffset and Refpi4xoveroffset CR values for both DDR5 and LP5
from MTL M/P.
Refpi4xoveroffset:
- Old: 32
- New: 48

RefPiOffset Equation:
- Old:
RefPiOffset = iamcomp?(64:(Gear4?256:128)*
(1/2 + (min((400*vccsamin-340)*1e-12),0)*piclkfreq))

- New:
RefPiOffset = iamcomp?(64:(Gear4?256:128)*
(3/8 + (min((400*vccsamin-340)*1e-12),0)*piclkfreq))

Remove 40mV guardband for Vccio/vcclk supply added for LP5.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018442291
Original commit date: Thu Jun 15 00:52:52 2023 -0700
Change-Id: I0dd23fe4f2afe0cf80515ebaa39bf765f9a80613
Original commit hash: a819146acb92a6417e7a95026b8d5d5d35a22635

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d70acee07a6ecc3e2f4349bc468eaa51e3cba0af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.7

(cherry picked from commit b7f00537dd8939d5dca5c9684d95254bf5fdef47)

Thu Jun 15 15:41:28 2023 -0700
Original commit date: Thu Jun 15 15:41:28 2023 -0700
Original commit hash: cc373cb189faf8e97effbbb2ed6089fb19f081bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c4f0c81cfbd7898539b8756e9c9ab9b81e23f8a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Fast boot + Retraining need to keep
WrRetrainOvrd =1 until normal mode

[Feature Description]
On LP5 when Write Retraining is enabled, the PHY fails to assert
initcomplete_wr after Fast Boot Jedec Reset.

This issue is resolved by ensuring that WrRetrainOvrd is set to 1 during
the entire MRC flow until just before entering Normal Mode operation.

Cold Boot changes:
1. Outputs->IsWrRetrainDone is saved into the SaveData struct.
2. The WrRetrainOvrd = 0 write is moved from MrcDdrIoFinalize to
MrcNormalMode.

Fast Boot changes:
1. Removed existing WrRetrainOvrd flow in MrcRestoreTrainingValues. This
flow is no longer needed since WrRetrainOvrd is kept at a value of 1
during the call to MrcSaveMCValues on cold boot.
2. Outputs->IsWrRetrainDone is restored from the SaveData struct.
3. WrRetrainOvrd is set to 0 in MrcNormalMode

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018439799
Original commit date: Wed Jun 14 14:19:13 2023 -0700
Change-Id: I977882cc23315e6a7928baba57f0b2cfdcc4a4a6
Original commit hash: 0e5815ffd5d2a40489b33c0d5a353b6fed568a29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 9aae7d9659a8b58095438536724be1e94912f040 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.6

(cherry picked from commit 4442af6c9c209b16c8e23ce00e3835d69018e3cb)

Thu Jun 15 15:40:07 2023 -0700
Original commit date: Thu Jun 15 15:40:07 2023 -0700
Original commit hash: 2c5a30a991cf0037a280aac58c4dfe02398f4475

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc3f8a04c3bc614f3f297152ca18fab0638f13b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.5

(cherry picked from commit f453cfead94f3e569df4858dbf96b92ef4163fa1)

Thu Jun 15 15:39:24 2023 -0700
Original commit date: Thu Jun 15 15:39:24 2023 -0700
Original commit hash: 60524a996825b293fac6362075f150eb0e56850e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2b7ca19785fd944686774fc33acbbf33833f4a08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:44 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5 LP5] Corrected Comp Optimization failing on saturation error

[Feature Description]
Saturation checks were being triggered in instances that were expected
or not fatal, which is causing failures in comp optimization. Changes
were made to prevent false triggering of saturation checks in non-fatal
instances.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, M, P

Hsd-es-id: 22018435740
Original commit date: Wed Jun 14 08:26:39 2023 -0700
Change-Id: I84b15b13d4e5b7531d280295f63f872d2e1a6da2
Original commit hash: e24b84ee20220bf2a23c90d2e458d89892653128

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: f7f8875bc4aa9abb86ac9f0c66a30c48b4d3177c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.4

(cherry picked from commit 1ec2d14d271535ac1a1d7881f0bef69af8ff9e87)

Thu Jun 15 15:38:37 2023 -0700
Original commit date: Thu Jun 15 15:38:37 2023 -0700
Original commit hash: 77e0a72e75de99957c18c530bd98cf951c588f60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 79318647615ce56fcaa3b86ca19bba81a0245ead 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] OC enable freq 8000

[Feature Description]
Need enable freq 8000
1) Enable FUNCDCCCLK for OC.
2) Use UDIVIDEROUND when calcualting VrefStepSize, to
cover both Start and End Vref.
3) Use diff value 72 instead of 96 when shifting
per-byte CS PI results. With some memory modules,
CS margin is narrow. MR Ccan get better result when
using diff 72.
4) Change initial default TxVref to 68p0.
5) Disable WeaklockEn for freq >= 7600. Phy becomes
more stable.
6) Tune RcompTarget[RdODT] to a large value for freq 7867
and 8000.
7) Save Ratio in MrcSaveMCValues.
8) Use UINT16 conversion when copying tRFCpb, tRFC2, tRFC4
from MemoryTiming to SaSetup.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S.

Hsd-es-id: 15013611163
Original commit date: Thu Jun 15 08:24:07 2023 +0800
Change-Id: Ie82995daffaf7e82c0823016f24ce87ad29bfba3
Original commit hash: 1120e57d5aedae577eff85b987dbe11dfcac34b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c

================================================================================ 
Commit: d71f8b9901dee76d03322f59954ab6900b58f883 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.3

(cherry picked from commit 97174d926f9e3619c155213985da7ce9c164024a)

Thu Jun 15 15:38:01 2023 -0700
Original commit date: Thu Jun 15 15:38:01 2023 -0700
Original commit hash: 3e64ab22fa0ced5069f241795934fc08207ba644

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 33557443dd6c2c74714622af999061e7ea27491e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.2

(cherry picked from commit 9c152ba21e4e3ae32cc4f48aed5977be62e03078)

Thu Jun 15 15:37:25 2023 -0700
Original commit date: Thu Jun 15 15:37:25 2023 -0700
Original commit hash: e1b32ed049c0b420ca68f6b1ae06898cadbd7042

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a1b35c70c8269e80c504d705d97be50353ec509 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enable CMDVC, FUNCDCCDQS, FUNCDCCDQ and DATAPILIN

[Feature Description]
Enable mrc training:
CMDVC
FUNCDCCDQS
FUNCDCCDQ
DATAPILIN

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15013614317
Original commit date: Mon Jun 12 09:40:08 2023 +0800
Change-Id: I739e88084d9487b5ab293e4f204b169965847844
Original commit hash: f8a261e2a4f3d4abd770450efa5b9f9afc45ac1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a317908517a7c8a28b52c1374dd220f6e24bf6a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:37 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.1

(cherry picked from commit 983240952ee83df59283402346317b751e3d4459)

Thu Jun 15 15:35:27 2023 -0700
Original commit date: Thu Jun 15 15:35:27 2023 -0700
Original commit hash: be27390cc9700decf5baec0e19ade1a1a95601e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 63fecd1a59d93cf16311eed642f52fbfe07f54a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | MTL-P | DDR5 LP5] PhaseDrvGPMEn has dependency on WeaklockEn

[Feature Description]
When DLL Weaklock is disabled, all PHClk gatings need be disabled.
Set PhaseDrvGPMEn=0 when DLL Weaklock is disabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 22018410470
Original commit date: Wed Jun 7 12:17:06 2023 +0800
Change-Id: I067805750f2a11d128bdad1c0a5ed7f5abd2390a
Original commit hash: a048db5c273f8f3094f5656e4c0b670455941fba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: c3e390aa31ec995d06ddf2829c834edccbba641f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.0

Original commit date: Thu Jun 15 15:26:08 2023 -0700
Change-Id: Ia5bf7cc65b3b0ce94e878640e2124c8976581e52
Original commit hash: 896db92e589285503b7777b07c552a5719b32b1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dbefd6d48984707eaf8a7e8d61359e2c8d104526 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:33 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3260_00

Hsd-es-id: N/A"
Original commit date: Sun Jun 25 21:30:58 2023 -0700
Original commit hash: a0e3e6473ec9ef7d088029cd727eb86f46ed4495

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2608b50159a52587314a5aa05cc03a62a2b0ecd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:32 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3256_00

Hsd-es-id: N/A"
Original commit date: Sat Jun 24 21:31:01 2023 -0700
Original commit hash: 14177888e6c1d83790d217a94eaea18902cff7f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c6cb34825428914e2fba450f78318f934e8aece9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:31 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3255_00

Hsd-es-id: N/A"
Original commit date: Fri Jun 23 21:30:57 2023 -0700
Original commit hash: d568b99f6e7f694ea93df0953df20f3b00735ea2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fda3728548a1611a69e1fa3e6c3b512b3489eebe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:30 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix for Wake On Touch

[Issue Description]
Wake on touch functionality doesn't work on desktop systems where THC
controller is present in PCH. Despite enabling in setup user is not able
to wake up system by pressing touch panel.

[Resolution]
The fix for above problem was to add missing implementation of TINT
method in MtlPchThc.asl.
Another missing things was update of NVS area which held information
about which GPIO pad is used for Wake functionality.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchThc
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi

[Impacted Platform]
MTL-S

Hsd-es-id: 15013454943
Original commit date: Mon Jun 12 16:09:15 2023 +0200
Original commit hash: 3135e2ac98c41b06c20c59c7069184dd1f3e6408

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchThc.asl
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c

================================================================================ 
Commit: cab9841cd4e48ddb9311366cf558256d1501f0f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:29 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS][MTL] Set cpmcsre of ITBT PCIEPMECTL2

[Issue Description]
Cpmcsre of ITBT PCIEPMECTL2 was not set. This
caused S4 autowake and WOL won't work for FW
CM mode.

[Resolution]
Set cpmcsre(bit27) of ITBT PCIEPMECTL2.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020980124
Original commit date: Fri Jun 16 14:50:44 2023 +0800
Change-Id: Ie5f7217b5545301ad9941003e31eb3390d25f17e
Original commit hash: d985227fafb86f239dcc5bcef44a7a08f3aaffe1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: c94d99fa2ba931c4df7f92aebcf18750e5af571e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:28 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3254_00

Hsd-es-id: N/A"
Original commit date: Thu Jun 22 21:32:08 2023 -0700
Original commit hash: 51ef58499c871542f68d970a1804fb96c4174ff5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6259b8182ff47f6f057d3739d981b063fec65353 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:26 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][TCSS] Set BIOS_PCI_EXP_EN bit for ITBT

[Issue Description]
BIOS_PCI_EXP_EN bit need to be set for SCI associated
with PCIE root port. PME SCI event won't generate without
this bit set. This bit was set as PCH PME SCI default
enabled before. But ITBT need to set this bit now since
PCH has PME SCI disabled as default.

[Resolution]
Enable PMC PCIE PME when ITBT function is enabled. And
fix PCH PME SCI enabled check logic issue.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020908723
Original commit date: Wed Jun 21 10:59:29 2023 +0800
Change-Id: I87bc2a81af53652257b376c986dbfa602c591e8b
Original commit hash: 0d295851e7cfb037bb8604552e217bac4f5706b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: a7d7724ce67f6bffb7508ef23ca5aa9ecda6df12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:25 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL dTBT] Invalid Board name and Board id observed in BIOS Page

[Issue Description]
Invalid Board name and Board id observed in BIOS page and
System scope tool on MTL dTBT RVP

[Resolution]
The Board Name Size was greater than the max size, reduced the Board
Name Size within the max size

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL dTBT RVP

Hsd-es-id: 16021035723
Original commit date: Wed Jun 21 17:16:43 2023 +0530
Change-Id: I1b062b1a06c4d21ad936a0471c614b90ed261718
Original commit hash: b594eadfa721928790bd1e8fb2217c6e6c44ba5f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: c6037479056b4af2dec405dc3578bdbd799347f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:23 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3253_01

Hsd-es-id: N/A"
Original commit date: Wed Jun 21 21:30:59 2023 -0700
Original commit hash: 8d709ca511b53948cdda3e32c77b87651bedd8c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 88e472450cad598c8087dd33f0b26be44c901758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:22 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3253_00

Hsd-es-id: N/A"
Original commit date: Wed Jun 21 10:54:15 2023 -0700
Original commit hash: 0c4ea89493c9dca5cbd77b723ea70fef088dbb83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a54fd26d4605c6095c32352d2dadf0ed47c61d50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:21 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add Gpio Aux Orientation support for PCH GPIO pins.

[Issue Description]
GpioIomAuxOriSetting function does not support the usage of MTL-S PCH
pins for Aux Bias and causes an assert when using them.

[Resolution]
Added Gpio Aux Orientation support for PCH GPIO pins.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15013471352
Original commit date: Thu Jun 15 05:13:32 2023 -0700
Change-Id: If282b175cc85970799ce8c61cd6b47a527892189
Original commit hash: 9708c5e7483530ff6bc65285b3b521f368f89d0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: bbb6a46dd8fc48e8a14883cf5d4aafcc642aabc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:19 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Thermal throttling (sw throttle) width change
not taking an effect on PCH DMI at Gen3 or Gen4.

[Issue Description]
It is expected that changing the throttle Tstate should cause DMI
link width to change to x1 (from x8).
However, this is not happening.

[Resolution]
It was determined that setting of PLLMC.AWCC is causing this behavior.
This change removes accidental programming of this bitfield.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18030887325
Original commit date: Thu Jun 15 09:39:24 2023 +0200
Change-Id: I1b06d0730520c01197e373a25d4020b9035945e7
Original commit hash: d9b913aa668c19db2a84ff69dd7fb1be0477d85f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: b4b7d5fd92068e0a2eadab66dbb93054e9a11f9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:18 2023 +0530 
-------------------------------------------------------------------------------- 
[OC]Provide option to disable Process Vmax limit.

[Feature Description]
1. BIOS to provide option to disable Process Vmax limits.
2. Also add warning for user that disabling these limits can damage
processor/silicon.
3. POR is that PROCESS_VMAX_LIMITS are enabled by default. OC user only
gets to disable it.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 22018294956
Original commit date: Tue May 30 09:35:19 2023 -0700
Change-Id: I82768caf79bca5ded7aebc97b18eb26acdbd4d65
Original commit hash: 1e0fd67dec6cdb551af7b861b04699354d003727

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 9d96c4b7b3197a4a418ad0fc3b7618bb9868bc65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:17 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3252_00

Hsd-es-id: N/A"
Original commit date: Tue Jun 20 21:32:19 2023 -0700
Original commit hash: f0ff10af6bccca38e6e0d3c9018335eb904d5c31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2eab99a0702622baae5ec14f5b6881d2bcab1447 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:16 2023 +0530 
-------------------------------------------------------------------------------- 
Fix for non-prefetchable 64 bit MMIO calculation

[Issue Description] or [Feature Description]
There is too little 32 bit MMIO assigned to the rootbridges with
endpoints that have non-prefetchable 64-bit wide BARs.

[Resolution]
Non-prefetchable memory can be mapped only in 32-bit space.
Updated rebalancing code to consider such resources in calculation
process.

Package/Module: ClientOneSiliconPkg/PeiMmioAssignmentLib

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 15013499880
Original commit date: Tue Jun 13 15:18:58 2023 +0200
Change-Id: Ic3f74ed582683c135e2f10379b4c305a96321e44
Original commit hash: 3ca69cb6a7a68f198c2befa9feaaf6c6ab121b1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiMmioAssignmentLib/PeiMmioAssignmentLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiMmioAssignmentLib/PeiMmioAssignmentLib.inf

================================================================================ 
Commit: 7013e37b4575a5aec51bc3002c140dc6a00149dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:15 2023 +0530 
-------------------------------------------------------------------------------- 
S5 WADT wake issue

[Issue Description]
WADT enable bit is not set in SX handler
which cause SUT to remain in S5 state.

[Resolution]
Setting WADT enable bit in S5 handler.

Package/Module: PlatSamplePkg

[Impacted Platform]
Default ALL

Hsd-es-id: 16020989974
Original commit date: Thu Jun 15 09:38:49 2023 +0530
Change-Id: Ib02187792060b1eb203150ae2bbb1363e4b6645d
Original commit hash: b52da6fa01f43cf1e175068c366e13854d2ebe03

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 2b259b120aa0ade96fd6bd87d7e31a2f60eff0a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:13 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3251_01

Hsd-es-id: N/A"
Original commit date: Mon Jun 19 21:31:34 2023 -0700
Original commit hash: 5c485604e66b01182720dc49513311f71a531f8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cef792fc1674a3814979d724d987eeb422603430 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:12 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed Jul 5 10:48:28 2023 -0700
Original commit date: Wed Jul 5 10:48:28 2023 -0700
Original commit hash: 8b3d26b1ead9819d4dff5b6aa8e29aba30cc5799

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoDefines.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c

================================================================================ 
Commit: 2488f516b06836319861e88a64a648cc768c8e64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:11 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3251_82

Hsd-es-id: N/A"
Original commit date: Mon Jun 26 08:31:02 2023 -0700
Original commit hash: e328a34204873f9bdc72509e8b07184b19e0d134

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 761dc0505274a6ee6f03acfb9f2c665ebe94fa96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL P][MTL M] LP5 Change SAGV Point 0 from 2133 G4 to 3200 G4

[Issue Description]
LP5 Change SAGV Point 0 from 2133 G4 to 3200 G4

[Resolution]
Modified in the patch tables of LP5 MTL M/P

Package/Module: MeteorLakeBoard

[Impacted Platform]
MTL M/P

Hsd-es-id: 16021096911
Original commit date: Mon Jun 26 14:28:13 2023 +0530
Change-Id: I5a77d0b61083542c4035470be1218a819bdaf4e4
Original commit hash: ed956ac7dc243f3d1106598e4fd7c30f18e19475

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: c8a288b6e42e1ee1d226f286bb5adc4869e8bf5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:09 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3251_81

Hsd-es-id: N/A"
Original commit date: Mon Jun 26 03:10:39 2023 -0700
Original commit hash: aa43f21f0718640cd0eb2f8093aab4cfd193e292

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9031871ae99e678c1ea57804971e7c5f4c73e15a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:07 2023 +0530 
-------------------------------------------------------------------------------- 
Provide BIOS option to disable PCIe throttling for survivability

[Feature Description]
1. BIOS shall provide new setup option to disable PCIe throttling
for survivability.
2. PCIe throttling will be enabled by default. User can disable it
whenever needed (if the issue is encountered).
3. This option will be available for all SKUs of MTL and ARL.
4. Option will be visible only when the SOC Power Floor Management is
enabled.

Package/Module:ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018445870
Original commit date: Thu Jun 8 09:58:53 2023 -0700
Change-Id: I16ad8ee143f33767494c2c16c355041119867785
Original commit hash: 9dc247a64bf69bd3c69709e2eb242ca25b57ffd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 3c7090d0edceee2cd68a403eeaff8fa2e43f990e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:06 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS][MTL] Set cpmcsre of ITBT PCIEPMECTL2

[Issue Description]
Cpmcsre of ITBT PCIEPMECTL2 was not set. This
caused S4 autowake and WOL won't work for FW
CM mode.

[Resolution]
Set cpmcsre(bit27) of ITBT PCIEPMECTL2.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020980124
Original commit date: Fri Jun 16 14:50:44 2023 +0800
Change-Id: Ie5f7217b5545301ad9941003e31eb3390d25f17e
Original commit hash: baa99ecf66fca073bf27100601572d003d896e2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 46e39cd3e0e1afff6992dbb575e0eeda6ba2c9ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.28.1

Fri Jun 23 07:46:51 2023 -0700
Original commit date: Fri Jun 23 07:46:51 2023 -0700
Original commit hash: 60cd6953e396dd42a38165f5d76a8bf36da57824

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 434dfb26cfdabbd86cfa27d30b53c290e13d50d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Reapply 40mv Guardband
for VccCLK and VccIO for datarate 5600 and above

[Feature Description]
ReAdd 40mv guard band for both VccCLK and VccIO for MTL-M/P LP5
data rates 5600 and higher

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018475093
Original commit date: Thu Jun 22 13:17:22 2023 -0700
Change-Id: If94b388fde8e7186726dbb36ddaf113911c1ec99
Original commit hash: eda12033e138e6da4069701d3a6ee5379d61b1a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cfa69aa6d4b2a6ac054c7d0f72001966f64bc51f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.28.0

Thu Jun 15 15:52:51 2023 -0700
Original commit date: Thu Jun 15 15:52:51 2023 -0700
Original commit hash: 25b4dab2c9d8be0595a4de22640d1c915d5a3e49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dfece02988beee21063570eb1c161f477394bd18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.13

Thu Jun 15 15:52:23 2023 -0700
Original commit date: Thu Jun 15 15:52:23 2023 -0700
Original commit hash: 1733f14dfc82c388fdf135da2195cb3c4c410b4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 523509e80f0c372a12c7c7deafad2802931b2bdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Enable WRTRETRAIN on both LP5 and DDR5

[Feature Description]
Re-enable WRTRETRAIN

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018444859
Original commit date: Thu Jun 15 13:25:50 2023 -0700
Change-Id: If698a6d4fe157c5c1cac450894be3668a4cf1373
Original commit hash: f8546d973000a17a5d9143f31e90fec47cdf4cad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 3947bf59935dfefa25b8932d9dd5d784093bf2a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:44:00 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.12

Thu Jun 15 15:43:57 2023 -0700
Original commit date: Thu Jun 15 15:43:57 2023 -0700
Original commit hash: 67fecd0b82aff1217bf1e529e0cb8b60d49270a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bcee90d39e655ed181b231f3c26ac10a8243f9a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Additional Txrankmuxdelay change applied
to MrcGetSetSideEffect

[Feature Description]
Subtract 1 from TxRankMuxDelay applicable to MrcGetSetSideEffect during
MRC running.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22018446524
Original commit date: Thu Jun 15 12:05:14 2023 -0700
Change-Id: I598b8216e9e095c184361d0665fa8dbebba81fba
Original commit hash: da46eb3d2db8a0657c543df6615f188dee714d39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 6413f2c9384bdcd958c117941ae2f0badf1be3cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.11

Thu Jun 15 15:43:27 2023 -0700
Original commit date: Thu Jun 15 15:43:27 2023 -0700
Original commit hash: f8b685c6bba0f9b90f2db9741d0a8cfd7a276c0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ed6e990414110866ac9d82437abe41a86be8a72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Need Vccclk and VCC safemode bit reverted to 0

[Feature Description]
MrcSafemode[bit2] needs to be set to 0 for MTL P/M.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018442327
Original commit date: Thu Jun 15 10:00:12 2023 -0700
Change-Id: I334357a7ae943a13708235ab0626dc72a8865509
Original commit hash: 80d0b1f2998b1a3d2b819e934539d88b50ac83fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 22d530526ef5a04326b61fd78a958eea75155214 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.10

Thu Jun 15 15:42:45 2023 -0700
Original commit date: Thu Jun 15 15:42:45 2023 -0700
Original commit hash: fe72ab970eaef0b6153a2e995d37f5cf7980ffc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9cae9c43995a92a33e7874b1ca826397b9b2f61e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] (EV) VDDQ Adjustments

[Feature Description]
CAC margining removed since CAC margins are far larger than data margins
VDDQ training isn't used in CMOS mode so use a static NMOS guardband
instead of speed-adjusted UPM's. We assume that if the algo doesn't fail
during the VDDQ sweep then it was unable to choose the last VDDQ value
tried. Voltage tick-mV calculations needed adjustment.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22018387421
Original commit date: Tue Jun 6 09:52:00 2023 -0700
Change-Id: I040642c906eb2fc315025bfb20c56f72417e82fa
Original commit hash: f1065d56c0dfde2024cca537d317d31f77f37076

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoDefines.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 0393c0a81fd063a74dc4d78fee3d4ca1c85b8d8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.9

Thu Jun 15 15:42:24 2023 -0700
Original commit date: Thu Jun 15 15:42:24 2023 -0700
Original commit hash: 707bb5188b11c4be1fc3bf53e7557a6a5377613f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ab17e172ad093f8c4a94a14937c87d59db461be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.8

Thu Jun 15 15:41:58 2023 -0700
Original commit date: Thu Jun 15 15:41:58 2023 -0700
Original commit hash: fa1ab429c6a6195797ab4fb36459236690d0c995

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 338c2d4ee58c79044bdfb2c30fba45be19ae984a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] MRC Xover Refpioffset and Refpi4xoveroffset
CR Value Update

[Feature Description]
Update Refpioffset and Refpi4xoveroffset CR values for both DDR5 and LP5
from MTL M/P.
Refpi4xoveroffset:
- Old: 32
- New: 48

RefPiOffset Equation:
- Old:
RefPiOffset = iamcomp?(64:(Gear4?256:128)*
(1/2 + (min((400*vccsamin-340)*1e-12),0)*piclkfreq))

- New:
RefPiOffset = iamcomp?(64:(Gear4?256:128)*
(3/8 + (min((400*vccsamin-340)*1e-12),0)*piclkfreq))

Remove 40mV guardband for Vccio/vcclk supply added for LP5.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018442291
Original commit date: Thu Jun 15 00:52:52 2023 -0700
Change-Id: I0dd23fe4f2afe0cf80515ebaa39bf765f9a80613
Original commit hash: d352183d3bd022202290eff4566908b96841c62b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 618c34549b3b95b417f44ab6b955725c2ee9dc1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.7

Thu Jun 15 15:41:28 2023 -0700
Original commit date: Thu Jun 15 15:41:28 2023 -0700
Original commit hash: 68679eae314b0b41ace135626e703d31e8a2baa4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 009daa1d2927badd7bda4fbf52f9df052316cc7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Fast boot + Retraining need to keep
WrRetrainOvrd =1 until normal mode

[Feature Description]
On LP5 when Write Retraining is enabled, the PHY fails to assert
initcomplete_wr after Fast Boot Jedec Reset.

This issue is resolved by ensuring that WrRetrainOvrd is set to 1 during
the entire MRC flow until just before entering Normal Mode operation.

Cold Boot changes:
1. Outputs->IsWrRetrainDone is saved into the SaveData struct.
2. The WrRetrainOvrd = 0 write is moved from MrcDdrIoFinalize to
MrcNormalMode.

Fast Boot changes:
1. Removed existing WrRetrainOvrd flow in MrcRestoreTrainingValues. This
flow is no longer needed since WrRetrainOvrd is kept at a value of 1
during the call to MrcSaveMCValues on cold boot.
2. Outputs->IsWrRetrainDone is restored from the SaveData struct.
3. WrRetrainOvrd is set to 0 in MrcNormalMode

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018439799
Original commit date: Wed Jun 14 14:19:13 2023 -0700
Change-Id: I977882cc23315e6a7928baba57f0b2cfdcc4a4a6
Original commit hash: 6f312aea2cc21f8489e39877ea2c098e1de2bb7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 9a7301619e52e5ed44d7f20723491cb890e0c046 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.6

Thu Jun 15 15:40:07 2023 -0700
Original commit date: Thu Jun 15 15:40:07 2023 -0700
Original commit hash: 758f9556102f27a67189b1d26796560bfc89af43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 52422af17880a54ef737dd199d7412f532e52369 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.5

Thu Jun 15 15:39:24 2023 -0700
Original commit date: Thu Jun 15 15:39:24 2023 -0700
Original commit hash: 58dc4e52da59deed306f96046cd955035466856b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa52e71cdc779c261308c9ac2ec7e28c0e414427 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5 LP5] Corrected Comp Optimization failing on saturation error

[Feature Description]
Saturation checks were being triggered in instances that were expected
or not fatal, which is causing failures in comp optimization. Changes
were made to prevent false triggering of saturation checks in non-fatal
instances.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, M, P

Hsd-es-id: 22018435740
Original commit date: Wed Jun 14 08:26:39 2023 -0700
Change-Id: I84b15b13d4e5b7531d280295f63f872d2e1a6da2
Original commit hash: 045cea68ccecd7c2576b707ee5835b9c1a816439

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 77cec093977d46b43248386928a96d47d5bb880b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.4

Thu Jun 15 15:38:37 2023 -0700
Original commit date: Thu Jun 15 15:38:37 2023 -0700
Original commit hash: 541daee80d5172c1a4910188a4fed335a2796452

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cfbd20ca4456593d7c122008d0206e9a9dad25c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:44 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] OC enable freq 8000

[Feature Description]
Need enable freq 8000
1) Enable FUNCDCCCLK for OC.
2) Use UDIVIDEROUND when calcualting VrefStepSize, to
cover both Start and End Vref.
3) Use diff value 72 instead of 96 when shifting
per-byte CS PI results. With some memory modules,
CS margin is narrow. MR Ccan get better result when
using diff 72.
4) Change initial default TxVref to 68p0.
5) Disable WeaklockEn for freq >= 7600. Phy becomes
more stable.
6) Tune RcompTarget[RdODT] to a large value for freq 7867
and 8000.
7) Save Ratio in MrcSaveMCValues.
8) Use UINT16 conversion when copying tRFCpb, tRFC2, tRFC4
from MemoryTiming to SaSetup.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S.

Hsd-es-id: 15013611163
Original commit date: Thu Jun 15 08:24:07 2023 +0800
Change-Id: Ie82995daffaf7e82c0823016f24ce87ad29bfba3
Original commit hash: f5d600a0f597e31ddb11b197a59d6ab4dc9c3504

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c

================================================================================ 
Commit: 53be1fac10d3dd9c336d060e15d1988db79663d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.3

Thu Jun 15 15:38:01 2023 -0700
Original commit date: Thu Jun 15 15:38:01 2023 -0700
Original commit hash: f98ca8cd10916f51b8efadd59778d60a5ea66860

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab734493553a8f4baad92ed29a0e7659c0112776 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:41 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.2

Thu Jun 15 15:37:25 2023 -0700
Original commit date: Thu Jun 15 15:37:25 2023 -0700
Original commit hash: 1737025cc8e554f924cadb6e2351ebc154af8d99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 391fa54b532e61efa8ebb3491a9794f9a96555b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enable CMDVC, FUNCDCCDQS, FUNCDCCDQ and DATAPILIN

[Feature Description]
Enable mrc training:
CMDVC
FUNCDCCDQS
FUNCDCCDQ
DATAPILIN

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15013614317
Original commit date: Mon Jun 12 09:40:08 2023 +0800
Change-Id: I739e88084d9487b5ab293e4f204b169965847844
Original commit hash: ea9d11e01208eb253cad66227275e492af8d67b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 004952ec5670115e1a1e3f9ebfb96d9252b39bfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.1

Thu Jun 15 15:35:27 2023 -0700
Original commit date: Thu Jun 15 15:35:27 2023 -0700
Original commit hash: 8bd719885407fe2eb5c969173daa9ffd01ac6a1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db8323bfc53e5b8bc4cd435cc9cc778dd8b41e01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | MTL-P | DDR5 LP5] PhaseDrvGPMEn has dependency on WeaklockEn

[Feature Description]
When DLL Weaklock is disabled, all PHClk gatings need be disabled.
Set PhaseDrvGPMEn=0 when DLL Weaklock is disabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 22018410470
Original commit date: Wed Jun 7 12:17:06 2023 +0800
Change-Id: I067805750f2a11d128bdad1c0a5ed7f5abd2390a
Original commit hash: 853e36f3bded8cb13aebdeb31fe81ca75a779f44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d71f3119f3eb9faf2da696b728ce0802386c6fb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:37 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.0

Original commit date: Thu Jun 15 15:26:08 2023 -0700
Change-Id: Ia5bf7cc65b3b0ce94e878640e2124c8976581e52
Original commit hash: 43e1a5d643ab350b44a1e1edff758617bc96ec34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67eac019de29b3cff4f3474bff0c3a6f957e740f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 13 12:43:22 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3251_80

Hsd-es-id: N/A"
Original commit date: Mon Jun 19 03:51:37 2023 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoDefines.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
LICENSE.txt
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
