// Seed: 3506775194
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout supply0 id_2;
  output wire id_1;
  wire [-1 : -1] id_4;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output reg id_3;
  output wor id_2;
  output wire id_1;
  wire id_5;
  assign id_4 = id_5;
  logic id_6;
  ;
  bit [1 : 1] id_7;
  always @(posedge id_5 & 1'b0) begin : LABEL_0
    for (id_2 = id_4; id_6; id_3 = id_4) begin : LABEL_1
      if (1) id_7 <= -1;
    end
  end
  assign id_7 = 1;
  logic id_8;
  wire  id_9;
  assign id_7 = id_5;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5
  );
  assign id_1 = |id_7;
  assign id_6 = 1 >= id_4;
endmodule
