# 
# Simple makefile skeleton for C apps
#

objs := main.o
target := mytarget
ld_libs :=

$(target): $(objs)
	$(LINK.c) -o $@ $^ $(ld_libs)

%.o: %.c
	@$(COMPILE.c) -o $@ $<	
	@echo "CC $(<)"

.PHONY: clean

clean:
	-rm *.o *.a *.so $(target)
