# asynchronous-fifo
The asynchronous FIFO design to transfer parameterized data width from one clock domain to another clock domain. Design is implemented for Artix-7 FPGA.
