0.7
2020.2
May 22 2024
19:03:11
F:/my@VLSI course/verilog/code/updown_counter_load/updown_counter_load.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
F:/my@VLSI course/verilog/code/updown_counter_load/updown_counter_load.srcs/sources_1/new/updown_counter_load.v,1730509703,verilog,,,,updown_counter_load,,,,,,,,
