/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE1_TPC0_QM_REGS_H_
#define ASIC_REG_DCORE1_TPC0_QM_REGS_H_

/*
 *****************************************
 *   DCORE1_TPC0_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE1_TPC0_QM_GLBL_CFG0 0x420A000

#define mmDCORE1_TPC0_QM_GLBL_CFG1 0x420A004

#define mmDCORE1_TPC0_QM_GLBL_CFG2 0x420A008

#define mmDCORE1_TPC0_QM_GLBL_ERR_CFG 0x420A00C

#define mmDCORE1_TPC0_QM_GLBL_ERR_CFG1 0x420A010

#define mmDCORE1_TPC0_QM_GLBL_ERR_ARC_HALT_EN 0x420A014

#define mmDCORE1_TPC0_QM_GLBL_AXCACHE 0x420A018

#define mmDCORE1_TPC0_QM_GLBL_STS0 0x420A01C

#define mmDCORE1_TPC0_QM_GLBL_STS1 0x420A020

#define mmDCORE1_TPC0_QM_GLBL_ERR_STS_0 0x420A024

#define mmDCORE1_TPC0_QM_GLBL_ERR_STS_1 0x420A028

#define mmDCORE1_TPC0_QM_GLBL_ERR_STS_2 0x420A02C

#define mmDCORE1_TPC0_QM_GLBL_ERR_STS_3 0x420A030

#define mmDCORE1_TPC0_QM_GLBL_ERR_STS_4 0x420A034

#define mmDCORE1_TPC0_QM_GLBL_ERR_MSG_EN_0 0x420A038

#define mmDCORE1_TPC0_QM_GLBL_ERR_MSG_EN_1 0x420A03C

#define mmDCORE1_TPC0_QM_GLBL_ERR_MSG_EN_2 0x420A040

#define mmDCORE1_TPC0_QM_GLBL_ERR_MSG_EN_3 0x420A044

#define mmDCORE1_TPC0_QM_GLBL_ERR_MSG_EN_4 0x420A048

#define mmDCORE1_TPC0_QM_GLBL_PROT 0x420A04C

#define mmDCORE1_TPC0_QM_PQ_BASE_LO_0 0x420A050

#define mmDCORE1_TPC0_QM_PQ_BASE_LO_1 0x420A054

#define mmDCORE1_TPC0_QM_PQ_BASE_LO_2 0x420A058

#define mmDCORE1_TPC0_QM_PQ_BASE_LO_3 0x420A05C

#define mmDCORE1_TPC0_QM_PQ_BASE_HI_0 0x420A060

#define mmDCORE1_TPC0_QM_PQ_BASE_HI_1 0x420A064

#define mmDCORE1_TPC0_QM_PQ_BASE_HI_2 0x420A068

#define mmDCORE1_TPC0_QM_PQ_BASE_HI_3 0x420A06C

#define mmDCORE1_TPC0_QM_PQ_SIZE_0 0x420A070

#define mmDCORE1_TPC0_QM_PQ_SIZE_1 0x420A074

#define mmDCORE1_TPC0_QM_PQ_SIZE_2 0x420A078

#define mmDCORE1_TPC0_QM_PQ_SIZE_3 0x420A07C

#define mmDCORE1_TPC0_QM_PQ_PI_0 0x420A080

#define mmDCORE1_TPC0_QM_PQ_PI_1 0x420A084

#define mmDCORE1_TPC0_QM_PQ_PI_2 0x420A088

#define mmDCORE1_TPC0_QM_PQ_PI_3 0x420A08C

#define mmDCORE1_TPC0_QM_PQ_CI_0 0x420A090

#define mmDCORE1_TPC0_QM_PQ_CI_1 0x420A094

#define mmDCORE1_TPC0_QM_PQ_CI_2 0x420A098

#define mmDCORE1_TPC0_QM_PQ_CI_3 0x420A09C

#define mmDCORE1_TPC0_QM_PQ_CFG0_0 0x420A0A0

#define mmDCORE1_TPC0_QM_PQ_CFG0_1 0x420A0A4

#define mmDCORE1_TPC0_QM_PQ_CFG0_2 0x420A0A8

#define mmDCORE1_TPC0_QM_PQ_CFG0_3 0x420A0AC

#define mmDCORE1_TPC0_QM_PQ_CFG1_0 0x420A0B0

#define mmDCORE1_TPC0_QM_PQ_CFG1_1 0x420A0B4

#define mmDCORE1_TPC0_QM_PQ_CFG1_2 0x420A0B8

#define mmDCORE1_TPC0_QM_PQ_CFG1_3 0x420A0BC

#define mmDCORE1_TPC0_QM_PQ_STS0_0 0x420A0C0

#define mmDCORE1_TPC0_QM_PQ_STS0_1 0x420A0C4

#define mmDCORE1_TPC0_QM_PQ_STS0_2 0x420A0C8

#define mmDCORE1_TPC0_QM_PQ_STS0_3 0x420A0CC

#define mmDCORE1_TPC0_QM_PQ_STS1_0 0x420A0D0

#define mmDCORE1_TPC0_QM_PQ_STS1_1 0x420A0D4

#define mmDCORE1_TPC0_QM_PQ_STS1_2 0x420A0D8

#define mmDCORE1_TPC0_QM_PQ_STS1_3 0x420A0DC

#define mmDCORE1_TPC0_QM_CQ_CFG0_0 0x420A0E0

#define mmDCORE1_TPC0_QM_CQ_CFG0_1 0x420A0E4

#define mmDCORE1_TPC0_QM_CQ_CFG0_2 0x420A0E8

#define mmDCORE1_TPC0_QM_CQ_CFG0_3 0x420A0EC

#define mmDCORE1_TPC0_QM_CQ_CFG0_4 0x420A0F0

#define mmDCORE1_TPC0_QM_CQ_STS0_0 0x420A0F4

#define mmDCORE1_TPC0_QM_CQ_STS0_1 0x420A0F8

#define mmDCORE1_TPC0_QM_CQ_STS0_2 0x420A0FC

#define mmDCORE1_TPC0_QM_CQ_STS0_3 0x420A100

#define mmDCORE1_TPC0_QM_CQ_STS0_4 0x420A104

#define mmDCORE1_TPC0_QM_CQ_CFG1_0 0x420A108

#define mmDCORE1_TPC0_QM_CQ_CFG1_1 0x420A10C

#define mmDCORE1_TPC0_QM_CQ_CFG1_2 0x420A110

#define mmDCORE1_TPC0_QM_CQ_CFG1_3 0x420A114

#define mmDCORE1_TPC0_QM_CQ_CFG1_4 0x420A118

#define mmDCORE1_TPC0_QM_CQ_STS1_0 0x420A11C

#define mmDCORE1_TPC0_QM_CQ_STS1_1 0x420A120

#define mmDCORE1_TPC0_QM_CQ_STS1_2 0x420A124

#define mmDCORE1_TPC0_QM_CQ_STS1_3 0x420A128

#define mmDCORE1_TPC0_QM_CQ_STS1_4 0x420A12C

#define mmDCORE1_TPC0_QM_CQ_PTR_LO_0 0x420A150

#define mmDCORE1_TPC0_QM_CQ_PTR_HI_0 0x420A154

#define mmDCORE1_TPC0_QM_CQ_TSIZE_0 0x420A158

#define mmDCORE1_TPC0_QM_CQ_CTL_0 0x420A15C

#define mmDCORE1_TPC0_QM_CQ_PTR_LO_1 0x420A160

#define mmDCORE1_TPC0_QM_CQ_PTR_HI_1 0x420A164

#define mmDCORE1_TPC0_QM_CQ_TSIZE_1 0x420A168

#define mmDCORE1_TPC0_QM_CQ_CTL_1 0x420A16C

#define mmDCORE1_TPC0_QM_CQ_PTR_LO_2 0x420A170

#define mmDCORE1_TPC0_QM_CQ_PTR_HI_2 0x420A174

#define mmDCORE1_TPC0_QM_CQ_TSIZE_2 0x420A178

#define mmDCORE1_TPC0_QM_CQ_CTL_2 0x420A17C

#define mmDCORE1_TPC0_QM_CQ_PTR_LO_3 0x420A180

#define mmDCORE1_TPC0_QM_CQ_PTR_HI_3 0x420A184

#define mmDCORE1_TPC0_QM_CQ_TSIZE_3 0x420A188

#define mmDCORE1_TPC0_QM_CQ_CTL_3 0x420A18C

#define mmDCORE1_TPC0_QM_CQ_PTR_LO_4 0x420A190

#define mmDCORE1_TPC0_QM_CQ_PTR_HI_4 0x420A194

#define mmDCORE1_TPC0_QM_CQ_TSIZE_4 0x420A198

#define mmDCORE1_TPC0_QM_CQ_CTL_4 0x420A19C

#define mmDCORE1_TPC0_QM_CQ_TSIZE_STS_0 0x420A1A0

#define mmDCORE1_TPC0_QM_CQ_TSIZE_STS_1 0x420A1A4

#define mmDCORE1_TPC0_QM_CQ_TSIZE_STS_2 0x420A1A8

#define mmDCORE1_TPC0_QM_CQ_TSIZE_STS_3 0x420A1AC

#define mmDCORE1_TPC0_QM_CQ_TSIZE_STS_4 0x420A1B0

#define mmDCORE1_TPC0_QM_CQ_PTR_LO_STS_0 0x420A1B4

#define mmDCORE1_TPC0_QM_CQ_PTR_LO_STS_1 0x420A1B8

#define mmDCORE1_TPC0_QM_CQ_PTR_LO_STS_2 0x420A1BC

#define mmDCORE1_TPC0_QM_CQ_PTR_LO_STS_3 0x420A1C0

#define mmDCORE1_TPC0_QM_CQ_PTR_LO_STS_4 0x420A1C4

#define mmDCORE1_TPC0_QM_CQ_PTR_HI_STS_0 0x420A1C8

#define mmDCORE1_TPC0_QM_CQ_PTR_HI_STS_1 0x420A1CC

#define mmDCORE1_TPC0_QM_CQ_PTR_HI_STS_2 0x420A1D0

#define mmDCORE1_TPC0_QM_CQ_PTR_HI_STS_3 0x420A1D4

#define mmDCORE1_TPC0_QM_CQ_PTR_HI_STS_4 0x420A1D8

#define mmDCORE1_TPC0_QM_CQ_IFIFO_STS_0 0x420A1DC

#define mmDCORE1_TPC0_QM_CQ_IFIFO_STS_1 0x420A1E0

#define mmDCORE1_TPC0_QM_CQ_IFIFO_STS_2 0x420A1E4

#define mmDCORE1_TPC0_QM_CQ_IFIFO_STS_3 0x420A1E8

#define mmDCORE1_TPC0_QM_CQ_IFIFO_STS_4 0x420A1EC

#define mmDCORE1_TPC0_QM_CP_MSG_BASE0_ADDR_LO_0 0x420A1F0

#define mmDCORE1_TPC0_QM_CP_MSG_BASE0_ADDR_LO_1 0x420A1F4

#define mmDCORE1_TPC0_QM_CP_MSG_BASE0_ADDR_LO_2 0x420A1F8

#define mmDCORE1_TPC0_QM_CP_MSG_BASE0_ADDR_LO_3 0x420A1FC

#define mmDCORE1_TPC0_QM_CP_MSG_BASE0_ADDR_LO_4 0x420A200

#define mmDCORE1_TPC0_QM_CP_MSG_BASE0_ADDR_HI_0 0x420A204

#define mmDCORE1_TPC0_QM_CP_MSG_BASE0_ADDR_HI_1 0x420A208

#define mmDCORE1_TPC0_QM_CP_MSG_BASE0_ADDR_HI_2 0x420A20C

#define mmDCORE1_TPC0_QM_CP_MSG_BASE0_ADDR_HI_3 0x420A210

#define mmDCORE1_TPC0_QM_CP_MSG_BASE0_ADDR_HI_4 0x420A214

#define mmDCORE1_TPC0_QM_CP_MSG_BASE1_ADDR_LO_0 0x420A218

#define mmDCORE1_TPC0_QM_CP_MSG_BASE1_ADDR_LO_1 0x420A21C

#define mmDCORE1_TPC0_QM_CP_MSG_BASE1_ADDR_LO_2 0x420A220

#define mmDCORE1_TPC0_QM_CP_MSG_BASE1_ADDR_LO_3 0x420A224

#define mmDCORE1_TPC0_QM_CP_MSG_BASE1_ADDR_LO_4 0x420A228

#define mmDCORE1_TPC0_QM_CP_MSG_BASE1_ADDR_HI_0 0x420A22C

#define mmDCORE1_TPC0_QM_CP_MSG_BASE1_ADDR_HI_1 0x420A230

#define mmDCORE1_TPC0_QM_CP_MSG_BASE1_ADDR_HI_2 0x420A234

#define mmDCORE1_TPC0_QM_CP_MSG_BASE1_ADDR_HI_3 0x420A238

#define mmDCORE1_TPC0_QM_CP_MSG_BASE1_ADDR_HI_4 0x420A23C

#define mmDCORE1_TPC0_QM_CP_MSG_BASE2_ADDR_LO_0 0x420A240

#define mmDCORE1_TPC0_QM_CP_MSG_BASE2_ADDR_LO_1 0x420A244

#define mmDCORE1_TPC0_QM_CP_MSG_BASE2_ADDR_LO_2 0x420A248

#define mmDCORE1_TPC0_QM_CP_MSG_BASE2_ADDR_LO_3 0x420A24C

#define mmDCORE1_TPC0_QM_CP_MSG_BASE2_ADDR_LO_4 0x420A250

#define mmDCORE1_TPC0_QM_CP_MSG_BASE2_ADDR_HI_0 0x420A254

#define mmDCORE1_TPC0_QM_CP_MSG_BASE2_ADDR_HI_1 0x420A258

#define mmDCORE1_TPC0_QM_CP_MSG_BASE2_ADDR_HI_2 0x420A25C

#define mmDCORE1_TPC0_QM_CP_MSG_BASE2_ADDR_HI_3 0x420A260

#define mmDCORE1_TPC0_QM_CP_MSG_BASE2_ADDR_HI_4 0x420A264

#define mmDCORE1_TPC0_QM_CP_MSG_BASE3_ADDR_LO_0 0x420A268

#define mmDCORE1_TPC0_QM_CP_MSG_BASE3_ADDR_LO_1 0x420A26C

#define mmDCORE1_TPC0_QM_CP_MSG_BASE3_ADDR_LO_2 0x420A270

#define mmDCORE1_TPC0_QM_CP_MSG_BASE3_ADDR_LO_3 0x420A274

#define mmDCORE1_TPC0_QM_CP_MSG_BASE3_ADDR_LO_4 0x420A278

#define mmDCORE1_TPC0_QM_CP_MSG_BASE3_ADDR_HI_0 0x420A27C

#define mmDCORE1_TPC0_QM_CP_MSG_BASE3_ADDR_HI_1 0x420A280

#define mmDCORE1_TPC0_QM_CP_MSG_BASE3_ADDR_HI_2 0x420A284

#define mmDCORE1_TPC0_QM_CP_MSG_BASE3_ADDR_HI_3 0x420A288

#define mmDCORE1_TPC0_QM_CP_MSG_BASE3_ADDR_HI_4 0x420A28C

#define mmDCORE1_TPC0_QM_CP_FENCE0_RDATA_0 0x420A290

#define mmDCORE1_TPC0_QM_CP_FENCE0_RDATA_1 0x420A294

#define mmDCORE1_TPC0_QM_CP_FENCE0_RDATA_2 0x420A298

#define mmDCORE1_TPC0_QM_CP_FENCE0_RDATA_3 0x420A29C

#define mmDCORE1_TPC0_QM_CP_FENCE0_RDATA_4 0x420A2A0

#define mmDCORE1_TPC0_QM_CP_FENCE1_RDATA_0 0x420A2A4

#define mmDCORE1_TPC0_QM_CP_FENCE1_RDATA_1 0x420A2A8

#define mmDCORE1_TPC0_QM_CP_FENCE1_RDATA_2 0x420A2AC

#define mmDCORE1_TPC0_QM_CP_FENCE1_RDATA_3 0x420A2B0

#define mmDCORE1_TPC0_QM_CP_FENCE1_RDATA_4 0x420A2B4

#define mmDCORE1_TPC0_QM_CP_FENCE2_RDATA_0 0x420A2B8

#define mmDCORE1_TPC0_QM_CP_FENCE2_RDATA_1 0x420A2BC

#define mmDCORE1_TPC0_QM_CP_FENCE2_RDATA_2 0x420A2C0

#define mmDCORE1_TPC0_QM_CP_FENCE2_RDATA_3 0x420A2C4

#define mmDCORE1_TPC0_QM_CP_FENCE2_RDATA_4 0x420A2C8

#define mmDCORE1_TPC0_QM_CP_FENCE3_RDATA_0 0x420A2CC

#define mmDCORE1_TPC0_QM_CP_FENCE3_RDATA_1 0x420A2D0

#define mmDCORE1_TPC0_QM_CP_FENCE3_RDATA_2 0x420A2D4

#define mmDCORE1_TPC0_QM_CP_FENCE3_RDATA_3 0x420A2D8

#define mmDCORE1_TPC0_QM_CP_FENCE3_RDATA_4 0x420A2DC

#define mmDCORE1_TPC0_QM_CP_FENCE0_CNT_0 0x420A2E0

#define mmDCORE1_TPC0_QM_CP_FENCE0_CNT_1 0x420A2E4

#define mmDCORE1_TPC0_QM_CP_FENCE0_CNT_2 0x420A2E8

#define mmDCORE1_TPC0_QM_CP_FENCE0_CNT_3 0x420A2EC

#define mmDCORE1_TPC0_QM_CP_FENCE0_CNT_4 0x420A2F0

#define mmDCORE1_TPC0_QM_CP_FENCE1_CNT_0 0x420A2F4

#define mmDCORE1_TPC0_QM_CP_FENCE1_CNT_1 0x420A2F8

#define mmDCORE1_TPC0_QM_CP_FENCE1_CNT_2 0x420A2FC

#define mmDCORE1_TPC0_QM_CP_FENCE1_CNT_3 0x420A300

#define mmDCORE1_TPC0_QM_CP_FENCE1_CNT_4 0x420A304

#define mmDCORE1_TPC0_QM_CP_FENCE2_CNT_0 0x420A308

#define mmDCORE1_TPC0_QM_CP_FENCE2_CNT_1 0x420A30C

#define mmDCORE1_TPC0_QM_CP_FENCE2_CNT_2 0x420A310

#define mmDCORE1_TPC0_QM_CP_FENCE2_CNT_3 0x420A314

#define mmDCORE1_TPC0_QM_CP_FENCE2_CNT_4 0x420A318

#define mmDCORE1_TPC0_QM_CP_FENCE3_CNT_0 0x420A31C

#define mmDCORE1_TPC0_QM_CP_FENCE3_CNT_1 0x420A320

#define mmDCORE1_TPC0_QM_CP_FENCE3_CNT_2 0x420A324

#define mmDCORE1_TPC0_QM_CP_FENCE3_CNT_3 0x420A328

#define mmDCORE1_TPC0_QM_CP_FENCE3_CNT_4 0x420A32C

#define mmDCORE1_TPC0_QM_CP_BARRIER_CFG 0x420A330

#define mmDCORE1_TPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x420A334

#define mmDCORE1_TPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x420A338

#define mmDCORE1_TPC0_QM_CP_LDMA_TSIZE_OFFSET 0x420A33C

#define mmDCORE1_TPC0_QM_CP_CQ_PTR_LO_OFFSET_0 0x420A340

#define mmDCORE1_TPC0_QM_CP_CQ_PTR_LO_OFFSET_1 0x420A344

#define mmDCORE1_TPC0_QM_CP_CQ_PTR_LO_OFFSET_2 0x420A348

#define mmDCORE1_TPC0_QM_CP_CQ_PTR_LO_OFFSET_3 0x420A34C

#define mmDCORE1_TPC0_QM_CP_CQ_PTR_LO_OFFSET_4 0x420A350

#define mmDCORE1_TPC0_QM_CP_STS_0 0x420A368

#define mmDCORE1_TPC0_QM_CP_STS_1 0x420A36C

#define mmDCORE1_TPC0_QM_CP_STS_2 0x420A370

#define mmDCORE1_TPC0_QM_CP_STS_3 0x420A374

#define mmDCORE1_TPC0_QM_CP_STS_4 0x420A378

#define mmDCORE1_TPC0_QM_CP_CURRENT_INST_LO_0 0x420A37C

#define mmDCORE1_TPC0_QM_CP_CURRENT_INST_LO_1 0x420A380

#define mmDCORE1_TPC0_QM_CP_CURRENT_INST_LO_2 0x420A384

#define mmDCORE1_TPC0_QM_CP_CURRENT_INST_LO_3 0x420A388

#define mmDCORE1_TPC0_QM_CP_CURRENT_INST_LO_4 0x420A38C

#define mmDCORE1_TPC0_QM_CP_CURRENT_INST_HI_0 0x420A390

#define mmDCORE1_TPC0_QM_CP_CURRENT_INST_HI_1 0x420A394

#define mmDCORE1_TPC0_QM_CP_CURRENT_INST_HI_2 0x420A398

#define mmDCORE1_TPC0_QM_CP_CURRENT_INST_HI_3 0x420A39C

#define mmDCORE1_TPC0_QM_CP_CURRENT_INST_HI_4 0x420A3A0

#define mmDCORE1_TPC0_QM_CP_PRED_0 0x420A3A4

#define mmDCORE1_TPC0_QM_CP_PRED_1 0x420A3A8

#define mmDCORE1_TPC0_QM_CP_PRED_2 0x420A3AC

#define mmDCORE1_TPC0_QM_CP_PRED_3 0x420A3B0

#define mmDCORE1_TPC0_QM_CP_PRED_4 0x420A3B4

#define mmDCORE1_TPC0_QM_CP_PRED_UPEN_0 0x420A3B8

#define mmDCORE1_TPC0_QM_CP_PRED_UPEN_1 0x420A3BC

#define mmDCORE1_TPC0_QM_CP_PRED_UPEN_2 0x420A3C0

#define mmDCORE1_TPC0_QM_CP_PRED_UPEN_3 0x420A3C4

#define mmDCORE1_TPC0_QM_CP_PRED_UPEN_4 0x420A3C8

#define mmDCORE1_TPC0_QM_CP_DBG_0_0 0x420A3CC

#define mmDCORE1_TPC0_QM_CP_DBG_0_1 0x420A3D0

#define mmDCORE1_TPC0_QM_CP_DBG_0_2 0x420A3D4

#define mmDCORE1_TPC0_QM_CP_DBG_0_3 0x420A3D8

#define mmDCORE1_TPC0_QM_CP_DBG_0_4 0x420A3DC

#define mmDCORE1_TPC0_QM_CP_CPDMA_UP_CRED_0 0x420A3E0

#define mmDCORE1_TPC0_QM_CP_CPDMA_UP_CRED_1 0x420A3E4

#define mmDCORE1_TPC0_QM_CP_CPDMA_UP_CRED_2 0x420A3E8

#define mmDCORE1_TPC0_QM_CP_CPDMA_UP_CRED_3 0x420A3EC

#define mmDCORE1_TPC0_QM_CP_CPDMA_UP_CRED_4 0x420A3F0

#define mmDCORE1_TPC0_QM_CP_IN_DATA_LO_0 0x420A3F4

#define mmDCORE1_TPC0_QM_CP_IN_DATA_LO_1 0x420A3F8

#define mmDCORE1_TPC0_QM_CP_IN_DATA_LO_2 0x420A3FC

#define mmDCORE1_TPC0_QM_CP_IN_DATA_LO_3 0x420A400

#define mmDCORE1_TPC0_QM_CP_IN_DATA_LO_4 0x420A404

#define mmDCORE1_TPC0_QM_CP_IN_DATA_HI_0 0x420A408

#define mmDCORE1_TPC0_QM_CP_IN_DATA_HI_1 0x420A40C

#define mmDCORE1_TPC0_QM_CP_IN_DATA_HI_2 0x420A410

#define mmDCORE1_TPC0_QM_CP_IN_DATA_HI_3 0x420A414

#define mmDCORE1_TPC0_QM_CP_IN_DATA_HI_4 0x420A418

#define mmDCORE1_TPC0_QM_PQC_HBW_BASE_LO_0 0x420A41C

#define mmDCORE1_TPC0_QM_PQC_HBW_BASE_LO_1 0x420A420

#define mmDCORE1_TPC0_QM_PQC_HBW_BASE_LO_2 0x420A424

#define mmDCORE1_TPC0_QM_PQC_HBW_BASE_LO_3 0x420A428

#define mmDCORE1_TPC0_QM_PQC_HBW_BASE_HI_0 0x420A42C

#define mmDCORE1_TPC0_QM_PQC_HBW_BASE_HI_1 0x420A430

#define mmDCORE1_TPC0_QM_PQC_HBW_BASE_HI_2 0x420A434

#define mmDCORE1_TPC0_QM_PQC_HBW_BASE_HI_3 0x420A438

#define mmDCORE1_TPC0_QM_PQC_SIZE_0 0x420A43C

#define mmDCORE1_TPC0_QM_PQC_SIZE_1 0x420A440

#define mmDCORE1_TPC0_QM_PQC_SIZE_2 0x420A444

#define mmDCORE1_TPC0_QM_PQC_SIZE_3 0x420A448

#define mmDCORE1_TPC0_QM_PQC_PI_0 0x420A44C

#define mmDCORE1_TPC0_QM_PQC_PI_1 0x420A450

#define mmDCORE1_TPC0_QM_PQC_PI_2 0x420A454

#define mmDCORE1_TPC0_QM_PQC_PI_3 0x420A458

#define mmDCORE1_TPC0_QM_PQC_LBW_WDATA_0 0x420A45C

#define mmDCORE1_TPC0_QM_PQC_LBW_WDATA_1 0x420A460

#define mmDCORE1_TPC0_QM_PQC_LBW_WDATA_2 0x420A464

#define mmDCORE1_TPC0_QM_PQC_LBW_WDATA_3 0x420A468

#define mmDCORE1_TPC0_QM_PQC_LBW_BASE_LO_0 0x420A46C

#define mmDCORE1_TPC0_QM_PQC_LBW_BASE_LO_1 0x420A470

#define mmDCORE1_TPC0_QM_PQC_LBW_BASE_LO_2 0x420A474

#define mmDCORE1_TPC0_QM_PQC_LBW_BASE_LO_3 0x420A478

#define mmDCORE1_TPC0_QM_PQC_LBW_BASE_HI_0 0x420A47C

#define mmDCORE1_TPC0_QM_PQC_LBW_BASE_HI_1 0x420A480

#define mmDCORE1_TPC0_QM_PQC_LBW_BASE_HI_2 0x420A484

#define mmDCORE1_TPC0_QM_PQC_LBW_BASE_HI_3 0x420A488

#define mmDCORE1_TPC0_QM_PQC_CFG 0x420A48C

#define mmDCORE1_TPC0_QM_PQC_SECURE_PUSH_IND 0x420A490

#define mmDCORE1_TPC0_QM_ARB_MASK 0x420A4A0

#define mmDCORE1_TPC0_QM_ARB_CFG_0 0x420A4A4

#define mmDCORE1_TPC0_QM_ARB_CHOICE_Q_PUSH 0x420A4A8

#define mmDCORE1_TPC0_QM_ARB_WRR_WEIGHT_0 0x420A4AC

#define mmDCORE1_TPC0_QM_ARB_WRR_WEIGHT_1 0x420A4B0

#define mmDCORE1_TPC0_QM_ARB_WRR_WEIGHT_2 0x420A4B4

#define mmDCORE1_TPC0_QM_ARB_WRR_WEIGHT_3 0x420A4B8

#define mmDCORE1_TPC0_QM_ARB_CFG_1 0x420A4BC

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_0 0x420A4C0

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_1 0x420A4C4

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_2 0x420A4C8

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_3 0x420A4CC

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_4 0x420A4D0

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_5 0x420A4D4

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_6 0x420A4D8

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_7 0x420A4DC

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_8 0x420A4E0

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_9 0x420A4E4

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_10 0x420A4E8

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_11 0x420A4EC

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_12 0x420A4F0

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_13 0x420A4F4

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_14 0x420A4F8

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_15 0x420A4FC

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_16 0x420A500

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_17 0x420A504

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_18 0x420A508

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_19 0x420A50C

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_20 0x420A510

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_21 0x420A514

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_22 0x420A518

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_23 0x420A51C

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_24 0x420A520

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_25 0x420A524

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_26 0x420A528

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_27 0x420A52C

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_28 0x420A530

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_29 0x420A534

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_30 0x420A538

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_31 0x420A53C

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_32 0x420A540

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_33 0x420A544

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_34 0x420A548

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_35 0x420A54C

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_36 0x420A550

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_37 0x420A554

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_38 0x420A558

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_39 0x420A55C

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_40 0x420A560

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_41 0x420A564

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_42 0x420A568

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_43 0x420A56C

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_44 0x420A570

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_45 0x420A574

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_46 0x420A578

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_47 0x420A57C

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_48 0x420A580

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_49 0x420A584

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_50 0x420A588

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_51 0x420A58C

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_52 0x420A590

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_53 0x420A594

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_54 0x420A598

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_55 0x420A59C

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_56 0x420A5A0

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_57 0x420A5A4

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_58 0x420A5A8

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_59 0x420A5AC

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_60 0x420A5B0

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_61 0x420A5B4

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_62 0x420A5B8

#define mmDCORE1_TPC0_QM_ARB_MST_AVAIL_CRED_63 0x420A5BC

#define mmDCORE1_TPC0_QM_ARB_MST_CRED_INC 0x420A5E0

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x420A5E4

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x420A5E8

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x420A5EC

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x420A5F0

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x420A5F4

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x420A5F8

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x420A5FC

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x420A600

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x420A604

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x420A608

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x420A60C

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x420A610

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x420A614

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x420A618

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x420A61C

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x420A620

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x420A624

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x420A628

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x420A62C

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x420A630

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x420A634

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x420A638

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x420A63C

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x420A640

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x420A644

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x420A648

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x420A64C

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x420A650

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x420A654

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x420A658

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x420A65C

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x420A660

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x420A664

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x420A668

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x420A66C

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x420A670

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x420A674

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x420A678

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x420A67C

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x420A680

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x420A684

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x420A688

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x420A68C

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x420A690

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x420A694

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x420A698

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x420A69C

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x420A6A0

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x420A6A4

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x420A6A8

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x420A6AC

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x420A6B0

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x420A6B4

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x420A6B8

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x420A6BC

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x420A6C0

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x420A6C4

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x420A6C8

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x420A6CC

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x420A6D0

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x420A6D4

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x420A6D8

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x420A6DC

#define mmDCORE1_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x420A6E0

#define mmDCORE1_TPC0_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x420A704

#define mmDCORE1_TPC0_QM_ARB_MST_SLAVE_EN 0x420A708

#define mmDCORE1_TPC0_QM_ARB_MST_SLAVE_EN_1 0x420A70C

#define mmDCORE1_TPC0_QM_ARB_SLV_CHOICE_WDT 0x420A710

#define mmDCORE1_TPC0_QM_ARB_SLV_ID 0x420A714

#define mmDCORE1_TPC0_QM_ARB_MST_QUIET_PER 0x420A718

#define mmDCORE1_TPC0_QM_ARB_MSG_MAX_INFLIGHT 0x420A744

#define mmDCORE1_TPC0_QM_ARB_BASE_LO 0x420A754

#define mmDCORE1_TPC0_QM_ARB_BASE_HI 0x420A758

#define mmDCORE1_TPC0_QM_ARB_STATE_STS 0x420A780

#define mmDCORE1_TPC0_QM_ARB_CHOICE_FULLNESS_STS 0x420A784

#define mmDCORE1_TPC0_QM_ARB_MSG_STS 0x420A788

#define mmDCORE1_TPC0_QM_ARB_SLV_CHOICE_Q_HEAD 0x420A78C

#define mmDCORE1_TPC0_QM_ARB_ERR_CAUSE 0x420A79C

#define mmDCORE1_TPC0_QM_ARB_ERR_MSG_EN 0x420A7A0

#define mmDCORE1_TPC0_QM_ARB_ERR_STS_DRP 0x420A7A8

#define mmDCORE1_TPC0_QM_ARB_MST_CRED_STS 0x420A7B0

#define mmDCORE1_TPC0_QM_ARB_MST_CRED_STS_1 0x420A7B4

#define mmDCORE1_TPC0_QM_CSMR_STRICT_PRIO_CFG 0x420A7FC

#define mmDCORE1_TPC0_QM_ARC_CQ_CFG0 0x420A800

#define mmDCORE1_TPC0_QM_ARC_CQ_CFG1 0x420A804

#define mmDCORE1_TPC0_QM_ARC_CQ_PTR_LO 0x420A808

#define mmDCORE1_TPC0_QM_ARC_CQ_PTR_HI 0x420A80C

#define mmDCORE1_TPC0_QM_ARC_CQ_TSIZE 0x420A810

#define mmDCORE1_TPC0_QM_ARC_CQ_CTL 0x420A814

#define mmDCORE1_TPC0_QM_ARC_CQ_IFIFO_STS 0x420A81C

#define mmDCORE1_TPC0_QM_ARC_CQ_STS0 0x420A820

#define mmDCORE1_TPC0_QM_ARC_CQ_STS1 0x420A824

#define mmDCORE1_TPC0_QM_ARC_CQ_TSIZE_STS 0x420A828

#define mmDCORE1_TPC0_QM_ARC_CQ_PTR_LO_STS 0x420A82C

#define mmDCORE1_TPC0_QM_ARC_CQ_PTR_HI_STS 0x420A830

#define mmDCORE1_TPC0_QM_CP_WR_ARC_ADDR_HI 0x420A834

#define mmDCORE1_TPC0_QM_CP_WR_ARC_ADDR_LO 0x420A838

#define mmDCORE1_TPC0_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x420A83C

#define mmDCORE1_TPC0_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x420A840

#define mmDCORE1_TPC0_QM_ARC_CQ_CTL_MSG_BASE_HI 0x420A844

#define mmDCORE1_TPC0_QM_ARC_CQ_CTL_MSG_BASE_LO 0x420A848

#define mmDCORE1_TPC0_QM_CQ_IFIFO_MSG_BASE_HI 0x420A84C

#define mmDCORE1_TPC0_QM_CQ_IFIFO_MSG_BASE_LO 0x420A850

#define mmDCORE1_TPC0_QM_CQ_CTL_MSG_BASE_HI 0x420A854

#define mmDCORE1_TPC0_QM_CQ_CTL_MSG_BASE_LO 0x420A858

#define mmDCORE1_TPC0_QM_ADDR_OVRD 0x420A85C

#define mmDCORE1_TPC0_QM_CQ_IFIFO_CI_0 0x420A860

#define mmDCORE1_TPC0_QM_CQ_IFIFO_CI_1 0x420A864

#define mmDCORE1_TPC0_QM_CQ_IFIFO_CI_2 0x420A868

#define mmDCORE1_TPC0_QM_CQ_IFIFO_CI_3 0x420A86C

#define mmDCORE1_TPC0_QM_CQ_IFIFO_CI_4 0x420A870

#define mmDCORE1_TPC0_QM_ARC_CQ_IFIFO_CI 0x420A874

#define mmDCORE1_TPC0_QM_CQ_CTL_CI_0 0x420A878

#define mmDCORE1_TPC0_QM_CQ_CTL_CI_1 0x420A87C

#define mmDCORE1_TPC0_QM_CQ_CTL_CI_2 0x420A880

#define mmDCORE1_TPC0_QM_CQ_CTL_CI_3 0x420A884

#define mmDCORE1_TPC0_QM_CQ_CTL_CI_4 0x420A888

#define mmDCORE1_TPC0_QM_ARC_CQ_CTL_CI 0x420A88C

#define mmDCORE1_TPC0_QM_CP_CFG 0x420A890

#define mmDCORE1_TPC0_QM_CP_EXT_SWITCH 0x420A894

#define mmDCORE1_TPC0_QM_CP_SWITCH_WD_SET 0x420A898

#define mmDCORE1_TPC0_QM_CP_SWITCH_WD 0x420A89C

#define mmDCORE1_TPC0_QM_ARC_LB_ADDR_BASE_LO 0x420A8A4

#define mmDCORE1_TPC0_QM_ARC_LB_ADDR_BASE_HI 0x420A8A8

#define mmDCORE1_TPC0_QM_ENGINE_BASE_ADDR_HI 0x420A8AC

#define mmDCORE1_TPC0_QM_ENGINE_BASE_ADDR_LO 0x420A8B0

#define mmDCORE1_TPC0_QM_ENGINE_ADDR_RANGE_SIZE 0x420A8B4

#define mmDCORE1_TPC0_QM_QM_ARC_AUX_BASE_ADDR_HI 0x420A8B8

#define mmDCORE1_TPC0_QM_QM_ARC_AUX_BASE_ADDR_LO 0x420A8BC

#define mmDCORE1_TPC0_QM_QM_BASE_ADDR_HI 0x420A8C0

#define mmDCORE1_TPC0_QM_QM_BASE_ADDR_LO 0x420A8C4

#define mmDCORE1_TPC0_QM_ARC_PQC_SECURE_PUSH_IND 0x420A8C8

#define mmDCORE1_TPC0_QM_PQC_STS_0_0 0x420A8D0

#define mmDCORE1_TPC0_QM_PQC_STS_0_1 0x420A8D4

#define mmDCORE1_TPC0_QM_PQC_STS_0_2 0x420A8D8

#define mmDCORE1_TPC0_QM_PQC_STS_0_3 0x420A8DC

#define mmDCORE1_TPC0_QM_PQC_STS_1_0 0x420A8E0

#define mmDCORE1_TPC0_QM_PQC_STS_1_1 0x420A8E4

#define mmDCORE1_TPC0_QM_PQC_STS_1_2 0x420A8E8

#define mmDCORE1_TPC0_QM_PQC_STS_1_3 0x420A8EC

#define mmDCORE1_TPC0_QM_SEI_STATUS 0x420A8F0

#define mmDCORE1_TPC0_QM_SEI_MASK 0x420A8F4

#define mmDCORE1_TPC0_QM_GLBL_ERR_ADDR_LO 0x420AD00

#define mmDCORE1_TPC0_QM_GLBL_ERR_ADDR_HI 0x420AD04

#define mmDCORE1_TPC0_QM_GLBL_ERR_WDATA 0x420AD08

#define mmDCORE1_TPC0_QM_L2H_MASK_LO 0x420AD14

#define mmDCORE1_TPC0_QM_L2H_MASK_HI 0x420AD18

#define mmDCORE1_TPC0_QM_L2H_CMPR_LO 0x420AD1C

#define mmDCORE1_TPC0_QM_L2H_CMPR_HI 0x420AD20

#define mmDCORE1_TPC0_QM_LOCAL_RANGE_BASE 0x420AD24

#define mmDCORE1_TPC0_QM_LOCAL_RANGE_SIZE 0x420AD28

#define mmDCORE1_TPC0_QM_HBW_RD_RATE_LIM_CFG_1 0x420AD30

#define mmDCORE1_TPC0_QM_LBW_WR_RATE_LIM_CFG_0 0x420AD34

#define mmDCORE1_TPC0_QM_LBW_WR_RATE_LIM_CFG_1 0x420AD38

#define mmDCORE1_TPC0_QM_HBW_RD_RATE_LIM_CFG_0 0x420AD3C

#define mmDCORE1_TPC0_QM_IND_GW_APB_CFG 0x420AD40

#define mmDCORE1_TPC0_QM_IND_GW_APB_WDATA 0x420AD44

#define mmDCORE1_TPC0_QM_IND_GW_APB_RDATA 0x420AD48

#define mmDCORE1_TPC0_QM_IND_GW_APB_STATUS 0x420AD4C

#define mmDCORE1_TPC0_QM_PERF_CNT_FREE_LO 0x420AD60

#define mmDCORE1_TPC0_QM_PERF_CNT_FREE_HI 0x420AD64

#define mmDCORE1_TPC0_QM_PERF_CNT_IDLE_LO 0x420AD68

#define mmDCORE1_TPC0_QM_PERF_CNT_IDLE_HI 0x420AD6C

#define mmDCORE1_TPC0_QM_PERF_CNT_CFG 0x420AD70

#endif /* ASIC_REG_DCORE1_TPC0_QM_REGS_H_ */
