{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653562935009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653562935010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 18:02:14 2022 " "Processing started: Thu May 26 18:02:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653562935010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653562935010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_128_Decipher_Block -c AES_128_Decipher_Block " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_128_Decipher_Block -c AES_128_Decipher_Block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653562935010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653562935840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653562935841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xuant/documents/github/aes_128_doan/rtl/aes_inv_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xuant/documents/github/aes_128_doan/rtl/aes_inv_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Inv_Sbox " "Found entity 1: AES_Inv_Sbox" {  } { { "../../rtl/AES_Inv_Sbox.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_Inv_Sbox.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653562973802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653562973802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xuant/documents/github/aes_128_doan/rtl/aes_128_decipher_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xuant/documents/github/aes_128_doan/rtl/aes_128_decipher_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_128_Decipher_Block " "Found entity 1: AES_128_Decipher_Block" {  } { { "../../rtl/AES_128_Decipher_Block.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Decipher_Block.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653562973814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653562973814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_128_Decipher_Block " "Elaborating entity \"AES_128_Decipher_Block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653562973925 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "gm8 AES_128_Decipher_Block.v(93) " "Verilog HDL error at AES_128_Decipher_Block.v(93): can't resolve reference to object \"gm8\"" {  } { { "../../rtl/AES_128_Decipher_Block.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Decipher_Block.v" 93 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653562973957 ""}
{ "Error" "EVRFX_VERI_TASK_FUNCTION_FAILED" "gm11 AES_128_Decipher_Block.v(131) " "Verilog HDL error at AES_128_Decipher_Block.v(131): failed to elaborate task or function \"gm11\"" {  } { { "../../rtl/AES_128_Decipher_Block.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Decipher_Block.v" 131 0 0 } }  } 0 10903 "Verilog HDL error at %2!s!: failed to elaborate task or function \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653562973958 ""}
{ "Error" "EVRFX_VERI_TASK_FUNCTION_FAILED" "inv_mixw AES_128_Decipher_Block.v(152) " "Verilog HDL error at AES_128_Decipher_Block.v(152): failed to elaborate task or function \"inv_mixw\"" {  } { { "../../rtl/AES_128_Decipher_Block.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Decipher_Block.v" 152 0 0 } }  } 0 10903 "Verilog HDL error at %2!s!: failed to elaborate task or function \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653562973958 ""}
{ "Error" "EVRFX_VERI_TASK_FUNCTION_FAILED" "inv_mixcolumns AES_128_Decipher_Block.v(343) " "Verilog HDL error at AES_128_Decipher_Block.v(343): failed to elaborate task or function \"inv_mixcolumns\"" {  } { { "../../rtl/AES_128_Decipher_Block.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Decipher_Block.v" 343 0 0 } }  } 0 10903 "Verilog HDL error at %2!s!: failed to elaborate task or function \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653562973959 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AES_128_Decipher_Block.v(306) " "Verilog HDL Case Statement information at AES_128_Decipher_Block.v(306): all case item expressions in this case statement are onehot" {  } { { "../../rtl/AES_128_Decipher_Block.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Decipher_Block.v" 306 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653562973959 "|AES_128_Decipher_Block"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653562974056 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653562974286 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 26 18:02:54 2022 " "Processing ended: Thu May 26 18:02:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653562974286 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653562974286 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653562974286 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653562974286 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653562975191 ""}
