/* Copyright (c) 2025 Intel Corporation.  All rights reserved.  See the file COPYRIGHT for more information. */
/* SPDX-License-Identifier: Apache-2.0 */

//                                                                             
// File:            mby_rx_voq_map_regs.h                                      
// Creator:         solson                                                     
// Time:            Wednesday Dec 12, 2018 [10:52:09 am]                       
//                                                                             
// Path:            /tmp/solson/nebulon_run/4706538284_2018-12-12.10:40:08     
// Arguments:       -I                                                         
//                  /nfs/site/disks/slx_1593/solson/mby/work_root/mby-mby-x0_WW5018a/MockTurnin/tools/srdl
//                  -sv_no_sai_checks -sverilog -xml -chdr -crif -ovm -input   
//                  mby_top_map.rdl -timeout 60000 -out_dir                    
//                  /nfs/site/disks/slx_1593/solson/mby/work_root/mby-mby-x0_WW5018a/MockTurnin/target/GenRTL/regflow/mby
//                  -rtlgencomp -log_file                                      
//                  /nfs/site/disks/slx_1593/solson/mby/work_root/mby-mby-x0_WW5018a/MockTurnin/target/GenRTL/regflow/mby/nebulon_sv_output.log
//                                                                             
// MRE:             5.2018.2                                                   
// Machine:         scci79110                                                  
// OS:              Linux 3.0.101-108.13.1.14249.0.PTF-default                 
// Nebulon version: d18ww24.4                                                  
// Description:                                                                
//                                                                             
// No Description Provided                                                     
//                                                                             
// Copyright (C) 2018 Intel Corp. All rights reserved                          
// THIS FILE IS AUTOMATICALLY GENERATED BY INTEL RDL GENERATOR, DO NOT EDIT    
//                                                                             


#ifndef _MBY_RX_VOQ_MAP_REGS_H_
#define _MBY_RX_VOQ_MAP_REGS_H_

#define RX_VOQ_MSGPORT     0x0
#define RX_VOQ_RX_VOQ_PORT_CFG_MSGREGADDR 0x0
#define RX_VOQ_SAF_INGRESS_SPEED_MSGREGADDR 0x8
#define RX_VOQ_SAF_EGRESS_SPEED_MSGREGADDR 0x800
#define RX_VOQ_SAF_TC_MSGREGADDR 0x1000

#ifndef MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_FLAG
#define MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_FLAG
// RX_VOQ_PORT_CFG desc:  Port configuration for the Rx VOQ tag sequencer. The tag sequencer
// derives set-aside buffer allocation and the port timewheel sequence
// from this configuration. The port index is N*4 + M. The port
// configuration values are: [list] [*] 0 = Disable this port. [*] 1 =
// This port is 100G, 50G, or 25G. [*] 2 = This port is 200G. Only port
// N.0 or N.2 can be 200G, and the next port must be disabled. [*] 3 =
// This port is 400G. Only port N.0 can be 400G, and the next 3 ports
// must be disabled. [/list]
typedef union {
    struct {
        uint64_t  PORT                 :  32;    //  Port configurations, the
                                                 // configuration for port i runs
                                                 // from bit 2*i to bit 2*i+1
        uint64_t  RSVD_0               :  32;    // Nebulon auto filled RSVD [63:32]

    }                                field;
    uint64_t                         val;
} MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_t;
#endif
#define MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_OFFSET 0x00
#define MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_SCOPE 0x01
#define MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_SIZE 64
#define MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_BITFIELD_COUNT 0x01
#define MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_RESET 0x00000000

#define MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_PORT_LSB 0x0000
#define MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_PORT_MSB 0x001f
#define MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_PORT_RANGE 0x0020
#define MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_PORT_MASK 0xffffffff
#define MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_PORT_RESET_VALUE 0x00000000


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_FLAG
#define MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_FLAG
// SAF_INGRESS_SPEED desc:  Store-and-forward configuration. Speed settings for normal local
// ingress ports (virtual ports are always SAF). Must use the same
// encoding as SAF_EGRESS_SPEED. The packet is forced SAF if
// SAF_INGRESS_SPEED[local_rx_port] is less than
// SAF_EGRESS_SPEED[tx_port]. Therefore only bits 2:0 of each value are
// implemented (bit 3 is padding, written and read as 0).
typedef union {
    struct {
        uint64_t  PORT                 :  64;    //  Port speed, the speed for
                                                 // port i runs from bit 4*i to
                                                 // bit 4*i+3

    }                                field;
    uint64_t                         val;
} MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_t;
#endif
#define MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_OFFSET 0x08
#define MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_SCOPE 0x01
#define MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_SIZE 64
#define MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_BITFIELD_COUNT 0x01
#define MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_RESET 0x00000000

#define MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_PORT_LSB 0x0000
#define MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_PORT_MSB 0x003f
#define MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_PORT_RANGE 0x0040
#define MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_PORT_MASK 0xffffffffffffffff
#define MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_PORT_RESET_VALUE 0x00000000


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_FLAG
#define MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_FLAG
// SAF_EGRESS_SPEED desc:  Store-and-forward configuration. Speed settings for all normal
// egress ports (virtual ports are always SAF). Must use the same
// encoding as SAF_INGRESS_SPEED. The packet is forced SAF if
// SAF_INGRESS_SPEED[local_rx_port] is less than
// SAF_EGRESS_SPEED[tx_port].
typedef union {
    struct {
        uint64_t  SPEED                :   3;    //  Port speed
        uint64_t  RSVD_0               :  61;    // Nebulon auto filled RSVD [63:3]

    }                                field;
    uint64_t                         val;
} MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_t;
#endif
#define MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_OFFSET 0x00
#define MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_SCOPE 0x01
#define MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_SIZE 64
#define MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_BITFIELD_COUNT 0x01
#define MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_RESET 0x00000000

#define MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_SPEED_LSB 0x0000
#define MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_SPEED_MSB 0x0002
#define MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_SPEED_RANGE 0x0003
#define MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_SPEED_MASK 0x00000007
#define MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_SPEED_RESET_VALUE 0x00000000


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_RX_VOQ_MAP_MSG_SAF_TC_FLAG
#define MBY_RX_VOQ_MAP_MSG_SAF_TC_FLAG
// SAF_TC desc:  Store-and-forward configuration. Index is normal ingress port
// (virtual ports are always SAF). The packet is forced
// store-and-forward if bit TxTC is set. TBD: How many Tx TCs?
typedef union {
    struct {
        uint64_t  saf                  :  64;    //  SAF bit per TxTC

    }                                field;
    uint64_t                         val;
} MBY_RX_VOQ_MAP_MSG_SAF_TC_t;
#endif
#define MBY_RX_VOQ_MAP_MSG_SAF_TC_OFFSET 0x00
#define MBY_RX_VOQ_MAP_MSG_SAF_TC_SCOPE 0x01
#define MBY_RX_VOQ_MAP_MSG_SAF_TC_SIZE 64
#define MBY_RX_VOQ_MAP_MSG_SAF_TC_BITFIELD_COUNT 0x01
#define MBY_RX_VOQ_MAP_MSG_SAF_TC_RESET 0x00000000

#define MBY_RX_VOQ_MAP_MSG_SAF_TC_SAF_LSB 0x0000
#define MBY_RX_VOQ_MAP_MSG_SAF_TC_SAF_MSB 0x003f
#define MBY_RX_VOQ_MAP_MSG_SAF_TC_SAF_RANGE 0x0040
#define MBY_RX_VOQ_MAP_MSG_SAF_TC_SAF_MASK 0xffffffffffffffff
#define MBY_RX_VOQ_MAP_MSG_SAF_TC_SAF_RESET_VALUE 0x00000000


// --------------------------------------------------------------------------------------------------------------------------------

// starting the array instantiation section
typedef struct {
    MBY_RX_VOQ_MAP_MSG_RX_VOQ_PORT_CFG_t RX_VOQ_PORT_CFG;  // offset 4'h0, width 64
    MBY_RX_VOQ_MAP_MSG_SAF_INGRESS_SPEED_t SAF_INGRESS_SPEED; // offset 4'h8, width 64
    uint8_t                    rsvd0[2032];
    MBY_RX_VOQ_MAP_MSG_SAF_EGRESS_SPEED_t SAF_EGRESS_SPEED[256]; // offset 12'h800, width 64
    MBY_RX_VOQ_MAP_MSG_SAF_TC_t SAF_TC[16];       // offset 16'h1000, width 64
} mby_rx_voq_map_t;                              // size:  16'h1080


#endif // _MBY_RX_VOQ_MAP_REGS_H_

