ARM GAS  /var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f4xx_hal_msp.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	2
  22              		.global	HAL_MspInit
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB123:
  28              		.file 1 "Src/stm32f4xx_hal_msp.c"
   1:Src/stm32f4xx_hal_msp.c **** /**
   2:Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f4xx_hal_msp.c ****   * File Name          : stm32f4xx_hal_msp.c
   4:Src/stm32f4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f4xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f4xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32f4xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f4xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f4xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f4xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f4xx_hal_msp.c ****   *
  13:Src/stm32f4xx_hal_msp.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/stm32f4xx_hal_msp.c ****   *
  15:Src/stm32f4xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32f4xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32f4xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32f4xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32f4xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32f4xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32f4xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32f4xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32f4xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32f4xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32f4xx_hal_msp.c ****   *
  26:Src/stm32f4xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32f4xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32f4xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32f4xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32f4xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
ARM GAS  /var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s 			page 2


  31:Src/stm32f4xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/stm32f4xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/stm32f4xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/stm32f4xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32f4xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32f4xx_hal_msp.c ****   *
  37:Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32f4xx_hal_msp.c ****   */
  39:Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32f4xx_hal_msp.c **** #include "stm32f4xx_hal.h"
  41:Src/stm32f4xx_hal_msp.c **** 
  42:Src/stm32f4xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  43:Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  44:Src/stm32f4xx_hal_msp.c **** 
  45:Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  46:Src/stm32f4xx_hal_msp.c **** /**
  47:Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  48:Src/stm32f4xx_hal_msp.c ****   */
  49:Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  50:Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 50 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41              	.LBB2:
  51:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  52:Src/stm32f4xx_hal_msp.c **** 
  53:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  54:Src/stm32f4xx_hal_msp.c **** 
  55:Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  42              		.loc 1 55 0
  43 0004 0024     		movs	r4, #0
  44 0006 0094     		str	r4, [sp]
  45 0008 214B     		ldr	r3, .L3
  46 000a 5A6C     		ldr	r2, [r3, #68]
  47 000c 42F48042 		orr	r2, r2, #16384
  48 0010 5A64     		str	r2, [r3, #68]
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52 001a 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              	.LBB3:
  56:Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 56 0
  56 001c 0194     		str	r4, [sp, #4]
  57 001e 1A6C     		ldr	r2, [r3, #64]
  58 0020 42F08052 		orr	r2, r2, #268435456
  59 0024 1A64     		str	r2, [r3, #64]
ARM GAS  /var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s 			page 3


  60 0026 1B6C     		ldr	r3, [r3, #64]
  61 0028 03F08053 		and	r3, r3, #268435456
  62 002c 0193     		str	r3, [sp, #4]
  63 002e 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  57:Src/stm32f4xx_hal_msp.c **** 
  58:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  65              		.loc 1 58 0
  66 0030 0320     		movs	r0, #3
  67 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  68              	.LVL0:
  59:Src/stm32f4xx_hal_msp.c **** 
  60:Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  61:Src/stm32f4xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  62:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  69              		.loc 1 62 0
  70 0036 6FF00B00 		mvn	r0, #11
  71 003a 2146     		mov	r1, r4
  72 003c 2246     		mov	r2, r4
  73 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  74              	.LVL1:
  63:Src/stm32f4xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  64:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  75              		.loc 1 64 0
  76 0042 6FF00A00 		mvn	r0, #10
  77 0046 2146     		mov	r1, r4
  78 0048 2246     		mov	r2, r4
  79 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  80              	.LVL2:
  65:Src/stm32f4xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  66:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  81              		.loc 1 66 0
  82 004e 6FF00900 		mvn	r0, #9
  83 0052 2146     		mov	r1, r4
  84 0054 2246     		mov	r2, r4
  85 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  86              	.LVL3:
  67:Src/stm32f4xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  68:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  87              		.loc 1 68 0
  88 005a 6FF00400 		mvn	r0, #4
  89 005e 2146     		mov	r1, r4
  90 0060 2246     		mov	r2, r4
  91 0062 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  92              	.LVL4:
  69:Src/stm32f4xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  70:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  93              		.loc 1 70 0
  94 0066 6FF00300 		mvn	r0, #3
  95 006a 2146     		mov	r1, r4
  96 006c 2246     		mov	r2, r4
  97 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  98              	.LVL5:
  71:Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  72:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  99              		.loc 1 72 0
 100 0072 6FF00100 		mvn	r0, #1
ARM GAS  /var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s 			page 4


 101 0076 2146     		mov	r1, r4
 102 0078 2246     		mov	r2, r4
 103 007a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 104              	.LVL6:
  73:Src/stm32f4xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  74:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 105              		.loc 1 74 0
 106 007e 4FF0FF30 		mov	r0, #-1
 107 0082 2146     		mov	r1, r4
 108 0084 2246     		mov	r2, r4
 109 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 110              	.LVL7:
  75:Src/stm32f4xx_hal_msp.c **** 
  76:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Src/stm32f4xx_hal_msp.c **** 
  78:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Src/stm32f4xx_hal_msp.c **** }
 111              		.loc 1 79 0
 112 008a 02B0     		add	sp, sp, #8
 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 8
 115              		@ sp needed
 116 008c 10BD     		pop	{r4, pc}
 117              	.L4:
 118 008e 00BF     		.align	2
 119              	.L3:
 120 0090 00380240 		.word	1073887232
 121              		.cfi_endproc
 122              	.LFE123:
 124              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 125              		.align	2
 126              		.global	HAL_TIM_Base_MspInit
 127              		.thumb
 128              		.thumb_func
 130              	HAL_TIM_Base_MspInit:
 131              	.LFB124:
  80:Src/stm32f4xx_hal_msp.c **** 
  81:Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  82:Src/stm32f4xx_hal_msp.c **** {
 132              		.loc 1 82 0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 8
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		@ link register save eliminated.
 137              	.LVL8:
  83:Src/stm32f4xx_hal_msp.c **** 
  84:Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 138              		.loc 1 84 0
 139 0000 0268     		ldr	r2, [r0]
 140 0002 094B     		ldr	r3, .L10
 141 0004 9A42     		cmp	r2, r3
 142 0006 0DD1     		bne	.L9
  82:Src/stm32f4xx_hal_msp.c **** 
 143              		.loc 1 82 0
 144 0008 82B0     		sub	sp, sp, #8
 145              	.LCFI3:
 146              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s 			page 5


 147              	.LBB4:
  85:Src/stm32f4xx_hal_msp.c ****   {
  86:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  87:Src/stm32f4xx_hal_msp.c **** 
  88:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
  89:Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  90:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 148              		.loc 1 90 0
 149 000a 0023     		movs	r3, #0
 150 000c 0193     		str	r3, [sp, #4]
 151 000e 074B     		ldr	r3, .L10+4
 152 0010 5A6C     		ldr	r2, [r3, #68]
 153 0012 42F00102 		orr	r2, r2, #1
 154 0016 5A64     		str	r2, [r3, #68]
 155 0018 5B6C     		ldr	r3, [r3, #68]
 156 001a 03F00103 		and	r3, r3, #1
 157 001e 0193     		str	r3, [sp, #4]
 158 0020 019B     		ldr	r3, [sp, #4]
 159              	.LBE4:
  91:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  92:Src/stm32f4xx_hal_msp.c **** 
  93:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
  94:Src/stm32f4xx_hal_msp.c ****   }
  95:Src/stm32f4xx_hal_msp.c **** 
  96:Src/stm32f4xx_hal_msp.c **** }
 160              		.loc 1 96 0
 161 0022 02B0     		add	sp, sp, #8
 162              	.LCFI4:
 163              		.cfi_def_cfa_offset 0
 164              		@ sp needed
 165              	.L9:
 166 0024 7047     		bx	lr
 167              	.L11:
 168 0026 00BF     		.align	2
 169              	.L10:
 170 0028 00000140 		.word	1073807360
 171 002c 00380240 		.word	1073887232
 172              		.cfi_endproc
 173              	.LFE124:
 175              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 176              		.align	2
 177              		.global	HAL_TIM_MspPostInit
 178              		.thumb
 179              		.thumb_func
 181              	HAL_TIM_MspPostInit:
 182              	.LFB125:
  97:Src/stm32f4xx_hal_msp.c **** 
  98:Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
  99:Src/stm32f4xx_hal_msp.c **** {
 183              		.loc 1 99 0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 24
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              	.LVL9:
 100:Src/stm32f4xx_hal_msp.c **** 
 101:Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 102:Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM1)
ARM GAS  /var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s 			page 6


 188              		.loc 1 102 0
 189 0000 0268     		ldr	r2, [r0]
 190 0002 0B4B     		ldr	r3, .L16
 191 0004 9A42     		cmp	r2, r3
 192 0006 12D1     		bne	.L15
  99:Src/stm32f4xx_hal_msp.c **** 
 193              		.loc 1 99 0
 194 0008 00B5     		push	{lr}
 195              	.LCFI5:
 196              		.cfi_def_cfa_offset 4
 197              		.cfi_offset 14, -4
 198 000a 87B0     		sub	sp, sp, #28
 199              	.LCFI6:
 200              		.cfi_def_cfa_offset 32
 103:Src/stm32f4xx_hal_msp.c ****   {
 104:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 105:Src/stm32f4xx_hal_msp.c **** 
 106:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 107:Src/stm32f4xx_hal_msp.c ****   
 108:Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 109:Src/stm32f4xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 110:Src/stm32f4xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 111:Src/stm32f4xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 112:Src/stm32f4xx_hal_msp.c ****     PA11     ------> TIM1_CH4 
 113:Src/stm32f4xx_hal_msp.c ****     */
 114:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 201              		.loc 1 114 0
 202 000c 4FF47063 		mov	r3, #3840
 203 0010 0193     		str	r3, [sp, #4]
 115:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 204              		.loc 1 115 0
 205 0012 0223     		movs	r3, #2
 206 0014 0293     		str	r3, [sp, #8]
 116:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 116 0
 208 0016 0023     		movs	r3, #0
 209 0018 0393     		str	r3, [sp, #12]
 117:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210              		.loc 1 117 0
 211 001a 0493     		str	r3, [sp, #16]
 118:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 212              		.loc 1 118 0
 213 001c 0123     		movs	r3, #1
 214 001e 0593     		str	r3, [sp, #20]
 119:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 215              		.loc 1 119 0
 216 0020 0448     		ldr	r0, .L16+4
 217              	.LVL10:
 218 0022 01A9     		add	r1, sp, #4
 219 0024 FFF7FEFF 		bl	HAL_GPIO_Init
 220              	.LVL11:
 120:Src/stm32f4xx_hal_msp.c **** 
 121:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 122:Src/stm32f4xx_hal_msp.c **** 
 123:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 124:Src/stm32f4xx_hal_msp.c ****   }
 125:Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s 			page 7


 126:Src/stm32f4xx_hal_msp.c **** }
 221              		.loc 1 126 0
 222 0028 07B0     		add	sp, sp, #28
 223              	.LCFI7:
 224              		.cfi_def_cfa_offset 4
 225              		@ sp needed
 226 002a 5DF804FB 		ldr	pc, [sp], #4
 227              	.LVL12:
 228              	.L15:
 229              	.LCFI8:
 230              		.cfi_def_cfa_offset 0
 231              		.cfi_restore 14
 232 002e 7047     		bx	lr
 233              	.L17:
 234              		.align	2
 235              	.L16:
 236 0030 00000140 		.word	1073807360
 237 0034 00000240 		.word	1073872896
 238              		.cfi_endproc
 239              	.LFE125:
 241              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 242              		.align	2
 243              		.global	HAL_TIM_Base_MspDeInit
 244              		.thumb
 245              		.thumb_func
 247              	HAL_TIM_Base_MspDeInit:
 248              	.LFB126:
 127:Src/stm32f4xx_hal_msp.c **** 
 128:Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 129:Src/stm32f4xx_hal_msp.c **** {
 249              		.loc 1 129 0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253              		@ link register save eliminated.
 254              	.LVL13:
 130:Src/stm32f4xx_hal_msp.c **** 
 131:Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 255              		.loc 1 131 0
 256 0000 0268     		ldr	r2, [r0]
 257 0002 044B     		ldr	r3, .L20
 258 0004 9A42     		cmp	r2, r3
 259 0006 04D1     		bne	.L18
 132:Src/stm32f4xx_hal_msp.c ****   {
 133:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 134:Src/stm32f4xx_hal_msp.c **** 
 135:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 136:Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 137:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 260              		.loc 1 137 0
 261 0008 034A     		ldr	r2, .L20+4
 262 000a 536C     		ldr	r3, [r2, #68]
 263 000c 23F00103 		bic	r3, r3, #1
 264 0010 5364     		str	r3, [r2, #68]
 265              	.L18:
 266 0012 7047     		bx	lr
 267              	.L21:
ARM GAS  /var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s 			page 8


 268              		.align	2
 269              	.L20:
 270 0014 00000140 		.word	1073807360
 271 0018 00380240 		.word	1073887232
 272              		.cfi_endproc
 273              	.LFE126:
 275              		.text
 276              	.Letext0:
 277              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 278              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/20150921/arm-none-eabi/include/machine/_default_types
 279              		.file 4 "/usr/local/Cellar/arm-none-eabi-gcc/20150921/arm-none-eabi/include/sys/_stdint.h"
 280              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 281              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 282              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 283              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 284              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 285              		.file 10 "Drivers/CMSIS/Include/core_cm4.h"
ARM GAS  /var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
/var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s:21     .text.HAL_MspInit:0000000000000000 $t
/var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s:120    .text.HAL_MspInit:0000000000000090 $d
/var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s:125    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s:130    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s:170    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
/var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s:176    .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s:181    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s:236    .text.HAL_TIM_MspPostInit:0000000000000030 $d
/var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s:242    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s:247    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/68/n33lqcg953z5y1x0pvkj58xc0000gn/T//ccDcrpk8.s:270    .text.HAL_TIM_Base_MspDeInit:0000000000000014 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_GPIO_Init
