{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579587566026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579587566026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 14:19:25 2020 " "Processing started: Tue Jan 21 14:19:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579587566026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579587566026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579587566026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1579587566339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/divide.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/divide.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div1000-bhv " "Found design unit 1: div1000-bhv" {  } { { "src/divide.vhd" "" { Text "E:/module/FPGA/share/clock/src/divide.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""} { "Info" "ISGN_ENTITY_NAME" "1 div1000 " "Found entity 1: div1000" {  } { { "src/divide.vhd" "" { Text "E:/module/FPGA/share/clock/src/divide.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decl7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/decl7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECL7S-behav " "Found design unit 1: DECL7S-behav" {  } { { "src/DECL7S.vhd" "" { Text "E:/module/FPGA/share/clock/src/DECL7S.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECL7S " "Found entity 1: DECL7S" {  } { { "src/DECL7S.vhd" "" { Text "E:/module/FPGA/share/clock/src/DECL7S.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/deal_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/deal_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deal_time-bhv " "Found design unit 1: deal_time-bhv" {  } { { "src/deal_time.vhd" "" { Text "E:/module/FPGA/share/clock/src/deal_time.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""} { "Info" "ISGN_ENTITY_NAME" "1 deal_time " "Found entity 1: deal_time" {  } { { "src/deal_time.vhd" "" { Text "E:/module/FPGA/share/clock/src/deal_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cnt10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt10-behav " "Found design unit 1: cnt10-behav" {  } { { "src/cnt10.vhd" "" { Text "E:/module/FPGA/share/clock/src/cnt10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt10 " "Found entity 1: cnt10" {  } { { "src/cnt10.vhd" "" { Text "E:/module/FPGA/share/clock/src/cnt10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cnt6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt6-behav " "Found design unit 1: cnt6-behav" {  } { { "src/cnt6.vhd" "" { Text "E:/module/FPGA/share/clock/src/cnt6.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt6 " "Found entity 1: cnt6" {  } { { "src/cnt6.vhd" "" { Text "E:/module/FPGA/share/clock/src/cnt6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579587566808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579587566824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579587566824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1579587566867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt10 cnt10:inst4 " "Elaborating entity \"cnt10\" for hierarchy \"cnt10:inst4\"" {  } { { "src/clock.bdf" "inst4" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 272 384 512 368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579587566934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deal_time deal_time:inst " "Elaborating entity \"deal_time\" for hierarchy \"deal_time:inst\"" {  } { { "src/clock.bdf" "inst" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 24 200 296 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579587566966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt6 cnt6:inst1 " "Elaborating entity \"cnt6\" for hierarchy \"cnt6:inst1\"" {  } { { "src/clock.bdf" "inst1" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 408 384 512 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579587566966 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "min1\[3\] GND " "Pin \"min1\[3\]\" is stuck at GND" {  } { { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 688 696 872 704 "min1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1579587567497 "|clock|min1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[3\] GND " "Pin \"s1\[3\]\" is stuck at GND" {  } { { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 432 696 872 448 "s1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1579587567497 "|clock|s1[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1579587567497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1579587567622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1579587567886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579587567886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1579587567917 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1579587567917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1579587567917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1579587567917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579587567933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 14:19:27 2020 " "Processing ended: Tue Jan 21 14:19:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579587567933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579587567933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579587567933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579587567933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579587569933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579587569933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 14:19:28 2020 " "Processing started: Tue Jan 21 14:19:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579587569933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1579587569933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1579587569933 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1579587570026 ""}
{ "Info" "0" "" "Project  = clock" {  } {  } 0 0 "Project  = clock" 0 0 "Fitter" 0 0 1579587570026 ""}
{ "Info" "0" "" "Revision = clock" {  } {  } 0 0 "Revision = clock" 0 0 "Fitter" 0 0 1579587570026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1579587570093 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock EP3C55F484C8 " "Selected device EP3C55F484C8 for design \"clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1579587570124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579587570187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579587570187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579587570187 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1579587570280 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Device EP3C16F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1579587570608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Device EP3C40F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1579587570608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Device EP3C80F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1579587570608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Device EP3C120F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1579587570608 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1579587570608 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1579587570624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1579587570624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1579587570624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1579587570624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1579587570624 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1579587570624 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1579587570624 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUT " "Pin COUT not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { COUT } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 776 768 944 792 "COUT" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min0\[3\] " "Pin min0\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min0[3] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 560 696 872 576 "min0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min0\[2\] " "Pin min0\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min0[2] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 560 696 872 576 "min0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min0\[1\] " "Pin min0\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min0[1] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 560 696 872 576 "min0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min0\[0\] " "Pin min0\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min0[0] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 560 696 872 576 "min0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min1\[3\] " "Pin min1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min1[3] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 688 696 872 704 "min1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min1\[2\] " "Pin min1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min1[2] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 688 696 872 704 "min1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min1\[1\] " "Pin min1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min1[1] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 688 696 872 704 "min1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min1\[0\] " "Pin min1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min1[0] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 688 696 872 704 "min1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms0\[3\] " "Pin ms0\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms0[3] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 48 704 880 64 "ms0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms0\[2\] " "Pin ms0\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms0[2] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 48 704 880 64 "ms0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms0\[1\] " "Pin ms0\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms0[1] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 48 704 880 64 "ms0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms0\[0\] " "Pin ms0\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms0[0] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 48 704 880 64 "ms0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms1\[3\] " "Pin ms1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms1[3] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 176 704 880 192 "ms1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms1\[2\] " "Pin ms1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms1[2] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 176 704 880 192 "ms1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms1\[1\] " "Pin ms1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms1[1] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 176 704 880 192 "ms1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms1\[0\] " "Pin ms1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms1[0] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 176 704 880 192 "ms1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[3\] " "Pin s0\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s0[3] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 296 696 872 312 "s0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[2\] " "Pin s0\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s0[2] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 296 696 872 312 "s0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[1\] " "Pin s0\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s0[1] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 296 696 872 312 "s0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[0\] " "Pin s0\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s0[0] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 296 696 872 312 "s0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[3\] " "Pin s1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s1[3] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 432 696 872 448 "s1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[2\] " "Pin s1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s1[2] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 432 696 872 448 "s1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[1\] " "Pin s1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s1[1] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 432 696 872 448 "s1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[0\] " "Pin s1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s1[0] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 432 696 872 448 "s1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { RST } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 288 8 176 304 "RST" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN " "Pin EN not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { EN } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 176 8 176 192 "EN" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { CLK } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 48 8 176 64 "CLK" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1579587571480 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1579587571480 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock.sdc " "Synopsys Design Constraints File file not found: 'clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1579587571683 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1579587571683 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1579587571683 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1579587571683 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1579587571683 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1579587571714 ""}  } { { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 48 8 176 64 "CLK" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579587571714 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt10:inst6\|Equal0  " "Automatically promoted node cnt10:inst6\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1579587571714 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12~0 " "Destination node inst12~0" {  } { { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 728 664 728 840 "inst12" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1579587571714 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1579587571714 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/quartus/fpga/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt10:inst6|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579587571714 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node RST~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1579587571714 ""}  } { { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 288 8 176 304 "RST" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579587571714 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1579587571917 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1579587571917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1579587571917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579587571917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579587571917 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1579587571917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1579587571917 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1579587571917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1579587571917 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1579587571917 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1579587571917 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 2.5V 1 25 0 " "Number of I/O pins in group: 26 (unused VREF, 2.5V VCCIO, 1 input, 25 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1579587571933 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1579587571933 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1579587571933 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579587571933 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579587571933 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579587571933 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579587571933 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579587571933 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579587571933 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579587571933 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1579587571933 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1579587571933 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1579587571933 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579587571948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1579587573543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579587573684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1579587573699 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1579587575606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579587575606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1579587575917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y43 X21_Y53 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y43 to location X21_Y53" {  } { { "loc" "" { Generic "E:/module/FPGA/share/clock/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y43 to location X21_Y53"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y43 to location X21_Y53"} 11 43 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1579587577901 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1579587577901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579587579731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1579587579731 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1579587579731 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1579587579746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579587579793 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579587580217 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579587580248 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579587580451 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579587580862 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/module/FPGA/share/clock/output/clock.fit.smsg " "Generated suppressed messages file E:/module/FPGA/share/clock/output/clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1579587581621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5379 " "Peak virtual memory: 5379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579587581917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 14:19:41 2020 " "Processing ended: Tue Jan 21 14:19:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579587581917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579587581917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579587581917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1579587581917 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1579587583995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579587583995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 14:19:43 2020 " "Processing started: Tue Jan 21 14:19:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579587583995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1579587583995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1579587583995 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1579587586094 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1579587586167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579587586999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 14:19:46 2020 " "Processing ended: Tue Jan 21 14:19:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579587586999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579587586999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579587586999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1579587586999 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1579587587627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1579587588933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579587588933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 14:19:48 2020 " "Processing started: Tue Jan 21 14:19:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579587588933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579587588933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clock -c clock " "Command: quartus_sta clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579587588933 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1579587589043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1579587589152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1579587589152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1579587589215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1579587589215 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock.sdc " "Synopsys Design Constraints File file not found: 'clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1579587589433 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1579587589433 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt10:inst6\|Q\[0\] cnt10:inst6\|Q\[0\] " "create_clock -period 1.000 -name cnt10:inst6\|Q\[0\] cnt10:inst6\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt6:inst1\|Q\[0\] cnt6:inst1\|Q\[0\] " "create_clock -period 1.000 -name cnt6:inst1\|Q\[0\] cnt6:inst1\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt10:inst4\|Q\[0\] cnt10:inst4\|Q\[0\] " "create_clock -period 1.000 -name cnt10:inst4\|Q\[0\] cnt10:inst4\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt10:inst3\|Q\[0\] cnt10:inst3\|Q\[0\] " "create_clock -period 1.000 -name cnt10:inst3\|Q\[0\] cnt10:inst3\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt10:inst2\|Q\[0\] cnt10:inst2\|Q\[0\] " "create_clock -period 1.000 -name cnt10:inst2\|Q\[0\] cnt10:inst2\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name deal_time:inst\|ck deal_time:inst\|ck " "create_clock -period 1.000 -name deal_time:inst\|ck deal_time:inst\|ck" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589433 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589433 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1579587589699 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589699 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1579587589699 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1579587589777 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1579587589829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1579587589829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.238 " "Worst-case setup slack is -3.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.238       -31.826 CLK  " "   -3.238       -31.826 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715        -1.653 deal_time:inst\|ck  " "   -0.715        -1.653 deal_time:inst\|ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.709        -1.554 cnt10:inst3\|Q\[0\]  " "   -0.709        -1.554 cnt10:inst3\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.707        -1.670 cnt6:inst1\|Q\[0\]  " "   -0.707        -1.670 cnt6:inst1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.703        -1.455 cnt10:inst2\|Q\[0\]  " "   -0.703        -1.455 cnt10:inst2\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.533        -1.169 cnt10:inst4\|Q\[0\]  " "   -0.533        -1.169 cnt10:inst4\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.397        -1.127 cnt10:inst6\|Q\[0\]  " "   -0.397        -1.127 cnt10:inst6\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579587589831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.316 " "Worst-case hold slack is -0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316        -1.032 cnt6:inst1\|Q\[0\]  " "   -0.316        -1.032 cnt6:inst1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295        -0.793 cnt10:inst3\|Q\[0\]  " "   -0.295        -0.793 cnt10:inst3\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192        -0.365 deal_time:inst\|ck  " "   -0.192        -0.365 deal_time:inst\|ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080        -0.150 cnt10:inst4\|Q\[0\]  " "   -0.080        -0.150 cnt10:inst4\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071        -0.117 cnt10:inst2\|Q\[0\]  " "   -0.071        -0.117 cnt10:inst2\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110         0.000 CLK  " "    0.110         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449         0.000 cnt10:inst6\|Q\[0\]  " "    0.449         0.000 cnt10:inst6\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579587589837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1579587589841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1579587589845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.766 CLK  " "   -3.000       -29.766 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 cnt10:inst2\|Q\[0\]  " "   -1.487        -5.948 cnt10:inst2\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 cnt10:inst3\|Q\[0\]  " "   -1.487        -5.948 cnt10:inst3\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 cnt6:inst1\|Q\[0\]  " "   -1.487        -5.948 cnt6:inst1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 deal_time:inst\|ck  " "   -1.487        -5.948 deal_time:inst\|ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 cnt10:inst4\|Q\[0\]  " "   -1.487        -4.461 cnt10:inst4\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 cnt10:inst6\|Q\[0\]  " "   -1.487        -4.461 cnt10:inst6\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587589848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579587589848 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1579587589980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1579587590011 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1579587590573 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590698 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1579587590714 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1579587590714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.010 " "Worst-case setup slack is -3.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.010       -27.840 CLK  " "   -3.010       -27.840 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.566        -1.174 deal_time:inst\|ck  " "   -0.566        -1.174 deal_time:inst\|ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.559        -1.032 cnt10:inst3\|Q\[0\]  " "   -0.559        -1.032 cnt10:inst3\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557        -1.174 cnt6:inst1\|Q\[0\]  " "   -0.557        -1.174 cnt6:inst1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.553        -0.963 cnt10:inst2\|Q\[0\]  " "   -0.553        -0.963 cnt10:inst2\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393        -0.811 cnt10:inst4\|Q\[0\]  " "   -0.393        -0.811 cnt10:inst4\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260        -0.719 cnt10:inst6\|Q\[0\]  " "   -0.260        -0.719 cnt10:inst6\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579587590714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.316 " "Worst-case hold slack is -0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316        -0.896 cnt10:inst3\|Q\[0\]  " "   -0.316        -0.896 cnt10:inst3\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303        -1.024 cnt6:inst1\|Q\[0\]  " "   -0.303        -1.024 cnt6:inst1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165        -0.305 deal_time:inst\|ck  " "   -0.165        -0.305 deal_time:inst\|ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120        -0.243 cnt10:inst4\|Q\[0\]  " "   -0.120        -0.243 cnt10:inst4\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088        -0.201 cnt10:inst2\|Q\[0\]  " "   -0.088        -0.201 cnt10:inst2\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229         0.000 CLK  " "    0.229         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397         0.000 cnt10:inst6\|Q\[0\]  " "    0.397         0.000 cnt10:inst6\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579587590729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1579587590729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1579587590729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.766 CLK  " "   -3.000       -29.766 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 cnt10:inst2\|Q\[0\]  " "   -1.487        -5.948 cnt10:inst2\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 cnt10:inst3\|Q\[0\]  " "   -1.487        -5.948 cnt10:inst3\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 cnt6:inst1\|Q\[0\]  " "   -1.487        -5.948 cnt6:inst1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 deal_time:inst\|ck  " "   -1.487        -5.948 deal_time:inst\|ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.545 cnt10:inst6\|Q\[0\]  " "   -1.487        -4.545 cnt10:inst6\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 cnt10:inst4\|Q\[0\]  " "   -1.487        -4.461 cnt10:inst4\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587590745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579587590745 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1579587590935 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591059 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1579587591075 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1579587591075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.862 " "Worst-case setup slack is -0.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862        -4.622 CLK  " "   -0.862        -4.622 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 deal_time:inst\|ck  " "    0.162         0.000 deal_time:inst\|ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269         0.000 cnt10:inst3\|Q\[0\]  " "    0.269         0.000 cnt10:inst3\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290         0.000 cnt6:inst1\|Q\[0\]  " "    0.290         0.000 cnt6:inst1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292         0.000 cnt10:inst2\|Q\[0\]  " "    0.292         0.000 cnt10:inst2\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346         0.000 cnt10:inst4\|Q\[0\]  " "    0.346         0.000 cnt10:inst4\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 cnt10:inst6\|Q\[0\]  " "    0.384         0.000 cnt10:inst6\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579587591075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.206 " "Worst-case hold slack is -0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206        -0.206 CLK  " "   -0.206        -0.206 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131        -0.166 cnt6:inst1\|Q\[0\]  " "   -0.131        -0.166 cnt6:inst1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102        -0.197 deal_time:inst\|ck  " "   -0.102        -0.197 deal_time:inst\|ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024        -0.024 cnt10:inst2\|Q\[0\]  " "   -0.024        -0.024 cnt10:inst2\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002        -0.002 cnt10:inst4\|Q\[0\]  " "   -0.002        -0.002 cnt10:inst4\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001         0.000 cnt10:inst3\|Q\[0\]  " "    0.001         0.000 cnt10:inst3\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 cnt10:inst6\|Q\[0\]  " "    0.184         0.000 cnt10:inst6\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579587591091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1579587591091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1579587591106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -22.044 CLK  " "   -3.000       -22.044 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 cnt10:inst2\|Q\[0\]  " "   -1.000        -4.000 cnt10:inst2\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 cnt10:inst3\|Q\[0\]  " "   -1.000        -4.000 cnt10:inst3\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 cnt6:inst1\|Q\[0\]  " "   -1.000        -4.000 cnt6:inst1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 deal_time:inst\|ck  " "   -1.000        -4.000 deal_time:inst\|ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 cnt10:inst4\|Q\[0\]  " "   -1.000        -3.000 cnt10:inst4\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 cnt10:inst6\|Q\[0\]  " "   -1.000        -3.000 cnt10:inst6\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579587591106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579587591106 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1579587591544 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1579587591544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579587591747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 14:19:51 2020 " "Processing ended: Tue Jan 21 14:19:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579587591747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579587591747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579587591747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579587591747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579587593526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579587593526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 14:19:53 2020 " "Processing started: Tue Jan 21 14:19:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579587593526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579587593526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579587593526 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_8_1200mv_85c_slow.vo E:/module/FPGA/share/clock/simulation/modelsim/ simulation " "Generated file clock_8_1200mv_85c_slow.vo in folder \"E:/module/FPGA/share/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1579587593902 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_8_1200mv_0c_slow.vo E:/module/FPGA/share/clock/simulation/modelsim/ simulation " "Generated file clock_8_1200mv_0c_slow.vo in folder \"E:/module/FPGA/share/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1579587593918 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_min_1200mv_0c_fast.vo E:/module/FPGA/share/clock/simulation/modelsim/ simulation " "Generated file clock_min_1200mv_0c_fast.vo in folder \"E:/module/FPGA/share/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1579587593949 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock.vo E:/module/FPGA/share/clock/simulation/modelsim/ simulation " "Generated file clock.vo in folder \"E:/module/FPGA/share/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1579587593980 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_8_1200mv_85c_v_slow.sdo E:/module/FPGA/share/clock/simulation/modelsim/ simulation " "Generated file clock_8_1200mv_85c_v_slow.sdo in folder \"E:/module/FPGA/share/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1579587593996 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_8_1200mv_0c_v_slow.sdo E:/module/FPGA/share/clock/simulation/modelsim/ simulation " "Generated file clock_8_1200mv_0c_v_slow.sdo in folder \"E:/module/FPGA/share/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1579587594027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_min_1200mv_0c_v_fast.sdo E:/module/FPGA/share/clock/simulation/modelsim/ simulation " "Generated file clock_min_1200mv_0c_v_fast.sdo in folder \"E:/module/FPGA/share/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1579587594058 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_v.sdo E:/module/FPGA/share/clock/simulation/modelsim/ simulation " "Generated file clock_v.sdo in folder \"E:/module/FPGA/share/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1579587594074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579587594152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 14:19:54 2020 " "Processing ended: Tue Jan 21 14:19:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579587594152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579587594152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579587594152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579587594152 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579587594833 ""}
