Warning: The trip points for the library named sram_32_2048_scn4m_subm_TT_5p0V_25C_lib differ from those in the library named sc12_base_v31_hvt_soi12s0_ffl_nominal_min_1p10v_125c_mxs. (TIM-164)
Information: Updating design information... (UID-85)
Warning: Design 'DeltaAcc' contains 5 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 10
        -transition_time
Design : DeltaAcc
Version: O-2018.06
Date   : Wed Jul  8 10:27:22 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ffl_nominal_min_1p10v_125c   Library: sc12_base_v31_hvt_soi12s0_ffl_nominal_min_1p10v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Delta_controller/o_ch_reg[5]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/buffer_outputs_reg[2][5][15]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Delta_controller/o_ch_reg[5]/CK (DFFQ_X1M_A12TH)        0.00      0.00 #     0.00 r
  Delta_controller/o_ch_reg[5]/Q (DFFQ_X1M_A12TH)         0.02      0.04       0.04 f
  Delta_controller/o_ch[5] (net)                8                   0.00       0.04 f
  Delta_controller/U498/A (INV_X1M_A12TH)                 0.02      0.00       0.04 f
  Delta_controller/U498/Y (INV_X1M_A12TH)                 0.02      0.01       0.06 r
  Delta_controller/n447 (net)                   7                   0.00       0.06 r
  Delta_controller/U187/AN (NAND2B_X1M_A12TH)             0.02      0.00       0.06 r
  Delta_controller/U187/Y (NAND2B_X1M_A12TH)              0.02      0.02       0.07 r
  Delta_controller/n441 (net)                   3                   0.00       0.07 r
  Delta_controller/U335/AN (NAND2B_X1M_A12TH)             0.02      0.00       0.07 r
  Delta_controller/U335/Y (NAND2B_X1M_A12TH)              0.02      0.01       0.09 r
  Delta_controller/n333 (net)                   1                   0.00       0.09 r
  Delta_controller/U334/A (INV_X1M_A12TH)                 0.02      0.00       0.09 r
  Delta_controller/U334/Y (INV_X1M_A12TH)                 0.01      0.01       0.09 f
  Delta_controller/n335 (net)                   2                   0.00       0.09 f
  Delta_controller/U186/B (NAND3XXB_X1M_A12TH)            0.01      0.00       0.09 f
  Delta_controller/U186/Y (NAND3XXB_X1M_A12TH)            0.02      0.01       0.10 r
  Delta_controller/n398 (net)                   2                   0.00       0.10 r
  Delta_controller/U402/B (XOR2_X1M_A12TH)                0.02      0.00       0.10 r
  Delta_controller/U402/Y (XOR2_X1M_A12TH)                0.02      0.02       0.12 r
  Delta_controller/n377 (net)                   2                   0.00       0.12 r
  Delta_controller/U314/A (INV_X1M_A12TH)                 0.02      0.00       0.12 r
  Delta_controller/U314/Y (INV_X1M_A12TH)                 0.01      0.01       0.13 f
  Delta_controller/n379 (net)                   2                   0.00       0.13 f
  Delta_controller/U188/AN (NAND2B_X1M_A12TH)             0.01      0.00       0.13 f
  Delta_controller/U188/Y (NAND2B_X1M_A12TH)              0.01      0.02       0.14 f
  Delta_controller/n393 (net)                   2                   0.00       0.14 f
  Delta_controller/U460/B0 (OAI211_X1M_A12TH)             0.01      0.00       0.14 f
  Delta_controller/U460/Y (OAI211_X1M_A12TH)              0.02      0.01       0.15 r
  Delta_controller/n395 (net)                   1                   0.00       0.15 r
  Delta_controller/U313/C0 (OAI221_X1M_A12TH)             0.02      0.00       0.15 r
  Delta_controller/U313/Y (OAI221_X1M_A12TH)              0.02      0.01       0.16 f
  Delta_controller/n399 (net)                   1                   0.00       0.16 f
  Delta_controller/U312/A (INV_X1M_A12TH)                 0.02      0.00       0.16 f
  Delta_controller/U312/Y (INV_X1M_A12TH)                 0.01      0.01       0.17 r
  Delta_controller/n400 (net)                   2                   0.00       0.17 r
  Delta_controller/U189/A (NOR2_X1A_A12TH)                0.01      0.00       0.17 r
  Delta_controller/U189/Y (NOR2_X1A_A12TH)                0.01      0.01       0.18 f
  Delta_controller/PU_OC_Num[1][1] (net)        2                   0.00       0.18 f
  Delta_controller/PU_OC_Num[1][1] (Delta_controller)               0.00       0.18 f
  PU_OC_Num[1][1] (net)                                             0.00       0.18 f
  processing_unit_generator[1].processing_unit_inst/OC_Num[1] (processing_unit_2)     0.00     0.18 f
  processing_unit_generator[1].processing_unit_inst/OC_Num[1] (net)     0.00     0.18 f
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/OC_Num[1] (PU_controller_2)     0.00     0.18 f
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/N60 (net)     0.00     0.18 f
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/U7/A (NAND2XB_X0P7M_A12TH)     0.01     0.00     0.18 f
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/U7/Y (NAND2XB_X0P7M_A12TH)     0.02     0.01     0.19 r
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/n13 (net)     2     0.00     0.19 r
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/U11/A (NOR2_X1M_A12TH)     0.02     0.00     0.19 r
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/U11/Y (NOR2_X1M_A12TH)     0.01     0.01     0.20 f
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/APE_enable[2] (net)     1     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/APE_enable[2] (PU_controller_2)     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/APE_enable[2] (net)     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/enable (APE_9)     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/enable (net)     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/U1/A (BUFH_X1M_A12TH)     0.01     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/U1/Y (BUFH_X1M_A12TH)     0.01     0.01     0.21 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/n1 (net)     4     0.00     0.21 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/enable (APE_adder_9)     0.00     0.21 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/enable (net)     0.00     0.21 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U143/A (BUFH_X1M_A12TH)     0.01     0.00     0.21 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U143/Y (BUFH_X1M_A12TH)     0.01     0.01     0.22 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/n8 (net)     3     0.00     0.22 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U133/A (BUFH_X1M_A12TH)     0.01     0.00     0.22 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U133/Y (BUFH_X1M_A12TH)     0.01     0.01     0.23 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/n5 (net)     2     0.00     0.23 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U125/A (BUFH_X1M_A12TH)     0.01     0.00     0.23 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U125/Y (BUFH_X1M_A12TH)     0.01     0.01     0.25 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/n139 (net)     3     0.00     0.25 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U92/A (BUFH_X1M_A12TH)     0.01     0.00     0.25 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U92/Y (BUFH_X1M_A12TH)     0.01     0.01     0.26 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/n104 (net)     2     0.00     0.26 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U28/A (BUFH_X1M_A12TH)     0.01     0.00     0.26 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U28/Y (BUFH_X1M_A12TH)     0.04     0.03     0.29 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/n63 (net)    13     0.00     0.29 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/output_vals_tri[2][5][15]/OE (BUFZ_X1M_A12TH)     0.04     0.00     0.29 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/output_vals_tri[2][5][15]/Y (BUFZ_X1M_A12TH)     0.01     0.02     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/output_vals[2][5][15] (net)     1     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/output_vals[2][5][15] (APE_adder_9)     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/adder_outputs[2][5][15] (net)     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/adder_outputs[2][5][15] (APE_buffer_9)     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/adder_outputs[2][5][15] (net)     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/U8/B (NAND2B_X1M_A12TH)     0.01     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/U8/Y (NAND2B_X1M_A12TH)     0.01     0.01     0.31 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/n1090 (net)     1     0.00     0.31 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/U7/C0 (OAI211_X1M_A12TH)     0.01     0.00     0.31 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/U7/Y (OAI211_X1M_A12TH)     0.02     0.01     0.32 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/n2790 (net)     1     0.00     0.32 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/buffer_outputs_reg[2][5][15]/D (DFFQ_X1M_A12TH)     0.02     0.00     0.32 r
  data arrival time                                                            0.32

  clock clock (rise edge)                                           0.33       0.33
  clock network delay (ideal)                                       0.00       0.33
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/buffer_outputs_reg[2][5][15]/CK (DFFQ_X1M_A12TH)     0.00     0.33 r
  library setup time                                               -0.01       0.32
  data required time                                                           0.32
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.32
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: Delta_controller/o_ch_reg[5]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/buffer_outputs_reg[1][7][15]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Delta_controller/o_ch_reg[5]/CK (DFFQ_X1M_A12TH)        0.00      0.00 #     0.00 r
  Delta_controller/o_ch_reg[5]/Q (DFFQ_X1M_A12TH)         0.02      0.04       0.04 f
  Delta_controller/o_ch[5] (net)                8                   0.00       0.04 f
  Delta_controller/U498/A (INV_X1M_A12TH)                 0.02      0.00       0.04 f
  Delta_controller/U498/Y (INV_X1M_A12TH)                 0.02      0.01       0.06 r
  Delta_controller/n447 (net)                   7                   0.00       0.06 r
  Delta_controller/U187/AN (NAND2B_X1M_A12TH)             0.02      0.00       0.06 r
  Delta_controller/U187/Y (NAND2B_X1M_A12TH)              0.02      0.02       0.07 r
  Delta_controller/n441 (net)                   3                   0.00       0.07 r
  Delta_controller/U335/AN (NAND2B_X1M_A12TH)             0.02      0.00       0.07 r
  Delta_controller/U335/Y (NAND2B_X1M_A12TH)              0.02      0.01       0.09 r
  Delta_controller/n333 (net)                   1                   0.00       0.09 r
  Delta_controller/U334/A (INV_X1M_A12TH)                 0.02      0.00       0.09 r
  Delta_controller/U334/Y (INV_X1M_A12TH)                 0.01      0.01       0.09 f
  Delta_controller/n335 (net)                   2                   0.00       0.09 f
  Delta_controller/U186/B (NAND3XXB_X1M_A12TH)            0.01      0.00       0.09 f
  Delta_controller/U186/Y (NAND3XXB_X1M_A12TH)            0.02      0.01       0.10 r
  Delta_controller/n398 (net)                   2                   0.00       0.10 r
  Delta_controller/U402/B (XOR2_X1M_A12TH)                0.02      0.00       0.10 r
  Delta_controller/U402/Y (XOR2_X1M_A12TH)                0.02      0.02       0.12 r
  Delta_controller/n377 (net)                   2                   0.00       0.12 r
  Delta_controller/U314/A (INV_X1M_A12TH)                 0.02      0.00       0.12 r
  Delta_controller/U314/Y (INV_X1M_A12TH)                 0.01      0.01       0.13 f
  Delta_controller/n379 (net)                   2                   0.00       0.13 f
  Delta_controller/U188/AN (NAND2B_X1M_A12TH)             0.01      0.00       0.13 f
  Delta_controller/U188/Y (NAND2B_X1M_A12TH)              0.01      0.02       0.14 f
  Delta_controller/n393 (net)                   2                   0.00       0.14 f
  Delta_controller/U460/B0 (OAI211_X1M_A12TH)             0.01      0.00       0.14 f
  Delta_controller/U460/Y (OAI211_X1M_A12TH)              0.02      0.01       0.15 r
  Delta_controller/n395 (net)                   1                   0.00       0.15 r
  Delta_controller/U313/C0 (OAI221_X1M_A12TH)             0.02      0.00       0.15 r
  Delta_controller/U313/Y (OAI221_X1M_A12TH)              0.02      0.01       0.16 f
  Delta_controller/n399 (net)                   1                   0.00       0.16 f
  Delta_controller/U312/A (INV_X1M_A12TH)                 0.02      0.00       0.16 f
  Delta_controller/U312/Y (INV_X1M_A12TH)                 0.01      0.01       0.17 r
  Delta_controller/n400 (net)                   2                   0.00       0.17 r
  Delta_controller/U189/A (NOR2_X1A_A12TH)                0.01      0.00       0.17 r
  Delta_controller/U189/Y (NOR2_X1A_A12TH)                0.01      0.01       0.18 f
  Delta_controller/PU_OC_Num[1][1] (net)        2                   0.00       0.18 f
  Delta_controller/PU_OC_Num[1][1] (Delta_controller)               0.00       0.18 f
  PU_OC_Num[1][1] (net)                                             0.00       0.18 f
  processing_unit_generator[1].processing_unit_inst/OC_Num[1] (processing_unit_2)     0.00     0.18 f
  processing_unit_generator[1].processing_unit_inst/OC_Num[1] (net)     0.00     0.18 f
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/OC_Num[1] (PU_controller_2)     0.00     0.18 f
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/N60 (net)     0.00     0.18 f
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/U7/A (NAND2XB_X0P7M_A12TH)     0.01     0.00     0.18 f
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/U7/Y (NAND2XB_X0P7M_A12TH)     0.02     0.01     0.19 r
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/n13 (net)     2     0.00     0.19 r
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/U11/A (NOR2_X1M_A12TH)     0.02     0.00     0.19 r
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/U11/Y (NOR2_X1M_A12TH)     0.01     0.01     0.20 f
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/APE_enable[2] (net)     1     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/PU_controller_inst/APE_enable[2] (PU_controller_2)     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/APE_enable[2] (net)     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/enable (APE_9)     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/enable (net)     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/U1/A (BUFH_X1M_A12TH)     0.01     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/U1/Y (BUFH_X1M_A12TH)     0.01     0.01     0.21 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/n1 (net)     4     0.00     0.21 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/enable (APE_adder_9)     0.00     0.21 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/enable (net)     0.00     0.21 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U143/A (BUFH_X1M_A12TH)     0.01     0.00     0.21 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U143/Y (BUFH_X1M_A12TH)     0.01     0.01     0.22 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/n8 (net)     3     0.00     0.22 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U132/A (BUFH_X1M_A12TH)     0.01     0.00     0.22 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U132/Y (BUFH_X1M_A12TH)     0.01     0.01     0.23 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/n6 (net)     2     0.00     0.23 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U123/A (BUFH_X1M_A12TH)     0.01     0.00     0.23 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U123/Y (BUFH_X1M_A12TH)     0.01     0.01     0.25 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/n141 (net)     3     0.00     0.25 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U88/A (BUFH_X1M_A12TH)     0.01     0.00     0.25 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U88/Y (BUFH_X1M_A12TH)     0.01     0.01     0.26 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/n100 (net)     2     0.00     0.26 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U22/A (BUFH_X1M_A12TH)     0.01     0.00     0.26 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/U22/Y (BUFH_X1M_A12TH)     0.04     0.03     0.29 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/n71 (net)    13     0.00     0.29 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/output_vals_tri[1][7][15]/OE (BUFZ_X1M_A12TH)     0.04     0.00     0.29 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/output_vals_tri[1][7][15]/Y (BUFZ_X1M_A12TH)     0.01     0.02     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/output_vals[1][7][15] (net)     1     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_adder_inst/output_vals[1][7][15] (APE_adder_9)     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/adder_outputs[1][7][15] (net)     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/adder_outputs[1][7][15] (APE_buffer_9)     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/adder_outputs[1][7][15] (net)     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/U4/B (NAND2B_X1M_A12TH)     0.01     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/U4/Y (NAND2B_X1M_A12TH)     0.01     0.01     0.31 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/n898 (net)     1     0.00     0.31 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/U3/C0 (OAI211_X1M_A12TH)     0.01     0.00     0.31 f
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/U3/Y (OAI211_X1M_A12TH)     0.02     0.01     0.32 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/n2694 (net)     1     0.00     0.32 r
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/buffer_outputs_reg[1][7][15]/D (DFFQ_X1M_A12TH)     0.02     0.00     0.32 r
  data arrival time                                                            0.32

  clock clock (rise edge)                                           0.33       0.33
  clock network delay (ideal)                                       0.00       0.33
  processing_unit_generator[1].processing_unit_inst/APE_generate[2].APE_inst/APE_buffer_inst/buffer_outputs_reg[1][7][15]/CK (DFFQ_X1M_A12TH)     0.00     0.33 r
  library setup time                                               -0.01       0.32
  data required time                                                           0.32
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.32
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: DRAM_slave_inst/Registers_reg[5][6]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  DRAM_slave_inst/Registers_reg[5][6]/CK (DFFQ_X1M_A12TH)     0.00     0.00 #     0.00 r
  DRAM_slave_inst/Registers_reg[5][6]/Q (DFFQ_X1M_A12TH)     0.03     0.04     0.04 f
  DRAM_slave_inst/weight_repetition_start_offset[6] (net)    14     0.00       0.04 f
  DRAM_slave_inst/weight_repetition_start_offset[6] (DRAM_slave)     0.00      0.04 f
  weight_repetition_start_offset[6] (net)                           0.00       0.04 f
  processing_unit_generator[0].processing_unit_inst/WB_SRAM_repetition_start_address[6] (processing_unit_3)     0.00     0.04 f
  processing_unit_generator[0].processing_unit_inst/WB_SRAM_repetition_start_address[6] (net)     0.00     0.04 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_repetition_start_address[6] (PU_WB_SRAM_controller_3)     0.00     0.04 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_repetition_start_address[6] (net)     0.00     0.04 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/B[6] (PU_WB_SRAM_controller_3_DW01_add_15)     0.00     0.04 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/B[6] (net)     0.00     0.04 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U23/B (OR2_X0P7M_A12TH)     0.03     0.00     0.04 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U23/Y (OR2_X0P7M_A12TH)     0.02     0.02     0.06 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/n23 (net)     3     0.00     0.06 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U15/B (NAND2_X1M_A12TH)     0.02     0.00     0.06 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U15/Y (NAND2_X1M_A12TH)     0.01     0.01     0.07 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/n71 (net)     1     0.00     0.07 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U68/A0 (OAI21_X1M_A12TH)     0.01     0.00     0.07 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U68/Y (OAI21_X1M_A12TH)     0.02     0.01     0.08 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/n55 (net)     4     0.00     0.08 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U4/B (NAND2B_X0P5M_A12TH)     0.02     0.00     0.08 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U4/Y (NAND2B_X0P5M_A12TH)     0.02     0.01     0.10 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/n69 (net)     1     0.00     0.10 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U46/A (INV_X1M_A12TH)     0.02     0.00     0.10 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U46/Y (INV_X1M_A12TH)     0.01     0.01     0.10 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/n17 (net)     2     0.00     0.10 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U10/A (NAND2_X0P5A_A12TH)     0.01     0.00     0.10 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U10/Y (NAND2_X0P5A_A12TH)     0.02     0.01     0.11 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/n67 (net)     1     0.00     0.11 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U33/A (XNOR2_X1M_A12TH)     0.02     0.00     0.11 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/U33/Y (XNOR2_X1M_A12TH)     0.02     0.01     0.13 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/SUM[11] (net)     2     0.00     0.13 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_1_root_r140/SUM[11] (PU_WB_SRAM_controller_3_DW01_add_15)     0.00     0.13 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/N139 (net)     0.00     0.13 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/B[11] (PU_WB_SRAM_controller_3_DW01_add_9)     0.00     0.13 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/B[11] (net)     0.00     0.13 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U14/A (AND2_X0P7M_A12TH)     0.02     0.00     0.13 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U14/Y (AND2_X0P7M_A12TH)     0.01     0.02     0.14 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n12 (net)     2     0.00     0.14 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U5/A0 (OAI31_X1M_A12TH)     0.01     0.00     0.14 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U5/Y (OAI31_X1M_A12TH)     0.02     0.01     0.16 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n178 (net)     2     0.00     0.16 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U33/A (NAND2XB_X1M_A12TH)     0.02     0.00     0.16 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U33/Y (NAND2XB_X1M_A12TH)     0.01     0.01     0.17 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n168 (net)     1     0.00     0.17 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U2/A0 (OAI21_X2M_A12TH)     0.01     0.00     0.17 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U2/Y (OAI21_X2M_A12TH)     0.01     0.01     0.17 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n152 (net)     2     0.00     0.17 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U7/A1 (AOI21_X2M_A12TH)     0.01     0.00     0.17 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U7/Y (AOI21_X2M_A12TH)     0.02     0.01     0.19 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n138 (net)     3     0.00     0.19 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U11/A0 (OAI2XB1_X4M_A12TH)     0.02     0.00     0.19 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U11/Y (OAI2XB1_X4M_A12TH)     0.01     0.01     0.19 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n129 (net)     3     0.00     0.19 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U10/A1 (AOI21B_X4M_A12TH)     0.01     0.00     0.19 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U10/Y (AOI21B_X4M_A12TH)     0.01     0.01     0.20 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n3 (net)     2     0.00     0.20 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U8/A0 (OAI2XB1_X2M_A12TH)     0.01     0.00     0.20 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U8/Y (OAI2XB1_X2M_A12TH)     0.01     0.01     0.21 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n107 (net)     3     0.00     0.21 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U43/A1 (AOI21B_X1M_A12TH)     0.01     0.00     0.21 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U43/Y (AOI21B_X1M_A12TH)     0.01     0.01     0.22 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n2 (net)     2     0.00     0.22 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U208/A0 (OAI2XB1_X1M_A12TH)     0.01     0.00     0.22 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U208/Y (OAI2XB1_X1M_A12TH)     0.01     0.01     0.23 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n92 (net)     2     0.00     0.23 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U137/A (INV_X1M_A12TH)     0.01     0.00     0.23 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U137/Y (INV_X1M_A12TH)     0.01     0.01     0.24 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n86 (net)     2     0.00     0.24 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U142/A0 (OAI2XB1_X1M_A12TH)     0.01     0.00     0.24 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U142/Y (OAI2XB1_X1M_A12TH)     0.01     0.01     0.25 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n84 (net)     1     0.00     0.25 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U141/A (INV_X1M_A12TH)     0.01     0.00     0.25 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U141/Y (INV_X1M_A12TH)     0.01     0.01     0.25 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n72 (net)     2     0.00     0.25 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U86/A0 (OAI2XB1_X1M_A12TH)     0.01     0.00     0.25 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U86/Y (OAI2XB1_X1M_A12TH)     0.02     0.01     0.26 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n65 (net)     3     0.00     0.26 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U131/A (NAND2XB_X1M_A12TH)     0.02     0.00     0.26 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U131/Y (NAND2XB_X1M_A12TH)     0.01     0.01     0.27 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n59 (net)     2     0.00     0.27 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U96/A1 (AO21A1AI2_X1M_A12TH)     0.01     0.00     0.27 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U96/Y (AO21A1AI2_X1M_A12TH)     0.02     0.01     0.28 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n55 (net)     1     0.00     0.28 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U9/A1 (AO21A1AI2_X1M_A12TH)     0.02     0.00     0.28 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U9/Y (AO21A1AI2_X1M_A12TH)     0.02     0.01     0.30 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n52 (net)     1     0.00     0.30 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U183/A (XOR2_X1M_A12TH)     0.02     0.00     0.30 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U183/Y (XOR2_X1M_A12TH)     0.02     0.01     0.31 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/SUM[31] (net)     1     0.00     0.31 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/SUM[31] (PU_WB_SRAM_controller_3_DW01_add_9)     0.00     0.31 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/N191 (net)     0.00     0.31 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/U23/B (NAND2B_X1M_A12TH)     0.02     0.00     0.31 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/U23/Y (NAND2B_X1M_A12TH)     0.01     0.01     0.31 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/n431 (net)     1     0.00     0.31 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/U406/B0 (OAI211_X1M_A12TH)     0.01     0.00     0.31 f
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/U406/Y (OAI211_X1M_A12TH)     0.02     0.01     0.32 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/n182 (net)     1     0.00     0.32 r
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]/D (DFFQ_X0P5M_A12TH)     0.02     0.00     0.32 r
  data arrival time                                                            0.32

  clock clock (rise edge)                                           0.33       0.33
  clock network delay (ideal)                                       0.00       0.33
  processing_unit_generator[0].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]/CK (DFFQ_X0P5M_A12TH)     0.00     0.33 r
  library setup time                                               -0.01       0.32
  data required time                                                           0.32
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.32
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/my_register_valid_num_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/my_register_reg[47]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/my_register_valid_num_reg[0]/CK (DFFQ_X4M_A12TH)     0.00     0.00 #     0.00 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/my_register_valid_num_reg[0]/Q (DFFQ_X4M_A12TH)     0.01     0.03     0.03 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/N3314 (net)     8     0.00     0.03 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U448/A (INV_X6M_A12TH)     0.01     0.00     0.03 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U448/Y (INV_X6M_A12TH)     0.01     0.01     0.03 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2438 (net)     5     0.00     0.03 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U699/C (NAND3B_X2M_A12TH)     0.01     0.00     0.03 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U699/Y (NAND3B_X2M_A12TH)     0.02     0.01     0.05 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2271 (net)     8     0.00     0.05 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U420/BN (NAND2XB_X1P4M_A12TH)     0.02     0.00     0.05 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U420/Y (NAND2XB_X1P4M_A12TH)     0.01     0.02     0.06 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3172 (net)     2     0.00     0.06 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U780/A (BUFH_X3M_A12TH)     0.01     0.00     0.06 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U780/Y (BUFH_X3M_A12TH)     0.01     0.01     0.08 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n157 (net)     6     0.00     0.08 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U787/A (INV_X4B_A12TH)     0.01     0.00     0.08 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U787/Y (INV_X4B_A12TH)     0.01     0.01     0.08 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2378 (net)    18     0.00     0.08 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U794/AN (NAND2B_X4M_A12TH)     0.01     0.00     0.08 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U794/Y (NAND2B_X4M_A12TH)     0.02     0.02     0.10 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2964 (net)     5     0.00     0.10 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U112/AN (NAND2B_X6M_A12TH)     0.02     0.00     0.10 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U112/Y (NAND2B_X6M_A12TH)     0.01     0.01     0.11 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3191 (net)     4     0.00     0.11 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U679/AN (NAND2B_X6M_A12TH)     0.01     0.00     0.11 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U679/Y (NAND2B_X6M_A12TH)     0.01     0.01     0.13 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3153 (net)     3     0.00     0.13 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U509/B1 (OAI22_X1M_A12TH)     0.01     0.00     0.13 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U509/Y (OAI22_X1M_A12TH)     0.02     0.01     0.14 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3155 (net)     1     0.00     0.14 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U525/C0 (AOI211_X2M_A12TH)     0.02     0.00     0.14 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U525/Y (AOI211_X2M_A12TH)     0.03     0.01     0.14 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3158 (net)     1     0.00     0.14 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U556/A0 (OAI222_X2M_A12TH)     0.03     0.00     0.14 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U556/Y (OAI222_X2M_A12TH)     0.02     0.01     0.16 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3159 (net)     1     0.00     0.16 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U542/A1 (AOI22_X1M_A12TH)     0.02     0.00     0.16 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U542/Y (AOI22_X1M_A12TH)     0.02     0.01     0.17 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3161 (net)     1     0.00     0.17 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U727/B (NAND2_X1A_A12TH)     0.02     0.00     0.17 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U727/Y (NAND2_X1A_A12TH)     0.02     0.01     0.18 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3162 (net)     1     0.00     0.18 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U646/C1 (AOI222_X2M_A12TH)     0.02     0.00     0.18 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U646/Y (AOI222_X2M_A12TH)     0.06     0.01     0.19 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3163 (net)     1     0.00     0.19 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U42/B0 (OAI222_X1M_A12TH)     0.06     0.00     0.19 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U42/Y (OAI222_X1M_A12TH)     0.04     0.02     0.21 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3164 (net)     1     0.00     0.21 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U597/A (NOR3_X2A_A12TH)     0.04     0.00     0.21 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U597/Y (NOR3_X2A_A12TH)     0.02     0.01     0.22 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3166 (net)     1     0.00     0.22 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U526/A0 (OAI221_X2M_A12TH)     0.02     0.00     0.22 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U526/Y (OAI221_X2M_A12TH)     0.02     0.01     0.23 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3167 (net)     1     0.00     0.23 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U685/A1 (AOI222_X2M_A12TH)     0.02     0.00     0.23 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U685/Y (AOI222_X2M_A12TH)     0.03     0.02     0.25 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3168 (net)     1     0.00     0.25 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U557/B0 (OAI222_X2M_A12TH)     0.03     0.00     0.25 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U557/Y (OAI222_X2M_A12TH)     0.03     0.01     0.26 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3169 (net)     1     0.00     0.26 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U138/A (NOR3_X2M_A12TH)     0.03     0.00     0.26 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U138/Y (NOR3_X2M_A12TH)     0.01     0.01     0.27 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3170 (net)     1     0.00     0.27 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U600/B1 (OAI22_X2M_A12TH)     0.01     0.00     0.27 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U600/Y (OAI22_X2M_A12TH)     0.03     0.01     0.28 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n3171 (net)     1     0.00     0.28 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U817/A (NAND3XXB_X2M_A12TH)     0.03     0.00     0.28 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U817/Y (NAND3XXB_X2M_A12TH)     0.02     0.01     0.28 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n1506 (net)     1     0.00     0.28 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U756/C0 (OAI221_X2M_A12TH)     0.02     0.00     0.28 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U756/Y (OAI221_X2M_A12TH)     0.03     0.01     0.29 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n1513 (net)     1     0.00     0.29 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U296/A (MX2_X3B_A12TH)     0.03     0.00     0.29 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U296/Y (MX2_X3B_A12TH)     0.01     0.01     0.31 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n1514 (net)     1     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U370/C (NOR3_X2A_A12TH)     0.01     0.00     0.31 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U370/Y (NOR3_X2A_A12TH)     0.01     0.01     0.31 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n1533 (net)     1     0.00     0.31 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2113/B (MXIT2_X0P7M_A12TH)     0.01     0.00     0.31 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2113/Y (MXIT2_X0P7M_A12TH)     0.01     0.01     0.32 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2528 (net)     1     0.00     0.32 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/my_register_reg[47]/D (DFFQ_X3M_A12TH)     0.01     0.00     0.32 r
  data arrival time                                                            0.32

  clock clock (rise edge)                                           0.33       0.33
  clock network delay (ideal)                                       0.00       0.33
  processing_unit_generator[1].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/my_register_reg[47]/CK (DFFQ_X3M_A12TH)     0.00     0.33 r
  library setup time                                               -0.01       0.32
  data required time                                                           0.32
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.32
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/my_inputs_reg[0][4][0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/output_vals_reg[0][4][15]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/my_inputs_reg[0][4][0]/CK (DFFQ_X1M_A12TH)     0.00     0.00 #     0.00 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/my_inputs_reg[0][4][0]/Q (DFFQ_X1M_A12TH)     0.02     0.03     0.03 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/my_inputs[0][4][0] (net)     4     0.00     0.03 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/B[0] (MPE_multiplier_14_DW01_add_59)     0.00     0.03 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/B[0] (net)     0.00     0.03 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1/A (INV_X1M_A12TH)     0.02     0.00     0.03 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1/Y (INV_X1M_A12TH)     0.01     0.00     0.04 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/n2 (net)     1     0.00     0.04 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U4/B (NOR2_X1M_A12TH)     0.01     0.00     0.04 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U4/Y (NOR2_X1M_A12TH)     0.01     0.01     0.05 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[1] (net)     1     0.00     0.05 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_1/CI (ADDF_X1M_A12TH)     0.01     0.00     0.05 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_1/CO (ADDF_X1M_A12TH)     0.01     0.02     0.06 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[2] (net)     1     0.00     0.06 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_2/CI (ADDF_X1M_A12TH)     0.01     0.00     0.06 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_2/CO (ADDF_X1M_A12TH)     0.01     0.02     0.08 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[3] (net)     1     0.00     0.08 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_3/CI (ADDF_X1M_A12TH)     0.01     0.00     0.08 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_3/CO (ADDF_X1M_A12TH)     0.01     0.02     0.10 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[4] (net)     1     0.00     0.10 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_4/CI (ADDF_X1M_A12TH)     0.01     0.00     0.10 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_4/CO (ADDF_X1M_A12TH)     0.01     0.02     0.12 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[5] (net)     1     0.00     0.12 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_5/CI (ADDF_X1M_A12TH)     0.01     0.00     0.12 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_5/CO (ADDF_X1M_A12TH)     0.01     0.02     0.14 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[6] (net)     1     0.00     0.14 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_6/CI (ADDFH_X2M_A12TH)     0.01     0.00     0.14 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_6/CO (ADDFH_X2M_A12TH)     0.01     0.02     0.15 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[7] (net)     1     0.00     0.15 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_7/CI (ADDFH_X2M_A12TH)     0.01     0.00     0.15 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_7/CO (ADDFH_X2M_A12TH)     0.01     0.02     0.17 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[8] (net)     1     0.00     0.17 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_8/CI (ADDF_X1M_A12TH)     0.01     0.00     0.17 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_8/CO (ADDF_X1M_A12TH)     0.01     0.02     0.19 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[9] (net)     1     0.00     0.19 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_9/CI (ADDF_X1M_A12TH)     0.01     0.00     0.19 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_9/CO (ADDF_X1M_A12TH)     0.01     0.02     0.21 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[10] (net)     1     0.00     0.21 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_10/CI (ADDFH_X2M_A12TH)     0.01     0.00     0.21 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_10/CO (ADDFH_X2M_A12TH)     0.01     0.02     0.22 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[11] (net)     1     0.00     0.22 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_11/CI (ADDF_X1M_A12TH)     0.01     0.00     0.22 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_11/CO (ADDF_X1M_A12TH)     0.01     0.02     0.24 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[12] (net)     1     0.00     0.24 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_12/CI (ADDFH_X2M_A12TH)     0.01     0.00     0.24 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_12/CO (ADDFH_X2M_A12TH)     0.01     0.02     0.25 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[13] (net)     1     0.00     0.25 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_13/CI (ADDFH_X2M_A12TH)     0.01     0.00     0.25 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_13/CO (ADDFH_X2M_A12TH)     0.01     0.02     0.27 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[14] (net)     1     0.00     0.27 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_14/CI (ADDF_X1M_A12TH)     0.01     0.00     0.27 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_14/CO (ADDF_X1M_A12TH)     0.01     0.02     0.29 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/carry[15] (net)     1     0.00     0.29 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_15/CI (ADDFH_X1M_A12TH)     0.01     0.00     0.29 r mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/U1_15/SUM (ADDFH_X1M_A12TH)     0.01     0.02     0.31 f mo 
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/SUM[15] (net)     1     0.00     0.31 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/add_49_I5_I1/SUM[15] (MPE_multiplier_14_DW01_add_59)     0.00     0.31 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/N86 (net)     0.00     0.31 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/U221/A0 (AO22_X1M_A12TH)     0.01     0.00     0.31 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/U221/Y (AO22_X1M_A12TH)     0.01     0.02     0.33 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/n5204 (net)     1     0.00     0.33 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/output_vals_reg[0][4][15]/D (DFFQ_X1M_A12TH)     0.01     0.00     0.33 f
  data arrival time                                                            0.33

  clock clock (rise edge)                                           0.33       0.33
  clock network delay (ideal)                                       0.00       0.33
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].MPE_inst/MPE_multiplier_inst/output_vals_reg[0][4][15]/CK (DFFQ_X1M_A12TH)     0.00     0.33 r
  library setup time                                                0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/my_register_valid_num_reg[4]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/my_register_reg[63]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/my_register_valid_num_reg[4]/CK (DFFQ_X4M_A12TH)     0.00     0.00 #     0.00 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/my_register_valid_num_reg[4]/Q (DFFQ_X4M_A12TH)     0.02     0.03     0.03 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/N3396 (net)    12     0.00     0.03 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U22/A (INV_X0P5M_A12TH)     0.02     0.00     0.03 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U22/Y (INV_X0P5M_A12TH)     0.01     0.01     0.04 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n4 (net)     2     0.00     0.04 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U557/A (NOR3_X1A_A12TH)     0.01     0.00     0.04 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U557/Y (NOR3_X1A_A12TH)     0.04     0.02     0.06 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n1787 (net)     8     0.00     0.06 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U711/A (NAND2_X0P5A_A12TH)     0.04     0.00     0.06 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U711/Y (NAND2_X0P5A_A12TH)     0.07     0.04     0.10 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n421 (net)     9     0.00     0.10 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U494/A (INV_X0P8B_A12TH)     0.07     0.00     0.10 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U494/Y (INV_X0P8B_A12TH)     0.05     0.04     0.14 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/net915125 (net)     9     0.00     0.14 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U702/B (NOR2_X1M_A12TH)     0.05     0.00     0.14 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U702/Y (NOR2_X1M_A12TH)     0.04     0.03     0.17 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n418 (net)     8     0.00     0.17 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1244/A (INV_X1M_A12TH)     0.04     0.00     0.17 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1244/Y (INV_X1M_A12TH)     0.03     0.02     0.19 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/net915210 (net)     5     0.00     0.19 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U534/B1 (OAI221_X2M_A12TH)     0.03     0.00     0.19 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U534/Y (OAI221_X2M_A12TH)     0.02     0.01     0.20 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n2297 (net)     1     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1656/A0 (AOI22_X1M_A12TH)     0.02     0.00     0.20 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1656/Y (AOI22_X1M_A12TH)     0.02     0.01     0.22 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n2298 (net)     1     0.00     0.22 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1655/B1 (OAI22_X1M_A12TH)     0.02     0.00     0.22 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1655/Y (OAI22_X1M_A12TH)     0.03     0.01     0.23 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n2299 (net)     1     0.00     0.23 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1639/B1 (AOI222_X1M_A12TH)     0.03     0.00     0.23 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1639/Y (AOI222_X1M_A12TH)     0.03     0.01     0.24 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n2300 (net)     1     0.00     0.24 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1638/B0 (OAI222_X1M_A12TH)     0.03     0.00     0.24 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1638/Y (OAI222_X1M_A12TH)     0.04     0.02     0.26 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n2301 (net)     1     0.00     0.26 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1637/A0 (AOI22_X1M_A12TH)     0.04     0.00     0.26 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1637/Y (AOI22_X1M_A12TH)     0.02     0.01     0.27 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n2302 (net)     1     0.00     0.27 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1636/B0 (OAI22_X1M_A12TH)     0.02     0.00     0.27 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1636/Y (OAI22_X1M_A12TH)     0.04     0.01     0.28 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n2303 (net)     1     0.00     0.28 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1569/A2 (AOI32_X1M_A12TH)     0.04     0.00     0.28 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1569/Y (AOI32_X1M_A12TH)     0.03     0.02     0.29 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n2304 (net)     1     0.00     0.29 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1568/B1 (OAI22_X1M_A12TH)     0.03     0.00     0.29 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1568/Y (OAI22_X1M_A12TH)     0.02     0.01     0.30 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n2306 (net)     1     0.00     0.30 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1566/B1 (AOI222_X1M_A12TH)     0.02     0.00     0.30 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1566/Y (AOI222_X1M_A12TH)     0.02     0.01     0.32 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n2307 (net)     1     0.00     0.32 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1944/B0 (OAI22_X1M_A12TH)     0.02     0.00     0.32 r
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/U1944/Y (OAI22_X1M_A12TH)     0.01     0.01     0.33 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/n2167 (net)     1     0.00     0.33 f
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/my_register_reg[63]/D (DFFQN_X0P5M_A12TH)     0.01     0.00     0.33 f
  data arrival time                                                            0.33

  clock clock (rise edge)                                           0.33       0.33
  clock network delay (ideal)                                       0.00       0.33
  processing_unit_generator[1].processing_unit_inst/MPE_generate[3].PU_idx_buffer_inst/my_register_reg[63]/CK (DFFQN_X0P5M_A12TH)     0.00     0.33 r
  library setup time                                                0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/my_register_valid_num_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/my_register_reg[60]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/my_register_valid_num_reg[1]/CK (DFFQ_X4M_A12TH)     0.00     0.00 #     0.00 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/my_register_valid_num_reg[1]/Q (DFFQ_X4M_A12TH)     0.02     0.03     0.03 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/N3393 (net)    10     0.00     0.03 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U459/A (INV_X7P5M_A12TH)     0.02     0.00     0.03 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U459/Y (INV_X7P5M_A12TH)     0.01     0.01     0.04 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n2201 (net)     5     0.00     0.04 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U644/B (NOR2_X4A_A12TH)     0.01     0.00     0.04 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U644/Y (NOR2_X4A_A12TH)     0.01     0.01     0.05 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n67 (net)     1     0.00     0.05 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U458/A (INV_X6M_A12TH)     0.01     0.00     0.05 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U458/Y (INV_X6M_A12TH)     0.01     0.00     0.05 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n68 (net)     2     0.00     0.05 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U26/A (NOR2_X1P4A_A12TH)     0.01     0.00     0.05 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U26/Y (NOR2_X1P4A_A12TH)     0.01     0.00     0.05 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n1280 (net)     1     0.00     0.05 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U165/A (NAND2_X2A_A12TH)     0.01     0.00     0.05 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U165/Y (NAND2_X2A_A12TH)     0.01     0.01     0.06 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n486 (net)     2     0.00     0.06 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U27/A (BUF_X1P2B_A12TH)     0.01     0.00     0.06 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U27/Y (BUF_X1P2B_A12TH)     0.04     0.03     0.09 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n146 (net)    16     0.00     0.09 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U442/C1 (OAI222_X1M_A12TH)     0.04     0.00     0.09 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U442/Y (OAI222_X1M_A12TH)     0.03     0.02     0.11 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n515 (net)     1     0.00     0.11 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U53/B1 (AOI22_X2M_A12TH)     0.03     0.00     0.11 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U53/Y (AOI22_X2M_A12TH)     0.02     0.01     0.12 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n512 (net)     1     0.00     0.12 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U58/B (NAND2_X2M_A12TH)     0.02     0.00     0.12 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U58/Y (NAND2_X2M_A12TH)     0.01     0.01     0.13 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n510 (net)     1     0.00     0.13 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U292/A0 (AOI221_X2M_A12TH)     0.01     0.00     0.13 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U292/Y (AOI221_X2M_A12TH)     0.05     0.01     0.14 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n508 (net)     1     0.00     0.14 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U321/B0 (OAI222_X2M_A12TH)     0.05     0.00     0.14 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U321/Y (OAI222_X2M_A12TH)     0.03     0.02     0.16 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n506 (net)     1     0.00     0.16 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U277/A (NOR3_X2M_A12TH)     0.03     0.00     0.16 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U277/Y (NOR3_X2M_A12TH)     0.02     0.01     0.17 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n504 (net)     1     0.00     0.17 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U557/A0 (OAI221_X2M_A12TH)     0.02     0.00     0.17 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U557/Y (OAI221_X2M_A12TH)     0.03     0.01     0.18 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n502 (net)     1     0.00     0.18 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U159/A1 (AOI221_X2M_A12TH)     0.03     0.00     0.18 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U159/Y (AOI221_X2M_A12TH)     0.02     0.01     0.19 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n501 (net)     1     0.00     0.19 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1718/B0 (OAI22_X1M_A12TH)     0.02     0.00     0.19 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1718/Y (OAI22_X1M_A12TH)     0.03     0.01     0.20 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n500 (net)     1     0.00     0.20 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1526/A0 (AOI22_X1M_A12TH)     0.03     0.00     0.20 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1526/Y (AOI22_X1M_A12TH)     0.03     0.01     0.21 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n499 (net)     1     0.00     0.21 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1525/B1 (OAI22_X1M_A12TH)     0.03     0.00     0.21 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1525/Y (OAI22_X1M_A12TH)     0.02     0.01     0.22 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n498 (net)     1     0.00     0.22 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1524/A0 (AOI22_X1M_A12TH)     0.02     0.00     0.22 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1524/Y (AOI22_X1M_A12TH)     0.03     0.01     0.23 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n497 (net)     1     0.00     0.23 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1523/B1 (OAI22_X1M_A12TH)     0.03     0.00     0.23 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1523/Y (OAI22_X1M_A12TH)     0.02     0.01     0.24 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n496 (net)     1     0.00     0.24 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1531/A0 (AOI22_X1M_A12TH)     0.02     0.00     0.24 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1531/Y (AOI22_X1M_A12TH)     0.03     0.01     0.25 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n495 (net)     1     0.00     0.25 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1530/B0 (OAI22_X1M_A12TH)     0.03     0.00     0.25 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1530/Y (OAI22_X1M_A12TH)     0.02     0.01     0.26 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n494 (net)     1     0.00     0.26 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1529/B0 (AO21A1AI2_X1M_A12TH)     0.02     0.00     0.26 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1529/Y (AO21A1AI2_X1M_A12TH)     0.03     0.01     0.28 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n493 (net)     1     0.00     0.28 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1528/B1 (OAI22_X1M_A12TH)     0.03     0.00     0.28 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1528/Y (OAI22_X1M_A12TH)     0.02     0.01     0.29 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n492 (net)     1     0.00     0.29 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1847/A0 (AOI22_X1M_A12TH)     0.02     0.00     0.29 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1847/Y (AOI22_X1M_A12TH)     0.02     0.01     0.30 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n491 (net)     1     0.00     0.30 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1846/B0 (OAI22_X1M_A12TH)     0.02     0.00     0.30 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U1846/Y (OAI22_X1M_A12TH)     0.03     0.01     0.31 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n490 (net)     1     0.00     0.31 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U322/A (NOR3_X1P4A_A12TH)     0.03     0.00     0.31 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U322/Y (NOR3_X1P4A_A12TH)     0.02     0.01     0.32 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n489 (net)     1     0.00     0.32 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U2535/B0 (OAI22_X1M_A12TH)     0.02     0.00     0.32 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U2535/Y (OAI22_X1M_A12TH)     0.01     0.01     0.33 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n1851 (net)     1     0.00     0.33 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/my_register_reg[60]/D (DFFQN_X0P5M_A12TH)     0.01     0.00     0.33 f
  data arrival time                                                            0.33

  clock clock (rise edge)                                           0.33       0.33
  clock network delay (ideal)                                       0.00       0.33
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/my_register_reg[60]/CK (DFFQN_X0P5M_A12TH)     0.00     0.33 r
  library setup time                                                0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/my_register_valid_num_reg[3]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/my_register_reg[47]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/my_register_valid_num_reg[3]/CK (DFFQ_X4M_A12TH)     0.00     0.00 #     0.00 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/my_register_valid_num_reg[3]/Q (DFFQ_X4M_A12TH)     0.01     0.03     0.03 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/N3395 (net)    11     0.00     0.03 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U537/A (NOR2_X3A_A12TH)     0.01     0.00     0.03 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U537/Y (NOR2_X3A_A12TH)     0.01     0.01     0.04 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n75 (net)     1     0.00     0.04 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U49/A (INV_X4M_A12TH)     0.01     0.00     0.04 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U49/Y (INV_X4M_A12TH)     0.01     0.00     0.04 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n72 (net)     1     0.00     0.04 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U48/B (OR2_X6M_A12TH)     0.01     0.00     0.04 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U48/Y (OR2_X6M_A12TH)     0.01     0.01     0.05 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n71 (net)     1     0.00     0.05 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U260/A (INV_X11M_A12TH)     0.01     0.00     0.05 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U260/Y (INV_X11M_A12TH)     0.01     0.00     0.06 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n1473 (net)     8     0.00     0.06 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U259/B (NAND2_X3M_A12TH)     0.01     0.00     0.06 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U259/Y (NAND2_X3M_A12TH)     0.02     0.01     0.07 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/net2518456 (net)    14     0.00     0.07 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U210/A (INV_X5M_A12TH)     0.02     0.00     0.07 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U210/Y (INV_X5M_A12TH)     0.01     0.01     0.08 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/net914785 (net)    22     0.00     0.08 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U186/BN (NAND2XB_X3M_A12TH)     0.01     0.00     0.08 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U186/Y (NAND2XB_X3M_A12TH)     0.01     0.02     0.10 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n76 (net)     3     0.00     0.10 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U485/A (NOR2_X4A_A12TH)     0.01     0.00     0.10 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U485/Y (NOR2_X4A_A12TH)     0.01     0.01     0.10 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n78 (net)     2     0.00     0.10 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U495/A (INV_X3P5M_A12TH)     0.01     0.00     0.10 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U495/Y (INV_X3P5M_A12TH)     0.01     0.01     0.11 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/net914871 (net)     5     0.00     0.11 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U346/A (NOR2_X4A_A12TH)     0.01     0.00     0.11 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U346/Y (NOR2_X4A_A12TH)     0.01     0.00     0.11 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n1038 (net)     4     0.00     0.11 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U239/A (INV_X2M_A12TH)     0.01     0.00     0.11 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U239/Y (INV_X2M_A12TH)     0.01     0.00     0.12 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/net914873 (net)     2     0.00     0.12 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U217/B1 (OAI22_X1M_A12TH)     0.01     0.00     0.12 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U217/Y (OAI22_X1M_A12TH)     0.02     0.01     0.13 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n79 (net)     1     0.00     0.13 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U212/C0 (AOI211_X1M_A12TH)     0.02     0.00     0.13 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U212/Y (AOI211_X1M_A12TH)     0.02     0.01     0.14 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n854 (net)     1     0.00     0.14 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U31/A0 (OAI222_X1M_A12TH)     0.02     0.00     0.14 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U31/Y (OAI222_X1M_A12TH)     0.02     0.01     0.15 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n88 (net)     1     0.00     0.15 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U482/A0 (AOI22_X1M_A12TH)     0.02     0.00     0.15 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U482/Y (AOI22_X1M_A12TH)     0.05     0.01     0.16 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n86 (net)     1     0.00     0.16 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U439/C0 (OAI211_X2M_A12TH)     0.05     0.00     0.16 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U439/Y (OAI211_X2M_A12TH)     0.03     0.01     0.18 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n85 (net)     1     0.00     0.18 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U279/C1 (AOI222_X2M_A12TH)     0.03     0.00     0.18 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U279/Y (AOI222_X2M_A12TH)     0.05     0.01     0.19 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n84 (net)     1     0.00     0.19 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U440/B1 (OAI222_X2M_A12TH)     0.05     0.00     0.19 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U440/Y (OAI222_X2M_A12TH)     0.03     0.02     0.21 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n83 (net)     1     0.00     0.21 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U421/A (NOR3_X2M_A12TH)     0.03     0.00     0.21 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U421/Y (NOR3_X2M_A12TH)     0.02     0.01     0.21 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n81 (net)     1     0.00     0.21 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U503/A0 (OAI221_X2M_A12TH)     0.02     0.00     0.21 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U503/Y (OAI221_X2M_A12TH)     0.03     0.01     0.23 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n80 (net)     1     0.00     0.23 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U84/A1 (AOI222_X1P4M_A12TH)     0.03     0.00     0.23 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U84/Y (AOI222_X1P4M_A12TH)     0.02     0.02     0.24 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n844 (net)     1     0.00     0.24 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U432/B0 (OAI222_X2M_A12TH)     0.02     0.00     0.24 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U432/Y (OAI222_X2M_A12TH)     0.02     0.01     0.26 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n95 (net)     1     0.00     0.26 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U395/A0 (OAI2XB1_X2M_A12TH)     0.02     0.00     0.26 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U395/Y (OAI2XB1_X2M_A12TH)     0.02     0.01     0.26 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n94 (net)     1     0.00     0.26 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U263/B0 (OA21A1OI2_X2M_A12TH)     0.02     0.00     0.26 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U263/Y (OA21A1OI2_X2M_A12TH)     0.04     0.01     0.28 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n93 (net)     1     0.00     0.28 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U434/B1 (AOI222_X2M_A12TH)     0.04     0.00     0.28 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U434/Y (AOI222_X2M_A12TH)     0.02     0.02     0.29 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n92 (net)     1     0.00     0.29 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U654/B1 (OAI222_X2M_A12TH)     0.02     0.00     0.29 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U654/Y (OAI222_X2M_A12TH)     0.04     0.01     0.31 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n91 (net)     1     0.00     0.31 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U401/C0 (AOI221_X2M_A12TH)     0.04     0.00     0.31 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U401/Y (AOI221_X2M_A12TH)     0.02     0.01     0.32 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n90 (net)     1     0.00     0.32 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U705/B1 (OAI22_X1M_A12TH)     0.02     0.00     0.32 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/U705/Y (OAI22_X1M_A12TH)     0.01     0.01     0.33 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/n1864 (net)     1     0.00     0.33 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/my_register_reg[47]/D (DFFQN_X0P5M_A12TH)     0.01     0.00     0.33 f
  data arrival time                                                            0.33

  clock clock (rise edge)                                           0.33       0.33
  clock network delay (ideal)                                       0.00       0.33
  processing_unit_generator[2].processing_unit_inst/MPE_generate[0].PU_idx_buffer_inst/my_register_reg[47]/CK (DFFQN_X0P5M_A12TH)     0.00     0.33 r
  library setup time                                                0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/my_register_valid_num_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/my_register_reg[41]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/my_register_valid_num_reg[2]/CK (DFFQ_X4M_A12TH)     0.00     0.00 #     0.00 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/my_register_valid_num_reg[2]/Q (DFFQ_X4M_A12TH)     0.01     0.03     0.03 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/N3130 (net)     8     0.00     0.03 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U625/A (INV_X6M_A12TH)     0.01     0.00     0.03 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U625/Y (INV_X6M_A12TH)     0.01     0.01     0.03 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n2088 (net)     4     0.00     0.03 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U543/C (NOR3_X2A_A12TH)     0.01     0.00     0.03 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U543/Y (NOR3_X2A_A12TH)     0.02     0.01     0.05 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3500 (net)     8     0.00     0.05 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U603/B (NAND2_X0P5A_A12TH)     0.02     0.00     0.05 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U603/Y (NAND2_X0P5A_A12TH)     0.02     0.01     0.06 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3034 (net)     2     0.00     0.06 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U679/A (BUF_X0P7B_A12TH)     0.02     0.00     0.06 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U679/Y (BUF_X0P7B_A12TH)     0.03     0.03     0.09 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n102 (net)     8     0.00     0.09 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U251/A (INV_X2M_A12TH)     0.03     0.00     0.09 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U251/Y (INV_X2M_A12TH)     0.03     0.02     0.11 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n2044 (net)    17     0.00     0.11 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U110/C0 (AOI222_X1M_A12TH)     0.03     0.00     0.11 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U110/Y (AOI222_X1M_A12TH)     0.04     0.01     0.12 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3008 (net)     1     0.00     0.12 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U429/C0 (OAI221_X1M_A12TH)     0.04     0.00     0.12 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U429/Y (OAI221_X1M_A12TH)     0.02     0.01     0.13 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3011 (net)     1     0.00     0.13 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U310/A1 (AOI221_X0P7M_A12TH)     0.02     0.00     0.13 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U310/Y (AOI221_X0P7M_A12TH)     0.07     0.02     0.15 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3013 (net)     1     0.00     0.15 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U308/A0 (OAI221_X1M_A12TH)     0.07     0.00     0.15 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U308/Y (OAI221_X1M_A12TH)     0.04     0.02     0.17 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3015 (net)     1     0.00     0.17 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U430/A1 (AOI221_X1M_A12TH)     0.04     0.00     0.17 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U430/Y (AOI221_X1M_A12TH)     0.03     0.02     0.19 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3017 (net)     1     0.00     0.19 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U140/B0 (OAI221_X1M_A12TH)     0.03     0.00     0.19 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U140/Y (OAI221_X1M_A12TH)     0.02     0.01     0.20 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3018 (net)     1     0.00     0.20 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U127/B1 (AOI222_X0P5M_A12TH)     0.02     0.00     0.20 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U127/Y (AOI222_X0P5M_A12TH)     0.04     0.02     0.21 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3019 (net)     1     0.00     0.21 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U501/C0 (OAI221_X1M_A12TH)     0.04     0.00     0.21 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U501/Y (OAI221_X1M_A12TH)     0.02     0.01     0.23 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3021 (net)     1     0.00     0.23 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U13/A1 (AOI221_X0P5M_A12TH)     0.02     0.00     0.23 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U13/Y (AOI221_X0P5M_A12TH)     0.03     0.02     0.24 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3023 (net)     1     0.00     0.24 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U912/A0 (OAI221_X0P5M_A12TH)     0.03     0.00     0.24 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U912/Y (OAI221_X0P5M_A12TH)     0.03     0.02     0.26 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3024 (net)     1     0.00     0.26 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U223/B (AND4_X0P5M_A12TH)     0.03     0.00     0.26 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U223/Y (AND4_X0P5M_A12TH)     0.02     0.02     0.28 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3025 (net)     1     0.00     0.28 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U482/C0 (AOI221_X1M_A12TH)     0.02     0.00     0.28 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U482/Y (AOI221_X1M_A12TH)     0.03     0.01     0.29 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3026 (net)     1     0.00     0.29 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U1377/B1 (OAI22_X1M_A12TH)     0.03     0.00     0.29 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U1377/Y (OAI22_X1M_A12TH)     0.02     0.01     0.30 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3027 (net)     1     0.00     0.30 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U268/C0 (AOI221_X1M_A12TH)     0.02     0.00     0.30 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U268/Y (AOI221_X1M_A12TH)     0.03     0.01     0.31 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n3028 (net)     1     0.00     0.31 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U2147/B1 (OAI22_X1M_A12TH)     0.03     0.00     0.31 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/U2147/Y (OAI22_X1M_A12TH)     0.02     0.01     0.32 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/n2267 (net)     1     0.00     0.32 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/my_register_reg[41]/D (DFFQ_X1M_A12TH)     0.02     0.00     0.32 r
  data arrival time                                                            0.32

  clock clock (rise edge)                                           0.33       0.33
  clock network delay (ideal)                                       0.00       0.33
  processing_unit_generator[2].processing_unit_inst/MPE_generate[3].PU_unique_weight_buffer_inst/my_register_reg[41]/CK (DFFQ_X1M_A12TH)     0.00     0.33 r
  library setup time                                               -0.01       0.32
  data required time                                                           0.32
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.32
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/my_register_valid_num_reg[5]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/my_register_reg[61]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/my_register_valid_num_reg[5]/CK (DFFQ_X4M_A12TH)     0.00     0.00 #     0.00 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/my_register_valid_num_reg[5]/Q (DFFQ_X4M_A12TH)     0.01     0.03     0.03 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/my_register_valid_num[5] (net)     5     0.00     0.03 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U55/A (INV_X5M_A12TH)     0.01     0.00     0.03 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U55/Y (INV_X5M_A12TH)     0.01     0.01     0.04 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2453 (net)     7     0.00     0.04 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U389/CN (NAND3XXB_X2M_A12TH)     0.01     0.00     0.04 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U389/Y (NAND3XXB_X2M_A12TH)     0.02     0.02     0.05 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n1035 (net)     4     0.00     0.05 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U534/AN (NAND2B_X1M_A12TH)     0.02     0.00     0.05 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U534/Y (NAND2B_X1M_A12TH)     0.01     0.02     0.07 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3419 (net)     2     0.00     0.07 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2094/A (BUFH_X1M_A12TH)     0.01     0.00     0.07 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2094/Y (BUFH_X1M_A12TH)     0.04     0.03     0.10 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n151 (net)     9     0.00     0.10 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U810/C (NAND3B_X2M_A12TH)     0.04     0.00     0.10 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U810/Y (NAND3B_X2M_A12TH)     0.02     0.01     0.11 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n1009 (net)     1     0.00     0.11 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U79/A (INV_X4B_A12TH)     0.02     0.00     0.11 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U79/Y (INV_X4B_A12TH)     0.01     0.01     0.12 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2443 (net)     8     0.00     0.12 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U1034/A (INV_X1B_A12TH)     0.01     0.00     0.12 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U1034/Y (INV_X1B_A12TH)     0.02     0.01     0.13 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2480 (net)     5     0.00     0.13 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U744/C1 (OAI222_X2M_A12TH)     0.02     0.00     0.13 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U744/Y (OAI222_X2M_A12TH)     0.02     0.01     0.14 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3441 (net)     1     0.00     0.14 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U125/B0 (AOI222_X2M_A12TH)     0.02     0.00     0.14 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U125/Y (AOI222_X2M_A12TH)     0.06     0.01     0.15 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3442 (net)     1     0.00     0.15 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U492/A (NAND3_X2A_A12TH)     0.06     0.00     0.15 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U492/Y (NAND3_X2A_A12TH)     0.02     0.01     0.16 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3443 (net)     1     0.00     0.16 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U784/A1 (AOI22_X2M_A12TH)     0.02     0.00     0.16 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U784/Y (AOI22_X2M_A12TH)     0.03     0.01     0.18 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3445 (net)     1     0.00     0.18 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U820/B1 (OAI222_X2M_A12TH)     0.03     0.00     0.18 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U820/Y (OAI222_X2M_A12TH)     0.03     0.01     0.19 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3449 (net)     1     0.00     0.19 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U256/A1 (AOI221_X2M_A12TH)     0.03     0.00     0.19 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U256/Y (AOI221_X2M_A12TH)     0.07     0.02     0.21 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3452 (net)     1     0.00     0.21 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U691/B (OR2_X3M_A12TH)     0.07     0.00     0.21 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U691/Y (OR2_X3M_A12TH)     0.01     0.02     0.22 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n106 (net)     1     0.00     0.22 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U694/A (NAND3_X4A_A12TH)     0.01     0.00     0.22 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U694/Y (NAND3_X4A_A12TH)     0.01     0.01     0.23 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3453 (net)     1     0.00     0.23 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U696/A0 (AOI22_X3M_A12TH)     0.01     0.00     0.23 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U696/Y (AOI22_X3M_A12TH)     0.02     0.01     0.24 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3454 (net)     1     0.00     0.24 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U855/B1 (OAI222_X2M_A12TH)     0.02     0.00     0.24 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U855/Y (OAI222_X2M_A12TH)     0.03     0.01     0.25 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3455 (net)     1     0.00     0.25 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U858/B1 (AOI222_X2M_A12TH)     0.03     0.00     0.25 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U858/Y (AOI222_X2M_A12TH)     0.04     0.02     0.26 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3457 (net)     1     0.00     0.26 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U857/B1 (OAI222_X2M_A12TH)     0.04     0.00     0.26 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U857/Y (OAI222_X2M_A12TH)     0.03     0.01     0.28 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3458 (net)     1     0.00     0.28 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U819/A (NAND2XB_X2M_A12TH)     0.03     0.00     0.28 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U819/Y (NAND2XB_X2M_A12TH)     0.01     0.01     0.28 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n1138 (net)     1     0.00     0.28 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U580/A (MX2_X4B_A12TH)     0.01     0.00     0.28 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U580/Y (MX2_X4B_A12TH)     0.01     0.01     0.30 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n111 (net)     1     0.00     0.30 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U73/A (MXIT2_X3M_A12TH)     0.01     0.00     0.30 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U73/Y (MXIT2_X3M_A12TH)     0.02     0.01     0.30 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n1140 (net)     1     0.00     0.30 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U717/C0 (AOI221_X2M_A12TH)     0.02     0.00     0.30 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U717/Y (AOI221_X2M_A12TH)     0.03     0.01     0.31 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n1143 (net)     1     0.00     0.31 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2126/B (MXIT2_X0P7M_A12TH)     0.03     0.00     0.31 f
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2126/Y (MXIT2_X0P7M_A12TH)     0.02     0.01     0.32 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2558 (net)     1     0.00     0.32 r
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/my_register_reg[61]/D (DFFQ_X0P5M_A12TH)     0.02     0.00     0.32 r
  data arrival time                                                            0.32

  clock clock (rise edge)                                           0.33       0.33
  clock network delay (ideal)                                       0.00       0.33
  processing_unit_generator[2].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/my_register_reg[61]/CK (DFFQ_X0P5M_A12TH)     0.00     0.33 r
  library setup time                                               -0.01       0.32
  data required time                                                           0.32
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.32
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFFQ_X1M_A12TH)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/Q (DFFQ_X1M_A12TH)     0.01     0.03     0.03 f
  Input_SRAM_controller_inst/row_turn[0] (net)     3                0.00       0.03 f
  Input_SRAM_controller_inst/U100/A (INV_X1M_A12TH)       0.01      0.00       0.03 f
  Input_SRAM_controller_inst/U100/Y (INV_X1M_A12TH)       0.02      0.01       0.05 r
  Input_SRAM_controller_inst/n273 (net)         5                   0.00       0.05 r
  Input_SRAM_controller_inst/U91/C (NOR3_X1M_A12TH)       0.02      0.00       0.05 r
  Input_SRAM_controller_inst/U91/Y (NOR3_X1M_A12TH)       0.02      0.02       0.06 f
  Input_SRAM_controller_inst/n39 (net)          4                   0.00       0.06 f
  Input_SRAM_controller_inst/U34/A (BUFH_X1M_A12TH)       0.02      0.00       0.06 f
  Input_SRAM_controller_inst/U34/Y (BUFH_X1M_A12TH)       0.08      0.05       0.11 f
  Input_SRAM_controller_inst/n223 (net)        18                   0.00       0.11 f
  Input_SRAM_controller_inst/U108/B0 (AOI22_X1M_A12TH)     0.08     0.00       0.11 f
  Input_SRAM_controller_inst/U108/Y (AOI22_X1M_A12TH)     0.03      0.01       0.13 r
  Input_SRAM_controller_inst/n190 (net)         1                   0.00       0.13 r
  Input_SRAM_controller_inst/U106/B0 (OAI211_X1M_A12TH)     0.03     0.00      0.13 r
  Input_SRAM_controller_inst/U106/Y (OAI211_X1M_A12TH)     0.02     0.01       0.14 f
  Input_SRAM_controller_inst/n189 (net)         1                   0.00       0.14 f
  Input_SRAM_controller_inst/U105/A (BUFH_X1M_A12TH)      0.02      0.00       0.14 f
  Input_SRAM_controller_inst/U105/Y (BUFH_X1M_A12TH)      0.03      0.03       0.17 f
  Input_SRAM_controller_inst/n19 (net)         12                   0.00       0.17 f
  Input_SRAM_controller_inst/U40/A (INV_X1M_A12TH)        0.03      0.00       0.17 f
  Input_SRAM_controller_inst/U40/Y (INV_X1M_A12TH)        0.04      0.03       0.19 r
  Input_SRAM_controller_inst/n265 (net)        11                   0.00       0.19 r
  Input_SRAM_controller_inst/U125/B1 (AOI22_X1M_A12TH)     0.04     0.00       0.19 r
  Input_SRAM_controller_inst/U125/Y (AOI22_X1M_A12TH)     0.02      0.01       0.20 f
  Input_SRAM_controller_inst/n18 (net)          2                   0.00       0.20 f
  Input_SRAM_controller_inst/U62/A (INV_X1M_A12TH)        0.02      0.00       0.20 f
  Input_SRAM_controller_inst/U62/Y (INV_X1M_A12TH)        0.11      0.07       0.27 r
  Input_SRAM_controller_inst/n23 (net)          6                   0.00       0.27 r
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[0] (sram_32_2048_scn4m_subm)     0.11     0.00     0.27 r d u mo 
  data arrival time                                                            0.27

  clock clock_mem (rise edge)                                       0.48       0.48
  clock network delay (ideal)                                       0.00       0.48
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00     0.48 r
  library setup time                                               -0.01       0.47
  data required time                                                           0.47
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.47
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.20


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFFQ_X1M_A12TH)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/Q (DFFQ_X1M_A12TH)     0.01     0.03     0.03 f
  Input_SRAM_controller_inst/row_turn[0] (net)     3                0.00       0.03 f
  Input_SRAM_controller_inst/U100/A (INV_X1M_A12TH)       0.01      0.00       0.03 f
  Input_SRAM_controller_inst/U100/Y (INV_X1M_A12TH)       0.02      0.01       0.05 r
  Input_SRAM_controller_inst/n273 (net)         5                   0.00       0.05 r
  Input_SRAM_controller_inst/U91/C (NOR3_X1M_A12TH)       0.02      0.00       0.05 r
  Input_SRAM_controller_inst/U91/Y (NOR3_X1M_A12TH)       0.02      0.02       0.06 f
  Input_SRAM_controller_inst/n39 (net)          4                   0.00       0.06 f
  Input_SRAM_controller_inst/U34/A (BUFH_X1M_A12TH)       0.02      0.00       0.06 f
  Input_SRAM_controller_inst/U34/Y (BUFH_X1M_A12TH)       0.08      0.05       0.11 f
  Input_SRAM_controller_inst/n223 (net)        18                   0.00       0.11 f
  Input_SRAM_controller_inst/U108/B0 (AOI22_X1M_A12TH)     0.08     0.00       0.11 f
  Input_SRAM_controller_inst/U108/Y (AOI22_X1M_A12TH)     0.03      0.01       0.13 r
  Input_SRAM_controller_inst/n190 (net)         1                   0.00       0.13 r
  Input_SRAM_controller_inst/U106/B0 (OAI211_X1M_A12TH)     0.03     0.00      0.13 r
  Input_SRAM_controller_inst/U106/Y (OAI211_X1M_A12TH)     0.02     0.01       0.14 f
  Input_SRAM_controller_inst/n189 (net)         1                   0.00       0.14 f
  Input_SRAM_controller_inst/U105/A (BUFH_X1M_A12TH)      0.02      0.00       0.14 f
  Input_SRAM_controller_inst/U105/Y (BUFH_X1M_A12TH)      0.03      0.03       0.17 f
  Input_SRAM_controller_inst/n19 (net)         12                   0.00       0.17 f
  Input_SRAM_controller_inst/U40/A (INV_X1M_A12TH)        0.03      0.00       0.17 f
  Input_SRAM_controller_inst/U40/Y (INV_X1M_A12TH)        0.04      0.03       0.19 r
  Input_SRAM_controller_inst/n265 (net)        11                   0.00       0.19 r
  Input_SRAM_controller_inst/U116/B1 (AOI22_X1M_A12TH)     0.04     0.00       0.19 r
  Input_SRAM_controller_inst/U116/Y (AOI22_X1M_A12TH)     0.02      0.01       0.20 f
  Input_SRAM_controller_inst/n8 (net)           2                   0.00       0.20 f
  Input_SRAM_controller_inst/U42/A (INV_X1M_A12TH)        0.02      0.00       0.20 f
  Input_SRAM_controller_inst/U42/Y (INV_X1M_A12TH)        0.11      0.07       0.27 r
  Input_SRAM_controller_inst/n217 (net)         6                   0.00       0.27 r
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[1] (sram_32_2048_scn4m_subm)     0.11     0.00     0.27 r d u mo 
  data arrival time                                                            0.27

  clock clock_mem (rise edge)                                       0.48       0.48
  clock network delay (ideal)                                       0.00       0.48
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00     0.48 r
  library setup time                                               -0.01       0.47
  data required time                                                           0.47
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.47
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.20


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFFQ_X1M_A12TH)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/Q (DFFQ_X1M_A12TH)     0.01     0.03     0.03 f
  Input_SRAM_controller_inst/row_turn[0] (net)     3                0.00       0.03 f
  Input_SRAM_controller_inst/U100/A (INV_X1M_A12TH)       0.01      0.00       0.03 f
  Input_SRAM_controller_inst/U100/Y (INV_X1M_A12TH)       0.02      0.01       0.05 r
  Input_SRAM_controller_inst/n273 (net)         5                   0.00       0.05 r
  Input_SRAM_controller_inst/U91/C (NOR3_X1M_A12TH)       0.02      0.00       0.05 r
  Input_SRAM_controller_inst/U91/Y (NOR3_X1M_A12TH)       0.02      0.02       0.06 f
  Input_SRAM_controller_inst/n39 (net)          4                   0.00       0.06 f
  Input_SRAM_controller_inst/U34/A (BUFH_X1M_A12TH)       0.02      0.00       0.06 f
  Input_SRAM_controller_inst/U34/Y (BUFH_X1M_A12TH)       0.08      0.05       0.11 f
  Input_SRAM_controller_inst/n223 (net)        18                   0.00       0.11 f
  Input_SRAM_controller_inst/U108/B0 (AOI22_X1M_A12TH)     0.08     0.00       0.11 f
  Input_SRAM_controller_inst/U108/Y (AOI22_X1M_A12TH)     0.03      0.01       0.13 r
  Input_SRAM_controller_inst/n190 (net)         1                   0.00       0.13 r
  Input_SRAM_controller_inst/U106/B0 (OAI211_X1M_A12TH)     0.03     0.00      0.13 r
  Input_SRAM_controller_inst/U106/Y (OAI211_X1M_A12TH)     0.02     0.01       0.14 f
  Input_SRAM_controller_inst/n189 (net)         1                   0.00       0.14 f
  Input_SRAM_controller_inst/U105/A (BUFH_X1M_A12TH)      0.02      0.00       0.14 f
  Input_SRAM_controller_inst/U105/Y (BUFH_X1M_A12TH)      0.03      0.03       0.17 f
  Input_SRAM_controller_inst/n19 (net)         12                   0.00       0.17 f
  Input_SRAM_controller_inst/U40/A (INV_X1M_A12TH)        0.03      0.00       0.17 f
  Input_SRAM_controller_inst/U40/Y (INV_X1M_A12TH)        0.04      0.03       0.19 r
  Input_SRAM_controller_inst/n265 (net)        11                   0.00       0.19 r
  Input_SRAM_controller_inst/U124/B1 (AOI22_X1M_A12TH)     0.04     0.00       0.19 r
  Input_SRAM_controller_inst/U124/Y (AOI22_X1M_A12TH)     0.02      0.01       0.20 f
  Input_SRAM_controller_inst/n17 (net)          2                   0.00       0.20 f
  Input_SRAM_controller_inst/U60/A (INV_X1M_A12TH)        0.02      0.00       0.20 f
  Input_SRAM_controller_inst/U60/Y (INV_X1M_A12TH)        0.11      0.07       0.27 r
  Input_SRAM_controller_inst/n215 (net)         6                   0.00       0.27 r
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[2] (sram_32_2048_scn4m_subm)     0.11     0.00     0.27 r d u mo 
  data arrival time                                                            0.27

  clock clock_mem (rise edge)                                       0.48       0.48
  clock network delay (ideal)                                       0.00       0.48
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00     0.48 r
  library setup time                                               -0.01       0.47
  data required time                                                           0.47
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.47
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.20


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFFQ_X1M_A12TH)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/Q (DFFQ_X1M_A12TH)     0.01     0.03     0.03 f
  Input_SRAM_controller_inst/row_turn[0] (net)     3                0.00       0.03 f
  Input_SRAM_controller_inst/U100/A (INV_X1M_A12TH)       0.01      0.00       0.03 f
  Input_SRAM_controller_inst/U100/Y (INV_X1M_A12TH)       0.02      0.01       0.05 r
  Input_SRAM_controller_inst/n273 (net)         5                   0.00       0.05 r
  Input_SRAM_controller_inst/U91/C (NOR3_X1M_A12TH)       0.02      0.00       0.05 r
  Input_SRAM_controller_inst/U91/Y (NOR3_X1M_A12TH)       0.02      0.02       0.06 f
  Input_SRAM_controller_inst/n39 (net)          4                   0.00       0.06 f
  Input_SRAM_controller_inst/U34/A (BUFH_X1M_A12TH)       0.02      0.00       0.06 f
  Input_SRAM_controller_inst/U34/Y (BUFH_X1M_A12TH)       0.08      0.05       0.11 f
  Input_SRAM_controller_inst/n223 (net)        18                   0.00       0.11 f
  Input_SRAM_controller_inst/U108/B0 (AOI22_X1M_A12TH)     0.08     0.00       0.11 f
  Input_SRAM_controller_inst/U108/Y (AOI22_X1M_A12TH)     0.03      0.01       0.13 r
  Input_SRAM_controller_inst/n190 (net)         1                   0.00       0.13 r
  Input_SRAM_controller_inst/U106/B0 (OAI211_X1M_A12TH)     0.03     0.00      0.13 r
  Input_SRAM_controller_inst/U106/Y (OAI211_X1M_A12TH)     0.02     0.01       0.14 f
  Input_SRAM_controller_inst/n189 (net)         1                   0.00       0.14 f
  Input_SRAM_controller_inst/U105/A (BUFH_X1M_A12TH)      0.02      0.00       0.14 f
  Input_SRAM_controller_inst/U105/Y (BUFH_X1M_A12TH)      0.03      0.03       0.17 f
  Input_SRAM_controller_inst/n19 (net)         12                   0.00       0.17 f
  Input_SRAM_controller_inst/U40/A (INV_X1M_A12TH)        0.03      0.00       0.17 f
  Input_SRAM_controller_inst/U40/Y (INV_X1M_A12TH)        0.04      0.03       0.19 r
  Input_SRAM_controller_inst/n265 (net)        11                   0.00       0.19 r
  Input_SRAM_controller_inst/U123/B1 (AOI22_X1M_A12TH)     0.04     0.00       0.19 r
  Input_SRAM_controller_inst/U123/Y (AOI22_X1M_A12TH)     0.02      0.01       0.20 f
  Input_SRAM_controller_inst/n16 (net)          2                   0.00       0.20 f
  Input_SRAM_controller_inst/U59/A (INV_X1M_A12TH)        0.02      0.00       0.20 f
  Input_SRAM_controller_inst/U59/Y (INV_X1M_A12TH)        0.11      0.07       0.27 r
  Input_SRAM_controller_inst/n213 (net)         6                   0.00       0.27 r
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[3] (sram_32_2048_scn4m_subm)     0.11     0.00     0.27 r d u mo 
  data arrival time                                                            0.27

  clock clock_mem (rise edge)                                       0.48       0.48
  clock network delay (ideal)                                       0.00       0.48
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00     0.48 r
  library setup time                                               -0.01       0.47
  data required time                                                           0.47
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.47
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.20


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFFQ_X1M_A12TH)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/Q (DFFQ_X1M_A12TH)     0.01     0.03     0.03 f
  Input_SRAM_controller_inst/row_turn[0] (net)     3                0.00       0.03 f
  Input_SRAM_controller_inst/U100/A (INV_X1M_A12TH)       0.01      0.00       0.03 f
  Input_SRAM_controller_inst/U100/Y (INV_X1M_A12TH)       0.02      0.01       0.05 r
  Input_SRAM_controller_inst/n273 (net)         5                   0.00       0.05 r
  Input_SRAM_controller_inst/U91/C (NOR3_X1M_A12TH)       0.02      0.00       0.05 r
  Input_SRAM_controller_inst/U91/Y (NOR3_X1M_A12TH)       0.02      0.02       0.06 f
  Input_SRAM_controller_inst/n39 (net)          4                   0.00       0.06 f
  Input_SRAM_controller_inst/U34/A (BUFH_X1M_A12TH)       0.02      0.00       0.06 f
  Input_SRAM_controller_inst/U34/Y (BUFH_X1M_A12TH)       0.08      0.05       0.11 f
  Input_SRAM_controller_inst/n223 (net)        18                   0.00       0.11 f
  Input_SRAM_controller_inst/U108/B0 (AOI22_X1M_A12TH)     0.08     0.00       0.11 f
  Input_SRAM_controller_inst/U108/Y (AOI22_X1M_A12TH)     0.03      0.01       0.13 r
  Input_SRAM_controller_inst/n190 (net)         1                   0.00       0.13 r
  Input_SRAM_controller_inst/U106/B0 (OAI211_X1M_A12TH)     0.03     0.00      0.13 r
  Input_SRAM_controller_inst/U106/Y (OAI211_X1M_A12TH)     0.02     0.01       0.14 f
  Input_SRAM_controller_inst/n189 (net)         1                   0.00       0.14 f
  Input_SRAM_controller_inst/U105/A (BUFH_X1M_A12TH)      0.02      0.00       0.14 f
  Input_SRAM_controller_inst/U105/Y (BUFH_X1M_A12TH)      0.03      0.03       0.17 f
  Input_SRAM_controller_inst/n19 (net)         12                   0.00       0.17 f
  Input_SRAM_controller_inst/U40/A (INV_X1M_A12TH)        0.03      0.00       0.17 f
  Input_SRAM_controller_inst/U40/Y (INV_X1M_A12TH)        0.04      0.03       0.19 r
  Input_SRAM_controller_inst/n265 (net)        11                   0.00       0.19 r
  Input_SRAM_controller_inst/U122/B1 (AOI22_X1M_A12TH)     0.04     0.00       0.19 r
  Input_SRAM_controller_inst/U122/Y (AOI22_X1M_A12TH)     0.02      0.01       0.20 f
  Input_SRAM_controller_inst/n15 (net)          2                   0.00       0.20 f
  Input_SRAM_controller_inst/U58/A (INV_X1M_A12TH)        0.02      0.00       0.20 f
  Input_SRAM_controller_inst/U58/Y (INV_X1M_A12TH)        0.11      0.07       0.27 r
  Input_SRAM_controller_inst/n211 (net)         6                   0.00       0.27 r
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[4] (sram_32_2048_scn4m_subm)     0.11     0.00     0.27 r d u mo 
  data arrival time                                                            0.27

  clock clock_mem (rise edge)                                       0.48       0.48
  clock network delay (ideal)                                       0.00       0.48
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00     0.48 r
  library setup time                                               -0.01       0.47
  data required time                                                           0.47
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.47
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.20


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFFQ_X1M_A12TH)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/Q (DFFQ_X1M_A12TH)     0.01     0.03     0.03 f
  Input_SRAM_controller_inst/row_turn[0] (net)     3                0.00       0.03 f
  Input_SRAM_controller_inst/U100/A (INV_X1M_A12TH)       0.01      0.00       0.03 f
  Input_SRAM_controller_inst/U100/Y (INV_X1M_A12TH)       0.02      0.01       0.05 r
  Input_SRAM_controller_inst/n273 (net)         5                   0.00       0.05 r
  Input_SRAM_controller_inst/U91/C (NOR3_X1M_A12TH)       0.02      0.00       0.05 r
  Input_SRAM_controller_inst/U91/Y (NOR3_X1M_A12TH)       0.02      0.02       0.06 f
  Input_SRAM_controller_inst/n39 (net)          4                   0.00       0.06 f
  Input_SRAM_controller_inst/U34/A (BUFH_X1M_A12TH)       0.02      0.00       0.06 f
  Input_SRAM_controller_inst/U34/Y (BUFH_X1M_A12TH)       0.08      0.05       0.11 f
  Input_SRAM_controller_inst/n223 (net)        18                   0.00       0.11 f
  Input_SRAM_controller_inst/U108/B0 (AOI22_X1M_A12TH)     0.08     0.00       0.11 f
  Input_SRAM_controller_inst/U108/Y (AOI22_X1M_A12TH)     0.03      0.01       0.13 r
  Input_SRAM_controller_inst/n190 (net)         1                   0.00       0.13 r
  Input_SRAM_controller_inst/U106/B0 (OAI211_X1M_A12TH)     0.03     0.00      0.13 r
  Input_SRAM_controller_inst/U106/Y (OAI211_X1M_A12TH)     0.02     0.01       0.14 f
  Input_SRAM_controller_inst/n189 (net)         1                   0.00       0.14 f
  Input_SRAM_controller_inst/U105/A (BUFH_X1M_A12TH)      0.02      0.00       0.14 f
  Input_SRAM_controller_inst/U105/Y (BUFH_X1M_A12TH)      0.03      0.03       0.17 f
  Input_SRAM_controller_inst/n19 (net)         12                   0.00       0.17 f
  Input_SRAM_controller_inst/U40/A (INV_X1M_A12TH)        0.03      0.00       0.17 f
  Input_SRAM_controller_inst/U40/Y (INV_X1M_A12TH)        0.04      0.03       0.19 r
  Input_SRAM_controller_inst/n265 (net)        11                   0.00       0.19 r
  Input_SRAM_controller_inst/U121/B1 (AOI22_X1M_A12TH)     0.04     0.00       0.19 r
  Input_SRAM_controller_inst/U121/Y (AOI22_X1M_A12TH)     0.02      0.01       0.20 f
  Input_SRAM_controller_inst/n14 (net)          2                   0.00       0.20 f
  Input_SRAM_controller_inst/U57/A (INV_X1M_A12TH)        0.02      0.00       0.20 f
  Input_SRAM_controller_inst/U57/Y (INV_X1M_A12TH)        0.11      0.07       0.27 r
  Input_SRAM_controller_inst/n209 (net)         6                   0.00       0.27 r
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[5] (sram_32_2048_scn4m_subm)     0.11     0.00     0.27 r d u mo 
  data arrival time                                                            0.27

  clock clock_mem (rise edge)                                       0.48       0.48
  clock network delay (ideal)                                       0.00       0.48
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00     0.48 r
  library setup time                                               -0.01       0.47
  data required time                                                           0.47
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.47
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.20


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFFQ_X1M_A12TH)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/Q (DFFQ_X1M_A12TH)     0.01     0.03     0.03 f
  Input_SRAM_controller_inst/row_turn[0] (net)     3                0.00       0.03 f
  Input_SRAM_controller_inst/U100/A (INV_X1M_A12TH)       0.01      0.00       0.03 f
  Input_SRAM_controller_inst/U100/Y (INV_X1M_A12TH)       0.02      0.01       0.05 r
  Input_SRAM_controller_inst/n273 (net)         5                   0.00       0.05 r
  Input_SRAM_controller_inst/U91/C (NOR3_X1M_A12TH)       0.02      0.00       0.05 r
  Input_SRAM_controller_inst/U91/Y (NOR3_X1M_A12TH)       0.02      0.02       0.06 f
  Input_SRAM_controller_inst/n39 (net)          4                   0.00       0.06 f
  Input_SRAM_controller_inst/U34/A (BUFH_X1M_A12TH)       0.02      0.00       0.06 f
  Input_SRAM_controller_inst/U34/Y (BUFH_X1M_A12TH)       0.08      0.05       0.11 f
  Input_SRAM_controller_inst/n223 (net)        18                   0.00       0.11 f
  Input_SRAM_controller_inst/U108/B0 (AOI22_X1M_A12TH)     0.08     0.00       0.11 f
  Input_SRAM_controller_inst/U108/Y (AOI22_X1M_A12TH)     0.03      0.01       0.13 r
  Input_SRAM_controller_inst/n190 (net)         1                   0.00       0.13 r
  Input_SRAM_controller_inst/U106/B0 (OAI211_X1M_A12TH)     0.03     0.00      0.13 r
  Input_SRAM_controller_inst/U106/Y (OAI211_X1M_A12TH)     0.02     0.01       0.14 f
  Input_SRAM_controller_inst/n189 (net)         1                   0.00       0.14 f
  Input_SRAM_controller_inst/U105/A (BUFH_X1M_A12TH)      0.02      0.00       0.14 f
  Input_SRAM_controller_inst/U105/Y (BUFH_X1M_A12TH)      0.03      0.03       0.17 f
  Input_SRAM_controller_inst/n19 (net)         12                   0.00       0.17 f
  Input_SRAM_controller_inst/U40/A (INV_X1M_A12TH)        0.03      0.00       0.17 f
  Input_SRAM_controller_inst/U40/Y (INV_X1M_A12TH)        0.04      0.03       0.19 r
  Input_SRAM_controller_inst/n265 (net)        11                   0.00       0.19 r
  Input_SRAM_controller_inst/U120/B1 (AOI22_X1M_A12TH)     0.04     0.00       0.19 r
  Input_SRAM_controller_inst/U120/Y (AOI22_X1M_A12TH)     0.02      0.01       0.20 f
  Input_SRAM_controller_inst/n12 (net)          2                   0.00       0.20 f
  Input_SRAM_controller_inst/U56/A (INV_X1M_A12TH)        0.02      0.00       0.20 f
  Input_SRAM_controller_inst/U56/Y (INV_X1M_A12TH)        0.11      0.07       0.27 r
  Input_SRAM_controller_inst/n31 (net)          6                   0.00       0.27 r
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[6] (sram_32_2048_scn4m_subm)     0.11     0.00     0.27 r d u mo 
  data arrival time                                                            0.27

  clock clock_mem (rise edge)                                       0.48       0.48
  clock network delay (ideal)                                       0.00       0.48
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00     0.48 r
  library setup time                                               -0.01       0.47
  data required time                                                           0.47
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.47
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.20


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFFQ_X1M_A12TH)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/Q (DFFQ_X1M_A12TH)     0.01     0.03     0.03 f
  Input_SRAM_controller_inst/row_turn[0] (net)     3                0.00       0.03 f
  Input_SRAM_controller_inst/U100/A (INV_X1M_A12TH)       0.01      0.00       0.03 f
  Input_SRAM_controller_inst/U100/Y (INV_X1M_A12TH)       0.02      0.01       0.05 r
  Input_SRAM_controller_inst/n273 (net)         5                   0.00       0.05 r
  Input_SRAM_controller_inst/U91/C (NOR3_X1M_A12TH)       0.02      0.00       0.05 r
  Input_SRAM_controller_inst/U91/Y (NOR3_X1M_A12TH)       0.02      0.02       0.06 f
  Input_SRAM_controller_inst/n39 (net)          4                   0.00       0.06 f
  Input_SRAM_controller_inst/U34/A (BUFH_X1M_A12TH)       0.02      0.00       0.06 f
  Input_SRAM_controller_inst/U34/Y (BUFH_X1M_A12TH)       0.08      0.05       0.11 f
  Input_SRAM_controller_inst/n223 (net)        18                   0.00       0.11 f
  Input_SRAM_controller_inst/U108/B0 (AOI22_X1M_A12TH)     0.08     0.00       0.11 f
  Input_SRAM_controller_inst/U108/Y (AOI22_X1M_A12TH)     0.03      0.01       0.13 r
  Input_SRAM_controller_inst/n190 (net)         1                   0.00       0.13 r
  Input_SRAM_controller_inst/U106/B0 (OAI211_X1M_A12TH)     0.03     0.00      0.13 r
  Input_SRAM_controller_inst/U106/Y (OAI211_X1M_A12TH)     0.02     0.01       0.14 f
  Input_SRAM_controller_inst/n189 (net)         1                   0.00       0.14 f
  Input_SRAM_controller_inst/U105/A (BUFH_X1M_A12TH)      0.02      0.00       0.14 f
  Input_SRAM_controller_inst/U105/Y (BUFH_X1M_A12TH)      0.03      0.03       0.17 f
  Input_SRAM_controller_inst/n19 (net)         12                   0.00       0.17 f
  Input_SRAM_controller_inst/U40/A (INV_X1M_A12TH)        0.03      0.00       0.17 f
  Input_SRAM_controller_inst/U40/Y (INV_X1M_A12TH)        0.04      0.03       0.19 r
  Input_SRAM_controller_inst/n265 (net)        11                   0.00       0.19 r
  Input_SRAM_controller_inst/U119/B1 (AOI22_X1M_A12TH)     0.04     0.00       0.19 r
  Input_SRAM_controller_inst/U119/Y (AOI22_X1M_A12TH)     0.02      0.01       0.20 f
  Input_SRAM_controller_inst/n11 (net)          2                   0.00       0.20 f
  Input_SRAM_controller_inst/U55/A (INV_X1M_A12TH)        0.02      0.00       0.20 f
  Input_SRAM_controller_inst/U55/Y (INV_X1M_A12TH)        0.11      0.07       0.27 r
  Input_SRAM_controller_inst/n29 (net)          6                   0.00       0.27 r
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[7] (sram_32_2048_scn4m_subm)     0.11     0.00     0.27 r d u mo 
  data arrival time                                                            0.27

  clock clock_mem (rise edge)                                       0.48       0.48
  clock network delay (ideal)                                       0.00       0.48
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00     0.48 r
  library setup time                                               -0.01       0.47
  data required time                                                           0.47
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.47
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.20


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFFQ_X1M_A12TH)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/Q (DFFQ_X1M_A12TH)     0.01     0.03     0.03 f
  Input_SRAM_controller_inst/row_turn[0] (net)     3                0.00       0.03 f
  Input_SRAM_controller_inst/U100/A (INV_X1M_A12TH)       0.01      0.00       0.03 f
  Input_SRAM_controller_inst/U100/Y (INV_X1M_A12TH)       0.02      0.01       0.05 r
  Input_SRAM_controller_inst/n273 (net)         5                   0.00       0.05 r
  Input_SRAM_controller_inst/U91/C (NOR3_X1M_A12TH)       0.02      0.00       0.05 r
  Input_SRAM_controller_inst/U91/Y (NOR3_X1M_A12TH)       0.02      0.02       0.06 f
  Input_SRAM_controller_inst/n39 (net)          4                   0.00       0.06 f
  Input_SRAM_controller_inst/U34/A (BUFH_X1M_A12TH)       0.02      0.00       0.06 f
  Input_SRAM_controller_inst/U34/Y (BUFH_X1M_A12TH)       0.08      0.05       0.11 f
  Input_SRAM_controller_inst/n223 (net)        18                   0.00       0.11 f
  Input_SRAM_controller_inst/U108/B0 (AOI22_X1M_A12TH)     0.08     0.00       0.11 f
  Input_SRAM_controller_inst/U108/Y (AOI22_X1M_A12TH)     0.03      0.01       0.13 r
  Input_SRAM_controller_inst/n190 (net)         1                   0.00       0.13 r
  Input_SRAM_controller_inst/U106/B0 (OAI211_X1M_A12TH)     0.03     0.00      0.13 r
  Input_SRAM_controller_inst/U106/Y (OAI211_X1M_A12TH)     0.02     0.01       0.14 f
  Input_SRAM_controller_inst/n189 (net)         1                   0.00       0.14 f
  Input_SRAM_controller_inst/U105/A (BUFH_X1M_A12TH)      0.02      0.00       0.14 f
  Input_SRAM_controller_inst/U105/Y (BUFH_X1M_A12TH)      0.03      0.03       0.17 f
  Input_SRAM_controller_inst/n19 (net)         12                   0.00       0.17 f
  Input_SRAM_controller_inst/U40/A (INV_X1M_A12TH)        0.03      0.00       0.17 f
  Input_SRAM_controller_inst/U40/Y (INV_X1M_A12TH)        0.04      0.03       0.19 r
  Input_SRAM_controller_inst/n265 (net)        11                   0.00       0.19 r
  Input_SRAM_controller_inst/U118/B1 (AOI22_X1M_A12TH)     0.04     0.00       0.19 r
  Input_SRAM_controller_inst/U118/Y (AOI22_X1M_A12TH)     0.02      0.01       0.20 f
  Input_SRAM_controller_inst/n10 (net)          2                   0.00       0.20 f
  Input_SRAM_controller_inst/U54/A (INV_X1M_A12TH)        0.02      0.00       0.20 f
  Input_SRAM_controller_inst/U54/Y (INV_X1M_A12TH)        0.11      0.07       0.27 r
  Input_SRAM_controller_inst/n27 (net)          6                   0.00       0.27 r
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[8] (sram_32_2048_scn4m_subm)     0.11     0.00     0.27 r d u mo 
  data arrival time                                                            0.27

  clock clock_mem (rise edge)                                       0.48       0.48
  clock network delay (ideal)                                       0.00       0.48
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00     0.48 r
  library setup time                                               -0.01       0.47
  data required time                                                           0.47
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.47
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.20


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFFQ_X1M_A12TH)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/Q (DFFQ_X1M_A12TH)     0.01     0.03     0.03 f
  Input_SRAM_controller_inst/row_turn[0] (net)     3                0.00       0.03 f
  Input_SRAM_controller_inst/U100/A (INV_X1M_A12TH)       0.01      0.00       0.03 f
  Input_SRAM_controller_inst/U100/Y (INV_X1M_A12TH)       0.02      0.01       0.05 r
  Input_SRAM_controller_inst/n273 (net)         5                   0.00       0.05 r
  Input_SRAM_controller_inst/U91/C (NOR3_X1M_A12TH)       0.02      0.00       0.05 r
  Input_SRAM_controller_inst/U91/Y (NOR3_X1M_A12TH)       0.02      0.02       0.06 f
  Input_SRAM_controller_inst/n39 (net)          4                   0.00       0.06 f
  Input_SRAM_controller_inst/U34/A (BUFH_X1M_A12TH)       0.02      0.00       0.06 f
  Input_SRAM_controller_inst/U34/Y (BUFH_X1M_A12TH)       0.08      0.05       0.11 f
  Input_SRAM_controller_inst/n223 (net)        18                   0.00       0.11 f
  Input_SRAM_controller_inst/U108/B0 (AOI22_X1M_A12TH)     0.08     0.00       0.11 f
  Input_SRAM_controller_inst/U108/Y (AOI22_X1M_A12TH)     0.03      0.01       0.13 r
  Input_SRAM_controller_inst/n190 (net)         1                   0.00       0.13 r
  Input_SRAM_controller_inst/U106/B0 (OAI211_X1M_A12TH)     0.03     0.00      0.13 r
  Input_SRAM_controller_inst/U106/Y (OAI211_X1M_A12TH)     0.02     0.01       0.14 f
  Input_SRAM_controller_inst/n189 (net)         1                   0.00       0.14 f
  Input_SRAM_controller_inst/U105/A (BUFH_X1M_A12TH)      0.02      0.00       0.14 f
  Input_SRAM_controller_inst/U105/Y (BUFH_X1M_A12TH)      0.03      0.03       0.17 f
  Input_SRAM_controller_inst/n19 (net)         12                   0.00       0.17 f
  Input_SRAM_controller_inst/U40/A (INV_X1M_A12TH)        0.03      0.00       0.17 f
  Input_SRAM_controller_inst/U40/Y (INV_X1M_A12TH)        0.04      0.03       0.19 r
  Input_SRAM_controller_inst/n265 (net)        11                   0.00       0.19 r
  Input_SRAM_controller_inst/U117/B1 (AOI22_X1M_A12TH)     0.04     0.00       0.19 r
  Input_SRAM_controller_inst/U117/Y (AOI22_X1M_A12TH)     0.02      0.01       0.20 f
  Input_SRAM_controller_inst/n9 (net)           2                   0.00       0.20 f
  Input_SRAM_controller_inst/U53/A (INV_X1M_A12TH)        0.02      0.00       0.20 f
  Input_SRAM_controller_inst/U53/Y (INV_X1M_A12TH)        0.11      0.07       0.27 r
  Input_SRAM_controller_inst/n25 (net)          6                   0.00       0.27 r
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[9] (sram_32_2048_scn4m_subm)     0.11     0.00     0.27 r d u mo 
  data arrival time                                                            0.27

  clock clock_mem (rise edge)                                       0.48       0.48
  clock network delay (ideal)                                       0.00       0.48
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00     0.48 r
  library setup time                                               -0.01       0.47
  data required time                                                           0.47
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.47
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.20


  Startpoint: DRAM_slave_Address[2]
              (input port)
  Endpoint: DRAM_slave_ReadData[1]
            (output port)
  Path Group: input_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  DRAM_slave_Address[2] (in)                              0.00      0.00       0.00 f
  DRAM_slave_Address[2] (net)                   7                   0.00       0.00 f
  DRAM_slave_inst/Address[2] (DRAM_slave)                           0.00       0.00 f
  DRAM_slave_inst/Address[2] (net)                                  0.00       0.00 f
  DRAM_slave_inst/U513/BN (NOR2XB_X1M_A12TH)              0.00      0.00       0.00 f
  DRAM_slave_inst/U513/Y (NOR2XB_X1M_A12TH)               0.01      0.02       0.02 f
  DRAM_slave_inst/n351 (net)                    4                   0.00       0.02 f
  DRAM_slave_inst/U307/BN (NOR2XB_X1M_A12TH)              0.01      0.00       0.02 f
  DRAM_slave_inst/U307/Y (NOR2XB_X1M_A12TH)               0.08      0.05       0.07 f
  DRAM_slave_inst/n214 (net)                   26                   0.00       0.07 f
  DRAM_slave_inst/U152/A (INV_X1M_A12TH)                  0.08      0.00       0.07 f
  DRAM_slave_inst/U152/Y (INV_X1M_A12TH)                  0.05      0.03       0.10 r
  DRAM_slave_inst/n80 (net)                     8                   0.00       0.10 r
  DRAM_slave_inst/U309/B0 (OAI222_X1M_A12TH)              0.05      0.00       0.10 r
  DRAM_slave_inst/U309/Y (OAI222_X1M_A12TH)               0.03      0.02       0.11 f
  DRAM_slave_inst/n336 (net)                    1                   0.00       0.11 f
  DRAM_slave_inst/U266/DN (NAND4XXXB_X1M_A12TH)           0.03      0.00       0.11 f
  DRAM_slave_inst/U266/Y (NAND4XXXB_X1M_A12TH)            0.02      0.02       0.14 f
  DRAM_slave_inst/n385 (net)                    1                   0.00       0.14 f
  DRAM_slave_inst/ReadData_tri[1]/A (BUFZ_X1M_A12TH)      0.02      0.00       0.14 f
  DRAM_slave_inst/ReadData_tri[1]/Y (BUFZ_X1M_A12TH)      0.01      0.01       0.15 f
  DRAM_slave_inst/ReadData[1] (net)             1                   0.00       0.15 f
  DRAM_slave_inst/ReadData[1] (DRAM_slave)                          0.00       0.15 f
  DRAM_slave_ReadData[1] (net)                                      0.00       0.15 f
  DRAM_slave_ReadData[1] (out)                            0.01      0.00       0.15 f
  data arrival time                                                            0.15

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.15
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: DRAM_slave_Address[2]
              (input port)
  Endpoint: DRAM_slave_ReadData[0]
            (output port)
  Path Group: input_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  DRAM_slave_Address[2] (in)                              0.00      0.00       0.00 f
  DRAM_slave_Address[2] (net)                   7                   0.00       0.00 f
  DRAM_slave_inst/Address[2] (DRAM_slave)                           0.00       0.00 f
  DRAM_slave_inst/Address[2] (net)                                  0.00       0.00 f
  DRAM_slave_inst/U513/BN (NOR2XB_X1M_A12TH)              0.00      0.00       0.00 f
  DRAM_slave_inst/U513/Y (NOR2XB_X1M_A12TH)               0.01      0.02       0.02 f
  DRAM_slave_inst/n351 (net)                    4                   0.00       0.02 f
  DRAM_slave_inst/U307/BN (NOR2XB_X1M_A12TH)              0.01      0.00       0.02 f
  DRAM_slave_inst/U307/Y (NOR2XB_X1M_A12TH)               0.08      0.05       0.07 f
  DRAM_slave_inst/n214 (net)                   26                   0.00       0.07 f
  DRAM_slave_inst/U152/A (INV_X1M_A12TH)                  0.08      0.00       0.07 f
  DRAM_slave_inst/U152/Y (INV_X1M_A12TH)                  0.05      0.03       0.10 r
  DRAM_slave_inst/n80 (net)                     8                   0.00       0.10 r
  DRAM_slave_inst/U313/B0 (OAI222_X1M_A12TH)              0.05      0.00       0.10 r
  DRAM_slave_inst/U313/Y (OAI222_X1M_A12TH)               0.03      0.02       0.11 f
  DRAM_slave_inst/n340 (net)                    1                   0.00       0.11 f
  DRAM_slave_inst/U270/DN (NAND4XXXB_X1M_A12TH)           0.03      0.00       0.11 f
  DRAM_slave_inst/U270/Y (NAND4XXXB_X1M_A12TH)            0.02      0.02       0.14 f
  DRAM_slave_inst/n386 (net)                    1                   0.00       0.14 f
  DRAM_slave_inst/ReadData_tri[0]/A (BUFZ_X1M_A12TH)      0.02      0.00       0.14 f
  DRAM_slave_inst/ReadData_tri[0]/Y (BUFZ_X1M_A12TH)      0.01      0.01       0.15 f
  DRAM_slave_inst/ReadData[0] (net)             1                   0.00       0.15 f
  DRAM_slave_inst/ReadData[0] (DRAM_slave)                          0.00       0.15 f
  DRAM_slave_ReadData[0] (net)                                      0.00       0.15 f
  DRAM_slave_ReadData[0] (out)                            0.01      0.00       0.15 f
  data arrival time                                                            0.15

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.15
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: DRAM_slave_Address[2]
              (input port)
  Endpoint: DRAM_slave_ReadData[24]
            (output port)
  Path Group: input_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[2] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[2] (net)                   7                   0.00       0.00 r
  DRAM_slave_inst/Address[2] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[2] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U583/BN (NOR2XB_X1M_A12TH)              0.00      0.00       0.00 r
  DRAM_slave_inst/U583/Y (NOR2XB_X1M_A12TH)               0.01      0.01       0.01 r
  DRAM_slave_inst/n349 (net)                    2                   0.00       0.01 r
  DRAM_slave_inst/U247/BN (NOR2XB_X1M_A12TH)              0.01      0.00       0.01 r
  DRAM_slave_inst/U247/Y (NOR2XB_X1M_A12TH)               0.11      0.06       0.08 r
  DRAM_slave_inst/n207 (net)                   32                   0.00       0.08 r
  DRAM_slave_inst/U206/C0 (AOI222_X1M_A12TH)              0.11      0.00       0.08 r
  DRAM_slave_inst/U206/Y (AOI222_X1M_A12TH)               0.04      0.02       0.10 f
  DRAM_slave_inst/n284 (net)                    1                   0.00       0.10 f
  DRAM_slave_inst/U181/B (AND3_X1M_A12TH)                 0.04      0.00       0.10 f
  DRAM_slave_inst/U181/Y (AND3_X1M_A12TH)                 0.01      0.02       0.12 f
  DRAM_slave_inst/n144 (net)                    1                   0.00       0.12 f
  DRAM_slave_inst/U750/C0 (OAI221_X0P5M_A12TH)            0.01      0.00       0.12 f
  DRAM_slave_inst/U750/Y (OAI221_X0P5M_A12TH)             0.03      0.01       0.13 r
  DRAM_slave_inst/n361 (net)                    1                   0.00       0.13 r
  DRAM_slave_inst/ReadData_tri[24]/A (BUFZ_X1M_A12TH)     0.03      0.00       0.13 r
  DRAM_slave_inst/ReadData_tri[24]/Y (BUFZ_X1M_A12TH)     0.01      0.01       0.14 r
  DRAM_slave_inst/ReadData[24] (net)            1                   0.00       0.14 r
  DRAM_slave_inst/ReadData[24] (DRAM_slave)                         0.00       0.14 r
  DRAM_slave_ReadData[24] (net)                                     0.00       0.14 r
  DRAM_slave_ReadData[24] (out)                           0.01      0.00       0.14 r
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_slave_Address[2]
              (input port)
  Endpoint: DRAM_slave_ReadData[11]
            (output port)
  Path Group: input_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  DRAM_slave_Address[2] (in)                              0.00      0.00       0.00 f
  DRAM_slave_Address[2] (net)                   7                   0.00       0.00 f
  DRAM_slave_inst/Address[2] (DRAM_slave)                           0.00       0.00 f
  DRAM_slave_inst/Address[2] (net)                                  0.00       0.00 f
  DRAM_slave_inst/U583/BN (NOR2XB_X1M_A12TH)              0.00      0.00       0.00 f
  DRAM_slave_inst/U583/Y (NOR2XB_X1M_A12TH)               0.01      0.01       0.01 f
  DRAM_slave_inst/n349 (net)                    2                   0.00       0.01 f
  DRAM_slave_inst/U247/BN (NOR2XB_X1M_A12TH)              0.01      0.00       0.01 f
  DRAM_slave_inst/U247/Y (NOR2XB_X1M_A12TH)               0.10      0.06       0.08 f
  DRAM_slave_inst/n207 (net)                   32                   0.00       0.08 f
  DRAM_slave_inst/U31/A1 (AOI22_X0P5M_A12TH)              0.10      0.00       0.08 f
  DRAM_slave_inst/U31/Y (AOI22_X0P5M_A12TH)               0.04      0.02       0.10 r
  DRAM_slave_inst/n235 (net)                    1                   0.00       0.10 r
  DRAM_slave_inst/U414/C0 (OAI221_X1M_A12TH)              0.04      0.00       0.10 r
  DRAM_slave_inst/U414/Y (OAI221_X1M_A12TH)               0.02      0.01       0.11 f
  DRAM_slave_inst/n259 (net)                    1                   0.00       0.11 f
  DRAM_slave_inst/U413/AN (NAND2B_X1M_A12TH)              0.02      0.00       0.11 f
  DRAM_slave_inst/U413/Y (NAND2B_X1M_A12TH)               0.02      0.02       0.13 f
  DRAM_slave_inst/n374 (net)                    1                   0.00       0.13 f
  DRAM_slave_inst/ReadData_tri[11]/A (BUFZ_X1M_A12TH)     0.02      0.00       0.13 f
  DRAM_slave_inst/ReadData_tri[11]/Y (BUFZ_X1M_A12TH)     0.01      0.01       0.14 f
  DRAM_slave_inst/ReadData[11] (net)            1                   0.00       0.14 f
  DRAM_slave_inst/ReadData[11] (DRAM_slave)                         0.00       0.14 f
  DRAM_slave_ReadData[11] (net)                                     0.00       0.14 f
  DRAM_slave_ReadData[11] (out)                           0.01      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_slave_Address[2]
              (input port)
  Endpoint: DRAM_slave_ReadData[16]
            (output port)
  Path Group: input_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  DRAM_slave_Address[2] (in)                              0.00      0.00       0.00 f
  DRAM_slave_Address[2] (net)                   7                   0.00       0.00 f
  DRAM_slave_inst/Address[2] (DRAM_slave)                           0.00       0.00 f
  DRAM_slave_inst/Address[2] (net)                                  0.00       0.00 f
  DRAM_slave_inst/U513/BN (NOR2XB_X1M_A12TH)              0.00      0.00       0.00 f
  DRAM_slave_inst/U513/Y (NOR2XB_X1M_A12TH)               0.01      0.02       0.02 f
  DRAM_slave_inst/n351 (net)                    4                   0.00       0.02 f
  DRAM_slave_inst/U307/BN (NOR2XB_X1M_A12TH)              0.01      0.00       0.02 f
  DRAM_slave_inst/U307/Y (NOR2XB_X1M_A12TH)               0.08      0.05       0.07 f
  DRAM_slave_inst/n214 (net)                   26                   0.00       0.07 f
  DRAM_slave_inst/U152/A (INV_X1M_A12TH)                  0.08      0.00       0.07 f
  DRAM_slave_inst/U152/Y (INV_X1M_A12TH)                  0.05      0.03       0.10 r
  DRAM_slave_inst/n80 (net)                     8                   0.00       0.10 r
  DRAM_slave_inst/U323/A0 (OAI221_X1M_A12TH)              0.05      0.00       0.10 r
  DRAM_slave_inst/U323/Y (OAI221_X1M_A12TH)               0.02      0.01       0.11 f
  DRAM_slave_inst/n183 (net)                    1                   0.00       0.11 f
  DRAM_slave_inst/U321/AN (NAND2B_X1M_A12TH)              0.02      0.00       0.11 f
  DRAM_slave_inst/U321/Y (NAND2B_X1M_A12TH)               0.01      0.02       0.13 f
  DRAM_slave_inst/n369 (net)                    1                   0.00       0.13 f
  DRAM_slave_inst/ReadData_tri[16]/A (BUFZ_X1M_A12TH)     0.01      0.00       0.13 f
  DRAM_slave_inst/ReadData_tri[16]/Y (BUFZ_X1M_A12TH)     0.01      0.01       0.14 f
  DRAM_slave_inst/ReadData[16] (net)            1                   0.00       0.14 f
  DRAM_slave_inst/ReadData[16] (DRAM_slave)                         0.00       0.14 f
  DRAM_slave_ReadData[16] (net)                                     0.00       0.14 f
  DRAM_slave_ReadData[16] (out)                           0.01      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_slave_Address[2]
              (input port)
  Endpoint: DRAM_slave_ReadData[15]
            (output port)
  Path Group: input_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  DRAM_slave_Address[2] (in)                              0.00      0.00       0.00 f
  DRAM_slave_Address[2] (net)                   7                   0.00       0.00 f
  DRAM_slave_inst/Address[2] (DRAM_slave)                           0.00       0.00 f
  DRAM_slave_inst/Address[2] (net)                                  0.00       0.00 f
  DRAM_slave_inst/U513/BN (NOR2XB_X1M_A12TH)              0.00      0.00       0.00 f
  DRAM_slave_inst/U513/Y (NOR2XB_X1M_A12TH)               0.01      0.02       0.02 f
  DRAM_slave_inst/n351 (net)                    4                   0.00       0.02 f
  DRAM_slave_inst/U307/BN (NOR2XB_X1M_A12TH)              0.01      0.00       0.02 f
  DRAM_slave_inst/U307/Y (NOR2XB_X1M_A12TH)               0.08      0.05       0.07 f
  DRAM_slave_inst/n214 (net)                   26                   0.00       0.07 f
  DRAM_slave_inst/U152/A (INV_X1M_A12TH)                  0.08      0.00       0.07 f
  DRAM_slave_inst/U152/Y (INV_X1M_A12TH)                  0.05      0.03       0.10 r
  DRAM_slave_inst/n80 (net)                     8                   0.00       0.10 r
  DRAM_slave_inst/U368/A0 (OAI221_X1M_A12TH)              0.05      0.00       0.10 r
  DRAM_slave_inst/U368/Y (OAI221_X1M_A12TH)               0.02      0.01       0.11 f
  DRAM_slave_inst/n192 (net)                    1                   0.00       0.11 f
  DRAM_slave_inst/U367/AN (NAND2B_X1M_A12TH)              0.02      0.00       0.11 f
  DRAM_slave_inst/U367/Y (NAND2B_X1M_A12TH)               0.01      0.02       0.13 f
  DRAM_slave_inst/n370 (net)                    1                   0.00       0.13 f
  DRAM_slave_inst/ReadData_tri[15]/A (BUFZ_X1M_A12TH)     0.01      0.00       0.13 f
  DRAM_slave_inst/ReadData_tri[15]/Y (BUFZ_X1M_A12TH)     0.01      0.01       0.14 f
  DRAM_slave_inst/ReadData[15] (net)            1                   0.00       0.14 f
  DRAM_slave_inst/ReadData[15] (DRAM_slave)                         0.00       0.14 f
  DRAM_slave_ReadData[15] (net)                                     0.00       0.14 f
  DRAM_slave_ReadData[15] (out)                           0.01      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_slave_Address[2]
              (input port)
  Endpoint: DRAM_slave_ReadData[14]
            (output port)
  Path Group: input_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  DRAM_slave_Address[2] (in)                              0.00      0.00       0.00 f
  DRAM_slave_Address[2] (net)                   7                   0.00       0.00 f
  DRAM_slave_inst/Address[2] (DRAM_slave)                           0.00       0.00 f
  DRAM_slave_inst/Address[2] (net)                                  0.00       0.00 f
  DRAM_slave_inst/U513/BN (NOR2XB_X1M_A12TH)              0.00      0.00       0.00 f
  DRAM_slave_inst/U513/Y (NOR2XB_X1M_A12TH)               0.01      0.02       0.02 f
  DRAM_slave_inst/n351 (net)                    4                   0.00       0.02 f
  DRAM_slave_inst/U307/BN (NOR2XB_X1M_A12TH)              0.01      0.00       0.02 f
  DRAM_slave_inst/U307/Y (NOR2XB_X1M_A12TH)               0.08      0.05       0.07 f
  DRAM_slave_inst/n214 (net)                   26                   0.00       0.07 f
  DRAM_slave_inst/U152/A (INV_X1M_A12TH)                  0.08      0.00       0.07 f
  DRAM_slave_inst/U152/Y (INV_X1M_A12TH)                  0.05      0.03       0.10 r
  DRAM_slave_inst/n80 (net)                     8                   0.00       0.10 r
  DRAM_slave_inst/U319/A0 (OAI221_X1M_A12TH)              0.05      0.00       0.10 r
  DRAM_slave_inst/U319/Y (OAI221_X1M_A12TH)               0.02      0.01       0.11 f
  DRAM_slave_inst/n201 (net)                    1                   0.00       0.11 f
  DRAM_slave_inst/U317/AN (NAND2B_X1M_A12TH)              0.02      0.00       0.11 f
  DRAM_slave_inst/U317/Y (NAND2B_X1M_A12TH)               0.01      0.02       0.13 f
  DRAM_slave_inst/n371 (net)                    1                   0.00       0.13 f
  DRAM_slave_inst/ReadData_tri[14]/A (BUFZ_X1M_A12TH)     0.01      0.00       0.13 f
  DRAM_slave_inst/ReadData_tri[14]/Y (BUFZ_X1M_A12TH)     0.01      0.01       0.14 f
  DRAM_slave_inst/ReadData[14] (net)            1                   0.00       0.14 f
  DRAM_slave_inst/ReadData[14] (DRAM_slave)                         0.00       0.14 f
  DRAM_slave_ReadData[14] (net)                                     0.00       0.14 f
  DRAM_slave_ReadData[14] (out)                           0.01      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_slave_Address[2]
              (input port)
  Endpoint: DRAM_slave_ReadData[13]
            (output port)
  Path Group: input_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  DRAM_slave_Address[2] (in)                              0.00      0.00       0.00 f
  DRAM_slave_Address[2] (net)                   7                   0.00       0.00 f
  DRAM_slave_inst/Address[2] (DRAM_slave)                           0.00       0.00 f
  DRAM_slave_inst/Address[2] (net)                                  0.00       0.00 f
  DRAM_slave_inst/U513/BN (NOR2XB_X1M_A12TH)              0.00      0.00       0.00 f
  DRAM_slave_inst/U513/Y (NOR2XB_X1M_A12TH)               0.01      0.02       0.02 f
  DRAM_slave_inst/n351 (net)                    4                   0.00       0.02 f
  DRAM_slave_inst/U307/BN (NOR2XB_X1M_A12TH)              0.01      0.00       0.02 f
  DRAM_slave_inst/U307/Y (NOR2XB_X1M_A12TH)               0.08      0.05       0.07 f
  DRAM_slave_inst/n214 (net)                   26                   0.00       0.07 f
  DRAM_slave_inst/U152/A (INV_X1M_A12TH)                  0.08      0.00       0.07 f
  DRAM_slave_inst/U152/Y (INV_X1M_A12TH)                  0.05      0.03       0.10 r
  DRAM_slave_inst/n80 (net)                     8                   0.00       0.10 r
  DRAM_slave_inst/U372/A0 (OAI221_X1M_A12TH)              0.05      0.00       0.10 r
  DRAM_slave_inst/U372/Y (OAI221_X1M_A12TH)               0.02      0.01       0.11 f
  DRAM_slave_inst/n216 (net)                    1                   0.00       0.11 f
  DRAM_slave_inst/U371/AN (NAND2B_X1M_A12TH)              0.02      0.00       0.11 f
  DRAM_slave_inst/U371/Y (NAND2B_X1M_A12TH)               0.01      0.02       0.13 f
  DRAM_slave_inst/n372 (net)                    1                   0.00       0.13 f
  DRAM_slave_inst/ReadData_tri[13]/A (BUFZ_X1M_A12TH)     0.01      0.00       0.13 f
  DRAM_slave_inst/ReadData_tri[13]/Y (BUFZ_X1M_A12TH)     0.01      0.01       0.14 f
  DRAM_slave_inst/ReadData[13] (net)            1                   0.00       0.14 f
  DRAM_slave_inst/ReadData[13] (DRAM_slave)                         0.00       0.14 f
  DRAM_slave_ReadData[13] (net)                                     0.00       0.14 f
  DRAM_slave_ReadData[13] (out)                           0.01      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_slave_Address[2]
              (input port)
  Endpoint: DRAM_slave_ReadData[12]
            (output port)
  Path Group: input_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  DRAM_slave_Address[2] (in)                              0.00      0.00       0.00 f
  DRAM_slave_Address[2] (net)                   7                   0.00       0.00 f
  DRAM_slave_inst/Address[2] (DRAM_slave)                           0.00       0.00 f
  DRAM_slave_inst/Address[2] (net)                                  0.00       0.00 f
  DRAM_slave_inst/U513/BN (NOR2XB_X1M_A12TH)              0.00      0.00       0.00 f
  DRAM_slave_inst/U513/Y (NOR2XB_X1M_A12TH)               0.01      0.02       0.02 f
  DRAM_slave_inst/n351 (net)                    4                   0.00       0.02 f
  DRAM_slave_inst/U307/BN (NOR2XB_X1M_A12TH)              0.01      0.00       0.02 f
  DRAM_slave_inst/U307/Y (NOR2XB_X1M_A12TH)               0.08      0.05       0.07 f
  DRAM_slave_inst/n214 (net)                   26                   0.00       0.07 f
  DRAM_slave_inst/U152/A (INV_X1M_A12TH)                  0.08      0.00       0.07 f
  DRAM_slave_inst/U152/Y (INV_X1M_A12TH)                  0.05      0.03       0.10 r
  DRAM_slave_inst/n80 (net)                     8                   0.00       0.10 r
  DRAM_slave_inst/U364/A0 (OAI221_X1M_A12TH)              0.05      0.00       0.10 r
  DRAM_slave_inst/U364/Y (OAI221_X1M_A12TH)               0.02      0.01       0.11 f
  DRAM_slave_inst/n234 (net)                    1                   0.00       0.11 f
  DRAM_slave_inst/U363/AN (NAND2B_X1M_A12TH)              0.02      0.00       0.11 f
  DRAM_slave_inst/U363/Y (NAND2B_X1M_A12TH)               0.01      0.02       0.13 f
  DRAM_slave_inst/n373 (net)                    1                   0.00       0.13 f
  DRAM_slave_inst/ReadData_tri[12]/A (BUFZ_X1M_A12TH)     0.01      0.00       0.13 f
  DRAM_slave_inst/ReadData_tri[12]/Y (BUFZ_X1M_A12TH)     0.01      0.01       0.14 f
  DRAM_slave_inst/ReadData[12] (net)            1                   0.00       0.14 f
  DRAM_slave_inst/ReadData[12] (DRAM_slave)                         0.00       0.14 f
  DRAM_slave_ReadData[12] (net)                                     0.00       0.14 f
  DRAM_slave_ReadData[12] (out)                           0.01      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_slave_Address[2]
              (input port)
  Endpoint: DRAM_slave_ReadData[21]
            (output port)
  Path Group: input_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[2] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[2] (net)                   7                   0.00       0.00 r
  DRAM_slave_inst/Address[2] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[2] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U583/BN (NOR2XB_X1M_A12TH)              0.00      0.00       0.00 r
  DRAM_slave_inst/U583/Y (NOR2XB_X1M_A12TH)               0.01      0.01       0.01 r
  DRAM_slave_inst/n349 (net)                    2                   0.00       0.01 r
  DRAM_slave_inst/U247/BN (NOR2XB_X1M_A12TH)              0.01      0.00       0.01 r
  DRAM_slave_inst/U247/Y (NOR2XB_X1M_A12TH)               0.11      0.06       0.08 r
  DRAM_slave_inst/n207 (net)                   32                   0.00       0.08 r
  DRAM_slave_inst/U209/C0 (AOI222_X1M_A12TH)              0.11      0.00       0.08 r
  DRAM_slave_inst/U209/Y (AOI222_X1M_A12TH)               0.04      0.02       0.10 f
  DRAM_slave_inst/n296 (net)                    1                   0.00       0.10 f
  DRAM_slave_inst/U280/B (AND3_X1M_A12TH)                 0.04      0.00       0.10 f
  DRAM_slave_inst/U280/Y (AND3_X1M_A12TH)                 0.01      0.02       0.12 f
  DRAM_slave_inst/n150 (net)                    1                   0.00       0.12 f
  DRAM_slave_inst/U278/C0 (OAI221_X1M_A12TH)              0.01      0.00       0.12 f
  DRAM_slave_inst/U278/Y (OAI221_X1M_A12TH)               0.02      0.01       0.13 r
  DRAM_slave_inst/n364 (net)                    1                   0.00       0.13 r
  DRAM_slave_inst/ReadData_tri[21]/A (BUFZ_X1M_A12TH)     0.02      0.00       0.13 r
  DRAM_slave_inst/ReadData_tri[21]/Y (BUFZ_X1M_A12TH)     0.01      0.01       0.14 r
  DRAM_slave_inst/ReadData[21] (net)            1                   0.00       0.14 r
  DRAM_slave_inst/ReadData[21] (DRAM_slave)                         0.00       0.14 r
  DRAM_slave_ReadData[21] (net)                                     0.00       0.14 r
  DRAM_slave_ReadData[21] (out)                           0.01      0.00       0.14 r
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_master_inst/ps_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[9]
            (output port)
  Path Group: output_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[2]/CK (DFFQ_X1M_A12TH)          0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[2]/Q (DFFQ_X1M_A12TH)           0.01      0.03       0.03 f
  DRAM_master_inst/ps[2] (net)                  3                   0.00       0.03 f
  DRAM_master_inst/U9/B (OR2_X1M_A12TH)                   0.01      0.00       0.03 f
  DRAM_master_inst/U9/Y (OR2_X1M_A12TH)                   0.01      0.02       0.05 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.05 f
  DRAM_master_inst/U29/A (INV_X1M_A12TH)                  0.01      0.00       0.05 f
  DRAM_master_inst/U29/Y (INV_X1M_A12TH)                  0.13      0.07       0.12 r
  DRAM_master_inst/n119 (net)                  36                   0.00       0.12 r
  DRAM_master_inst/Address_tri[9]/OE (BUFZ_X1M_A12TH)     0.13      0.00       0.12 r
  DRAM_master_inst/Address_tri[9]/Y (BUFZ_X1M_A12TH)      0.02      0.02       0.14 f
  DRAM_master_inst/Address[9] (net)             1                   0.00       0.14 f
  DRAM_master_inst/Address[9] (DRAM_master)                         0.00       0.14 f
  DRAM_master_Address[9] (net)                                      0.00       0.14 f
  DRAM_master_Address[9] (out)                            0.02      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_master_inst/ps_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[8]
            (output port)
  Path Group: output_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[2]/CK (DFFQ_X1M_A12TH)          0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[2]/Q (DFFQ_X1M_A12TH)           0.01      0.03       0.03 f
  DRAM_master_inst/ps[2] (net)                  3                   0.00       0.03 f
  DRAM_master_inst/U9/B (OR2_X1M_A12TH)                   0.01      0.00       0.03 f
  DRAM_master_inst/U9/Y (OR2_X1M_A12TH)                   0.01      0.02       0.05 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.05 f
  DRAM_master_inst/U29/A (INV_X1M_A12TH)                  0.01      0.00       0.05 f
  DRAM_master_inst/U29/Y (INV_X1M_A12TH)                  0.13      0.07       0.12 r
  DRAM_master_inst/n119 (net)                  36                   0.00       0.12 r
  DRAM_master_inst/Address_tri[8]/OE (BUFZ_X1M_A12TH)     0.13      0.00       0.12 r
  DRAM_master_inst/Address_tri[8]/Y (BUFZ_X1M_A12TH)      0.02      0.02       0.14 f
  DRAM_master_inst/Address[8] (net)             1                   0.00       0.14 f
  DRAM_master_inst/Address[8] (DRAM_master)                         0.00       0.14 f
  DRAM_master_Address[8] (net)                                      0.00       0.14 f
  DRAM_master_Address[8] (out)                            0.02      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_master_inst/ps_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[7]
            (output port)
  Path Group: output_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[2]/CK (DFFQ_X1M_A12TH)          0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[2]/Q (DFFQ_X1M_A12TH)           0.01      0.03       0.03 f
  DRAM_master_inst/ps[2] (net)                  3                   0.00       0.03 f
  DRAM_master_inst/U9/B (OR2_X1M_A12TH)                   0.01      0.00       0.03 f
  DRAM_master_inst/U9/Y (OR2_X1M_A12TH)                   0.01      0.02       0.05 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.05 f
  DRAM_master_inst/U29/A (INV_X1M_A12TH)                  0.01      0.00       0.05 f
  DRAM_master_inst/U29/Y (INV_X1M_A12TH)                  0.13      0.07       0.12 r
  DRAM_master_inst/n119 (net)                  36                   0.00       0.12 r
  DRAM_master_inst/Address_tri[7]/OE (BUFZ_X1M_A12TH)     0.13      0.00       0.12 r
  DRAM_master_inst/Address_tri[7]/Y (BUFZ_X1M_A12TH)      0.02      0.02       0.14 f
  DRAM_master_inst/Address[7] (net)             1                   0.00       0.14 f
  DRAM_master_inst/Address[7] (DRAM_master)                         0.00       0.14 f
  DRAM_master_Address[7] (net)                                      0.00       0.14 f
  DRAM_master_Address[7] (out)                            0.02      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_master_inst/ps_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[6]
            (output port)
  Path Group: output_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[2]/CK (DFFQ_X1M_A12TH)          0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[2]/Q (DFFQ_X1M_A12TH)           0.01      0.03       0.03 f
  DRAM_master_inst/ps[2] (net)                  3                   0.00       0.03 f
  DRAM_master_inst/U9/B (OR2_X1M_A12TH)                   0.01      0.00       0.03 f
  DRAM_master_inst/U9/Y (OR2_X1M_A12TH)                   0.01      0.02       0.05 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.05 f
  DRAM_master_inst/U29/A (INV_X1M_A12TH)                  0.01      0.00       0.05 f
  DRAM_master_inst/U29/Y (INV_X1M_A12TH)                  0.13      0.07       0.12 r
  DRAM_master_inst/n119 (net)                  36                   0.00       0.12 r
  DRAM_master_inst/Address_tri[6]/OE (BUFZ_X1M_A12TH)     0.13      0.00       0.12 r
  DRAM_master_inst/Address_tri[6]/Y (BUFZ_X1M_A12TH)      0.02      0.02       0.14 f
  DRAM_master_inst/Address[6] (net)             1                   0.00       0.14 f
  DRAM_master_inst/Address[6] (DRAM_master)                         0.00       0.14 f
  DRAM_master_Address[6] (net)                                      0.00       0.14 f
  DRAM_master_Address[6] (out)                            0.02      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_master_inst/ps_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[5]
            (output port)
  Path Group: output_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[2]/CK (DFFQ_X1M_A12TH)          0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[2]/Q (DFFQ_X1M_A12TH)           0.01      0.03       0.03 f
  DRAM_master_inst/ps[2] (net)                  3                   0.00       0.03 f
  DRAM_master_inst/U9/B (OR2_X1M_A12TH)                   0.01      0.00       0.03 f
  DRAM_master_inst/U9/Y (OR2_X1M_A12TH)                   0.01      0.02       0.05 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.05 f
  DRAM_master_inst/U29/A (INV_X1M_A12TH)                  0.01      0.00       0.05 f
  DRAM_master_inst/U29/Y (INV_X1M_A12TH)                  0.13      0.07       0.12 r
  DRAM_master_inst/n119 (net)                  36                   0.00       0.12 r
  DRAM_master_inst/Address_tri[5]/OE (BUFZ_X1M_A12TH)     0.13      0.00       0.12 r
  DRAM_master_inst/Address_tri[5]/Y (BUFZ_X1M_A12TH)      0.02      0.02       0.14 f
  DRAM_master_inst/Address[5] (net)             1                   0.00       0.14 f
  DRAM_master_inst/Address[5] (DRAM_master)                         0.00       0.14 f
  DRAM_master_Address[5] (net)                                      0.00       0.14 f
  DRAM_master_Address[5] (out)                            0.02      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_master_inst/ps_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[4]
            (output port)
  Path Group: output_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[2]/CK (DFFQ_X1M_A12TH)          0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[2]/Q (DFFQ_X1M_A12TH)           0.01      0.03       0.03 f
  DRAM_master_inst/ps[2] (net)                  3                   0.00       0.03 f
  DRAM_master_inst/U9/B (OR2_X1M_A12TH)                   0.01      0.00       0.03 f
  DRAM_master_inst/U9/Y (OR2_X1M_A12TH)                   0.01      0.02       0.05 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.05 f
  DRAM_master_inst/U29/A (INV_X1M_A12TH)                  0.01      0.00       0.05 f
  DRAM_master_inst/U29/Y (INV_X1M_A12TH)                  0.13      0.07       0.12 r
  DRAM_master_inst/n119 (net)                  36                   0.00       0.12 r
  DRAM_master_inst/Address_tri[4]/OE (BUFZ_X1M_A12TH)     0.13      0.00       0.12 r
  DRAM_master_inst/Address_tri[4]/Y (BUFZ_X1M_A12TH)      0.02      0.02       0.14 f
  DRAM_master_inst/Address[4] (net)             1                   0.00       0.14 f
  DRAM_master_inst/Address[4] (DRAM_master)                         0.00       0.14 f
  DRAM_master_Address[4] (net)                                      0.00       0.14 f
  DRAM_master_Address[4] (out)                            0.02      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_master_inst/ps_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[3]
            (output port)
  Path Group: output_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[2]/CK (DFFQ_X1M_A12TH)          0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[2]/Q (DFFQ_X1M_A12TH)           0.01      0.03       0.03 f
  DRAM_master_inst/ps[2] (net)                  3                   0.00       0.03 f
  DRAM_master_inst/U9/B (OR2_X1M_A12TH)                   0.01      0.00       0.03 f
  DRAM_master_inst/U9/Y (OR2_X1M_A12TH)                   0.01      0.02       0.05 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.05 f
  DRAM_master_inst/U29/A (INV_X1M_A12TH)                  0.01      0.00       0.05 f
  DRAM_master_inst/U29/Y (INV_X1M_A12TH)                  0.13      0.07       0.12 r
  DRAM_master_inst/n119 (net)                  36                   0.00       0.12 r
  DRAM_master_inst/Address_tri[3]/OE (BUFZ_X1M_A12TH)     0.13      0.00       0.12 r
  DRAM_master_inst/Address_tri[3]/Y (BUFZ_X1M_A12TH)      0.02      0.02       0.14 f
  DRAM_master_inst/Address[3] (net)             1                   0.00       0.14 f
  DRAM_master_inst/Address[3] (DRAM_master)                         0.00       0.14 f
  DRAM_master_Address[3] (net)                                      0.00       0.14 f
  DRAM_master_Address[3] (out)                            0.02      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_master_inst/ps_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[2]
            (output port)
  Path Group: output_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[2]/CK (DFFQ_X1M_A12TH)          0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[2]/Q (DFFQ_X1M_A12TH)           0.01      0.03       0.03 f
  DRAM_master_inst/ps[2] (net)                  3                   0.00       0.03 f
  DRAM_master_inst/U9/B (OR2_X1M_A12TH)                   0.01      0.00       0.03 f
  DRAM_master_inst/U9/Y (OR2_X1M_A12TH)                   0.01      0.02       0.05 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.05 f
  DRAM_master_inst/U29/A (INV_X1M_A12TH)                  0.01      0.00       0.05 f
  DRAM_master_inst/U29/Y (INV_X1M_A12TH)                  0.13      0.07       0.12 r
  DRAM_master_inst/n119 (net)                  36                   0.00       0.12 r
  DRAM_master_inst/Address_tri[2]/OE (BUFZ_X1M_A12TH)     0.13      0.00       0.12 r
  DRAM_master_inst/Address_tri[2]/Y (BUFZ_X1M_A12TH)      0.02      0.02       0.14 f
  DRAM_master_inst/Address[2] (net)             1                   0.00       0.14 f
  DRAM_master_inst/Address[2] (DRAM_master)                         0.00       0.14 f
  DRAM_master_Address[2] (net)                                      0.00       0.14 f
  DRAM_master_Address[2] (out)                            0.02      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_master_inst/ps_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[1]
            (output port)
  Path Group: output_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[2]/CK (DFFQ_X1M_A12TH)          0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[2]/Q (DFFQ_X1M_A12TH)           0.01      0.03       0.03 f
  DRAM_master_inst/ps[2] (net)                  3                   0.00       0.03 f
  DRAM_master_inst/U9/B (OR2_X1M_A12TH)                   0.01      0.00       0.03 f
  DRAM_master_inst/U9/Y (OR2_X1M_A12TH)                   0.01      0.02       0.05 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.05 f
  DRAM_master_inst/U29/A (INV_X1M_A12TH)                  0.01      0.00       0.05 f
  DRAM_master_inst/U29/Y (INV_X1M_A12TH)                  0.13      0.07       0.12 r
  DRAM_master_inst/n119 (net)                  36                   0.00       0.12 r
  DRAM_master_inst/Address_tri[1]/OE (BUFZ_X1M_A12TH)     0.13      0.00       0.12 r
  DRAM_master_inst/Address_tri[1]/Y (BUFZ_X1M_A12TH)      0.02      0.02       0.14 f
  DRAM_master_inst/Address[1] (net)             1                   0.00       0.14 f
  DRAM_master_inst/Address[1] (DRAM_master)                         0.00       0.14 f
  DRAM_master_Address[1] (net)                                      0.00       0.14 f
  DRAM_master_Address[1] (out)                            0.02      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: DRAM_master_inst/ps_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[0]
            (output port)
  Path Group: output_grp
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[2]/CK (DFFQ_X1M_A12TH)          0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[2]/Q (DFFQ_X1M_A12TH)           0.01      0.03       0.03 f
  DRAM_master_inst/ps[2] (net)                  3                   0.00       0.03 f
  DRAM_master_inst/U9/B (OR2_X1M_A12TH)                   0.01      0.00       0.03 f
  DRAM_master_inst/U9/Y (OR2_X1M_A12TH)                   0.01      0.02       0.05 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.05 f
  DRAM_master_inst/U29/A (INV_X1M_A12TH)                  0.01      0.00       0.05 f
  DRAM_master_inst/U29/Y (INV_X1M_A12TH)                  0.13      0.07       0.12 r
  DRAM_master_inst/n119 (net)                  36                   0.00       0.12 r
  DRAM_master_inst/Address_tri[0]/OE (BUFZ_X1M_A12TH)     0.13      0.00       0.12 r
  DRAM_master_inst/Address_tri[0]/Y (BUFZ_X1M_A12TH)      0.02      0.02       0.14 f
  DRAM_master_inst/Address[0] (net)             1                   0.00       0.14 f
  DRAM_master_inst/Address[0] (DRAM_master)                         0.00       0.14 f
  DRAM_master_Address[0] (net)                                      0.00       0.14 f
  DRAM_master_Address[0] (out)                            0.02      0.00       0.14 f
  data arrival time                                                            0.14

  max_delay                                                         0.33       0.33
  output external delay                                             0.00       0.33
  data required time                                                           0.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.33
  data arrival time                                                           -0.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


1
