// Seed: 155309787
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  always @(negedge -1'b0) begin : LABEL_0
    wait (1);
  end
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd52
) (
    output tri   id_0,
    input  tri   _id_1,
    output uwire id_2
);
  wire [id_1 : 1 'd0] id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd50,
    parameter id_3 = 32'd0
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire _id_3;
  inout wire _id_2;
  input wire id_1;
  logic [id_3  +  id_2 : 'b0] id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
