{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669363676669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669363676669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 17:07:56 2022 " "Processing started: Fri Nov 25 17:07:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669363676669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669363676669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CH3_WATCH -c CH3_WATCH --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CH3_WATCH -c CH3_WATCH --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669363676669 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669363676844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch3_watch.v 1 1 " "Found 1 design units, including 1 entities, in source file ch3_watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 CH3_WATCH " "Found entity 1: CH3_WATCH" {  } { { "CH3_WATCH.v" "" { Text "C:/altera/CH3_WATCH/CH3_WATCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669363676913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669363676913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch3_wt_sep.v 1 1 " "Found 1 design units, including 1 entities, in source file ch3_wt_sep.v" { { "Info" "ISGN_ENTITY_NAME" "1 CH3_WT_SEP " "Found entity 1: CH3_WT_SEP" {  } { { "CH3_WT_SEP.v" "" { Text "C:/altera/CH3_WATCH/CH3_WT_SEP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669363676914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669363676914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CH3_WATCH " "Elaborating entity \"CH3_WATCH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669363676932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_WATCH.v(86) " "Verilog HDL assignment warning at CH3_WATCH.v(86): truncated value with size 32 to match size of target (7)" {  } { { "CH3_WATCH.v" "" { Text "C:/altera/CH3_WATCH/CH3_WATCH.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669363676934 "|CH3_WATCH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_WATCH.v(107) " "Verilog HDL assignment warning at CH3_WATCH.v(107): truncated value with size 32 to match size of target (7)" {  } { { "CH3_WATCH.v" "" { Text "C:/altera/CH3_WATCH/CH3_WATCH.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669363676934 "|CH3_WATCH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_WATCH.v(119) " "Verilog HDL assignment warning at CH3_WATCH.v(119): truncated value with size 32 to match size of target (7)" {  } { { "CH3_WATCH.v" "" { Text "C:/altera/CH3_WATCH/CH3_WATCH.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669363676935 "|CH3_WATCH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_WATCH.v(140) " "Verilog HDL assignment warning at CH3_WATCH.v(140): truncated value with size 32 to match size of target (7)" {  } { { "CH3_WATCH.v" "" { Text "C:/altera/CH3_WATCH/CH3_WATCH.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669363676935 "|CH3_WATCH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_WATCH.v(152) " "Verilog HDL assignment warning at CH3_WATCH.v(152): truncated value with size 32 to match size of target (7)" {  } { { "CH3_WATCH.v" "" { Text "C:/altera/CH3_WATCH/CH3_WATCH.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669363676936 "|CH3_WATCH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_WATCH.v(176) " "Verilog HDL assignment warning at CH3_WATCH.v(176): truncated value with size 32 to match size of target (7)" {  } { { "CH3_WATCH.v" "" { Text "C:/altera/CH3_WATCH/CH3_WATCH.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669363676936 "|CH3_WATCH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_WATCH.v(188) " "Verilog HDL assignment warning at CH3_WATCH.v(188): truncated value with size 32 to match size of target (7)" {  } { { "CH3_WATCH.v" "" { Text "C:/altera/CH3_WATCH/CH3_WATCH.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669363676937 "|CH3_WATCH"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_WATCH.v(227) " "Verilog HDL Case Statement warning at CH3_WATCH.v(227): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_WATCH.v" "" { Text "C:/altera/CH3_WATCH/CH3_WATCH.v" 227 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669363676940 "|CH3_WATCH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LCD_RW CH3_WATCH.v(209) " "Verilog HDL Always Construct warning at CH3_WATCH.v(209): inferring latch(es) for variable \"LCD_RW\", which holds its previous value in one or more paths through the always construct" {  } { { "CH3_WATCH.v" "" { Text "C:/altera/CH3_WATCH/CH3_WATCH.v" 209 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669363676941 "|CH3_WATCH"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_WATCH.v(402) " "Verilog HDL Case Statement warning at CH3_WATCH.v(402): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_WATCH.v" "" { Text "C:/altera/CH3_WATCH/CH3_WATCH.v" 402 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669363676942 "|CH3_WATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_RW CH3_WATCH.v(222) " "Inferred latch for \"LCD_RW\" at CH3_WATCH.v(222)" {  } { { "CH3_WATCH.v" "" { Text "C:/altera/CH3_WATCH/CH3_WATCH.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669363676953 "|CH3_WATCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CH3_WT_SEP CH3_WT_SEP:S_SEP " "Elaborating entity \"CH3_WT_SEP\" for hierarchy \"CH3_WT_SEP:S_SEP\"" {  } { { "CH3_WATCH.v" "S_SEP" { Text "C:/altera/CH3_WATCH/CH3_WATCH.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669363676987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.v(21) " "Verilog HDL assignment warning at CH3_WT_SEP.v(21): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.v" "" { Text "C:/altera/CH3_WATCH/CH3_WT_SEP.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669363676988 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.v(26) " "Verilog HDL assignment warning at CH3_WT_SEP.v(26): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.v" "" { Text "C:/altera/CH3_WATCH/CH3_WT_SEP.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669363676988 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.v(31) " "Verilog HDL assignment warning at CH3_WT_SEP.v(31): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.v" "" { Text "C:/altera/CH3_WATCH/CH3_WT_SEP.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669363676988 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.v(36) " "Verilog HDL assignment warning at CH3_WT_SEP.v(36): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.v" "" { Text "C:/altera/CH3_WATCH/CH3_WT_SEP.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669363676988 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.v(41) " "Verilog HDL assignment warning at CH3_WT_SEP.v(41): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.v" "" { Text "C:/altera/CH3_WATCH/CH3_WT_SEP.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669363676989 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669363677054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 17:07:57 2022 " "Processing ended: Fri Nov 25 17:07:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669363677054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669363677054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669363677054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669363677054 ""}
