Classic Timing Analyzer report for compteur3bcd
Thu Sep 07 11:03:23 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'H'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+---------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From    ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.980 ns                         ; C       ; iq[3] ; --         ; H        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.905 ns                         ; iq[3]   ; Q[3]  ; H          ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.251 ns                         ; data[1] ; iq[1] ; --         ; H        ; 0            ;
; Clock Setup: 'H'             ; N/A   ; None          ; 299.13 MHz ( period = 3.343 ns ) ; iq[0]   ; iq[3] ; H          ; H        ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;         ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; H               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'H'                                                                                                                                                                   ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 299.13 MHz ( period = 3.343 ns )               ; iq[0] ; iq[3] ; H          ; H        ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 308.83 MHz ( period = 3.238 ns )               ; iq[1] ; iq[3] ; H          ; H        ; None                        ; None                      ; 3.024 ns                ;
; N/A   ; 320.41 MHz ( period = 3.121 ns )               ; iq[0] ; iq[2] ; H          ; H        ; None                        ; None                      ; 2.907 ns                ;
; N/A   ; 323.42 MHz ( period = 3.092 ns )               ; iq[2] ; iq[3] ; H          ; H        ; None                        ; None                      ; 2.878 ns                ;
; N/A   ; 331.56 MHz ( period = 3.016 ns )               ; iq[1] ; iq[2] ; H          ; H        ; None                        ; None                      ; 2.802 ns                ;
; N/A   ; 344.71 MHz ( period = 2.901 ns )               ; iq[0] ; iq[1] ; H          ; H        ; None                        ; None                      ; 2.687 ns                ;
; N/A   ; 348.43 MHz ( period = 2.870 ns )               ; iq[2] ; iq[2] ; H          ; H        ; None                        ; None                      ; 2.656 ns                ;
; N/A   ; 349.90 MHz ( period = 2.858 ns )               ; iq[3] ; iq[3] ; H          ; H        ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; 357.65 MHz ( period = 2.796 ns )               ; iq[1] ; iq[1] ; H          ; H        ; None                        ; None                      ; 2.582 ns                ;
; N/A   ; 377.36 MHz ( period = 2.650 ns )               ; iq[2] ; iq[1] ; H          ; H        ; None                        ; None                      ; 2.436 ns                ;
; N/A   ; 379.36 MHz ( period = 2.636 ns )               ; iq[3] ; iq[2] ; H          ; H        ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; 384.62 MHz ( period = 2.600 ns )               ; iq[0] ; iq[0] ; H          ; H        ; None                        ; None                      ; 2.386 ns                ;
; N/A   ; 400.80 MHz ( period = 2.495 ns )               ; iq[1] ; iq[0] ; H          ; H        ; None                        ; None                      ; 2.281 ns                ;
; N/A   ; 413.91 MHz ( period = 2.416 ns )               ; iq[3] ; iq[1] ; H          ; H        ; None                        ; None                      ; 2.202 ns                ;
; N/A   ; 425.71 MHz ( period = 2.349 ns )               ; iq[2] ; iq[0] ; H          ; H        ; None                        ; None                      ; 2.135 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; iq[3] ; iq[0] ; H          ; H        ; None                        ; None                      ; 1.383 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+---------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To    ; To Clock ;
+-------+--------------+------------+---------+-------+----------+
; N/A   ; None         ; 5.980 ns   ; C       ; iq[3] ; H        ;
; N/A   ; None         ; 5.758 ns   ; C       ; iq[2] ; H        ;
; N/A   ; None         ; 5.538 ns   ; C       ; iq[1] ; H        ;
; N/A   ; None         ; 4.842 ns   ; load    ; iq[3] ; H        ;
; N/A   ; None         ; 4.704 ns   ; load    ; iq[1] ; H        ;
; N/A   ; None         ; 4.704 ns   ; load    ; iq[2] ; H        ;
; N/A   ; None         ; 4.473 ns   ; C       ; iq[0] ; H        ;
; N/A   ; None         ; 4.436 ns   ; load    ; iq[0] ; H        ;
; N/A   ; None         ; 1.018 ns   ; data[3] ; iq[3] ; H        ;
; N/A   ; None         ; 0.880 ns   ; data[3] ; iq[1] ; H        ;
; N/A   ; None         ; 0.880 ns   ; data[3] ; iq[2] ; H        ;
; N/A   ; None         ; 0.612 ns   ; data[3] ; iq[0] ; H        ;
; N/A   ; None         ; -0.198 ns  ; data[1] ; iq[3] ; H        ;
; N/A   ; None         ; -0.336 ns  ; data[1] ; iq[1] ; H        ;
; N/A   ; None         ; -0.336 ns  ; data[1] ; iq[2] ; H        ;
; N/A   ; None         ; -0.339 ns  ; data[2] ; iq[3] ; H        ;
; N/A   ; None         ; -0.477 ns  ; data[2] ; iq[1] ; H        ;
; N/A   ; None         ; -0.477 ns  ; data[2] ; iq[2] ; H        ;
; N/A   ; None         ; -0.604 ns  ; data[1] ; iq[0] ; H        ;
; N/A   ; None         ; -0.745 ns  ; data[2] ; iq[0] ; H        ;
; N/A   ; None         ; -0.854 ns  ; data[0] ; iq[0] ; H        ;
+-------+--------------+------------+---------+-------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+-------+------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To   ; From Clock ;
+-------+--------------+------------+-------+------+------------+
; N/A   ; None         ; 7.905 ns   ; iq[3] ; Q[3] ; H          ;
; N/A   ; None         ; 7.777 ns   ; iq[2] ; Q[2] ; H          ;
; N/A   ; None         ; 7.762 ns   ; iq[1] ; Q[1] ; H          ;
; N/A   ; None         ; 7.742 ns   ; iq[0] ; Q[0] ; H          ;
+-------+--------------+------------+-------+------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+---------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To    ; To Clock ;
+---------------+-------------+-----------+---------+-------+----------+
; N/A           ; None        ; 1.251 ns  ; data[1] ; iq[1] ; H        ;
; N/A           ; None        ; 1.084 ns  ; data[0] ; iq[0] ; H        ;
; N/A           ; None        ; 0.975 ns  ; data[2] ; iq[0] ; H        ;
; N/A           ; None        ; 0.834 ns  ; data[1] ; iq[0] ; H        ;
; N/A           ; None        ; 0.766 ns  ; data[2] ; iq[2] ; H        ;
; N/A           ; None        ; 0.707 ns  ; data[2] ; iq[1] ; H        ;
; N/A           ; None        ; 0.569 ns  ; data[2] ; iq[3] ; H        ;
; N/A           ; None        ; 0.566 ns  ; data[1] ; iq[2] ; H        ;
; N/A           ; None        ; 0.428 ns  ; data[1] ; iq[3] ; H        ;
; N/A           ; None        ; 0.170 ns  ; data[3] ; iq[3] ; H        ;
; N/A           ; None        ; -0.382 ns ; data[3] ; iq[0] ; H        ;
; N/A           ; None        ; -0.650 ns ; data[3] ; iq[1] ; H        ;
; N/A           ; None        ; -0.650 ns ; data[3] ; iq[2] ; H        ;
; N/A           ; None        ; -3.845 ns ; C       ; iq[3] ; H        ;
; N/A           ; None        ; -4.206 ns ; load    ; iq[0] ; H        ;
; N/A           ; None        ; -4.243 ns ; C       ; iq[0] ; H        ;
; N/A           ; None        ; -4.283 ns ; C       ; iq[1] ; H        ;
; N/A           ; None        ; -4.283 ns ; C       ; iq[2] ; H        ;
; N/A           ; None        ; -4.474 ns ; load    ; iq[1] ; H        ;
; N/A           ; None        ; -4.474 ns ; load    ; iq[2] ; H        ;
; N/A           ; None        ; -4.612 ns ; load    ; iq[3] ; H        ;
+---------------+-------------+-----------+---------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 07 11:03:23 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off compteur3bcd -c compteur3bcd --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "H" is an undefined clock
Info: Clock "H" has Internal fmax of 299.13 MHz between source register "iq[0]" and destination register "iq[3]" (period= 3.343 ns)
    Info: + Longest register to register delay is 3.129 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y12_N19; Fanout = 5; REG Node = 'iq[0]'
        Info: 2: + IC(0.343 ns) + CELL(0.376 ns) = 0.719 ns; Loc. = LCCOMB_X64_Y12_N26; Fanout = 5; COMB Node = 'id~31'
        Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.128 ns; Loc. = LCCOMB_X64_Y12_N2; Fanout = 4; COMB Node = 'id~34'
        Info: 4: + IC(0.275 ns) + CELL(0.393 ns) = 1.796 ns; Loc. = LCCOMB_X64_Y12_N10; Fanout = 2; COMB Node = 'Add0~4'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.867 ns; Loc. = LCCOMB_X64_Y12_N12; Fanout = 2; COMB Node = 'Add0~6'
        Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 2.026 ns; Loc. = LCCOMB_X64_Y12_N14; Fanout = 1; COMB Node = 'Add0~8'
        Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 2.436 ns; Loc. = LCCOMB_X64_Y12_N16; Fanout = 1; COMB Node = 'Add0~9'
        Info: 8: + IC(0.459 ns) + CELL(0.150 ns) = 3.045 ns; Loc. = LCCOMB_X64_Y12_N8; Fanout = 1; COMB Node = 'iq[3]~0'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 3.129 ns; Loc. = LCFF_X64_Y12_N9; Fanout = 8; REG Node = 'iq[3]'
        Info: Total cell delay = 1.793 ns ( 57.30 % )
        Info: Total interconnect delay = 1.336 ns ( 42.70 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "H" to destination register is 3.335 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'
            Info: 2: + IC(1.936 ns) + CELL(0.537 ns) = 3.335 ns; Loc. = LCFF_X64_Y12_N9; Fanout = 8; REG Node = 'iq[3]'
            Info: Total cell delay = 1.399 ns ( 41.95 % )
            Info: Total interconnect delay = 1.936 ns ( 58.05 % )
        Info: - Longest clock path from clock "H" to source register is 3.335 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'
            Info: 2: + IC(1.936 ns) + CELL(0.537 ns) = 3.335 ns; Loc. = LCFF_X64_Y12_N19; Fanout = 5; REG Node = 'iq[0]'
            Info: Total cell delay = 1.399 ns ( 41.95 % )
            Info: Total interconnect delay = 1.936 ns ( 58.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "iq[3]" (data pin = "C", clock pin = "H") is 5.980 ns
    Info: + Longest pin to register delay is 9.351 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 6; PIN Node = 'C'
        Info: 2: + IC(6.090 ns) + CELL(0.393 ns) = 7.335 ns; Loc. = LCCOMB_X64_Y12_N24; Fanout = 1; COMB Node = 'Add0~2'
        Info: 3: + IC(0.269 ns) + CELL(0.414 ns) = 8.018 ns; Loc. = LCCOMB_X64_Y12_N10; Fanout = 2; COMB Node = 'Add0~4'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.089 ns; Loc. = LCCOMB_X64_Y12_N12; Fanout = 2; COMB Node = 'Add0~6'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 8.248 ns; Loc. = LCCOMB_X64_Y12_N14; Fanout = 1; COMB Node = 'Add0~8'
        Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 8.658 ns; Loc. = LCCOMB_X64_Y12_N16; Fanout = 1; COMB Node = 'Add0~9'
        Info: 7: + IC(0.459 ns) + CELL(0.150 ns) = 9.267 ns; Loc. = LCCOMB_X64_Y12_N8; Fanout = 1; COMB Node = 'iq[3]~0'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 9.351 ns; Loc. = LCFF_X64_Y12_N9; Fanout = 8; REG Node = 'iq[3]'
        Info: Total cell delay = 2.533 ns ( 27.09 % )
        Info: Total interconnect delay = 6.818 ns ( 72.91 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "H" to destination register is 3.335 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'
        Info: 2: + IC(1.936 ns) + CELL(0.537 ns) = 3.335 ns; Loc. = LCFF_X64_Y12_N9; Fanout = 8; REG Node = 'iq[3]'
        Info: Total cell delay = 1.399 ns ( 41.95 % )
        Info: Total interconnect delay = 1.936 ns ( 58.05 % )
Info: tco from clock "H" to destination pin "Q[3]" through register "iq[3]" is 7.905 ns
    Info: + Longest clock path from clock "H" to source register is 3.335 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'
        Info: 2: + IC(1.936 ns) + CELL(0.537 ns) = 3.335 ns; Loc. = LCFF_X64_Y12_N9; Fanout = 8; REG Node = 'iq[3]'
        Info: Total cell delay = 1.399 ns ( 41.95 % )
        Info: Total interconnect delay = 1.936 ns ( 58.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.320 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y12_N9; Fanout = 8; REG Node = 'iq[3]'
        Info: 2: + IC(1.532 ns) + CELL(2.788 ns) = 4.320 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'Q[3]'
        Info: Total cell delay = 2.788 ns ( 64.54 % )
        Info: Total interconnect delay = 1.532 ns ( 35.46 % )
Info: th for register "iq[1]" (data pin = "data[1]", clock pin = "H") is 1.251 ns
    Info: + Longest clock path from clock "H" to destination register is 3.335 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'
        Info: 2: + IC(1.936 ns) + CELL(0.537 ns) = 3.335 ns; Loc. = LCFF_X64_Y12_N5; Fanout = 4; REG Node = 'iq[1]'
        Info: Total cell delay = 1.399 ns ( 41.95 % )
        Info: Total interconnect delay = 1.936 ns ( 58.05 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'data[1]'
        Info: 2: + IC(0.992 ns) + CELL(0.275 ns) = 2.266 ns; Loc. = LCCOMB_X64_Y12_N4; Fanout = 1; COMB Node = 'id[1]~36'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.350 ns; Loc. = LCFF_X64_Y12_N5; Fanout = 4; REG Node = 'iq[1]'
        Info: Total cell delay = 1.358 ns ( 57.79 % )
        Info: Total interconnect delay = 0.992 ns ( 42.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Thu Sep 07 11:03:23 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


