digraph "CFG for '_Z16transpose_sharedPfS_' function" {
	label="CFG for '_Z16transpose_sharedPfS_' function";

	Node0x5b435f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = getelementptr inbounds i8, i8 addrspace(4)* %4, i64 12\l  %10 = bitcast i8 addrspace(4)* %9 to i32 addrspace(4)*\l  %11 = load i32, i32 addrspace(4)* %10, align 4, !tbaa !6\l  %12 = mul i32 %3, %8\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %14 = add i32 %12, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %4, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = getelementptr inbounds i8, i8 addrspace(4)* %4, i64 16\l  %21 = bitcast i8 addrspace(4)* %20 to i32 addrspace(4)*\l  %22 = load i32, i32 addrspace(4)* %21, align 8, !tbaa !16\l  %23 = mul i32 %15, %19\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !15\l  %25 = add i32 %23, %24\l  %26 = udiv i32 %11, %8\l  %27 = mul i32 %26, %8\l  %28 = icmp ugt i32 %11, %27\l  %29 = zext i1 %28 to i32\l  %30 = add i32 %26, %29\l  %31 = udiv i32 %22, %19\l  %32 = mul i32 %31, %19\l  %33 = icmp ugt i32 %22, %32\l  %34 = zext i1 %33 to i32\l  %35 = add i32 %31, %34\l  %36 = mul i32 %35, %19\l  %37 = icmp slt i32 %14, %36\l  %38 = mul i32 %30, %8\l  %39 = icmp slt i32 %25, %38\l  %40 = select i1 %37, i1 %39, i1 false\l  br i1 %40, label %41, label %48\l|{<s0>T|<s1>F}}"];
	Node0x5b435f0:s0 -> Node0x5b47e40;
	Node0x5b435f0:s1 -> Node0x5b47ed0;
	Node0x5b47e40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%41:\l41:                                               \l  %42 = mul nsw i32 %36, %25\l  %43 = add nsw i32 %42, %14\l  %44 = sext i32 %43 to i64\l  %45 = getelementptr inbounds float, float addrspace(1)* %0, i64 %44\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !17,\l... !amdgpu.noclobber !5\l  %47 = getelementptr inbounds [16 x [17 x float]], [16 x [17 x float]]\l... addrspace(3)* @_ZZ16transpose_sharedPfS_E6result, i32 0, i32 %13, i32 %24\l  store float %46, float addrspace(3)* %47, align 4, !tbaa !17\l  br label %48\l}"];
	Node0x5b47e40 -> Node0x5b47ed0;
	Node0x5b47ed0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %49 = getelementptr inbounds [16 x [17 x float]], [16 x [17 x float]]\l... addrspace(3)* @_ZZ16transpose_sharedPfS_E6result, i32 0, i32 %13, i32 %24\l  %50 = load float, float addrspace(3)* %49, align 4, !tbaa !17\l  %51 = mul nsw i32 %36, %14\l  %52 = add nsw i32 %51, %25\l  %53 = sext i32 %52 to i64\l  %54 = getelementptr inbounds float, float addrspace(1)* %1, i64 %53\l  store float %50, float addrspace(1)* %54, align 4, !tbaa !17\l  ret void\l}"];
}
