{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614639705527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614639705527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  1 19:01:45 2021 " "Processing started: Mon Mar  1 19:01:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614639705527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639705527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleCompArch -c SimpleCompArch " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleCompArch -c SimpleCompArch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639705527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614639705669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SimpleCompArch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SimpleCompArch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleCompArch-rtl " "Found design unit 1: SimpleCompArch-rtl" {  } { { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/SimpleCompArch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712178 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleCompArch " "Found entity 1: SimpleCompArch" {  } { { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/SimpleCompArch.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behv " "Found design unit 1: reg_file-behv" {  } { { "reg_file.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/reg_file.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712179 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/reg_file.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behv " "Found design unit 1: PC-behv" {  } { { "PC.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/PC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712179 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/PC.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obuf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file obuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obuf-behv " "Found design unit 1: obuf-behv" {  } { { "obuf.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/obuf.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712180 ""} { "Info" "ISGN_ENTITY_NAME" "1 obuf " "Found entity 1: obuf" {  } { { "obuf.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/obuf.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MP_lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file MP_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP_lib " "Found design unit 1: MP_lib" {  } { { "MP_lib.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/MP_lib.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712180 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MP_lib-body " "Found design unit 2: MP_lib-body" {  } { { "MP_lib.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/MP_lib.vhd" 205 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behv " "Found design unit 1: memory-behv" {  } { { "memory.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712181 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/memory.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behv " "Found design unit 1: IR-behv" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712181 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712182 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/datapath.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_unit-struct " "Found design unit 1: ctrl_unit-struct" {  } { { "ctrl_unit.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/ctrl_unit.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712182 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/ctrl_unit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-structure " "Found design unit 1: CPU-structure" {  } { { "CPU.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/CPU.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712182 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/CPU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-fsm " "Found design unit 1: controller-fsm" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712183 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/controller.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behv " "Found design unit 1: alu-behv" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712183 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addrmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addrmux-behv " "Found design unit 1: addrmux-behv" {  } { { "addrmux.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/addrmux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712184 ""} { "Info" "ISGN_ENTITY_NAME" "1 addrmux " "Found entity 1: addrmux" {  } { { "addrmux.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/addrmux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamux-behv " "Found design unit 1: datamux-behv" {  } { { "datamux.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/datamux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712184 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamux " "Found entity 1: datamux" {  } { { "datamux.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/datamux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614639712184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712184 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimpleCompArch " "Elaborating entity \"SimpleCompArch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614639712223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Unit1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:Unit1\"" {  } { { "SimpleCompArch.vhd" "Unit1" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/SimpleCompArch.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614639712231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit CPU:Unit1\|ctrl_unit:Unit0 " "Elaborating entity \"ctrl_unit\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\"" {  } { { "CPU.vhd" "Unit0" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/CPU.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614639712236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:Unit1\|ctrl_unit:Unit0\|controller:U0 " "Elaborating entity \"controller\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\"" {  } { { "ctrl_unit.vhd" "U0" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/ctrl_unit.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614639712242 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "usedelay controller.vhd(50) " "VHDL Process Statement warning at controller.vhd(50): inferring latch(es) for signal or variable \"usedelay\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/controller.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1614639712245 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|controller:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "usedelay controller.vhd(50) " "Inferred latch for \"usedelay\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712250 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|controller:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:Unit1\|ctrl_unit:Unit0\|PC:U1 " "Elaborating entity \"PC\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|PC:U1\"" {  } { { "ctrl_unit.vhd" "U1" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/ctrl_unit.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614639712295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:Unit1\|ctrl_unit:Unit0\|IR:U2 " "Elaborating entity \"IR\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\"" {  } { { "ctrl_unit.vhd" "U2" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/ctrl_unit.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614639712300 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRout IR.vhd(24) " "VHDL Process Statement warning at IR.vhd(24): inferring latch(es) for signal or variable \"IRout\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dir_addr IR.vhd(24) " "VHDL Process Statement warning at IR.vhd(24): inferring latch(es) for signal or variable \"dir_addr\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[0\] IR.vhd(24) " "Inferred latch for \"dir_addr\[0\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[1\] IR.vhd(24) " "Inferred latch for \"dir_addr\[1\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[2\] IR.vhd(24) " "Inferred latch for \"dir_addr\[2\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[3\] IR.vhd(24) " "Inferred latch for \"dir_addr\[3\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[4\] IR.vhd(24) " "Inferred latch for \"dir_addr\[4\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[5\] IR.vhd(24) " "Inferred latch for \"dir_addr\[5\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[6\] IR.vhd(24) " "Inferred latch for \"dir_addr\[6\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[7\] IR.vhd(24) " "Inferred latch for \"dir_addr\[7\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[8\] IR.vhd(24) " "Inferred latch for \"dir_addr\[8\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[9\] IR.vhd(24) " "Inferred latch for \"dir_addr\[9\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[10\] IR.vhd(24) " "Inferred latch for \"dir_addr\[10\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[11\] IR.vhd(24) " "Inferred latch for \"dir_addr\[11\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[12\] IR.vhd(24) " "Inferred latch for \"dir_addr\[12\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[13\] IR.vhd(24) " "Inferred latch for \"dir_addr\[13\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[14\] IR.vhd(24) " "Inferred latch for \"dir_addr\[14\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[15\] IR.vhd(24) " "Inferred latch for \"dir_addr\[15\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[0\] IR.vhd(24) " "Inferred latch for \"IRout\[0\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[1\] IR.vhd(24) " "Inferred latch for \"IRout\[1\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[2\] IR.vhd(24) " "Inferred latch for \"IRout\[2\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[3\] IR.vhd(24) " "Inferred latch for \"IRout\[3\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[4\] IR.vhd(24) " "Inferred latch for \"IRout\[4\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[5\] IR.vhd(24) " "Inferred latch for \"IRout\[5\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[6\] IR.vhd(24) " "Inferred latch for \"IRout\[6\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[7\] IR.vhd(24) " "Inferred latch for \"IRout\[7\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[8\] IR.vhd(24) " "Inferred latch for \"IRout\[8\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[9\] IR.vhd(24) " "Inferred latch for \"IRout\[9\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[10\] IR.vhd(24) " "Inferred latch for \"IRout\[10\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[11\] IR.vhd(24) " "Inferred latch for \"IRout\[11\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[12\] IR.vhd(24) " "Inferred latch for \"IRout\[12\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[13\] IR.vhd(24) " "Inferred latch for \"IRout\[13\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[14\] IR.vhd(24) " "Inferred latch for \"IRout\[14\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[15\] IR.vhd(24) " "Inferred latch for \"IRout\[15\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712301 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrmux CPU:Unit1\|ctrl_unit:Unit0\|addrmux:U3 " "Elaborating entity \"addrmux\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|addrmux:U3\"" {  } { { "ctrl_unit.vhd" "U3" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/ctrl_unit.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614639712302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath CPU:Unit1\|datapath:Unit1 " "Elaborating entity \"datapath\" for hierarchy \"CPU:Unit1\|datapath:Unit1\"" {  } { { "CPU.vhd" "Unit1" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/CPU.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614639712303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamux CPU:Unit1\|datapath:Unit1\|datamux:U1 " "Elaborating entity \"datamux\" for hierarchy \"CPU:Unit1\|datapath:Unit1\|datamux:U1\"" {  } { { "datapath.vhd" "U1" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/datapath.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614639712307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file CPU:Unit1\|datapath:Unit1\|reg_file:U2 " "Elaborating entity \"reg_file\" for hierarchy \"CPU:Unit1\|datapath:Unit1\|reg_file:U2\"" {  } { { "datapath.vhd" "U2" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/datapath.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614639712310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU:Unit1\|datapath:Unit1\|alu:U3 " "Elaborating entity \"alu\" for hierarchy \"CPU:Unit1\|datapath:Unit1\|alu:U3\"" {  } { { "datapath.vhd" "U3" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/datapath.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614639712334 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_tmp alu.vhd(31) " "VHDL Process Statement warning at alu.vhd(31): inferring latch(es) for signal or variable \"alu_tmp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1614639712335 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[0\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[0\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[1\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[1\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[2\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[2\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[3\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[3\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[4\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[4\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[5\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[5\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[6\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[6\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[7\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[7\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[8\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[8\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[9\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[9\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[10\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[10\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[11\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[11\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[12\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[12\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[13\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[13\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712336 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[14\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[14\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712337 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[15\] alu.vhd(31) " "Inferred latch for \"alu_tmp\[15\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639712337 "|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:Unit2 " "Elaborating entity \"memory\" for hierarchy \"memory:Unit2\"" {  } { { "SimpleCompArch.vhd" "Unit2" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/SimpleCompArch.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614639712340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obuf obuf:Unit3 " "Elaborating entity \"obuf\" for hierarchy \"obuf:Unit3\"" {  } { { "SimpleCompArch.vhd" "Unit3" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/SimpleCompArch.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614639715690 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[4\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[3\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[2\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[1\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[0\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[6\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[5\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[7\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[8\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[8\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[9\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[9\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[10\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[10\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[11\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[11\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[12\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[12\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[13\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[13\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[14\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[14\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[15\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[15\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639721213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[4\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[3\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[2\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[1\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[0\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[6\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[5\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[7\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[8\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[8\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[9\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[9\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[10\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[10\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[11\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[11\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[12\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[12\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[13\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[13\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[14\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[14\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[15\] " "LATCH primitive \"CPU:Unit1\|datapath:Unit1\|alu:U3\|alu_tmp\[15\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/alu.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1614639726746 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[0\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[0\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[0\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[0\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614639746228 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[1\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[1\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[1\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[1\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614639746228 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[2\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[2\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[2\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[2\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614639746228 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[3\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[3\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[3\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[3\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614639746228 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[4\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[4\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[4\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[4\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614639746228 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[5\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[5\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[5\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[5\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614639746228 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[6\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[6\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[6\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[6\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614639746228 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[7\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[7\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[7\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[7\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614639746228 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1614639746228 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/controller.vhd" 54 -1 0 } } { "memory.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/memory.vhd" 84 -1 0 } } { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/controller.vhd" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1614639746454 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1614639746454 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D_ALUs\[2\] GND " "Pin \"D_ALUs\[2\]\" is stuck at GND" {  } { { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Reference/SimpleCompArch.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614639757584 "|SimpleCompArch|D_ALUs[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1614639757584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614639759585 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614639807085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614639809781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614639809781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57625 " "Implemented 57625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614639812753 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614639812753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57524 " "Implemented 57524 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614639812753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614639812753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614639812791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  1 19:03:32 2021 " "Processing ended: Mon Mar  1 19:03:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614639812791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614639812791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614639812791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614639812791 ""}
