# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Harvard_Central_Processing_Unit.srcs/sources_1/new/alu.v" \
"../../../../Harvard_Central_Processing_Unit.srcs/sources_1/new/control_unit.v" \
"../../../../Harvard_Central_Processing_Unit.srcs/sources_1/new/cpu.v" \
"../../../../Harvard_Central_Processing_Unit.srcs/sources_1/new/data_memory.v" \
"../../../../Harvard_Central_Processing_Unit.srcs/sources_1/new/instruction_memory.v" \
"../../../../Harvard_Central_Processing_Unit.srcs/sources_1/new/register_file.v" \
"../../../../Harvard_Central_Processing_Unit.srcs/sim_1/new/tb_cpu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
