#ifndef __PANEL_AE112_P_3_A0025_DSI_VDO_H__
#define __PANEL_AE112_P_3_A0025_DSI_VDO_H__

#define REGFLAG_CMD				0xFFFA
#define REGFLAG_DELAY			0xFFFC
#define REGFLAG_UDELAY			0xFFFB
#define REGFLAG_END_OF_TABLE	0xFFFD

#define BRIGHTNESS_HALF         3515
#define BRIGHTNESS_MAX          4094

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC90 = 1,
	FHD_SDC120 = 2,
};

struct ba {
	u32 brightness;
	u32 alpha;
};

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[256];
};

struct LCM_setting_table dsi_on_cmd_sdc120[] = {
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x0B}},
    {REGFLAG_CMD, 2, {0xF5,0x02}},
    {REGFLAG_CMD, 2, {0x6F,0x46}},
    {REGFLAG_CMD, 3, {0xF4,0x07,0x09}},
    {REGFLAG_CMD, 2, {0x6F,0x4A}},
    {REGFLAG_CMD, 3, {0xF4,0x08,0x0A}},
    {REGFLAG_CMD, 2, {0x6F,0x56}},
    {REGFLAG_CMD, 3, {0xF4,0x44,0x44}},
    {REGFLAG_CMD, 2, {0x6F,0x18}},
    {REGFLAG_CMD, 2, {0xF4,0x73}},
    {REGFLAG_CMD, 2, {0x6F,0x2A}},
    {REGFLAG_CMD, 2, {0xF4,0x08}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 2, {0xF6,0x54}},
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 6, {0xF6,0x70,0x70,0x70,0x70,0x70}},
	//flash reload setup
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x3C}},
    {REGFLAG_CMD, 2, {0xF5,0x84}},
    {REGFLAG_CMD, 2, {0x6F,0x0B}},
    {REGFLAG_CMD, 2, {0xFD,0x40}},
	//video mode
    {REGFLAG_CMD, 2, {0x17,0x03}},
    {REGFLAG_CMD, 2, {0x71,0x00}},
	//AOD setup
    {REGFLAG_CMD, 9, {0x8D,0x00,0x00,0x04,0x37,0x00,0x00,0x09,0x43}},
	//FOD position
    {REGFLAG_CMD, 10, {0x88,0x01,0x02,0x1C,0x08,0x79,0x00,0x00,0x00,0x00}},
	//H resolution
    {REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0x37}},
	//V resolution
    {REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x09,0x43}},
	//Vesa on
    {REGFLAG_CMD, 3, {0x90,0x03,0x43}},
	//Vesa dsi 1.1 8bit
    {REGFLAG_CMD, 19, {0x91,0x89,0x28,0x00,0x04,0xC2,0x00,0x02,0x0E,0x00,0x56,0x00,0x07,0x20,0x00,0x19,0x6D,0x10,0xF0}},
	//BC Control on
    {REGFLAG_CMD, 2, {0x53,0x20}},
	//video porch setup
    {REGFLAG_CMD, 17, {0x3B,0x00,0x1C,0x00,0x30,0x00,0x1C,0x03,0x60,0x00,0x1C,0x09,0xC0,0x00,0x1C,0x00,0x30}},
    {REGFLAG_CMD, 2, {0x6F,0x10}},
	//video AOD porch setup
    {REGFLAG_CMD, 5, {0x3B,0x00,0x1C,0x00,0x30}},
	//Swire width
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 3, {0xB5,0x24,0xC6}},
    {REGFLAG_CMD, 2, {0x6F,0x23}},
    {REGFLAG_CMD, 3, {0xB5,0x24,0x06}},
	//DMR setup
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 2, {0xB5,0x0C}},
	//LHBM light spot location
    {REGFLAG_CMD, 6, {0x88,0x01,0x02,0x1C,0x08,0x79}},
	//120hz
    {REGFLAG_CMD, 2, {0x2F,0x01}},
	//TE on
    {REGFLAG_CMD, 2, {0x35,0x00}},
	//VDC 1.1
    {REGFLAG_CMD, 2, {0x5F,0x02}},
	//LHBM GIR Auto Switch
    {REGFLAG_CMD, 2, {0x6F,0x06}},
    {REGFLAG_CMD, 2, {0x87,0x01}},
	//DPC Temperature
    {REGFLAG_CMD, 3, {0x81,0x01,0x19}},
	//backlight
    {REGFLAG_CMD, 3, {0x51,0x00,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x04}},
	//AOD backlight
    {REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	//FP code
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
    {REGFLAG_CMD, 2, {0x6F,0x69}},
    {REGFLAG_CMD, 5, {0xB8,0x17,0xA0,0x17,0xA0}},
	//CHECK FFD
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
    {REGFLAG_CMD, 5, {0xE0,0x33,0x01,0x01,0x01}},
    {REGFLAG_CMD, 2, {0x6F,0x06}},
    {REGFLAG_CMD, 14, {0xE0,0x80,0x01,0x21,0x32,0x43,0x54,0x65,0x76,0x87,0x98,0x99,0x99,0x99}},
    {REGFLAG_CMD, 4, {0xED,0x10,0x10,0x00}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
    {REGFLAG_CMD, 9, {0xE1,0x11,0x08,0x05,0x05,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 9, {0xE2,0x19,0x15,0x15,0x15,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x00,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 7, {0xE4,0x05,0x08,0x0A,0x01,0x02,0x03}},
    {REGFLAG_CMD, 7, {0xE5,0x05,0x0B,0x10,0x05,0x0A,0x10}},
    {REGFLAG_CMD, 7, {0xE6,0x00,0x00,0x00,0x00,0x00,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 9, {0xE1,0x11,0x11,0x07,0x07,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 9, {0xE2,0x15,0x15,0x13,0x13,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x00,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x10}},
    {REGFLAG_CMD, 9, {0xE1,0x14,0x15,0x07,0x07,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x10}},
    {REGFLAG_CMD, 9, {0xE2,0x14,0x15,0x0D,0x0B,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x10}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x00,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x18}},
    {REGFLAG_CMD, 9, {0xE1,0x14,0x15,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x18}},
    {REGFLAG_CMD, 9, {0xE2,0x14,0x15,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x18}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x20}},
    {REGFLAG_CMD, 9, {0xE1,0x10,0x10,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x20}},
    {REGFLAG_CMD, 9, {0xE2,0x10,0x10,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x20}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x28}},
    {REGFLAG_CMD, 9, {0xE1,0x0F,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x28}},
    {REGFLAG_CMD, 9, {0xE2,0x0F,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x28}},
    {REGFLAG_CMD, 9, {0xE3,0x03,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x30}},
    {REGFLAG_CMD, 9, {0xE1,0x0F,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x30}},
    {REGFLAG_CMD, 9, {0xE2,0x0F,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x30}},
    {REGFLAG_CMD, 9, {0xE3,0x03,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x38}},
    {REGFLAG_CMD, 9, {0xE1,0x08,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x38}},
    {REGFLAG_CMD, 9, {0xE2,0x08,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x38}},
    {REGFLAG_CMD, 9, {0xE3,0x03,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x40}},
    {REGFLAG_CMD, 9, {0xE1,0x04,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x40}},
    {REGFLAG_CMD, 9, {0xE2,0x04,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x40}},
    {REGFLAG_CMD, 9, {0xE3,0x03,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
	//sleep out
    {REGFLAG_CMD, 2, { 0x11, 0x00}},
    {REGFLAG_DELAY, 120, {}}, // Delay 120ms
	//display out
    {REGFLAG_CMD, 2, { 0x29, 0x00}},
};

struct LCM_setting_table dsi_on_cmd_sdc90[] = {
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x0B}},
    {REGFLAG_CMD, 2, {0xF5,0x02}},
    {REGFLAG_CMD, 2, {0x6F,0x46}},
    {REGFLAG_CMD, 3, {0xF4,0x07,0x09}},
    {REGFLAG_CMD, 2, {0x6F,0x4A}},
    {REGFLAG_CMD, 3, {0xF4,0x08,0x0A}},
    {REGFLAG_CMD, 2, {0x6F,0x56}},
    {REGFLAG_CMD, 3, {0xF4,0x44,0x44}},
    {REGFLAG_CMD, 2, {0x6F,0x18}},
    {REGFLAG_CMD, 2, {0xF4,0x73}},
    {REGFLAG_CMD, 2, {0x6F,0x2A}},
    {REGFLAG_CMD, 2, {0xF4,0x08}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 2, {0xF6,0x54}},
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 6, {0xF6,0x70,0x70,0x70,0x70,0x70}},
	//flash reload setup
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x3C}},
    {REGFLAG_CMD, 2, {0xF5,0x84}},
    {REGFLAG_CMD, 2, {0x6F,0x0B}},
    {REGFLAG_CMD, 2, {0xFD,0x40}},
	//video mode
    {REGFLAG_CMD, 2, {0x17,0x03}},
    {REGFLAG_CMD, 2, {0x71,0x00}},
	//AOD setup
    {REGFLAG_CMD, 9, {0x8D,0x00,0x00,0x04,0x37,0x00,0x00,0x09,0x43}},
	//FOD position
    {REGFLAG_CMD, 10, {0x88,0x01,0x02,0x1C,0x08,0x79,0x00,0x00,0x00,0x00}},
	//H resolution
    {REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0x37}},
	//V resolution
    {REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x09,0x43}},
	//Vesa on
    {REGFLAG_CMD, 3, {0x90,0x03,0x43}},
	//Vesa dsi 1.1 8bit
    {REGFLAG_CMD, 19, {0x91,0x89,0x28,0x00,0x04,0xC2,0x00,0x02,0x0E,0x00,0x56,0x00,0x07,0x20,0x00,0x19,0x6D,0x10,0xF0}},
	//BC Control on
    {REGFLAG_CMD, 2, {0x53,0x20}},
	//video porch setup
    {REGFLAG_CMD, 17, {0x3B,0x00,0x1C,0x00,0x30,0x00,0x1C,0x03,0x60,0x00,0x1C,0x09,0xC0,0x00,0x1C,0x00,0x30}},
    {REGFLAG_CMD, 2, {0x6F,0x10}},
	//video AOD porch setup
    {REGFLAG_CMD, 5, {0x3B,0x00,0x1C,0x00,0x30}},
	//Swire width
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 3, {0xB5,0x24,0xC6}},
    {REGFLAG_CMD, 2, {0x6F,0x23}},
    {REGFLAG_CMD, 3, {0xB5,0x24,0x06}},
	//DMR setup
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 2, {0xB5,0x0C}},
	//LHBM light spot location
    {REGFLAG_CMD, 6, {0x88,0x01,0x02,0x1C,0x08,0x79}},
	//120hz
    {REGFLAG_CMD, 2, {0x2F,0x02}},
	//TE on
    {REGFLAG_CMD, 2, {0x35,0x00}},
	//VDC 1.1
    {REGFLAG_CMD, 2, {0x5F,0x02}},
	//LHBM GIR Auto Switch
    {REGFLAG_CMD, 2, {0x6F,0x06}},
    {REGFLAG_CMD, 2, {0x87,0x01}},
	//DPC Temperature
    {REGFLAG_CMD, 3, {0x81,0x01,0x19}},
	//backlight
    {REGFLAG_CMD, 3, {0x51,0x00,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x04}},
	//AOD backlight
    {REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	//FP code
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
    {REGFLAG_CMD, 2, {0x6F,0x69}},
    {REGFLAG_CMD, 5, {0xB8,0x17,0xA0,0x17,0xA0}},
	//CHECK FFD
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
    {REGFLAG_CMD, 5, {0xE0,0x33,0x01,0x01,0x01}},
    {REGFLAG_CMD, 2, {0x6F,0x06}},
    {REGFLAG_CMD, 14, {0xE0,0x80,0x01,0x21,0x32,0x43,0x54,0x65,0x76,0x87,0x98,0x99,0x99,0x99}},
    {REGFLAG_CMD, 4, {0xED,0x10,0x10,0x00}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
    {REGFLAG_CMD, 9, {0xE1,0x11,0x08,0x05,0x05,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 9, {0xE2,0x19,0x15,0x15,0x15,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x00,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 7, {0xE4,0x05,0x08,0x0A,0x01,0x02,0x03}},
    {REGFLAG_CMD, 7, {0xE5,0x05,0x0B,0x10,0x05,0x0A,0x10}},
    {REGFLAG_CMD, 7, {0xE6,0x00,0x00,0x00,0x00,0x00,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 9, {0xE1,0x11,0x11,0x07,0x07,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 9, {0xE2,0x15,0x15,0x13,0x13,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x00,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x10}},
    {REGFLAG_CMD, 9, {0xE1,0x14,0x15,0x07,0x07,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x10}},
    {REGFLAG_CMD, 9, {0xE2,0x14,0x15,0x0D,0x0B,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x10}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x00,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x18}},
    {REGFLAG_CMD, 9, {0xE1,0x14,0x15,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x18}},
    {REGFLAG_CMD, 9, {0xE2,0x14,0x15,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x18}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x20}},
    {REGFLAG_CMD, 9, {0xE1,0x10,0x10,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x20}},
    {REGFLAG_CMD, 9, {0xE2,0x10,0x10,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x20}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x28}},
    {REGFLAG_CMD, 9, {0xE1,0x0F,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x28}},
    {REGFLAG_CMD, 9, {0xE2,0x0F,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x28}},
    {REGFLAG_CMD, 9, {0xE3,0x03,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x30}},
    {REGFLAG_CMD, 9, {0xE1,0x0F,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x30}},
    {REGFLAG_CMD, 9, {0xE2,0x0F,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x30}},
    {REGFLAG_CMD, 9, {0xE3,0x03,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x38}},
    {REGFLAG_CMD, 9, {0xE1,0x08,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x38}},
    {REGFLAG_CMD, 9, {0xE2,0x08,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x38}},
    {REGFLAG_CMD, 9, {0xE3,0x03,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x40}},
    {REGFLAG_CMD, 9, {0xE1,0x04,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x40}},
    {REGFLAG_CMD, 9, {0xE2,0x04,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x40}},
    {REGFLAG_CMD, 9, {0xE3,0x03,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
	//sleep out
    {REGFLAG_CMD, 2, { 0x11, 0x00}},
    {REGFLAG_DELAY, 120, {}}, // Delay 120ms
	//display out
    {REGFLAG_CMD, 2, { 0x29, 0x00}},
};

struct LCM_setting_table dsi_on_cmd_sdc60[] = {
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x0B}},
    {REGFLAG_CMD, 2, {0xF5,0x02}},
    {REGFLAG_CMD, 2, {0x6F,0x46}},
    {REGFLAG_CMD, 3, {0xF4,0x07,0x09}},
    {REGFLAG_CMD, 2, {0x6F,0x4A}},
    {REGFLAG_CMD, 3, {0xF4,0x08,0x0A}},
    {REGFLAG_CMD, 2, {0x6F,0x56}},
    {REGFLAG_CMD, 3, {0xF4,0x44,0x44}},
    {REGFLAG_CMD, 2, {0x6F,0x18}},
    {REGFLAG_CMD, 2, {0xF4,0x73}},
    {REGFLAG_CMD, 2, {0x6F,0x2A}},
    {REGFLAG_CMD, 2, {0xF4,0x08}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 2, {0xF6,0x54}},
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 6, {0xF6,0x70,0x70,0x70,0x70,0x70}},
	//flash reload setup
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x3C}},
    {REGFLAG_CMD, 2, {0xF5,0x84}},
    {REGFLAG_CMD, 2, {0x6F,0x0B}},
    {REGFLAG_CMD, 2, {0xFD,0x40}},
	//video mode
    {REGFLAG_CMD, 2, {0x17,0x03}},
    {REGFLAG_CMD, 2, {0x71,0x00}},
	//AOD setup
    {REGFLAG_CMD, 9, {0x8D,0x00,0x00,0x04,0x37,0x00,0x00,0x09,0x43}},
	//FOD position
    {REGFLAG_CMD, 10, {0x88,0x01,0x02,0x1C,0x08,0x79,0x00,0x00,0x00,0x00}},
	//H resolution
    {REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0x37}},
	//V resolution
    {REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x09,0x43}},
	//Vesa on
    {REGFLAG_CMD, 3, {0x90,0x03,0x43}},
	//Vesa dsi 1.1 8bit
    {REGFLAG_CMD, 19, {0x91,0x89,0x28,0x00,0x04,0xC2,0x00,0x02,0x0E,0x00,0x56,0x00,0x07,0x20,0x00,0x19,0x6D,0x10,0xF0}},
	//BC Control on
    {REGFLAG_CMD, 2, {0x53,0x20}},
	//video porch setup
    {REGFLAG_CMD, 17, {0x3B,0x00,0x1C,0x00,0x30,0x00,0x1C,0x03,0x60,0x00,0x1C,0x09,0xC0,0x00,0x1C,0x00,0x30}},
    {REGFLAG_CMD, 2, {0x6F,0x10}},
	//video AOD porch setup
    {REGFLAG_CMD, 5, {0x3B,0x00,0x1C,0x00,0x30}},
	//Swire width
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 3, {0xB5,0x24,0xC6}},
    {REGFLAG_CMD, 2, {0x6F,0x23}},
    {REGFLAG_CMD, 3, {0xB5,0x24,0x06}},
	//DMR setup
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 2, {0xB5,0x0C}},
	//LHBM light spot location
    {REGFLAG_CMD, 6, {0x88,0x01,0x02,0x1C,0x08,0x79}},
	//120hz
    {REGFLAG_CMD, 2, {0x2F,0x03}},
	//TE on
    {REGFLAG_CMD, 2, {0x35,0x00}},
	//VDC 1.1
    {REGFLAG_CMD, 2, {0x5F,0x02}},
	//LHBM GIR Auto Switch
    {REGFLAG_CMD, 2, {0x6F,0x06}},
    {REGFLAG_CMD, 2, {0x87,0x01}},
	//DPC Temperature
    {REGFLAG_CMD, 3, {0x81,0x01,0x19}},
	//backlight
    {REGFLAG_CMD, 3, {0x51,0x00,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x04}},
	//AOD backlight
    {REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	//FP code
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
    {REGFLAG_CMD, 2, {0x6F,0x69}},
    {REGFLAG_CMD, 5, {0xB8,0x17,0xA0,0x17,0xA0}},
	//CHECK FFD
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
    {REGFLAG_CMD, 5, {0xE0,0x33,0x01,0x01,0x01}},
    {REGFLAG_CMD, 2, {0x6F,0x06}},
    {REGFLAG_CMD, 14, {0xE0,0x80,0x01,0x21,0x32,0x43,0x54,0x65,0x76,0x87,0x98,0x99,0x99,0x99}},
    {REGFLAG_CMD, 4, {0xED,0x10,0x10,0x00}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
    {REGFLAG_CMD, 9, {0xE1,0x11,0x08,0x05,0x05,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 9, {0xE2,0x19,0x15,0x15,0x15,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x00,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 7, {0xE4,0x05,0x08,0x0A,0x01,0x02,0x03}},
    {REGFLAG_CMD, 7, {0xE5,0x05,0x0B,0x10,0x05,0x0A,0x10}},
    {REGFLAG_CMD, 7, {0xE6,0x00,0x00,0x00,0x00,0x00,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 9, {0xE1,0x11,0x11,0x07,0x07,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 9, {0xE2,0x15,0x15,0x13,0x13,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x00,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x10}},
    {REGFLAG_CMD, 9, {0xE1,0x14,0x15,0x07,0x07,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x10}},
    {REGFLAG_CMD, 9, {0xE2,0x14,0x15,0x0D,0x0B,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x10}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x00,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x18}},
    {REGFLAG_CMD, 9, {0xE1,0x14,0x15,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x18}},
    {REGFLAG_CMD, 9, {0xE2,0x14,0x15,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x18}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x20}},
    {REGFLAG_CMD, 9, {0xE1,0x10,0x10,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x20}},
    {REGFLAG_CMD, 9, {0xE2,0x10,0x10,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x20}},
    {REGFLAG_CMD, 9, {0xE3,0x00,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x28}},
    {REGFLAG_CMD, 9, {0xE1,0x0F,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x28}},
    {REGFLAG_CMD, 9, {0xE2,0x0F,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x28}},
    {REGFLAG_CMD, 9, {0xE3,0x03,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x30}},
    {REGFLAG_CMD, 9, {0xE1,0x0F,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x30}},
    {REGFLAG_CMD, 9, {0xE2,0x0F,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x30}},
    {REGFLAG_CMD, 9, {0xE3,0x03,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x38}},
    {REGFLAG_CMD, 9, {0xE1,0x08,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x38}},
    {REGFLAG_CMD, 9, {0xE2,0x08,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x38}},
    {REGFLAG_CMD, 9, {0xE3,0x03,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
    {REGFLAG_CMD, 2, {0x6F,0x40}},
    {REGFLAG_CMD, 9, {0xE1,0x04,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x40}},
    {REGFLAG_CMD, 9, {0xE2,0x04,0x06,0x0D,0x09,0x0C,0x0C,0x12,0x12}},
    {REGFLAG_CMD, 2, {0x6F,0x40}},
    {REGFLAG_CMD, 9, {0xE3,0x03,0x00,0x00,0x06,0x0C,0x0C,0x11,0x11}},
	//sleep out
    {REGFLAG_CMD, 2, { 0x11, 0x00}},
    {REGFLAG_DELAY, 120, {}}, // Delay 120ms
	//display out
    {REGFLAG_CMD, 2, { 0x29, 0x00}},
};

//LHBM
static struct LCM_setting_table lcm_finger_HBM_on_above_70nit[] = {
	{REGFLAG_CMD, 35, {0xA9, 0x02, 0x08, 0xB8, 0x55, 0x67, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x02, 0x08, 0xB8, 0x68, 0x6C, 0x00, 0x10, 0x00, 0x10, 0x00}},
	{REGFLAG_CMD, 32, {0xA9, 0x01, 0x00, 0x87, 0x00, 0x00, 0x05, 0x02, 0x00, 0xB2, 0x1E, 0x1E, 0x00, 0x02, 0x00, 0xDF, 0x00, 0x00, 0x01, 0x02, 0x00, 0xDF, 0x32, 0x32, 0x06, 0x01, 0x00, 0x51, 0x09, 0x0A, 0x00, 0x00
}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table lcm_finger_HBM_on_below_70nit[] = {
	{REGFLAG_CMD, 35, {0xA9, 0x02, 0x08, 0xB8, 0x55, 0x67, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x02, 0x08, 0xB8, 0x68, 0x6C, 0x00, 0x10, 0x00, 0x10, 0x00}},
	{REGFLAG_CMD, 32, {0xA9, 0x01, 0x00, 0x87, 0x00, 0x00, 0x25, 0x02, 0x00, 0xB2, 0x1E, 0x1E, 0x00, 0x02, 0x00, 0xDF, 0x00, 0x00, 0x01, 0x02, 0x00, 0xDF, 0x32, 0x32, 0x16, 0x01, 0x00, 0x51, 0x09, 0x0A, 0x84, 0x7C}},
	{REGFLAG_CMD, 21, {0xA9, 0x02, 0x04, 0xB5, 0x01, 0x03, 0x00, 0x00, 0x0C, 0x02, 0x00, 0xC0, 0x09, 0x09, 0x55, 0x01, 0x00, 0x9D, 0x00, 0x00, 0xAA}},
        {REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table lcm_finger_HBM_off_above_70nit[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 35, {0xA9, 0x02, 0x08, 0xB8, 0x55, 0x67, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0x02, 0x08, 0xB8, 0x68, 0x6C, 0xA0, 0x17, 0xA0, 0x17, 0xA0}},
	{REGFLAG_CMD, 20, {0xA9, 0x01, 0x00, 0x87, 0x00, 0x00, 0x20, 0x01, 0x00, 0x51, 0x09, 0x0A, 0x00, 0x00, 0x02, 0x00, 0xB2, 0x1E, 0x1E, 0x80}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table lcm_finger_HBM_off_below_70nit[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 35, {0xA9, 0x02, 0x08, 0xB8, 0x55, 0x67, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0xA0, 0x17, 0x02, 0x08, 0xB8, 0x68, 0x6C, 0xA0, 0x17, 0xA0, 0x17, 0xA0}},
	{REGFLAG_CMD, 20, {0xA9, 0x01, 0x00, 0x87, 0x00, 0x00, 0x20, 0x01, 0x00, 0x51, 0x09, 0x0A, 0x00, 0x00, 0x02, 0x00, 0xB2, 0x1E, 0x1E, 0x80}},
	{REGFLAG_CMD, 21, {0xA9, 0x02, 0x04, 0xB5, 0x01, 0x03, 0x00, 0x00, 0x03, 0x02, 0x00, 0xC0, 0x09, 0x09, 0x00, 0x01, 0x00, 0x9D, 0x00, 0x00, 0xAA}},
        {REGFLAG_END_OF_TABLE, 0x00, {}}
};

/* -------------------------doze mode setting start------------------------- */
static struct LCM_setting_table AOD_off_setting[] = {
       // {REGFLAG_CMD, 1, {0x38}},  //30hz
        {REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table AOD_on_setting[] = {
       // {REGFLAG_CMD, 1, {0x39}},   //30hz
	{REGFLAG_CMD, 3, {0x51, 0x04, 0x99}},
};

static struct LCM_setting_table aod_high_bl_level[] = {
	{REGFLAG_CMD, 3, {0x51, 0x04, 0x99}},
};

static struct LCM_setting_table aod_low_bl_level[] = {
	{REGFLAG_CMD, 3, {0x51, 0x01, 0xFF}},
};
/* -------------------------doze mode setting end------------------------- */

//Demura
static struct LCM_setting_table lcm_set_demura_offset1[] = {
        {REGFLAG_CMD, 21, {0xA9,0x02,0x04,0xB5,0x01,0x03,0x00,0x00,0x03,0x02,0x00,
                        0xC0,0x09,0x09,0x00,0x01,0x00,0x9D,0x00,0x00,0xAA}},
        {REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table lcm_set_demura_offset2[] = {
        {REGFLAG_CMD, 21, {0xA9,0x02,0x04,0xB5,0x01,0x03,0x00,0x00,0x0C,0x02,0x00,
                        0xC0,0x09,0x09,0x55,0x01,0x00,0x9D,0x00,0x00,0xAA}},
        {REGFLAG_END_OF_TABLE, 0x00, {}}
};

//APL
struct LCM_setting_table dsi_switch_hbm_apl_on[] = {
	{REGFLAG_CMD, 2, {0x2F, 0x01}},
	{REGFLAG_CMD, 3, {0x51, 0x0F, 0xFF}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x08}},
	{REGFLAG_CMD, 2, {0xB9, 0x00}},
	{REGFLAG_CMD, 3, {0xC1, 0x0E, 0xFF}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

struct LCM_setting_table dsi_switch_hbm_apl_off[] = {
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x08}},
	{REGFLAG_CMD, 2, {0xB9, 0x01}},
	{REGFLAG_CMD, 3, {0xC1, 0x8E, 0xFF}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

//HBM

struct LCM_setting_table hbm_on_cmd[] = {
	{REGFLAG_CMD, 3, {0x51,0x0F,0xFF}},
};

struct LCM_setting_table hbm_off_cmd[] = {
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
};

/* -------------------------frame mode switch start------------------------- */
static struct LCM_setting_table mode_switch_to_60[] = {
    {REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
    {REGFLAG_CMD, 2, {0x60,0x21}},
    {REGFLAG_CMD, 2, {0xF7,0x0B}},
    {REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};

static struct LCM_setting_table mode_switch_to_120[] = {
    {REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
    {REGFLAG_CMD, 2, {0x60,0x01}},
    {REGFLAG_CMD, 2, {0xF7,0x0B}},
    {REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};
/* -------------------------frame mode switch end------------------------- */
#endif
