Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 16:25:51 2024
| Host         : eecs-digital-18 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (22)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.527        0.000                      0                 3759       -0.126       -2.687                     57                 3759        0.538        0.000                       0                  1184  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
gclk                       {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast          {0.000 5.000}        10.000          100.000         
    clk_out1_clk_wiz_half  {0.000 10.000}       20.000          50.000          
    clk_pixel_cw_hdmi      {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi       {0.000 1.347}        2.694           371.250         
    clkfbout_clk_wiz_half  {0.000 5.000}        10.000          100.000         
    clkfbout_cw_hdmi       {0.000 25.000}       50.000          20.000          
  clk_camera_cw_fast       {0.000 2.500}        5.000           200.000         
  clk_xc_cw_fast           {0.000 20.000}       40.000          25.000          
  clkfbout_cw_fast         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_100_cw_fast                2.151        0.000                      0                  388       -0.123       -0.350                      8                  388        3.000        0.000                       0                    64  
    clk_out1_clk_wiz_half        3.813        0.000                      0                 2235       -0.103       -0.857                     21                 2235        9.020        0.000                       0                   771  
    clk_pixel_cw_hdmi            3.169        0.000                      0                  424       -0.055       -0.126                      3                  424        5.754        0.000                       0                   123  
    clk_tmds_cw_hdmi                                                                                                                                                         0.538        0.000                       0                     8  
    clkfbout_clk_wiz_half                                                                                                                                                    7.845        0.000                       0                     3  
    clkfbout_cw_hdmi                                                                                                                                                        47.845        0.000                       0                     3  
  clk_camera_cw_fast             0.527        0.000                      0                  712       -0.126       -1.354                     25                  712        2.000        0.000                       0                   206  
  clk_xc_cw_fast                                                                                                                                                            37.845        0.000                       0                     2  
  clkfbout_cw_fast                                                                                                                                                           7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :            0  Failing Endpoints,  Worst Slack        2.151ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -0.123ns,  Total Violation       -0.350ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 spi_address/vcounter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 3.082ns (42.475%)  route 4.174ns (57.525%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.509ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=62, estimated)       1.567    -2.509    spi_address/vcounter/clk_100
    SLICE_X44Y40         FDRE                                         r  spi_address/vcounter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.419    -2.090 r  spi_address/vcounter/count_out_reg[1]/Q
                         net (fo=8, estimated)        0.489    -1.601    spi_address/vcounter/S[0]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    -0.770 r  spi_address/vcounter/frame_buffer_spi_i_7/CO[3]
                         net (fo=1, estimated)        0.000    -0.770    spi_address/vcounter/frame_buffer_spi_i_7_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.548 r  spi_address/vcounter/frame_buffer_spi_i_6/O[0]
                         net (fo=1, estimated)        0.503    -0.045    spi_address/vcounter/addra_spi0[11]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     0.804 r  spi_address/vcounter/frame_buffer_spi_i_3/CO[3]
                         net (fo=1, estimated)        0.000     0.804    spi_address/vcounter/frame_buffer_spi_i_3_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.138 r  spi_address/vcounter/frame_buffer_spi_i_2/O[1]
                         net (fo=15, estimated)       0.845     1.983    frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.303     2.286 r  frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, estimated)        0.577     2.863    frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ramloop[10].ram.ram_ena
    SLICE_X44Y42         LUT4 (Prop_lut4_I3_O)        0.124     2.987 r  frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_66/O
                         net (fo=1, estimated)        1.760     4.747    frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_57
    RAMB36_X0Y6          RAMB36E1                                     r  frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    12.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     4.771 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     6.348    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.439 r  wizard_migcam/clkout1_buf/O
                         net (fo=62, estimated)       1.483     7.922    frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.507     7.415    
                         clock uncertainty           -0.074     7.341    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.898    frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                  2.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.123ns  (arrival time - required time)
  Source:                 spi_receive/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_cw_fast rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.253%)  route 0.341ns (70.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=62, estimated)       0.564    -0.537    spi_receive/clk_100
    SLICE_X37Y44         FDRE                                         r  spi_receive/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  spi_receive/data_out_reg[2]/Q
                         net (fo=16, estimated)       0.341    -0.055    frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y10         RAMB36E1                                     r  frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=62, estimated)       0.873    -0.284    frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    -0.228    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.068    frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                 -0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      frame_buffer_spi/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_half
  To Clock:  clk_out1_clk_wiz_half

Setup :            0  Failing Endpoints,  Worst Slack        3.813ns,  Total Violation        0.000ns
Hold  :           21  Failing Endpoints,  Worst Slack       -0.103ns,  Total Violation       -0.857ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 sad_module/block_offset_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_half  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sad_module/best_offset_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_half  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_half
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_half rise@20.000ns - clk_out1_clk_wiz_half rise@0.000ns)
  Data Path Delay:        15.686ns  (logic 5.924ns (37.766%)  route 9.762ns (62.234%))
  Logic Levels:           18  (CARRY4=6 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 17.868 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.531ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_half rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=62, estimated)       1.634    -2.442    wizard_sad/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393    -5.835 r  wizard_sad/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661    -4.174    wizard_sad/clk_out1_clk_wiz_half
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.078 r  wizard_sad/clkout1_buf/O
                         net (fo=769, estimated)      1.547    -2.531    sad_module/clk_out1
    SLICE_X32Y25         FDRE                                         r  sad_module/block_offset_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.419    -2.112 r  sad_module/block_offset_reg[1]_rep__1/Q
                         net (fo=102, estimated)      1.260    -0.852    sad_module/block_offset_reg[1]_rep__1_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I2_O)        0.296    -0.556 f  sad_module/first_diff[3]_i_102/O
                         net (fo=2, estimated)        0.859     0.303    sad_module/first_diff[3]_i_102_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.124     0.427 r  sad_module/first_diff[7]_i_79/O
                         net (fo=1, estimated)        0.765     1.192    sad_module/first_diff[7]_i_79_n_0
    SLICE_X39Y29         LUT4 (Prop_lut4_I1_O)        0.124     1.316 r  sad_module/first_diff[7]_i_69/O
                         net (fo=1, routed)           0.000     1.316    sad_module/first_diff[7]_i_69_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.896 r  sad_module/first_diff_reg[7]_i_60/O[2]
                         net (fo=5, estimated)        1.014     2.910    sad_module/diff6[2]
    SLICE_X37Y29         LUT5 (Prop_lut5_I1_O)        0.302     3.212 r  sad_module/first_diff[11]_i_75/O
                         net (fo=1, estimated)        0.986     4.198    sad_module/first_diff[11]_i_75_n_0
    SLICE_X37Y29         LUT3 (Prop_lut3_I1_O)        0.152     4.350 f  sad_module/first_diff[11]_i_42/O
                         net (fo=2, estimated)        0.565     4.915    sad_module/first_diff[11]_i_42_n_0
    SLICE_X37Y27         LUT5 (Prop_lut5_I0_O)        0.332     5.247 r  sad_module/first_diff[11]_i_19/O
                         net (fo=2, estimated)        0.499     5.746    sad_module/first_diff[11]_i_19_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.870 r  sad_module/first_diff[11]_i_23/O
                         net (fo=1, routed)           0.000     5.870    sad_module/first_diff[11]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.118 r  sad_module/first_diff_reg[11]_i_8/O[2]
                         net (fo=2, estimated)        0.441     6.559    sad_module/first_diff_reg[11]_i_8_n_5
    SLICE_X35Y27         LUT5 (Prop_lut5_I1_O)        0.302     6.861 r  sad_module/first_diff[7]_i_4/O
                         net (fo=2, estimated)        0.512     7.373    sad_module/first_diff[7]_i_4_n_0
    SLICE_X34Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.497 r  sad_module/first_diff[7]_i_8/O
                         net (fo=1, routed)           0.000     7.497    sad_module/first_diff[7]_i_8_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.873 r  sad_module/first_diff_reg[7]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.873    sad_module/first_diff_reg[7]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.196 r  sad_module/first_diff_reg[11]_i_3/O[1]
                         net (fo=4, estimated)        0.474     8.670    sad_module/diff0[9]
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.306     8.976 r  sad_module/smallest_diff[11]_i_29/O
                         net (fo=1, routed)           0.000     8.976    sad_module/smallest_diff[11]_i_29_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.616 r  sad_module/smallest_diff_reg[11]_i_24/O[3]
                         net (fo=2, estimated)        0.732    10.348    sad_module/best_offset2[11]
    SLICE_X31Y29         LUT4 (Prop_lut4_I0_O)        0.306    10.654 r  sad_module/smallest_diff[11]_i_14/O
                         net (fo=1, routed)           0.000    10.654    sad_module/smallest_diff[11]_i_14_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.145 r  sad_module/smallest_diff_reg[11]_i_3/CO[1]
                         net (fo=2, estimated)        1.005    12.150    sad_module/best_offset1
    SLICE_X31Y27         LUT3 (Prop_lut3_I0_O)        0.355    12.505 r  sad_module/best_offset[3]_i_2/O
                         net (fo=4, estimated)        0.650    13.155    sad_module/best_offset
    SLICE_X34Y24         FDRE                                         r  sad_module/best_offset_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_half rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    22.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790    14.771 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577    16.348    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.439 r  wizard_migcam/clkout1_buf/O
                         net (fo=62, estimated)       1.517    17.956    wizard_sad/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187    14.769 r  wizard_sad/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578    16.347    wizard_sad/clk_out1_clk_wiz_half
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.438 r  wizard_sad/clkout1_buf/O
                         net (fo=769, estimated)      1.430    17.868    sad_module/clk_out1
    SLICE_X34Y24         FDRE                                         r  sad_module/best_offset_reg[0]/C
                         clock pessimism             -0.436    17.431    
                         clock uncertainty           -0.086    17.345    
    SLICE_X34Y24         FDRE (Setup_fdre_C_CE)      -0.377    16.968    sad_module/best_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                  3.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.103ns  (arrival time - required time)
  Source:                 sad_pixel_store_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_half  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_buffer_sad/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_half  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_half
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_half rise@0.000ns - clk_out1_clk_wiz_half rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.831%)  route 0.336ns (67.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_half rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=62, estimated)       0.595    -0.506    wizard_sad/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321    -1.827 r  wizard_sad/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_sad/clk_out1_clk_wiz_half
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_sad/clkout1_buf/O
                         net (fo=769, estimated)      0.553    -0.548    clk_sad
    SLICE_X34Y21         FDRE                                         r  sad_pixel_store_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  sad_pixel_store_reg[5]/Q
                         net (fo=15, estimated)       0.336    -0.049    frame_buffer_sad/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buffer_sad/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_half rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=62, estimated)       0.864    -0.293    wizard_sad/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631    -1.924 r  wizard_sad/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.187    wizard_sad/clk_out1_clk_wiz_half
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.158 r  wizard_sad/clkout1_buf/O
                         net (fo=769, estimated)      0.864    -0.294    frame_buffer_sad/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buffer_sad/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.052    -0.242    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.054    frame_buffer_sad/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                 -0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_half
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { wizard_sad/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y13     lb_onboard/genblk1[0].line_buffer_ram/BRAM_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  wizard_sad/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y34     hcount_bram_reg[2][6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y34     hcount_bram_reg[2][6]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        3.169ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.055ns,  Total Violation       -0.126ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 red_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_green/tmds_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        9.784ns  (logic 2.014ns (20.585%)  route 7.770ns (79.415%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 11.416 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=62, estimated)       1.633    -2.443    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.397    -5.840 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -4.174    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.078 r  wizard_hdmi/clkout1_buf/O
                         net (fo=122, estimated)      1.567    -2.511    clk_pixel
    SLICE_X48Y14         FDSE                                         r  red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDSE (Prop_fdse_C_Q)         0.456    -2.055 r  red_reg[5]/Q
                         net (fo=50, estimated)       1.901    -0.154    tmds_green/red[1]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.118    -0.036 r  tmds_green/tally[1]_i_11__1/O
                         net (fo=2, estimated)        0.626     0.590    tmds_green/tally[1]_i_11__1_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.326     0.916 r  tmds_green/tally[1]_i_3__0/O
                         net (fo=41, estimated)       1.043     1.959    tmds_green/tally[1]_i_3__0_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.152     2.111 r  tmds_green/tally[4]_i_17__0/O
                         net (fo=15, estimated)       0.997     3.108    tmds_green/tally[4]_i_17__0_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.326     3.434 f  tmds_green/tally[4]_i_5__0/O
                         net (fo=5, estimated)        0.571     4.005    tmds_green/tally[4]_i_5__0_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I4_O)        0.124     4.129 f  tmds_green/tally[4]_i_2/O
                         net (fo=7, estimated)        0.912     5.041    tmds_green/tally[4]_i_2_n_0
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.153     5.194 r  tmds_green/tmds_out[9]_i_2__0/O
                         net (fo=7, estimated)        0.883     6.077    tmds_green/tmds_out[9]_i_2__0_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.359     6.436 r  tmds_green/tmds_out[1]_i_1__0/O
                         net (fo=1, estimated)        0.837     7.273    tmds_green/tmds_out[1]_i_1__0_n_0
    SLICE_X2Y21          FDRE                                         r  tmds_green/tmds_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.029    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     8.239 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     9.816    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.907 r  wizard_migcam/clkout1_buf/O
                         net (fo=62, estimated)       1.516    11.423    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.191     8.232 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583     9.815    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.906 r  wizard_hdmi/clkout1_buf/O
                         net (fo=122, estimated)      1.510    11.416    tmds_green/clk_pixel
    SLICE_X2Y21          FDRE                                         r  tmds_green/tmds_out_reg[1]/C
                         clock pessimism             -0.508    10.907    
                         clock uncertainty           -0.210    10.698    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)       -0.255    10.443    tmds_green/tmds_out_reg[1]
  -------------------------------------------------------------------
                         required time                         10.443    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  3.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_ser/secondary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.251%)  route 0.497ns (72.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.157ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=62, estimated)       0.594    -0.507    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.322    -1.830 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.702    -1.127    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_hdmi/clkout1_buf/O
                         net (fo=122, estimated)      0.588    -0.513    red_ser/clk_pixel
    SLICE_X1Y19          FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, estimated)        0.252    -0.121    red_ser/blue_ser/pwup_rst
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.045    -0.076 r  red_ser/primary_i_1/O
                         net (fo=6, estimated)        0.245     0.169    blue_ser/RST0
    OLOGIC_X0Y19         OSERDESE2                                    r  blue_ser/secondary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=62, estimated)       0.863    -0.294    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.632    -1.926 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.739    -1.187    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.158 r  wizard_hdmi/clkout1_buf/O
                         net (fo=122, estimated)      1.001    -0.157    blue_ser/clk_pixel
    OLOGIC_X0Y19         OSERDESE2                                    r  blue_ser/secondary/CLKDIV
                         clock pessimism             -0.177    -0.334    
    OLOGIC_X0Y19         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.225    blue_ser/secondary
  -------------------------------------------------------------------
                         required time                         -0.225    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                 -0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.468      9.584      DSP48_X0Y2       addrb_video_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y11     active_draw_hdmi_pl_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y11     active_draw_hdmi_pl_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_half
  To Clock:  clkfbout_clk_wiz_half

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_half
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_sad/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    wizard_sad/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wizard_sad/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_camera_cw_fast

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :           25  Failing Endpoints,  Worst Slack       -0.126ns,  Total Violation       -1.354ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 crw/sccb_c/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crw/sccb_c/FSM_sequential_phy_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.186ns (27.498%)  route 3.127ns (72.502%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 2.933 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout3_buf/O
                         net (fo=204, estimated)      1.609    -2.467    crw/sccb_c/clk_camera
    SLICE_X4Y80          FDRE                                         r  crw/sccb_c/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  crw/sccb_c/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=14, estimated)       0.773    -1.238    crw/sccb_c/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.150    -1.088 r  crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_9/O
                         net (fo=2, estimated)        0.591    -0.497    crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_9_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.332    -0.165 f  crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_4/O
                         net (fo=3, estimated)        0.318     0.153    crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_4_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     0.277 r  crw/sccb_c/FSM_sequential_phy_state_reg[1]_i_2/O
                         net (fo=1, estimated)        0.802     1.079    crw/sccb_c/FSM_sequential_phy_state_reg[1]_i_2_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     1.203 r  crw/sccb_c/FSM_sequential_phy_state_reg[1]_i_1/O
                         net (fo=1, estimated)        0.643     1.846    crw/sccb_c/FSM_sequential_phy_state_reg[1]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  crw/sccb_c/FSM_sequential_phy_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190     7.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.790    -0.229 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.577     1.348    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.439 r  wizard_migcam/clkout3_buf/O
                         net (fo=204, estimated)      1.494     2.933    crw/sccb_c/clk_camera
    SLICE_X2Y79          FDRE                                         r  crw/sccb_c/FSM_sequential_phy_state_reg_reg[1]/C
                         clock pessimism             -0.434     2.498    
                         clock uncertainty           -0.067     2.432    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)       -0.058     2.374    crw/sccb_c/FSM_sequential_phy_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.374    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.126ns  (arrival time - required time)
  Source:                 camera_mem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_buffer_onboard/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_camera_cw_fast rise@0.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.589%)  route 0.336ns (70.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout3_buf/O
                         net (fo=204, estimated)      0.547    -0.554    clk_camera
    SLICE_X35Y71         FDRE                                         r  camera_mem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  camera_mem_reg[3]/Q
                         net (fo=15, estimated)       0.336    -0.078    frame_buffer_onboard/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y14         RAMB36E1                                     r  frame_buffer_onboard/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout3_buf/O
                         net (fo=204, estimated)      0.858    -0.299    frame_buffer_onboard/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  frame_buffer_onboard/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.051    -0.248    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.048    frame_buffer_onboard/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                 -0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_camera_cw_fast
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y32    registers/BRAM_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y64    addra_onboard_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y64    addra_onboard_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_xc_cw_fast
  To Clock:  clk_xc_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_xc_cw_fast
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   wizard_migcam/clkout4_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7   wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKFBIN



