
*** Running vivado
    with args -log baseband_processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source baseband_processor.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source baseband_processor.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rsdecode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rscode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskdemod'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top baseband_processor -part xcvu37p-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 336281
WARNING: [Synth 8-6901] identifier 'raddr' is used before its declaration [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/async_fifo.sv:50]
WARNING: [Synth 8-6901] identifier 'waddr' is used before its declaration [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/async_fifo.sv:50]
WARNING: [Synth 8-2611] redeclaration of ansi port s_axis_inputI_tready is not allowed [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:39]
CRITICAL WARNING: [Synth 8-976] s_axis_inputI_tready has already been declared [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:39]
CRITICAL WARNING: [Synth 8-2654] second declaration of s_axis_inputI_tready ignored [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:39]
INFO: [Synth 8-994] s_axis_inputI_tready is declared here [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:26]
WARNING: [Synth 8-2611] redeclaration of ansi port s_axis_inputQ_tready is not allowed [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:40]
CRITICAL WARNING: [Synth 8-976] s_axis_inputQ_tready has already been declared [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:40]
CRITICAL WARNING: [Synth 8-2654] second declaration of s_axis_inputQ_tready ignored [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:40]
INFO: [Synth 8-994] s_axis_inputQ_tready is declared here [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:30]
WARNING: [Synth 8-2611] redeclaration of ansi port m_axis_outputI_tready_qam1024 is not allowed [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:65]
WARNING: [Synth 8-2611] redeclaration of ansi port m_axis_outputQ_tready_qam1024 is not allowed [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:65]
WARNING: [Synth 8-6901] identifier 'recd_out_state' is used before its declaration [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/rs_encoder_self.sv:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3300.262 ; gain = 185.684 ; free physical = 43755 ; free virtual = 49916
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'baseband_processor' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/baseband_processor.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bbp_transmit' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/bbp_transmit.sv:22]
INFO: [Synth 8-6157] synthesizing module 'datastream_transfer' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/datastream_transfer.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'datastream_transfer' (1#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/datastream_transfer.sv:28]
INFO: [Synth 8-6157] synthesizing module 'tpu_pushstream' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:22]
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/async_fifo.sv:26]
	Parameter DSIZE bound to: 16 - type: integer 
	Parameter ASIZE bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_r2w' [/home/caohuiyang/Work/bbp_vcu128/async_fifo/src/vlog/sync_r2w.v:24]
	Parameter ASIZE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_r2w' (2#1) [/home/caohuiyang/Work/bbp_vcu128/async_fifo/src/vlog/sync_r2w.v:24]
INFO: [Synth 8-6157] synthesizing module 'sync_w2r' [/home/caohuiyang/Work/bbp_vcu128/async_fifo/src/vlog/sync_w2r.v:24]
	Parameter ASIZE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_w2r' (3#1) [/home/caohuiyang/Work/bbp_vcu128/async_fifo/src/vlog/sync_w2r.v:24]
INFO: [Synth 8-6157] synthesizing module 'wptr_full' [/home/caohuiyang/Work/bbp_vcu128/async_fifo/src/vlog/wptr_full.v:24]
	Parameter ADDRSIZE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wptr_full' (4#1) [/home/caohuiyang/Work/bbp_vcu128/async_fifo/src/vlog/wptr_full.v:24]
INFO: [Synth 8-6157] synthesizing module 'fifomem' [/home/caohuiyang/Work/bbp_vcu128/async_fifo/src/vlog/fifo_2mem.v:24]
	Parameter DATASIZE bound to: 16 - type: integer 
	Parameter ADDRSIZE bound to: 10 - type: integer 
	Parameter FALLTHROUGH bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'fifomem' (5#1) [/home/caohuiyang/Work/bbp_vcu128/async_fifo/src/vlog/fifo_2mem.v:24]
INFO: [Synth 8-6157] synthesizing module 'rptr_empty' [/home/caohuiyang/Work/bbp_vcu128/async_fifo/src/vlog/rptr_empty.v:24]
	Parameter ADDRSIZE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rptr_empty' (6#1) [/home/caohuiyang/Work/bbp_vcu128/async_fifo/src/vlog/rptr_empty.v:24]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (7#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/async_fifo.sv:26]
WARNING: [Synth 8-689] width (8) of port connection 'rdata' does not match port width (16) of module 'async_fifo' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:237]
INFO: [Synth 8-6157] synthesizing module 'async_fifo__parameterized0' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/async_fifo.sv:26]
	Parameter DSIZE bound to: 8 - type: integer 
	Parameter ASIZE bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifomem__parameterized0' [/home/caohuiyang/Work/bbp_vcu128/async_fifo/src/vlog/fifo_2mem.v:24]
	Parameter DATASIZE bound to: 8 - type: integer 
	Parameter ADDRSIZE bound to: 10 - type: integer 
	Parameter FALLTHROUGH bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'fifomem__parameterized0' (7#1) [/home/caohuiyang/Work/bbp_vcu128/async_fifo/src/vlog/fifo_2mem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo__parameterized0' (7#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/async_fifo.sv:26]
WARNING: [Synth 8-689] width (8) of port connection 'rdata' does not match port width (16) of module 'async_fifo' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:237]
WARNING: [Synth 8-689] width (8) of port connection 'rdata' does not match port width (16) of module 'async_fifo' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:237]
WARNING: [Synth 8-689] width (8) of port connection 'rdata' does not match port width (16) of module 'async_fifo' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:237]
WARNING: [Synth 8-689] width (8) of port connection 'rdata' does not match port width (16) of module 'async_fifo' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:237]
WARNING: [Synth 8-689] width (8) of port connection 'rdata' does not match port width (16) of module 'async_fifo' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:237]
WARNING: [Synth 8-689] width (8) of port connection 'rdata' does not match port width (16) of module 'async_fifo' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:237]
WARNING: [Synth 8-689] width (8) of port connection 'rdata' does not match port width (16) of module 'async_fifo' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:237]
INFO: [Synth 8-6157] synthesizing module 'layer1_push' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/layer1_push.sv:21]
INFO: [Synth 8-6157] synthesizing module 'layer1_transmit' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/layer1_transmit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'channel_codes' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/channel_codes.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rs_encoder_self' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/rs_encoder_self.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/rs_encoder_self.sv:100]
INFO: [Synth 8-6157] synthesizing module 'encoders' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/encoders_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'encoders' (8#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/encoders_stub.v:6]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "recd_out_buffer_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'rs_encoder_self' (9#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/rs_encoder_self.sv:22]
INFO: [Synth 8-6157] synthesizing module 'crc_generator' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/crc_generator.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/crc_generator.sv:60]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/crc_generator.sv:112]
INFO: [Synth 8-6157] synthesizing module 'crc24_insert_1bit' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/crc24_insert_1bit.v:21]
INFO: [Synth 8-6157] synthesizing module 'crc24_calc_1bit' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/crc24_calc_1bit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'crc24_calc_1bit' (10#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/crc24_calc_1bit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'crc24_insert_1bit' (11#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/crc24_insert_1bit.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/crc_generator.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'crc_generator' (12#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/crc_generator.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'channel_codes' (13#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/channel_codes.sv:23]
INFO: [Synth 8-6157] synthesizing module 'energy_balance' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/energy_balance.sv:21]
INFO: [Synth 8-6157] synthesizing module 'interleaver' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/interleaver.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/interleaver.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/interleaver.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'interleaver' (14#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/interleaver.sv:21]
INFO: [Synth 8-6157] synthesizing module 'scrambler' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/scrambler.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/scrambler.sv:41]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/scrambler.sv:80]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/scrambler.sv:128]
INFO: [Synth 8-6155] done synthesizing module 'scrambler' (15#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/scrambler.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'energy_balance' (16#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/energy_balance.sv:21]
INFO: [Synth 8-6157] synthesizing module 'modulation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/modulation.sv:22]
INFO: [Synth 8-6157] synthesizing module 'qam' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:21]
WARNING: [Synth 8-324] index 2041 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2042 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2043 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2044 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2045 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2046 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2047 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2048 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2049 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2050 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:155]
WARNING: [Synth 8-324] index 205 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:151]
WARNING: [Synth 8-324] index 2051 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2052 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2053 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2054 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2055 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2056 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2057 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2058 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2059 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2060 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:155]
WARNING: [Synth 8-324] index 206 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:151]
WARNING: [Synth 8-324] index 2061 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2062 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2063 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2064 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2065 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2066 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2067 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2068 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2069 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2070 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:155]
WARNING: [Synth 8-324] index 207 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:151]
WARNING: [Synth 8-324] index 2071 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2072 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2073 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2074 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2075 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2076 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2077 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2078 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2079 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2080 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:155]
WARNING: [Synth 8-324] index 208 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:151]
WARNING: [Synth 8-324] index 2081 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2082 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2083 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2084 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2085 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2086 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2087 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2088 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2089 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2090 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:155]
WARNING: [Synth 8-324] index 209 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:151]
WARNING: [Synth 8-324] index 2091 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2092 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2093 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2094 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2095 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2096 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2097 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2098 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2099 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2100 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:155]
WARNING: [Synth 8-324] index 210 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:151]
WARNING: [Synth 8-324] index 2101 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2102 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2103 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2104 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2105 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2106 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2107 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2108 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2109 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2110 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:155]
WARNING: [Synth 8-324] index 211 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:151]
WARNING: [Synth 8-324] index 2111 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2112 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2113 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2114 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2115 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2116 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2117 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2118 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2119 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2120 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:155]
WARNING: [Synth 8-324] index 212 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:151]
WARNING: [Synth 8-324] index 2121 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2122 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2123 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
WARNING: [Synth 8-324] index 2124 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2125 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2126 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:153]
WARNING: [Synth 8-324] index 2127 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2128 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2129 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:154]
WARNING: [Synth 8-324] index 2130 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:155]
WARNING: [Synth 8-324] index 213 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:151]
WARNING: [Synth 8-324] index 2131 out of range [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:152]
INFO: [Common 17-14] Message 'Synth 8-324' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6104] Input port 'm_axis_outputI_tready_qam1024' has an internal driver [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:66]
WARNING: [Synth 8-6104] Input port 'm_axis_outputQ_tready_qam1024' has an internal driver [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:67]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:76]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:904]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:958]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:1012]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:1066]
INFO: [Synth 8-6155] done synthesizing module 'qam' (17#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'modulation' (18#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/modulation.sv:22]
INFO: [Synth 8-6157] synthesizing module 'mac_block' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/mac_block.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/mac_block.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/mac_block.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/mac_block.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/mac_block.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/mac_block.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/mac_block.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/mac_block.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/mac_block.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/mac_block.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'mac_block' (19#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/mac_block.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'layer1_transmit' (20#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/layer1_transmit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'layer1_push' (21#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/layer1_push.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio_push' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_push.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio_transmit' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'interpolation' (22#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:21]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputI_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:67]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputQ_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:71]
INFO: [Synth 8-6157] synthesizing module 'duc' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv:21]
INFO: [Synth 8-6157] synthesizing module 'dds_125m_i' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/dds_125m_i_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_125m_i' (23#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/dds_125m_i_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dds_125m_q' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/dds_125m_q_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_125m_q' (24#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/dds_125m_q_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv:93]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv:114]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_duc' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/mult_gen_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_duc' (25#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/mult_gen_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sub_duc' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/sub_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sub_duc' (26#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/sub_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_duc' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/add_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_duc' (27#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/add_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'duc_out_fifo' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/duc_out_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'duc_out_fifo' (28#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/duc_out_fifo_stub.v:6]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv-21.7 with 1st driver pin 'duc:/duc_out_fifo_cos/s_axis_tready' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv-21.7 with 2nd driver pin 'VCC' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv:21]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv-21.7 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv-21.7 with 1st driver pin 'duc:/duc_out_fifo_sin/s_axis_tready' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv-21.7 with 2nd driver pin 'VCC' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv:21]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv-21.7 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'duc' (29#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv:21]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputI_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:67]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputQ_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:71]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputI_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:67]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputQ_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:71]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputI_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:67]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputQ_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:71]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputI_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:67]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputQ_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:71]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputI_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:67]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputQ_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:71]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputI_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:67]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputQ_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:71]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputI_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:67]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_outputQ_tdata' does not match port width (16) of module 'interpolation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'radio_transmit' (30#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'radio_push' (31#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_push.sv:21]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:302]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:302]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:302]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:302]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:302]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:302]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:302]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:302]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:306]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:306]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:306]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:306]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:306]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:306]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:306]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:306]
INFO: [Synth 8-6155] done synthesizing module 'tpu_pushstream' (32#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv:22]
CRITICAL WARNING: [Synth 8-5972] variable 'axis_tready_transfer' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/bbp_transmit.sv:286]
INFO: [Synth 8-6155] done synthesizing module 'bbp_transmit' (33#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/bbp_transmit.sv:22]
INFO: [Synth 8-6157] synthesizing module 'bbp_receive' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/bbp_receive.sv:22]
INFO: [Synth 8-6157] synthesizing module 'data_transfer' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/data_transfer.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'data_transfer' (34#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/data_transfer.sv:26]
INFO: [Synth 8-6157] synthesizing module 'tpu_pullstream' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:23]
INFO: [Synth 8-6157] synthesizing module 'radio_pull' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio_receive' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_receive.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ddc' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/ddc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dds_ri' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/dds_ri_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_ri' (35#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/dds_ri_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dds_rq' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/dds_rq_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_rq' (36#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/dds_rq_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/ddc.sv:69]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/ddc.sv:89]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_ddc' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/mult_gen_ddc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_ddc' (37#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/mult_gen_ddc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_ddc' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/add_ddc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_ddc' (38#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/add_ddc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sub_ddc' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/sub_ddc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sub_ddc' (39#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/sub_ddc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ddc_out_fifo' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/ddc_out_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddc_out_fifo' (40#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/ddc_out_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddc' (41#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/ddc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'decimation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/decimation.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'decimation' (42#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/decimation.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'radio_receive' (43#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_receive.sv:23]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADI_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:59]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADI_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:59]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADI_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:59]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADI_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:59]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADI_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:59]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADI_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:59]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADI_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:59]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADI_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:59]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADQ_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:60]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADQ_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:60]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADQ_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:60]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADQ_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:60]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADQ_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:60]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADQ_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:60]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADQ_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:60]
CRITICAL WARNING: [Synth 8-5972] variable 's_axis_outputADQ_tready' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'radio_pull' (44#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv:21]
INFO: [Synth 8-6157] synthesizing module 'layer1_pull' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/layer1_pull.sv:21]
INFO: [Synth 8-6157] synthesizing module 'layer1_receive' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/layer1_receive.sv:23]
INFO: [Synth 8-6157] synthesizing module 'demodulation' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/demodulation.sv:22]
INFO: [Synth 8-6157] synthesizing module 'eqam' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:246]
INFO: [Common 17-14] Message 'Synth 8-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'eqam' (45#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:21]
WARNING: [Synth 8-7071] port 'm_axis_output_tvalid_qam256' of module 'eqam' is unconnected for instance 'eqam' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/demodulation.sv:67]
WARNING: [Synth 8-7071] port 'm_axis_output_tready_qam256' of module 'eqam' is unconnected for instance 'eqam' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/demodulation.sv:67]
WARNING: [Synth 8-7071] port 'm_axis_output_tdata_qam256' of module 'eqam' is unconnected for instance 'eqam' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/demodulation.sv:67]
WARNING: [Synth 8-7071] port 'm_axis_output_tlast_qam256' of module 'eqam' is unconnected for instance 'eqam' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/demodulation.sv:67]
WARNING: [Synth 8-7071] port 'm_axis_output_tvalid_qam1024' of module 'eqam' is unconnected for instance 'eqam' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/demodulation.sv:67]
WARNING: [Synth 8-7071] port 'm_axis_output_tready_qam1024' of module 'eqam' is unconnected for instance 'eqam' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/demodulation.sv:67]
WARNING: [Synth 8-7071] port 'm_axis_output_tdata_qam1024' of module 'eqam' is unconnected for instance 'eqam' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/demodulation.sv:67]
WARNING: [Synth 8-7071] port 'm_axis_output_tlast_qam1024' of module 'eqam' is unconnected for instance 'eqam' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/demodulation.sv:67]
WARNING: [Synth 8-7023] instance 'eqam' of module 'eqam' has 46 connections declared, but only 38 given [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/demodulation.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'demodulation' (46#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/demodulation.sv:22]
INFO: [Synth 8-6157] synthesizing module 'energy_debalance' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/energy_debalance.sv:22]
INFO: [Synth 8-6157] synthesizing module 'descrambler' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/descrambler.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'descrambler' (47#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/descrambler.sv:23]
INFO: [Synth 8-6157] synthesizing module 'deintrlv' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/deintrlv.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'deintrlv' (48#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/deintrlv.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'energy_debalance' (49#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/energy_debalance.sv:22]
INFO: [Synth 8-6157] synthesizing module 'channel_decodes' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/channel_decodes.sv:22]
INFO: [Synth 8-6157] synthesizing module 'rs_decoder_self' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/rs_decoder_self.sv:23]
INFO: [Synth 8-6157] synthesizing module 'decoders' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/decoders_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decoders' (50#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/decoders_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rs_decoder_self' (51#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/rs_decoder_self.sv:23]
INFO: [Synth 8-6157] synthesizing module 'crc_detector' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/crc_detector.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'crc_detector' (52#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/crc_detector.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'channel_decodes' (53#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/channel_decodes.sv:22]
INFO: [Synth 8-6157] synthesizing module 'mac_deblock' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/mac_deblock.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'mac_deblock' (54#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/mac_deblock.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'layer1_receive' (55#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/layer1_receive.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'layer1_pull' (56#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/layer1_pull.sv:21]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:110]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:110]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:110]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:110]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:110]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:110]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:110]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:110]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:114]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:114]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:114]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:114]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:114]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:114]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:114]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_8' cannot be written by both continuous and procedural assignments [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'tpu_pullstream' (57#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bbp_receive' (58#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/bbp_receive.sv:22]
INFO: [Synth 8-6157] synthesizing module 'bbp_mmc' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/bbp_mmc_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bbp_mmc' (59#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/realtime/bbp_mmc_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'baseband_processor' (60#1) [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/baseband_processor.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 5862.121 ; gain = 2747.543 ; free physical = 41803 ; free virtual = 47998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:01:59 . Memory (MB): peak = 5862.121 ; gain = 2747.543 ; free physical = 42129 ; free virtual = 48324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:53 ; elapsed = 00:01:59 . Memory (MB): peak = 5862.121 ; gain = 2747.543 ; free physical = 42129 ; free virtual = 48324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5864.129 ; gain = 0.000 ; free physical = 41115 ; free virtual = 47311
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_ddc/mult_gen_ddc/mult_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/mult_gen_duc/mult_gen_duc/mult_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_cossin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].channel_codes/genblk1.rs_encoder_self/encoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].channel_codes/genblk1.rs_encoder_self/encoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].channel_codes/genblk1.rs_encoder_self/encoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].channel_codes/genblk1.rs_encoder_self/encoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[2].channel_codes/genblk1.rs_encoder_self/encoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[2].channel_codes/genblk1.rs_encoder_self/encoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].channel_codes/genblk1.rs_encoder_self/encoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].channel_codes/genblk1.rs_encoder_self/encoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].channel_codes/genblk1.rs_encoder_self/encoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].channel_codes/genblk1.rs_encoder_self/encoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].channel_codes/genblk1.rs_encoder_self/encoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].channel_codes/genblk1.rs_encoder_self/encoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].channel_codes/genblk1.rs_encoder_self/encoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].channel_codes/genblk1.rs_encoder_self/encoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[7].channel_codes/genblk1.rs_encoder_self/encoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/encoders/encoders/encoders_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[7].channel_codes/genblk1.rs_encoder_self/encoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[3].channel_decodes/genblk1.rs_decoder_self/decoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[3].channel_decodes/genblk1.rs_decoder_self/decoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[4].channel_decodes/genblk1.rs_decoder_self/decoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[4].channel_decodes/genblk1.rs_decoder_self/decoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[5].channel_decodes/genblk1.rs_decoder_self/decoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[5].channel_decodes/genblk1.rs_decoder_self/decoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[6].channel_decodes/genblk1.rs_decoder_self/decoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[6].channel_decodes/genblk1.rs_decoder_self/decoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[7].channel_decodes/genblk1.rs_decoder_self/decoders'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/decoders/decoders_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[7].channel_decodes/genblk1.rs_decoder_self/decoders'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/ddc_out_fifo/ddc_out_fifo/ddc_out_fifo_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/bbp_mmc/bbp_mmc/bbp_mmc_in_context.xdc] for cell 'bbp_clock_gruop1'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/bbp_mmc/bbp_mmc/bbp_mmc_in_context.xdc] for cell 'bbp_clock_gruop1'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/add_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/add_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/add_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/add_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/add_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/add_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/add_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/add_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/add_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/add_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/add_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/add_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/add_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/add_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/add_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/add_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/sub_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/sub_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/sub_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/sub_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/sub_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/sub_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/sub_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/sub_ddc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/sub_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/sub_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/sub_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/sub_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/sub_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/sub_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/sub_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/sub_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/sub_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/sub_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/sub_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/sub_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/sub_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/sub_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/sub_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/sub_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/add_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/add_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/add_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/add_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/add_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/add_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/add_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/add_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/add_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/add_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/add_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/add_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/add_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/add_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/add_duc'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/add_duc'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_i'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_i'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_i'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_i'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_i'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_i'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/dds_125m_i'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/dds_125m_i'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/dds_125m_q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/dds_125m_q'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/dds_ri'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/dds_ri'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/dds_ri'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/dds_ri'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/dds_ri'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/dds_ri'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/dds_ri'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/dds_ri'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/dds_ri'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/dds_ri'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/dds_ri'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/dds_ri'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/dds_ri'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/dds_ri'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/dds_ri'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/dds_ri'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/dds_rq'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/dds_rq'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/dds_rq'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/dds_rq'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/dds_rq'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/dds_rq'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/dds_rq'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/dds_rq'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/dds_rq'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/dds_rq'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/dds_rq'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/dds_rq'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/dds_rq'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/dds_rq'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/dds_rq'
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/.Xil/Vivado-336138-ubuntu/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/dds_rq'
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/xilinx_pcie_xdma_ref_board.xdc]
INFO: [Vivado 12-1808] Property 'LOC' is not supported for elaborated designs for objects of type 'port'. [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/xilinx_pcie_xdma_ref_board.xdc:83]
INFO: [Vivado 12-1808] Property 'LOC' is not supported for elaborated designs for objects of type 'port'. [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/xilinx_pcie_xdma_ref_board.xdc:89]
INFO: [Vivado 12-1808] Property 'LOC' is not supported for elaborated designs for objects of type 'port'. [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/xilinx_pcie_xdma_ref_board.xdc:90]
WARNING: [Vivado 12-508] No pins matched '*sync_reg[0]/D'. [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/xilinx_pcie_xdma_ref_board.xdc:105]
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/xilinx_pcie_xdma_ref_board.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/xilinx_pcie_xdma_ref_board.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/baseband_processor_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/xilinx_pcie_xdma_ref_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/baseband_processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/baseband_processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/dont_touch.xdc]
write_xdc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 7614.496 ; gain = 116.000 ; free physical = 39555 ; free virtual = 45751
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 7614.496 ; gain = 0.000 ; free physical = 39547 ; free virtual = 45743
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7614.496 ; gain = 0.000 ; free physical = 39502 ; free virtual = 45698
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[3].channel_decodes/genblk1.rs_decoder_self/decoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[4].channel_decodes/genblk1.rs_decoder_self/decoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[5].channel_decodes/genblk1.rs_decoder_self/decoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[6].channel_decodes/genblk1.rs_decoder_self/decoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[7].channel_decodes/genblk1.rs_decoder_self/decoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/add_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/dds_ri' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/dds_rq' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/mult_ddc_coscos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/mult_ddc_cossin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/mult_ddc_sincos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/mult_ddc_sinsin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[0].ddc/sub_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/add_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/dds_ri' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/dds_rq' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/mult_ddc_coscos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/mult_ddc_cossin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/mult_ddc_sincos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[1].ddc/sub_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/add_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/dds_ri' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/dds_rq' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/mult_ddc_coscos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/mult_ddc_cossin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/mult_ddc_sincos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/mult_ddc_sinsin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[2].ddc/sub_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/add_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/dds_ri' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/dds_rq' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/mult_ddc_coscos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/mult_ddc_cossin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/mult_ddc_sincos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/mult_ddc_sinsin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[3].ddc/sub_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/add_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/dds_ri' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/dds_rq' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/mult_ddc_coscos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/mult_ddc_cossin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/mult_ddc_sincos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/mult_ddc_sinsin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[4].ddc/sub_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/add_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/dds_ri' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/dds_rq' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/mult_ddc_coscos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/mult_ddc_cossin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/mult_ddc_sincos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/mult_ddc_sinsin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[5].ddc/sub_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/add_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/dds_ri' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/dds_rq' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/mult_ddc_coscos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/mult_ddc_cossin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/mult_ddc_sincos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/mult_ddc_sinsin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/sub_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/add_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/dds_ri' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/dds_rq' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/mult_ddc_coscos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/mult_ddc_cossin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/mult_ddc_sincos' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/mult_ddc_sinsin' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[7].ddc/sub_ddc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].channel_codes/genblk1.rs_encoder_self/encoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].channel_codes/genblk1.rs_encoder_self/encoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[2].channel_codes/genblk1.rs_encoder_self/encoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].channel_codes/genblk1.rs_encoder_self/encoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].channel_codes/genblk1.rs_encoder_self/encoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].channel_codes/genblk1.rs_encoder_self/encoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].channel_codes/genblk1.rs_encoder_self/encoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[7].channel_codes/genblk1.rs_encoder_self/encoders' at clock pin 'ap_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:40 ; elapsed = 00:03:48 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 41839 ; free virtual = 48036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_out_state_reg' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[0].tready_state_reg[0]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[1].tready_state_reg[1]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[2].tready_state_reg[2]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[3].tready_state_reg[3]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[4].tready_state_reg[4]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[5].tready_state_reg[5]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[6].tready_state_reg[6]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[7].tready_state_reg[7]' in module 'mac_deblock'
INFO: [Synth 8-6904] The RAM "datastream_transfer:/pkg_dat_pcie_reg" of size (depth=60 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_generator:/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_generator:/crc_data_in_reg" of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "scrambler:/rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[0][197]" of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[1][197]" of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[2][197]" of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[3][197]" of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[4][197]" of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[5][197]" of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[6][197]" of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[7][197]" of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__1:/ram_cos_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__1:/ram_sin_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__2:/ram_cos_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__2:/ram_sin_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__3:/ram_cos_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__3:/ram_sin_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__4:/ram_cos_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__4:/ram_sin_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__5:/ram_cos_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__5:/ram_sin_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__6:/ram_cos_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__6:/ram_sin_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__7:/ram_cos_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc__xdcDup__7:/ram_sin_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc:/ram_cos_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "duc:/ram_sin_reg"
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[340].qam_gray_bin_reg[340]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[339].qam_gray_bin_reg[339]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[338].qam_gray_bin_reg[338]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[337].qam_gray_bin_reg[337]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[336].qam_gray_bin_reg[336]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[335].qam_gray_bin_reg[335]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[334].qam_gray_bin_reg[334]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[333].qam_gray_bin_reg[333]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[332].qam_gray_bin_reg[332]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[331].qam_gray_bin_reg[331]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[330].qam_gray_bin_reg[330]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[329].qam_gray_bin_reg[329]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[328].qam_gray_bin_reg[328]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[327].qam_gray_bin_reg[327]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[326].qam_gray_bin_reg[326]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[325].qam_gray_bin_reg[325]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[324].qam_gray_bin_reg[324]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[323].qam_gray_bin_reg[323]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[322].qam_gray_bin_reg[322]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[321].qam_gray_bin_reg[321]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[320].qam_gray_bin_reg[320]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[319].qam_gray_bin_reg[319]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[318].qam_gray_bin_reg[318]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[317].qam_gray_bin_reg[317]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[316].qam_gray_bin_reg[316]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[315].qam_gray_bin_reg[315]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[314].qam_gray_bin_reg[314]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[313].qam_gray_bin_reg[313]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[312].qam_gray_bin_reg[312]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[311].qam_gray_bin_reg[311]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[310].qam_gray_bin_reg[310]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[309].qam_gray_bin_reg[309]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[308].qam_gray_bin_reg[308]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[307].qam_gray_bin_reg[307]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[306].qam_gray_bin_reg[306]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[305].qam_gray_bin_reg[305]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[304].qam_gray_bin_reg[304]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[303].qam_gray_bin_reg[303]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[302].qam_gray_bin_reg[302]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[301].qam_gray_bin_reg[301]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[300].qam_gray_bin_reg[300]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[299].qam_gray_bin_reg[299]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[298].qam_gray_bin_reg[298]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[297].qam_gray_bin_reg[297]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[296].qam_gray_bin_reg[296]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[295].qam_gray_bin_reg[295]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[294].qam_gray_bin_reg[294]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[293].qam_gray_bin_reg[293]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[292].qam_gray_bin_reg[292]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[291].qam_gray_bin_reg[291]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[290].qam_gray_bin_reg[290]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[289].qam_gray_bin_reg[289]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[288].qam_gray_bin_reg[288]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[287].qam_gray_bin_reg[287]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[286].qam_gray_bin_reg[286]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[285].qam_gray_bin_reg[285]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[284].qam_gray_bin_reg[284]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[283].qam_gray_bin_reg[283]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[282].qam_gray_bin_reg[282]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[281].qam_gray_bin_reg[281]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[280].qam_gray_bin_reg[280]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[279].qam_gray_bin_reg[279]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[278].qam_gray_bin_reg[278]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[277].qam_gray_bin_reg[277]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[276].qam_gray_bin_reg[276]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[275].qam_gray_bin_reg[275]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[274].qam_gray_bin_reg[274]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[273].qam_gray_bin_reg[273]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[272].qam_gray_bin_reg[272]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[271].qam_gray_bin_reg[271]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[270].qam_gray_bin_reg[270]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[269].qam_gray_bin_reg[269]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[268].qam_gray_bin_reg[268]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[267].qam_gray_bin_reg[267]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[266].qam_gray_bin_reg[266]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[265].qam_gray_bin_reg[265]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[264].qam_gray_bin_reg[264]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[263].qam_gray_bin_reg[263]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[262].qam_gray_bin_reg[262]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[261].qam_gray_bin_reg[261]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[260].qam_gray_bin_reg[260]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[259].qam_gray_bin_reg[259]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[258].qam_gray_bin_reg[258]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[257].qam_gray_bin_reg[257]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[256].qam_gray_bin_reg[256]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[255].qam_gray_bin_reg[255]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[254].qam_gray_bin_reg[254]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[253].qam_gray_bin_reg[253]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[252].qam_gray_bin_reg[252]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[251].qam_gray_bin_reg[251]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[250].qam_gray_bin_reg[250]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[249].qam_gray_bin_reg[249]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[248].qam_gray_bin_reg[248]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[247].qam_gray_bin_reg[247]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[246].qam_gray_bin_reg[246]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[245].qam_gray_bin_reg[245]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[244].qam_gray_bin_reg[244]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[243].qam_gray_bin_reg[243]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[242].qam_gray_bin_reg[242]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[241].qam_gray_bin_reg[241]' [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv:247]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "descrambler:/descrambler_dat_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rs_decoder_self__xdcDup__1:/data_out_buff_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_detector:/axi_datin_reg" of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rs_decoder_self__xdcDup__2:/data_out_buff_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rs_decoder_self__xdcDup__3:/data_out_buff_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rs_decoder_self__xdcDup__4:/data_out_buff_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rs_decoder_self__xdcDup__5:/data_out_buff_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rs_decoder_self__xdcDup__6:/data_out_buff_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rs_decoder_self__xdcDup__7:/data_out_buff_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rs_decoder_self:/data_out_buff_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                 0000000000000000
                  iSTATE |                              010 |                 0000000000000001
                 iSTATE1 |                              100 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_out_state_reg' using encoding 'one-hot' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[0].tready_state_reg[0]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[1].tready_state_reg[1]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[2].tready_state_reg[2]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[3].tready_state_reg[3]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[4].tready_state_reg[4]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[5].tready_state_reg[5]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[6].tready_state_reg[6]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[7].tready_state_reg[7]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:11:11 ; elapsed = 00:13:35 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 33672 ; free virtual = 39987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 40    
	   2 Input   16 Bit       Adders := 196   
	   2 Input   11 Bit       Adders := 193   
	   2 Input    9 Bit       Adders := 40    
	   2 Input    8 Bit       Adders := 265   
	   2 Input    6 Bit       Adders := 5440  
	   2 Input    5 Bit       Adders := 16    
	   2 Input    4 Bit       Adders := 32    
	   2 Input    3 Bit       Adders := 32    
+---XORs : 
	   2 Input     11 Bit         XORs := 128   
	   2 Input      1 Bit         XORs := 240   
+---Registers : 
	             2040 Bit    Registers := 16    
	               64 Bit    Registers := 2     
	               24 Bit    Registers := 16    
	               16 Bit    Registers := 3579  
	               15 Bit    Registers := 16    
	               11 Bit    Registers := 385   
	               10 Bit    Registers := 1632  
	                9 Bit    Registers := 24    
	                8 Bit    Registers := 17898 
	                6 Bit    Registers := 2720  
	                5 Bit    Registers := 16    
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 185   
	                1 Bit    Registers := 846   
+---RAMs : 
	              16K Bit	(1024 X 16 bit)          RAMs := 24    
	               8K Bit	(1024 X 8 bit)          RAMs := 8     
	               5K Bit	(680 X 8 bit)          RAMs := 16    
	               3K Bit	(60 X 64 bit)          RAMs := 1     
	               3K Bit	(255 X 16 bit)          RAMs := 8     
	               1K Bit	(235 X 8 bit)          RAMs := 16    
	               1K Bit	(232 X 8 bit)          RAMs := 32    
	               1K Bit	(255 X 8 bit)          RAMs := 16    
+---ROMs : 
	                    ROMs := 4080  
+---Muxes : 
	   2 Input 2040 Bit        Muxes := 40    
	   2 Input   64 Bit        Muxes := 2     
	   6 Input   64 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 16    
	   2 Input   16 Bit        Muxes := 218   
	   6 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 80    
	   2 Input   11 Bit        Muxes := 1     
	  33 Input   10 Bit        Muxes := 53856 
	   2 Input    9 Bit        Muxes := 24    
	   2 Input    8 Bit        Muxes := 401   
	   6 Input    8 Bit        Muxes := 1     
	  17 Input    8 Bit        Muxes := 2040  
	   2 Input    7 Bit        Muxes := 16    
	   2 Input    6 Bit        Muxes := 16    
	   2 Input    5 Bit        Muxes := 32    
	   2 Input    4 Bit        Muxes := 16    
	   2 Input    3 Bit        Muxes := 16    
	   9 Input    3 Bit        Muxes := 16320 
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 804   
	   4 Input    2 Bit        Muxes := 185   
	   8 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 2123  
	   6 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 449   
	   8 Input    1 Bit        Muxes := 32    
	  33 Input    1 Bit        Muxes := 3264  
	  17 Input    1 Bit        Muxes := 2040  
	   3 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/dst_transmit/pkg_dat_pcie_reg " of size (depth=60 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "scrambler:/rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[0][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[1][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[2][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[3][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[4][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[5][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[6][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[7][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "descrambler:/descrambler_dat_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/dst_transmit/pkg_dat_pcie_reg " of size (depth=60 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "scrambler:/rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "baseband_processor/crc_generator/crc_data_out_reg" of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[0][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[1][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[2][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[3][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[4][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[5][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[6][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in_reg[7][197] " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "descrambler:/descrambler_dat_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2039] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2038] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2037] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2036] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2035] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2034] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2033] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2031] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2030] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2029] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2028] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2027] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2026] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2025] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2023] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2022] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2021] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2020] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2019] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2018] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2017] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2015] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2014] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2013] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2012] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2011] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2010] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2009] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2007] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2006] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2005] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2004] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2003] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2002] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[2001] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1999] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1998] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1997] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1996] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1995] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1994] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1993] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1991] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1990] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1989] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1988] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1987] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1986] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1985] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1983] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1982] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1981] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1980] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1979] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1978] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1977] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1975] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1974] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1973] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1972] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1971] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1970] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1969] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1967] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1966] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1965] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1964] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1963] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1962] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1961] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1959] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1958] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1957] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1956] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1955] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1954] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1953] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1951] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1950] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1949] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1948] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1947] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1946] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1945] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1943] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1942] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1941] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1940] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1939] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1938] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1937] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1935] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1934] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1933] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1932] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1931] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1930] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1929] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1927] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GB1 has port p_18_in[1926] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[15]' (FDRE) to 'axi_out_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[14]' (FDRE) to 'axi_out_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[12]' (FDRE) to 'axi_out_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[13]' (FDRE) to 'axi_out_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[8]' (FDRE) to 'axi_out_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[9]' (FDRE) to 'axi_out_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[10]' (FDRE) to 'axi_out_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[11]' (FDRE) to 'axi_out_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[2]' (FDRE) to 'axi_out_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[3]' (FDRE) to 'axi_out_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[6]' (FDRE) to 'axi_out_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[7]' (FDRE) to 'axi_out_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[4]' (FDRE) to 'axi_out_state_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_out_state_reg[5] )
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2035]' (FDE) to 'data_in_reg[2035]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2034]' (FDE) to 'data_in_reg[2034]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2033]' (FDE) to 'data_in_reg[2033]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2032]' (FDE) to 'data_in_reg[2032]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2031]' (FDE) to 'data_in_reg[2031]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2030]' (FDE) to 'data_in_reg[2030]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2029]' (FDE) to 'data_in_reg[2029]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2028]' (FDE) to 'data_in_reg[2028]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2027]' (FDE) to 'data_in_reg[2027]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2026]' (FDE) to 'data_in_reg[2026]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2025]' (FDE) to 'data_in_reg[2025]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2024]' (FDE) to 'data_in_reg[2024]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2023]' (FDE) to 'data_in_reg[2023]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2022]' (FDE) to 'data_in_reg[2022]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2021]' (FDE) to 'data_in_reg[2021]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2020]' (FDE) to 'data_in_reg[2020]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2019]' (FDE) to 'data_in_reg[2019]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2018]' (FDE) to 'data_in_reg[2018]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2017]' (FDE) to 'data_in_reg[2017]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2016]' (FDE) to 'data_in_reg[2016]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2015]' (FDE) to 'data_in_reg[2015]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2014]' (FDE) to 'data_in_reg[2014]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2013]' (FDE) to 'data_in_reg[2013]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2012]' (FDE) to 'data_in_reg[2012]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2011]' (FDE) to 'data_in_reg[2011]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2010]' (FDE) to 'data_in_reg[2010]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2009]' (FDE) to 'data_in_reg[2009]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2008]' (FDE) to 'data_in_reg[2008]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2007]' (FDE) to 'data_in_reg[2007]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2006]' (FDE) to 'data_in_reg[2006]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2005]' (FDE) to 'data_in_reg[2005]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2004]' (FDE) to 'data_in_reg[2004]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2003]' (FDE) to 'data_in_reg[2003]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2002]' (FDE) to 'data_in_reg[2002]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2001]' (FDE) to 'data_in_reg[2001]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[2000]' (FDE) to 'data_in_reg[2000]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1999]' (FDE) to 'data_in_reg[1999]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1998]' (FDE) to 'data_in_reg[1998]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1997]' (FDE) to 'data_in_reg[1997]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1996]' (FDE) to 'data_in_reg[1996]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1995]' (FDE) to 'data_in_reg[1995]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1994]' (FDE) to 'data_in_reg[1994]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1993]' (FDE) to 'data_in_reg[1993]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1992]' (FDE) to 'data_in_reg[1992]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1991]' (FDE) to 'data_in_reg[1991]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1990]' (FDE) to 'data_in_reg[1990]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1989]' (FDE) to 'data_in_reg[1989]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1988]' (FDE) to 'data_in_reg[1988]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1987]' (FDE) to 'data_in_reg[1987]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1986]' (FDE) to 'data_in_reg[1986]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1985]' (FDE) to 'data_in_reg[1985]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1984]' (FDE) to 'data_in_reg[1984]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1983]' (FDE) to 'data_in_reg[1983]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1982]' (FDE) to 'data_in_reg[1982]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1981]' (FDE) to 'data_in_reg[1981]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1980]' (FDE) to 'data_in_reg[1980]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1979]' (FDE) to 'data_in_reg[1979]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1978]' (FDE) to 'data_in_reg[1978]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1977]' (FDE) to 'data_in_reg[1977]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1976]' (FDE) to 'data_in_reg[1976]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1975]' (FDE) to 'data_in_reg[1975]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1974]' (FDE) to 'data_in_reg[1974]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1973]' (FDE) to 'data_in_reg[1973]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1972]' (FDE) to 'data_in_reg[1972]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1971]' (FDE) to 'data_in_reg[1971]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1970]' (FDE) to 'data_in_reg[1970]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1969]' (FDE) to 'data_in_reg[1969]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1968]' (FDE) to 'data_in_reg[1968]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1967]' (FDE) to 'data_in_reg[1967]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1966]' (FDE) to 'data_in_reg[1966]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1965]' (FDE) to 'data_in_reg[1965]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1964]' (FDE) to 'data_in_reg[1964]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1963]' (FDE) to 'data_in_reg[1963]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1962]' (FDE) to 'data_in_reg[1962]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1961]' (FDE) to 'data_in_reg[1961]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1960]' (FDE) to 'data_in_reg[1960]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1959]' (FDE) to 'data_in_reg[1959]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1958]' (FDE) to 'data_in_reg[1958]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1957]' (FDE) to 'data_in_reg[1957]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1956]' (FDE) to 'data_in_reg[1956]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1955]' (FDE) to 'data_in_reg[1955]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1954]' (FDE) to 'data_in_reg[1954]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1953]' (FDE) to 'data_in_reg[1953]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1952]' (FDE) to 'data_in_reg[1952]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1951]' (FDE) to 'data_in_reg[1951]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1950]' (FDE) to 'data_in_reg[1950]'
INFO: [Synth 8-3886] merging instance 'data_in_reg_rep[1949]' (FDE) to 'data_in_reg[1949]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_in_i_reg[10] )
WARNING: [Synth 8-7129] Port clk_250m in module interpolation is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module interpolation is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_250m in module interpolation__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module interpolation__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_250m in module interpolation__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module interpolation__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_250m in module interpolation__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module interpolation__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_250m in module interpolation__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module interpolation__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_250m in module interpolation__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module interpolation__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_250m in module interpolation__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module interpolation__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_250m in module interpolation__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module interpolation__1 is either unconnected or has no load
RAM ("\radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_cos_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_cos_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_cos_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_cos_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_sin_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_sin_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_cos_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_cos_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_sin_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_sin_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_cos_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_cos_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_sin_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_sin_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_cos_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_cos_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_sin_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_sin_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[5].duc/ram_cos_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[5].duc/ram_cos_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[5].duc/ram_sin_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[5].duc/ram_sin_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[6].duc/ram_cos_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[6].duc/ram_cos_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[6].duc/ram_sin_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[6].duc/ram_sin_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg "
RAM ("\radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_sin_reg ") is too shallow (depth = 680) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_sin_reg "
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[7].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[7].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[6].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[6].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[5].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[5].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[4].duc/ram_sin_state_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[4].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[3].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[3].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[2].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[2].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[1].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[1].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[0].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_pushstream/radio_transmit /\duc_transmit[0].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[3].ddc /\ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[3].ddc /\ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[2].ddc /\ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[2].ddc /\ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[4].ddc /\ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[4].ddc /\ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[6].ddc /\ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[6].ddc /\ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[5].ddc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[5].ddc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[1].ddc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[1].ddc/ram_cos_state_reg[2] )
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam1024_bin" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_out_i_qam1024_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[255].qam256_bin_reg[255][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[254].qam256_bin_reg[254][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[253].qam256_bin_reg[253][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[252].qam256_bin_reg[252][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[251].qam256_bin_reg[251][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[250].qam256_bin_reg[250][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[249].qam256_bin_reg[249][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[248].qam256_bin_reg[248][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[247].qam256_bin_reg[247][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[246].qam256_bin_reg[246][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[245].qam256_bin_reg[245][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[244].qam256_bin_reg[244][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[243].qam256_bin_reg[243][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[242].qam256_bin_reg[242][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[241].qam256_bin_reg[241][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[240].qam256_bin_reg[240][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[239].qam256_bin_reg[239][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[238].qam256_bin_reg[238][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[237].qam256_bin_reg[237][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[236].qam256_bin_reg[236][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[235].qam256_bin_reg[235][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[234].qam256_bin_reg[234][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[233].qam256_bin_reg[233][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[232].qam256_bin_reg[232][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[231].qam256_bin_reg[231][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[230].qam256_bin_reg[230][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[229].qam256_bin_reg[229][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[228].qam256_bin_reg[228][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[227].qam256_bin_reg[227][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[226].qam256_bin_reg[226][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[225].qam256_bin_reg[225][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[224].qam256_bin_reg[224][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[223].qam256_bin_reg[223][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[222].qam256_bin_reg[222][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[221].qam256_bin_reg[221][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[220].qam256_bin_reg[220][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[219].qam256_bin_reg[219][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[218].qam256_bin_reg[218][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[217].qam256_bin_reg[217][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[216].qam256_bin_reg[216][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[215].qam256_bin_reg[215][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[214].qam256_bin_reg[214][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[213].qam256_bin_reg[213][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[212].qam256_bin_reg[212][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[211].qam256_bin_reg[211][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[210].qam256_bin_reg[210][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[209].qam256_bin_reg[209][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[208].qam256_bin_reg[208][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[207].qam256_bin_reg[207][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[206].qam256_bin_reg[206][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[205].qam256_bin_reg[205][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[204].qam256_bin_reg[204][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[203].qam256_bin_reg[203][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[202].qam256_bin_reg[202][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[201].qam256_bin_reg[201][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[200].qam256_bin_reg[200][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[199].qam256_bin_reg[199][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[198].qam256_bin_reg[198][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[197].qam256_bin_reg[197][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[196].qam256_bin_reg[196][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[195].qam256_bin_reg[195][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[194].qam256_bin_reg[194][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[193].qam256_bin_reg[193][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[192].qam256_bin_reg[192][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[191].qam256_bin_reg[191][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[190].qam256_bin_reg[190][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[189].qam256_bin_reg[189][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[188].qam256_bin_reg[188][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qam256_bin_process[187].qam256_bin_reg[187][4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[0].channel_decodes/crc_detector/axi_datin_reg " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[0].channel_decodes/crc_detector/crc_generator/crc_data_out_reg " of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[1].channel_decodes/crc_detector/axi_datin_reg " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[1].channel_decodes/crc_detector/crc_generator/crc_data_out_reg " of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[2].channel_decodes/crc_detector/axi_datin_reg " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[2].channel_decodes/crc_detector/crc_generator/crc_data_out_reg " of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[3].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[3].channel_decodes/crc_detector/axi_datin_reg " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[3].channel_decodes/crc_detector/crc_generator/crc_data_out_reg " of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[4].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[4].channel_decodes/crc_detector/axi_datin_reg " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[4].channel_decodes/crc_detector/crc_generator/crc_data_out_reg " of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[5].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[5].channel_decodes/crc_detector/axi_datin_reg " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[5].channel_decodes/crc_detector/crc_generator/crc_data_out_reg " of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[6].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[6].channel_decodes/crc_detector/axi_datin_reg " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[6].channel_decodes/crc_detector/crc_generator/crc_data_out_reg " of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[7].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[7].channel_decodes/crc_detector/axi_datin_reg " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[7].channel_decodes/crc_detector/crc_generator/crc_data_out_reg " of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port s_axis_input_tlast in module channel_decodes is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_input_tlast in module channel_decodes__xdcDup__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_input_tlast in module channel_decodes__xdcDup__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_input_tlast in module channel_decodes__xdcDup__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_input_tlast in module channel_decodes__xdcDup__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_input_tlast in module channel_decodes__xdcDup__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_input_tlast in module channel_decodes__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_input_tlast in module channel_decodes__xdcDup__1 is either unconnected or has no load
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[0].channel_decodes/crc_detector/axi_datin_reg " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[0].channel_decodes/crc_detector/crc_generator/crc_data_out_reg " of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[1].channel_decodes/crc_detector/axi_datin_reg " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[1].channel_decodes/crc_detector/crc_generator/crc_data_out_reg " of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[2].channel_decodes/crc_detector/axi_datin_reg " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[2].channel_decodes/crc_detector/crc_generator/crc_data_out_reg " of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[3].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[3].channel_decodes/crc_detector/axi_datin_reg " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[3].channel_decodes/crc_detector/crc_generator/crc_data_out_reg " of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[4].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[4].channel_decodes/crc_detector/axi_datin_reg " of size (depth=232 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[4].channel_decodes/crc_detector/crc_generator/crc_data_out_reg " of size (depth=235 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[5].channel_decodes/genblk1.rs_decoder_self/data_out_buff_reg " of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:15:01 ; elapsed = 00:17:45 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 33044 ; free virtual = 39793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x6          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 64x4          | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|qam                | p_0_out    | 1024x6        | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|eqam               | p_0_out    | 64x6          | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 64x4          | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 64x6          | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 64x6          | LUT            | 
|baseband_processor | p_0_out    | 64x4          | LUT            | 
|baseband_processor | p_0_out    | 64x6          | LUT            | 
|baseband_processor | p_0_out    | 64x6          | LUT            | 
|baseband_processor | p_0_out    | 64x6          | LUT            | 
|baseband_processor | p_0_out    | 64x6          | LUT            | 
|baseband_processor | p_0_out    | 64x6          | LUT            | 
|baseband_processor | p_0_out    | 64x4          | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 64x6          | LUT            | 
|baseband_processor | p_0_out    | 64x6          | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 64x4          | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 64x4          | LUT            | 
|baseband_processor | p_0_out    | 64x4          | LUT            | 
|baseband_processor | p_0_out    | 64x4          | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 64x4          | LUT            | 
|baseband_processor | p_0_out    | 64x4          | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 1024x6        | LUT            | 
|baseband_processor | p_0_out    | 256x5         | LUT            | 
|baseband_processor | p_0_out    | 256x5         | LUT            | 
|baseband_processor | p_0_out    | 256x5         | LUT            | 
|baseband_processor | p_0_out    | 256x5         | LUT            | 
|baseband_processor | p_0_out    | 256x5         | LUT            | 
|baseband_processor | p_0_out    | 256x5         | LUT            | 
+-------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------+-------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|Module Name                                                                                     | RTL Object                                | Inference | Size (Depth x Width) | Primitives                                             | 
+------------------------------------------------------------------------------------------------+-------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|\bbp_transmit_group[0].bbp_transmit/dst_transmit                                                | pkg_dat_pcie_reg                          | Implied   | 64 x 64              | RAM64M8 x 10                                           | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|scrambler:                                                                                      | Scrambler_input_reg                       | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|scrambler:                                                                                      | rand_data_reg                             | Implied   | 256 x 8              | RAM16X1D x 16 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8  | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[0][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[1][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[2][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[3][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[4][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[5][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[6][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[7][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\buffer[0].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[0].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[1].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[1].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[2].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[2].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[3].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[3].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[4].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[4].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[5].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[5].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[6].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[6].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[7].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[7].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[0].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[0].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[1].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[1].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[2].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[2].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[3].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[3].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[4].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[4].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[5].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[5].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[6].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[6].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[7].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[7].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|\radio_receive[6].ddc                                                                           | ram_cos_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[6].ddc                                                                           | ram_sin_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[4].ddc                                                                           | ram_cos_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[4].ddc                                                                           | ram_sin_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[2].ddc                                                                           | ram_cos_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[2].ddc                                                                           | ram_sin_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[3].ddc                                                                           | ram_cos_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[3].ddc                                                                           | ram_sin_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB1                                                                              | radio_receive[1].ddc/ram_cos_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB1                                                                              | radio_receive[1].ddc/ram_sin_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB1                                                                              | radio_receive[5].ddc/ram_cos_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB1                                                                              | radio_receive[5].ddc/ram_sin_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB2                                                                              | radio_receive[0].ddc/ram_cos_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB2                                                                              | radio_receive[0].ddc/ram_sin_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB2                                                                              | radio_receive[7].ddc/ram_cos_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB2                                                                              | radio_receive[7].ddc/ram_sin_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|descrambler:                                                                                    | msg_eqam_reg                              | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|descrambler:                                                                                    | descrambler_dat_reg                       | Implied   | 256 x 8              | RAM16X1D x 16 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8  | 
|\layer1_receive_lane[0].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[0].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[1].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[1].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[2].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[2].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[3].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[3].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[4].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[4].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[5].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[5].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[6].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[6].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[7].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[7].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
+------------------------------------------------------------------------------------------------+-------------------------------------------+-----------+----------------------+--------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:15:37 ; elapsed = 00:18:23 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 32093 ; free virtual = 39227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:16:13 ; elapsed = 00:19:02 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 32018 ; free virtual = 39194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------+-------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|Module Name                                                                                     | RTL Object                                | Inference | Size (Depth x Width) | Primitives                                             | 
+------------------------------------------------------------------------------------------------+-------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|\bbp_transmit_group[0].bbp_transmit/dst_transmit                                                | pkg_dat_pcie_reg                          | Implied   | 64 x 64              | RAM64M8 x 10                                           | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|scrambler:                                                                                      | Scrambler_input_reg                       | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|scrambler:                                                                                      | rand_data_reg                             | Implied   | 256 x 8              | RAM16X1D x 16 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8  | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|baseband_processor                                                                              | crc_generator/crc_data_out_reg            | Implied   | 256 x 8              | RAM16X1D x 8 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8   | 
|baseband_processor                                                                              | crc_generator/crc_data_in_reg             | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[0][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[1][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[2][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[3][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[4][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[5][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[6][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block  | crc_data_in_reg[7][197]                   | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\buffer[0].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[0].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[1].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[1].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[2].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[2].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[3].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[3].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[4].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[4].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[5].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[5].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[6].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[6].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|\buffer[7].axis_fifo_t8I                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 16             | RAM64M8 x 48                                           | 
|\buffer[7].axis_fifo_t8Q                                                                        | fifomem/mem_reg                           | Implied   | 1 K x 8              | RAM64M8 x 32                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[0].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[0].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[1].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[1].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[2].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[2].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[3].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[3].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[4].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[4].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[5].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[5].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[6].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[6].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[7].duc/ram_cos_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|tpu_pushstreami_137/\radio_pushstream/radio_transmit                                            | duc_transmit[7].duc/ram_sin_reg           | Implied   | 1 K x 8              | RAM64M8 x 22                                           | 
|\radio_receive[6].ddc                                                                           | ram_cos_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[6].ddc                                                                           | ram_sin_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[4].ddc                                                                           | ram_cos_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[4].ddc                                                                           | ram_sin_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[2].ddc                                                                           | ram_cos_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[2].ddc                                                                           | ram_sin_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[3].ddc                                                                           | ram_cos_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|\radio_receive[3].ddc                                                                           | ram_sin_reg                               | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB1                                                                              | radio_receive[1].ddc/ram_cos_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB1                                                                              | radio_receive[1].ddc/ram_sin_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB1                                                                              | radio_receive[5].ddc/ram_cos_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB1                                                                              | radio_receive[5].ddc/ram_sin_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB2                                                                              | radio_receive[0].ddc/ram_cos_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB2                                                                              | radio_receive[0].ddc/ram_sin_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB2                                                                              | radio_receive[7].ddc/ram_cos_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|radio_receive__GB2                                                                              | radio_receive[7].ddc/ram_sin_reg          | Implied   | 1 K x 16             | RAM64M8 x 33                                           | 
|descrambler:                                                                                    | msg_eqam_reg                              | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|descrambler:                                                                                    | descrambler_dat_reg                       | Implied   | 256 x 8              | RAM16X1D x 16 RAM32X1D x 8 RAM64X1D x 8 RAM128X1D x 8  | 
|\layer1_receive_lane[0].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[0].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[1].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[1].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[2].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[2].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[3].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[3].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[4].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[4].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[5].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[5].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[6].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[6].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
|\layer1_receive_lane[7].channel_decodes                                                         | genblk1.rs_decoder_self/data_out_buff_reg | Implied   | 256 x 16             | RAM64M8 x 12                                           | 
|\layer1_receive_lane[7].channel_decodes                                                         | crc_detector/axi_datin_reg                | Implied   | 256 x 8              | RAM64M8 x 8                                            | 
+------------------------------------------------------------------------------------------------+-------------------------------------------+-----------+----------------------+--------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through qami_131/O378[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through qami_131/O364[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through qami_131/O359[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through qami_131/O350[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through qami_131/O378[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through qami_133/O860[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:18:30 ; elapsed = 00:22:00 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 28666 ; free virtual = 35903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[1].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[2].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[3].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[3].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[3].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[3].channel_decodes/genblk1.rs_decoder_self/decoders  has unconnected pin syn_error_out[28]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:21:56 ; elapsed = 00:25:30 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 28629 ; free virtual = 36193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:21:57 ; elapsed = 00:25:32 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 28636 ; free virtual = 36199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:23:04 ; elapsed = 00:26:38 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 28512 ; free virtual = 36076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:23:05 ; elapsed = 00:26:39 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 28512 ; free virtual = 36076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:23:23 ; elapsed = 00:26:58 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 28507 ; free virtual = 36071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:23:25 ; elapsed = 00:26:59 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 28507 ; free virtual = 36071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|baseband_processor | bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/s_axis_data_tvalid_I3_reg               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|baseband_processor | bbp_transmit_group[0].bbp_transmit/tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/s_axis_data_tlast_I3_reg                | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|baseband_processor | bbp_receive_group[0].bbp_receive/tpu_pullstream/radio_pullstream/radio_receive/radio_receive[6].ddc/s_axis_data_tvalid_I3_reg                 | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|baseband_processor | bbp_transmit_group[0].bbp_transmit/tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].energy_balance/scrambler/s_reg[9] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|baseband_processor | bbp_receive_group[0].bbp_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/layer1_receive_lane[0].energy_debalance/descrambler/s_reg[9]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bbp_mmc       |         1|
|2     |decoders      |         8|
|3     |dds_ri        |         8|
|4     |dds_rq        |         8|
|5     |mult_gen_ddc  |        32|
|6     |add_ddc       |         8|
|7     |sub_ddc       |         8|
|8     |ddc_out_fifo  |        16|
|9     |encoders      |         8|
|10    |dds_125m_i    |         8|
|11    |dds_125m_q    |         8|
|12    |mult_gen_duc  |        32|
|13    |sub_duc       |         8|
|14    |add_duc       |         8|
|15    |duc_out_fifo  |        16|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+-------+
|      |Cell         |Count  |
+------+-------------+-------+
|1     |add_ddc      |      8|
|9     |add_duc      |      8|
|17    |bbp_mmc      |      1|
|18    |ddc_out_fifo |     16|
|34    |dds_125m_i   |      8|
|42    |dds_125m_q   |      8|
|50    |dds_ri       |      8|
|58    |dds_rq       |      8|
|66    |decoders     |      8|
|74    |duc_out_fifo |     16|
|90    |encoders     |      8|
|98    |mult_gen_ddc |     32|
|130   |mult_gen_duc |     32|
|162   |sub_ddc      |      8|
|170   |sub_duc      |      8|
|178   |CARRY8       |    490|
|179   |LUT1         |   3478|
|180   |LUT2         |  29027|
|181   |LUT3         |  41041|
|182   |LUT4         |   6383|
|183   |LUT5         |  34975|
|184   |LUT6         |  99637|
|185   |MUXF7        |  13739|
|186   |MUXF8        |   5310|
|187   |RAM128X1D    |    192|
|188   |RAM16X1D     |    320|
|189   |RAM32X1D     |    192|
|190   |RAM64M       |    176|
|191   |RAM64M8      |   1017|
|192   |RAM64X1D     |    785|
|193   |SRL16E       |     96|
|194   |FDCE         |   1728|
|195   |FDPE         |     16|
|196   |FDRE         | 163495|
|197   |FDSE         |    589|
|198   |LD           |  16320|
|199   |IBUF         |     66|
|200   |OBUF         |     82|
+------+-------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:23:25 ; elapsed = 00:27:00 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 28507 ; free virtual = 36070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 256 critical warnings and 1129 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:20:56 ; elapsed = 00:25:31 . Memory (MB): peak = 7614.496 ; gain = 2747.543 ; free physical = 39688 ; free virtual = 47252
Synthesis Optimization Complete : Time (s): cpu = 00:23:30 ; elapsed = 00:27:06 . Memory (MB): peak = 7614.496 ; gain = 4499.918 ; free physical = 39809 ; free virtual = 47254
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7614.496 ; gain = 0.000 ; free physical = 39645 ; free virtual = 47091
INFO: [Netlist 29-17] Analyzing 38607 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7638.508 ; gain = 0.000 ; free physical = 39532 ; free virtual = 46978
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19068 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 66 instances
  LD => LDCE: 16320 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 192 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 320 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 192 instances
  RAM64M => RAM64M (RAMD64E(x4)): 176 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 1017 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 785 instances

Synth Design complete, checksum: 5d98ea35
INFO: [Common 17-83] Releasing license: Synthesis
722 Infos, 474 Warnings, 159 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:24:47 ; elapsed = 00:28:18 . Memory (MB): peak = 7638.508 ; gain = 5036.297 ; free physical = 40173 ; free virtual = 47619
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/synth_1/baseband_processor.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:16 ; elapsed = 00:01:04 . Memory (MB): peak = 7670.523 ; gain = 32.016 ; free physical = 39926 ; free virtual = 47612
INFO: [runtcl-4] Executing : report_utilization -file baseband_processor_utilization_synth.rpt -pb baseband_processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 12 01:27:15 2021...
