{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555670956214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555670956218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 18:49:16 2019 " "Processing started: Fri Apr 19 18:49:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555670956218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1555670956218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1555670956218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1555670956961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_3_900mv_100c_slow.vho /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_3_900mv_100c_slow.vho in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1555670964263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_3_900mv_-40c_slow.vho /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_3_900mv_-40c_slow.vho in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1555670966114 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_min_900mv_-40c_fast.vho /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_min_900mv_-40c_fast.vho in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1555670967952 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch.vho /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch.vho in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1555670969827 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_3_900mv_100c_vhd_slow.sdo /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_3_900mv_100c_vhd_slow.sdo in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1555670971018 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_3_900mv_-40c_vhd_slow.sdo /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_3_900mv_-40c_vhd_slow.sdo in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1555670972194 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_min_900mv_-40c_vhd_fast.sdo /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_min_900mv_-40c_vhd_fast.sdo in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1555670973384 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_vhd.sdo /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_vhd.sdo in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1555670974550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1275 " "Peak virtual memory: 1275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555670976228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 18:49:36 2019 " "Processing ended: Fri Apr 19 18:49:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555670976228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555670976228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555670976228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1555670976228 ""}
