Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 31 08:40:09 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_Pipeline_CPU_0_0'

1. Summary
----------

SUCCESS in the conversion of CSSTE_Pipeline_CPU_0_0 (xilinx.com:user:Pipeline_CPU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 28 17:28:31 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_VGA_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_VGA_0_0 (xilinx.com:user:VGA:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 28 16:57:35 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_VGA_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of CSSTE_VGA_0_0 (xilinx.com:user:VGA:1.0) from (Rev. 3) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'CSSTE_VGA_0_0'. These changes may impact your design.


-Upgrade has removed port 'a0'

-Upgrade has removed port 'a1'

-Upgrade has removed port 'a2'

-Upgrade has removed port 'a3'

-Upgrade has removed port 'a4'

-Upgrade has removed port 'a5'

-Upgrade has removed port 'a6'

-Upgrade has removed port 'a7'

-Upgrade has removed port 'alu_res'

-Upgrade has removed port 'dmem_addr'

-Upgrade has removed port 'dmem_i_data'

-Upgrade has removed port 'dmem_o_data'

-Upgrade has removed port 'gp'

-Upgrade has removed port 'inst'

-Upgrade has removed port 'mem_wen'

-Upgrade has removed port 'pc'

-Upgrade has removed port 'ra'

-Upgrade has removed port 's0'

-Upgrade has removed port 's1'

-Upgrade has removed port 's10'

-Upgrade has removed port 's11'

-Upgrade has removed port 's2'

-Upgrade has removed port 's3'

-Upgrade has removed port 's4'

-Upgrade has removed port 's5'

-Upgrade has removed port 's6'

-Upgrade has removed port 's7'

-Upgrade has removed port 's8'

-Upgrade has removed port 's9'

-Upgrade has removed port 'sp'

-Upgrade has removed port 't0'

-Upgrade has removed port 't1'

-Upgrade has removed port 't2'

-Upgrade has removed port 't3'

-Upgrade has removed port 't4'

-Upgrade has removed port 't5'

-Upgrade has removed port 't6'

-Upgrade has removed port 'tp'

-Upgrade has removed port 'x0'

-Upgrade has added port 'Addr_out'

-Upgrade has added port 'Data_out'

-Upgrade has added port 'Data_out_WB'

-Upgrade has added port 'MemRW_Ex'

-Upgrade has added port 'MemRW_Mem'

-Upgrade has added port 'PC_Ex'

-Upgrade has added port 'PC_ID'

-Upgrade has added port 'PC_IF'

-Upgrade has added port 'inst_ID'

-Upgrade has added port 'inst_IF'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 25 20:23:47 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_SCPU_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_SCPU_0_0 (xilinx.com:user:SCPU:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 25 19:41:59 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_SCPU_0_0'

1. Summary
----------

SUCCESS in the conversion of CSSTE_SCPU_0_0 (xilinx.com:user:SCPU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 25 19:07:42 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_SCPU_0_0'

1. Summary
----------

SUCCESS in the conversion of CSSTE_SCPU_0_0 (xilinx.com:user:SCPU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 25 16:06:11 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_SCPU_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of CSSTE_SCPU_0_0 (xilinx.com:user:SCPU:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'CSSTE_SCPU_0_0'. These changes may impact your design.


-Upgrade has added port 'INT0'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 24 09:58:44 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_SCPU_0_0'

1. Summary
----------

SUCCESS in the conversion of CSSTE_SCPU_0_0 (xilinx.com:user:SCPU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_xlslice_0_9'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_xlslice_0_9 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_xlslice_0_8'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_xlslice_0_8 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_xlslice_0_7'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_xlslice_0_7 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_xlslice_0_6'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_xlslice_0_6 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_xlslice_0_5'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_xlslice_0_5 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_xlslice_0_4'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_xlslice_0_4 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_xlslice_0_3'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_xlslice_0_3 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_xlslice_0_2'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_xlslice_0_2 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_xlslice_0_1'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_xlslice_0_1 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_xlconstant_0_1'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_xlconstant_0_1 (xilinx.com:ip:xlconstant:1.1) from (Rev. 3) to (Rev. 7)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_xlconstant_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1) from (Rev. 3) to (Rev. 7)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_xlconcat_0_1'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_xlconcat_0_1 (xilinx.com:ip:xlconcat:2.1) from (Rev. 1) to (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_xlconcat_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 1) to (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_util_vector_logic_0_1'

1. Summary
----------

SUCCESS in the conversion of CSSTE_util_vector_logic_0_1 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_util_vector_logic_0_0'

1. Summary
----------

SUCCESS in the conversion of CSSTE_util_vector_logic_0_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_sw9_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_sw9_0 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_sw7_5_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_sw7_5_0 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_div20_1'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_div20_1 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_div20_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_div20_0 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_dist_mem_gen_0_1'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_dist_mem_gen_0_1 (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 21 14:55:14 2021
| Host         : CST509N20 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_dist_mem_gen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of CSSTE_dist_mem_gen_0_0 (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 12) to (Rev. 13)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'CSSTE_dist_mem_gen_0_0'. These changes may impact your design.


-Upgraded port 'a' width 6 differs from original width 10

-Upgraded port 'spo' width 16 differs from original width 32

-Upgrade has added port 'clk'

-Upgrade has added port 'd'

-Upgrade has added port 'we'


4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'CSSTE_dist_mem_gen_0_0'. Restoring to previous valid configuration.


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name CSSTE_dist_mem_gen_0_0
set_property -dict "\
  CONFIG.Component_Name {CSSTE_dist_mem_gen_0_0} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../../../../../../OExp02-IP2SOC/COE/COE/I_mem_more.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {32} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {1024} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips CSSTE_dist_mem_gen_0_0]


