{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710462616982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710462616991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 17:30:16 2024 " "Processing started: Thu Mar 14 17:30:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710462616991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462616991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462616991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710462618087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710462618087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cacheenableddramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cacheenableddramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheEnabledDramController-bhvr " "Found design unit 1: CacheEnabledDramController-bhvr" {  } { { "CacheEnabledDramController.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CacheEnabledDramController.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629766 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheEnabledDramController " "Found entity 1: CacheEnabledDramController" {  } { { "CacheEnabledDramController.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CacheEnabledDramController.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629766 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "M68kAssociativeCacheController.v " "Can't analyze file -- file M68kAssociativeCacheController.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1710462629771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "associativedramcache.bdf 1 1 " "Found 1 design units, including 1 entities, in source file associativedramcache.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AssociativeDramCache " "Found entity 1: AssociativeDramCache" {  } { { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629774 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "simple_spi_top.v(315) " "Verilog HDL warning at simple_spi_top.v(315): extended using \"x\" or \"z\"" {  } { { "simple_spi_top.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/simple_spi_top.v" 315 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1710462629778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_spi_top.v 2 2 " "Found 2 design units, including 2 entities, in source file simple_spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo4 " "Found entity 1: fifo4" {  } { { "simple_spi_top.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/simple_spi_top.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629783 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_spi_top " "Found entity 2: simple_spi_top" {  } { { "simple_spi_top.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/simple_spi_top.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/lpm_bustri0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629786 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/lpm_bustri0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc68k.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mc68k.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MC68K " "Found entity 1: MC68K" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch8Bit-bhvr " "Found design unit 1: Latch8Bit-bhvr" {  } { { "Latch8Bit.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Latch8Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629794 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch8Bit " "Found entity 1: Latch8Bit" {  } { { "Latch8Bit.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Latch8Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipIO " "Found entity 1: OnChipIO" {  } { { "OnChipIO.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interruptpriorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interruptpriorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InterruptPriorityEncoder-bhvr " "Found design unit 1: InterruptPriorityEncoder-bhvr" {  } { { "InterruptPriorityEncoder.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/InterruptPriorityEncoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629801 ""} { "Info" "ISGN_ENTITY_NAME" "1 InterruptPriorityEncoder " "Found entity 1: InterruptPriorityEncoder" {  } { { "InterruptPriorityEncoder.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/InterruptPriorityEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iodecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IODecoder-bhvr " "Found design unit 1: IODecoder-bhvr" {  } { { "IODecoder.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/IODecoder.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629806 ""} { "Info" "ISGN_ENTITY_NAME" "1 IODecoder " "Found entity 1: IODecoder" {  } { { "IODecoder.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/IODecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Controller-bhvr " "Found design unit 1: LCD_Controller-bhvr" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/LCD_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629810 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/LCD_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexTo7SegmentDisplay-bhvr " "Found design unit 1: HexTo7SegmentDisplay-bhvr" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/HexTo7SegmentDisplay.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629814 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexTo7SegmentDisplay " "Found entity 1: HexTo7SegmentDisplay" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/HexTo7SegmentDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-bhvr " "Found design unit 1: Timer-bhvr" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Timer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Timer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dram " "Found entity 1: Dram" {  } { { "Dram.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Dram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri2-SYN " "Found design unit 1: lpm_bustri2-SYN" {  } { { "lpm_bustri2.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/lpm_bustri2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629825 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri2 " "Found entity 1: lpm_bustri2" {  } { { "lpm_bustri2.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/lpm_bustri2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68-logic " "Found design unit 1: TG68-logic" {  } { { "TG68.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629829 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68 " "Found entity 1: TG68" {  } { { "TG68.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamapper68k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamapper68k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMapper68k-a " "Found design unit 1: DataMapper68k-a" {  } { { "DataMapper68k.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DataMapper68k.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629833 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMapper68k " "Found entity 1: DataMapper68k" {  } { { "DataMapper68k.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DataMapper68k.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_6850.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_6850.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_6850-rtl " "Found design unit 1: ACIA_6850-rtl" {  } { { "ACIA_6850.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_6850.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629837 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_6850 " "Found entity 1: ACIA_6850" {  } { { "ACIA_6850.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_6850.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_RX-rtl " "Found design unit 1: ACIA_RX-rtl" {  } { { "ACIA_RX.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_RX.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629841 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_RX " "Found entity 1: ACIA_RX" {  } { { "ACIA_RX.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_RX.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_TX-rtl " "Found design unit 1: ACIA_TX-rtl" {  } { { "ACIA_TX.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_TX.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629844 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_TX " "Found entity 1: ACIA_TX" {  } { { "ACIA_TX.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_TX.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68xxiodecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M68xxIODecoder-bhvr " "Found design unit 1: M68xxIODecoder-bhvr" {  } { { "M68xxIODecoder.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68xxIODecoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629848 ""} { "Info" "ISGN_ENTITY_NAME" "1 M68xxIODecoder " "Found entity 1: M68xxIODecoder" {  } { { "M68xxIODecoder.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68xxIODecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch3Bit-bhvr " "Found design unit 1: Latch3Bit-bhvr" {  } { { "Latch3Bit.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Latch3Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629853 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch3Bit " "Found entity 1: Latch3Bit" {  } { { "Latch3Bit.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Latch3Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipm68xxio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipM68xxIO " "Found entity 1: OnChipM68xxIO" {  } { { "OnChipM68xxIO.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipM68xxIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_baudrate_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACIA_BaudRate_Generator " "Found entity 1: ACIA_BaudRate_Generator" {  } { { "ACIA_BaudRate_Generator.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_BaudRate_Generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_clock.vhd 4 1 " "Found 4 design units, including 1 entities, in source file acia_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_funcs " "Found design unit 1: bit_funcs" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_Clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bit_funcs-body " "Found design unit 2: bit_funcs-body" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_Clock.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ACIA_Clock-rtl " "Found design unit 3: ACIA_Clock-rtl" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_Clock.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629862 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_Clock " "Found entity 1: ACIA_Clock" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_Clock.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68_fast-logic " "Found design unit 1: TG68_fast-logic" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629869 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68_fast " "Found entity 1: TG68_fast" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traceexceptiongenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traceexceptiongenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TraceExceptionGenerator-bhvr " "Found design unit 1: TraceExceptionGenerator-bhvr" {  } { { "TraceExceptionGenerator.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TraceExceptionGenerator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629876 ""} { "Info" "ISGN_ENTITY_NAME" "1 TraceExceptionGenerator " "Found entity 1: TraceExceptionGenerator" {  } { { "TraceExceptionGenerator.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TraceExceptionGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traceexceptioncontrolbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traceexceptioncontrolbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TraceExceptionControlBit-bhvr " "Found design unit 1: TraceExceptionControlBit-bhvr" {  } { { "TraceExceptionControlBit.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TraceExceptionControlBit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629884 ""} { "Info" "ISGN_ENTITY_NAME" "1 TraceExceptionControlBit " "Found entity 1: TraceExceptionControlBit" {  } { { "TraceExceptionControlBit.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TraceExceptionControlBit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68000cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m68000cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M68000CPU " "Found entity 1: M68000CPU" {  } { { "M68000CPU.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68000CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busrequestlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busrequestlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusRequestLogic-fsm " "Found design unit 1: BusRequestLogic-fsm" {  } { { "BusRequestLogic.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/BusRequestLogic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629894 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusRequestLogic " "Found entity 1: BusRequestLogic" {  } { { "BusRequestLogic.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/BusRequestLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlebittristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlebittristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singlebittristate-SYN " "Found design unit 1: singlebittristate-SYN" {  } { { "SingleBitTriState.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/SingleBitTriState.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629899 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleBitTriState " "Found entity 1: SingleBitTriState" {  } { { "SingleBitTriState.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/SingleBitTriState.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmacontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmacontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMAController " "Found entity 1: DMAController" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_dma_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_dma_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_DMA_Mux-bhvr " "Found design unit 1: CPU_DMA_Mux-bhvr" {  } { { "CPU_DMA_Mux.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CPU_DMA_Mux.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629906 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_DMA_Mux " "Found entity 1: CPU_DMA_Mux" {  } { { "CPU_DMA_Mux.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CPU_DMA_Mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchiprom16kwords.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchiprom16kwords.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipROM16KWords " "Found entity 1: OnChipROM16KWords" {  } { { "OnChipROM16KWords.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipROM16KWords.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicsframebuffermemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphicsframebuffermemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsFrameBufferMemory " "Found entity 1: GraphicsFrameBufferMemory" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsFrameBufferMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_spi_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file iic_spi_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_SPI_Interface " "Found entity 1: IIC_SPI_Interface" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/IIC_SPI_Interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourpallette_2portram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colourpallette_2portram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colourpallette_2portram-SYN " "Found design unit 1: colourpallette_2portram-SYN" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ColourPallette_2PortRam.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629919 ""} { "Info" "ISGN_ENTITY_NAME" "1 ColourPallette_2PortRam " "Found entity 1: ColourPallette_2PortRam" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ColourPallette_2PortRam.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "canbus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file canbus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CanBus " "Found entity 1: CanBus" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipram256kbyte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipram256kbyte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRam256kbyte " "Found entity 1: OnChipRam256kbyte" {  } { { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipRam256kbyte.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller800x480.bdf 1 1 " "Found 1 design units, including 1 entities, in source file video_controller800x480.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Controller800x480 " "Found entity 1: Video_Controller800x480" {  } { { "Video_Controller800x480.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Video_Controller800x480.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockGen-rtl " "Found design unit 1: ClockGen-rtl" {  } { { "ClockGen.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ClockGen.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629932 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockGen " "Found entity 1: ClockGen" {  } { { "ClockGen.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ClockGen.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen/clockgen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGen_0002 " "Found entity 1: ClockGen_0002" {  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ClockGen/ClockGen_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629937 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OnChip32KWord.vhd " "Can't analyze file -- file OnChip32KWord.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1710462629942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68kdramcontroller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file m68kdramcontroller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 M68kDramController_Verilog " "Found entity 1: M68kDramController_Verilog" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68kDramController_Verilog.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicslcd_controller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file graphicslcd_controller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsLCD_Controller_Verilog " "Found entity 1: GraphicsLCD_Controller_Verilog" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsLCD_Controller_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramaddressmapper_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamAddressMapper_Verilog " "Found entity 1: RamAddressMapper_Verilog" {  } { { "RamAddressMapper_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/RamAddressMapper_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicscontroller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file graphicscontroller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsController_Verilog " "Found entity 1: GraphicsController_Verilog" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadatamux_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadatamux_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADataMux_Verilog " "Found entity 1: VGADataMux_Verilog" {  } { { "VGADataMux_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/VGADataMux_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32kbyte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram32kbyte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram32kbyte-SYN " "Found design unit 1: ram32kbyte-SYN" {  } { { "Ram32kByte.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Ram32kByte.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629983 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram32kByte " "Found entity 1: Ram32kByte" {  } { { "Ram32kByte.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Ram32kByte.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramblock_32kword.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sramblock_32kword.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SramBlock_32KWord " "Found entity 1: SramBlock_32KWord" {  } { { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/SramBlock_32KWord.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramblockdecoder_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file sramblockdecoder_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 SramBlockDecoder_Verilog " "Found entity 1: SramBlockDecoder_Verilog" {  } { { "SramBlockDecoder_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/SramBlockDecoder_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462629995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462629995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressdecoder_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file addressdecoder_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddressDecoder_Verilog " "Found entity 1: AddressDecoder_Verilog" {  } { { "AddressDecoder_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AddressDecoder_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtack_generator_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file dtack_generator_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dtack_Generator_Verilog " "Found entity 1: Dtack_Generator_Verilog" {  } { { "Dtack_Generator_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Dtack_Generator_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchiprom16kword.v 1 1 " "Found 1 design units, including 1 entities, in source file onchiprom16kword.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRom16KWord " "Found entity 1: OnChipRom16KWord" {  } { { "OnChipRom16KWord.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipRom16KWord.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630015 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SPI_BUS_Decoder.vhd " "Can't analyze file -- file SPI_BUS_Decoder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1710462630021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_bus_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_bus_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_BUS_Decoder " "Found entity 1: SPI_BUS_Decoder" {  } { { "SPI_BUS_Decoder.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/SPI_BUS_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valid_bit_associative.v 1 1 " "Found 1 design units, including 1 entities, in source file valid_bit_associative.v" { { "Info" "ISGN_ENTITY_NAME" "1 Valid_Bit_Associative " "Found entity 1: Valid_Bit_Associative" {  } { { "Valid_Bit_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Valid_Bit_Associative.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validbit_associative.bdf 1 1 " "Found 1 design units, including 1 entities, in source file validbit_associative.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ValidBit_Associative " "Found entity 1: ValidBit_Associative" {  } { { "ValidBit_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ValidBit_Associative.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_data_associative.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_data_associative.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tag_Data_Associative " "Found entity 1: Tag_Data_Associative" {  } { { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tagmemory_associative.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tagmemory_associative.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TagMemory_Associative " "Found entity 1: TagMemory_Associative" {  } { { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cacheddata_associative.v 1 1 " "Found 1 design units, including 1 entities, in source file cacheddata_associative.v" { { "Info" "ISGN_ENTITY_NAME" "1 CachedData_Associative " "Found entity 1: CachedData_Associative" {  } { { "CachedData_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CachedData_Associative.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cachedata_associative.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cachedata_associative.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CacheData_Associative " "Found entity 1: CacheData_Associative" {  } { { "CacheData_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CacheData_Associative.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addresscomparator_associative.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addresscomparator_associative.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressComparator_Associative-bhvr " "Found design unit 1: AddressComparator_Associative-bhvr" {  } { { "AddressComparator_Associative.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AddressComparator_Associative.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630063 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressComparator_Associative " "Found entity 1: AddressComparator_Associative" {  } { { "AddressComparator_Associative.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AddressComparator_Associative.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "associativecache_set.bdf 1 1 " "Found 1 design units, including 1 entities, in source file associativecache_set.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AssociativeCache_Set " "Found entity 1: AssociativeCache_Set" {  } { { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plru_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file plru_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLRU_Bits " "Found entity 1: PLRU_Bits" {  } { { "PLRU_Bits.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/PLRU_Bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudolru_bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pseudolru_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PseudoLRU_Bits " "Found entity 1: PseudoLRU_Bits" {  } { { "PseudoLRU_Bits.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/PseudoLRU_Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cachedatamux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cachedatamux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheDataMux-bhvr " "Found design unit 1: CacheDataMux-bhvr" {  } { { "CacheDataMux.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CacheDataMux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630082 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheDataMux " "Found entity 1: CacheDataMux" {  } { { "CacheDataMux.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CacheDataMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "associativecacheddramcontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file associativecacheddramcontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AssociativeCachedDramController " "Found entity 1: AssociativeCachedDramController" {  } { { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MC68K " "Elaborating entity \"MC68K\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710462630200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipM68xxIO OnChipM68xxIO:inst11 " "Elaborating entity \"OnChipM68xxIO\" for hierarchy \"OnChipM68xxIO:inst11\"" {  } { { "MC68K.bdf" "inst11" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 1696 1528 1776 1920 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_6850 OnChipM68xxIO:inst11\|ACIA_6850:inst16 " "Elaborating entity \"ACIA_6850\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_6850:inst16\"" {  } { { "OnChipM68xxIO.bdf" "inst16" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipM68xxIO.bdf" { { 224 824 1008 448 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_RX OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_RX:RxDev " "Elaborating entity \"ACIA_RX\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_RX:RxDev\"" {  } { { "ACIA_6850.vhd" "RxDev" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_6850.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_TX OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev " "Elaborating entity \"ACIA_TX\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev\"" {  } { { "ACIA_6850.vhd" "TxDev" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_6850.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68xxIODecoder OnChipM68xxIO:inst11\|M68xxIODecoder:inst " "Elaborating entity \"M68xxIODecoder\" for hierarchy \"OnChipM68xxIO:inst11\|M68xxIODecoder:inst\"" {  } { { "OnChipM68xxIO.bdf" "inst" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipM68xxIO.bdf" { { -64 376 624 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_BaudRate_Generator OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1 " "Elaborating entity \"ACIA_BaudRate_Generator\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\"" {  } { { "OnChipM68xxIO.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipM68xxIO.bdf" { { -320 792 976 -192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_Clock OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|ACIA_Clock:inst20 " "Elaborating entity \"ACIA_Clock\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|ACIA_Clock:inst20\"" {  } { { "ACIA_BaudRate_Generator.bdf" "inst20" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_BaudRate_Generator.bdf" { { 128 736 944 224 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch3Bit OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|Latch3Bit:inst1 " "Elaborating entity \"Latch3Bit\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|Latch3Bit:inst1\"" {  } { { "ACIA_BaudRate_Generator.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ACIA_BaudRate_Generator.bdf" { { 144 528 672 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressDecoder_Verilog AddressDecoder_Verilog:inst20 " "Elaborating entity \"AddressDecoder_Verilog\" for hierarchy \"AddressDecoder_Verilog:inst20\"" {  } { { "MC68K.bdf" "inst20" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 576 808 1056 752 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_DMA_Mux CPU_DMA_Mux:inst14 " "Elaborating entity \"CPU_DMA_Mux\" for hierarchy \"CPU_DMA_Mux:inst14\"" {  } { { "MC68K.bdf" "inst14" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -88 248 512 168 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMAController DMAController:inst12 " "Elaborating entity \"DMAController\" for hierarchy \"DMAController:inst12\"" {  } { { "MC68K.bdf" "inst12" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -712 1456 1776 -456 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630366 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_UDS_L " "Pin \"DMA_UDS_L\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 88 944 1120 104 "DMA_UDS_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462630367 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_LDS_L " "Pin \"DMA_LDS_L\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 104 944 1120 120 "DMA_LDS_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462630367 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_RW " "Pin \"DMA_RW\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 120 944 1120 136 "DMA_RW" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462630367 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_AS_L " "Pin \"DMA_AS_L\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 136 944 1120 152 "DMA_AS_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462630367 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_Address\[31..0\] " "Pin \"DMA_Address\[31..0\]\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 72 944 1140 88 "DMA_Address\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462630367 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_DataOut\[15..0\] " "Pin \"DMA_DataOut\[15..0\]\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 168 944 1141 184 "DMA_DataOut\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462630367 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clock " "Pin \"Clock\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 72 136 304 88 "Clock" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462630368 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Reset_L " "Pin \"Reset_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 88 136 304 104 "Reset_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462630368 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CS_L " "Pin \"CS_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 456 168 336 472 "CS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462630368 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "UDS_IN_L " "Pin \"UDS_IN_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 504 168 336 520 "UDS_IN_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462630368 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "LDS_IN_L " "Pin \"LDS_IN_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 520 168 336 536 "LDS_IN_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462630368 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "RW_IN " "Pin \"RW_IN\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 536 168 336 552 "RW_IN" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462630368 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BG_L " "Pin \"BG_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 584 168 336 600 "BG_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462630368 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Dtack_IN_L " "Pin \"Dtack_IN_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 120 136 304 136 "Dtack_IN_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462630368 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AS_L " "Pin \"AS_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 552 168 336 568 "AS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462630368 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AddressIn " "Pin \"AddressIn\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 488 168 336 504 "AddressIn\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462630368 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataInFromCPU " "Pin \"DataInFromCPU\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 472 136 336 488 "DataInFromCPU\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462630368 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataInFromMemory " "Pin \"DataInFromMemory\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/DMAController.bdf" { { 104 88 304 120 "DataInFromMemory\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462630368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen ClockGen:inst7 " "Elaborating entity \"ClockGen\" for hierarchy \"ClockGen:inst7\"" {  } { { "MC68K.bdf" "inst7" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -952 -488 -328 -688 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen_0002 ClockGen:inst7\|ClockGen_0002:clockgen_inst " "Elaborating entity \"ClockGen_0002\" for hierarchy \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\"" {  } { { "ClockGen.vhd" "clockgen_inst" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ClockGen.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGen/ClockGen_0002.v" "altera_pll_i" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630456 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1710462630482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 45.000000 MHz " "Parameter \"output_clock_frequency0\" = \"45.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 30.000000 MHz " "Parameter \"output_clock_frequency1\" = \"30.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 90.000000 MHz " "Parameter \"output_clock_frequency2\" = \"90.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 90.000000 MHz " "Parameter \"output_clock_frequency3\" = \"90.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 6790 ps " "Parameter \"phase_shift3\" = \"6790 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630500 ""}  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462630500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dtack_Generator_Verilog Dtack_Generator_Verilog:inst21 " "Elaborating entity \"Dtack_Generator_Verilog\" for hierarchy \"Dtack_Generator_Verilog:inst21\"" {  } { { "MC68K.bdf" "inst21" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 720 -104 112 864 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AssociativeCachedDramController AssociativeCachedDramController:inst3 " "Elaborating entity \"AssociativeCachedDramController\" for hierarchy \"AssociativeCachedDramController:inst3\"" {  } { { "MC68K.bdf" "inst3" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheEnabledDramController AssociativeCachedDramController:inst3\|CacheEnabledDramController:inst2 " "Elaborating entity \"CacheEnabledDramController\" for hierarchy \"AssociativeCachedDramController:inst3\|CacheEnabledDramController:inst2\"" {  } { { "AssociativeCachedDramController.bdf" "inst2" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 32 896 1136 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AssociativeDramCache AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3 " "Elaborating entity \"AssociativeDramCache\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\"" {  } { { "AssociativeCachedDramController.bdf" "inst3" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630569 ""}
{ "Warning" "WSGN_SEARCH_FILE" "m68kassociativecachecontroller_verilog.v 1 1 " "Using design file m68kassociativecachecontroller_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 M68kAssociativeCacheController_Verilog " "Found entity 1: M68kAssociativeCacheController_Verilog" {  } { { "m68kassociativecachecontroller_verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/m68kassociativecachecontroller_verilog.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710462630609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68kAssociativeCacheController_Verilog AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|M68kAssociativeCacheController_Verilog:inst4 " "Elaborating entity \"M68kAssociativeCacheController_Verilog\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|M68kAssociativeCacheController_Verilog:inst4\"" {  } { { "AssociativeDramCache.bdf" "inst4" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { -136 496 880 232 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 m68kassociativecachecontroller_verilog.v(121) " "Verilog HDL assignment warning at m68kassociativecachecontroller_verilog.v(121): truncated value with size 32 to match size of target (16)" {  } { { "m68kassociativecachecontroller_verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/m68kassociativecachecontroller_verilog.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710462630615 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|M68kAssociativeCacheController_Verilog:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheDataMux AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|CacheDataMux:inst2 " "Elaborating entity \"CacheDataMux\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|CacheDataMux:inst2\"" {  } { { "AssociativeDramCache.bdf" "inst2" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1504 304 528 1680 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AssociativeCache_Set AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10 " "Elaborating entity \"AssociativeCache_Set\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\"" {  } { { "AssociativeDramCache.bdf" "inst10" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 784 1080 1328 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ValidBit_Associative AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|ValidBit_Associative:inst1 " "Elaborating entity \"ValidBit_Associative\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|ValidBit_Associative:inst1\"" {  } { { "AssociativeCache_Set.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 232 448 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Valid_Bit_Associative AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|ValidBit_Associative:inst1\|Valid_Bit_Associative:inst " "Elaborating entity \"Valid_Bit_Associative\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|ValidBit_Associative:inst1\|Valid_Bit_Associative:inst\"" {  } { { "ValidBit_Associative.bdf" "inst" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ValidBit_Associative.bdf" { { 208 384 600 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|ValidBit_Associative:inst1\|Valid_Bit_Associative:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|ValidBit_Associative:inst1\|Valid_Bit_Associative:inst\|altsyncram:altsyncram_component\"" {  } { { "Valid_Bit_Associative.v" "altsyncram_component" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Valid_Bit_Associative.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|ValidBit_Associative:inst1\|Valid_Bit_Associative:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|ValidBit_Associative:inst1\|Valid_Bit_Associative:inst\|altsyncram:altsyncram_component\"" {  } { { "Valid_Bit_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Valid_Bit_Associative.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|ValidBit_Associative:inst1\|Valid_Bit_Associative:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|ValidBit_Associative:inst1\|Valid_Bit_Associative:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630808 ""}  } { { "Valid_Bit_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Valid_Bit_Associative.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462630808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_68m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_68m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_68m1 " "Found entity 1: altsyncram_68m1" {  } { { "db/altsyncram_68m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_68m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462630869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462630869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_68m1 AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|ValidBit_Associative:inst1\|Valid_Bit_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_68m1:auto_generated " "Elaborating entity \"altsyncram_68m1\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|ValidBit_Associative:inst1\|Valid_Bit_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_68m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressComparator_Associative AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|AddressComparator_Associative:inst4 " "Elaborating entity \"AddressComparator_Associative\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|AddressComparator_Associative:inst4\"" {  } { { "AssociativeCache_Set.bdf" "inst4" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 312 1056 1256 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TagMemory_Associative AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|TagMemory_Associative:inst2 " "Elaborating entity \"TagMemory_Associative\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|TagMemory_Associative:inst2\"" {  } { { "AssociativeCache_Set.bdf" "inst2" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tag_Data_Associative AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst " "Elaborating entity \"Tag_Data_Associative\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\"" {  } { { "TagMemory_Associative.bdf" "inst" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\"" {  } { { "Tag_Data_Associative.v" "altsyncram_component" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\"" {  } { { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462630975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 25 " "Parameter \"width_a\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462630976 ""}  } { { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462630976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9m1 " "Found entity 1: altsyncram_s9m1" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462631046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462631046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s9m1 AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated " "Elaborating entity \"altsyncram_s9m1\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462631051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheData_Associative AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|CacheData_Associative:inst3 " "Elaborating entity \"CacheData_Associative\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|CacheData_Associative:inst3\"" {  } { { "AssociativeCache_Set.bdf" "inst3" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 296 1456 1672 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462631086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CachedData_Associative AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|CacheData_Associative:inst3\|CachedData_Associative:inst0 " "Elaborating entity \"CachedData_Associative\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|CacheData_Associative:inst3\|CachedData_Associative:inst0\"" {  } { { "CacheData_Associative.bdf" "inst0" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CacheData_Associative.bdf" { { 136 440 656 264 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462631110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|CacheData_Associative:inst3\|CachedData_Associative:inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|CacheData_Associative:inst3\|CachedData_Associative:inst0\|altsyncram:altsyncram_component\"" {  } { { "CachedData_Associative.v" "altsyncram_component" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CachedData_Associative.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462631135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|CacheData_Associative:inst3\|CachedData_Associative:inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|CacheData_Associative:inst3\|CachedData_Associative:inst0\|altsyncram:altsyncram_component\"" {  } { { "CachedData_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CachedData_Associative.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462631149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|CacheData_Associative:inst3\|CachedData_Associative:inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|CacheData_Associative:inst3\|CachedData_Associative:inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631149 ""}  } { { "CachedData_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CachedData_Associative.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462631149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2am1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2am1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2am1 " "Found entity 1: altsyncram_2am1" {  } { { "db/altsyncram_2am1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_2am1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462631211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462631211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2am1 AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|CacheData_Associative:inst3\|CachedData_Associative:inst0\|altsyncram:altsyncram_component\|altsyncram_2am1:auto_generated " "Elaborating entity \"altsyncram_2am1\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst10\|CacheData_Associative:inst3\|CachedData_Associative:inst0\|altsyncram:altsyncram_component\|altsyncram_2am1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462631216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PseudoLRU_Bits AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5 " "Elaborating entity \"PseudoLRU_Bits\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\"" {  } { { "AssociativeDramCache.bdf" "inst5" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 312 552 1232 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462631869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLRU_Bits AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22 " "Elaborating entity \"PLRU_Bits\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\"" {  } { { "PseudoLRU_Bits.bdf" "inst22" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/PseudoLRU_Bits.bdf" { { 192 392 608 320 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462631889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component\"" {  } { { "PLRU_Bits.v" "altsyncram_component" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/PLRU_Bits.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462631911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component\"" {  } { { "PLRU_Bits.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/PLRU_Bits.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462631923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component " "Instantiated megafunction \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462631924 ""}  } { { "PLRU_Bits.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/PLRU_Bits.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462631924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88m1 " "Found entity 1: altsyncram_88m1" {  } { { "db/altsyncram_88m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_88m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462631989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462631989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_88m1 AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component\|altsyncram_88m1:auto_generated " "Elaborating entity \"altsyncram_88m1\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component\|altsyncram_88m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462631994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3 " "Elaborating entity \"lpm_bustri0\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\"" {  } { { "AssociativeDramCache.bdf" "inst3" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { -288 552 632 -248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/lpm_bustri0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/lpm_bustri0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632058 ""}  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/lpm_bustri0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462632058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CanBus CanBus:inst5 " "Elaborating entity \"CanBus\" for hierarchy \"CanBus:inst5\"" {  } { { "MC68K.bdf" "inst5" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 2752 1552 1808 2944 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632065 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CanBusDtack_L " "Pin \"CanBusDtack_L\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 248 920 1096 264 "CanBusDtack_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462632066 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can0_TX " "Pin \"Can0_TX\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 528 920 1096 544 "Can0_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462632066 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can0_bus_off_on " "Pin \"Can0_bus_off_on\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 544 920 1104 560 "Can0_bus_off_on" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462632066 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can0_IRQ " "Pin \"Can0_IRQ\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 560 920 1096 576 "Can0_IRQ" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462632066 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can1_bus_off_on2 " "Pin \"Can1_bus_off_on2\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 720 912 1140 736 "Can1_bus_off_on2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462632066 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can1_IRQ3 " "Pin \"Can1_IRQ3\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 736 912 1088 752 "Can1_IRQ3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462632066 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can1_TX " "Pin \"Can1_TX\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 704 912 1088 720 "Can1_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462632066 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clk " "Pin \"Clk\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 168 48 216 184 "Clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632066 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Reset_L " "Pin \"Reset_L\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 192 48 216 208 "Reset_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632066 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "WE_L " "Pin \"WE_L\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 248 48 216 264 "WE_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632066 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AS_L " "Pin \"AS_L\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 304 48 216 320 "AS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632067 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CanBusSelect_H " "Pin \"CanBusSelect_H\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 56 48 224 72 "CanBusSelect_H" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632067 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Can0_RX " "Pin \"Can0_RX\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 584 920 1118 600 "Can0_RX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632067 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Can1_RX " "Pin \"Can1_RX\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 760 904 1113 776 "Can1_RX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632067 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Address " "Pin \"Address\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 40 56 224 56 "Address\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632067 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataIn " "Pin \"DataIn\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 216 48 216 232 "DataIn\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri2 CanBus:inst5\|lpm_bustri2:inst21 " "Elaborating entity \"lpm_bustri2\" for hierarchy \"CanBus:inst5\|lpm_bustri2:inst21\"" {  } { { "CanBus.bdf" "inst21" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/CanBus.bdf" { { 368 816 896 408 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "lpm_bustri_component" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/lpm_bustri2.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/lpm_bustri2.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632107 ""}  } { { "lpm_bustri2.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/lpm_bustri2.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462632107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68000CPU M68000CPU:inst17 " "Elaborating entity \"M68000CPU\" for hierarchy \"M68000CPU:inst17\"" {  } { { "MC68K.bdf" "inst17" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 192 -176 72 424 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68 M68000CPU:inst17\|TG68:inst " "Elaborating entity \"TG68\" for hierarchy \"M68000CPU:inst17\|TG68:inst\"" {  } { { "M68000CPU.bdf" "inst" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68000CPU.bdf" { { 104 408 600 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68_fast M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst " "Elaborating entity \"TG68_fast\" for hierarchy \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\"" {  } { { "TG68.vhd" "TG68_fast_inst" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632135 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68_fast.vhd(335) " "Verilog HDL or VHDL warning at TG68_fast.vhd(335): object \"illegal_write_mode\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710462632139 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68_fast.vhd(336) " "Verilog HDL or VHDL warning at TG68_fast.vhd(336): object \"illegal_read_mode\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710462632139 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68_fast.vhd(337) " "Verilog HDL or VHDL warning at TG68_fast.vhd(337): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710462632139 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trap_chk TG68_fast.vhd(345) " "Verilog HDL or VHDL warning at TG68_fast.vhd(345): object \"trap_chk\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710462632139 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusRequestLogic M68000CPU:inst17\|BusRequestLogic:inst1 " "Elaborating entity \"BusRequestLogic\" for hierarchy \"M68000CPU:inst17\|BusRequestLogic:inst1\"" {  } { { "M68000CPU.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68000CPU.bdf" { { 448 424 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri:inst22 " "Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri:inst22\"" {  } { { "MC68K.bdf" "inst22" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 208 2504 2648 304 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri:inst22 " "Elaborated megafunction instantiation \"lpm_bustri:inst22\"" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 208 2504 2648 304 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri:inst22 " "Instantiated megafunction \"lpm_bustri:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632515 ""}  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 208 2504 2648 304 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462632515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Controller800x480 Video_Controller800x480:inst1 " "Elaborating entity \"Video_Controller800x480\" for hierarchy \"Video_Controller800x480:inst1\"" {  } { { "MC68K.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 2080 1544 1776 2304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsLCD_Controller_Verilog Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5 " "Elaborating entity \"GraphicsLCD_Controller_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\"" {  } { { "Video_Controller800x480.bdf" "inst5" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Video_Controller800x480.bdf" { { 200 1536 1784 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColourPallette_2PortRam Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3 " "Elaborating entity \"ColourPallette_2PortRam\" for hierarchy \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\"" {  } { { "Video_Controller800x480.bdf" "inst3" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Video_Controller800x480.bdf" { { 152 1080 1336 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "altsyncram_component" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ColourPallette_2PortRam.mif " "Parameter \"init_file\" = \"ColourPallette_2PortRam.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632599 ""}  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462632599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b634.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b634.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b634 " "Found entity 1: altsyncram_b634" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462632668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462632668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b634 Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated " "Elaborating entity \"altsyncram_b634\" for hierarchy \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632672 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ColourPallette_2PortRam.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ColourPallette_2PortRam.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1710462632678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsController_Verilog Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1 " "Elaborating entity \"GraphicsController_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\"" {  } { { "Video_Controller800x480.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Video_Controller800x480.bdf" { { 1264 600 896 1504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632837 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X2 GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"X2\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710462632838 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y2 GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"Y2\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710462632838 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BackGroundColour GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"BackGroundColour\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710462632838 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sig_Busy_H GraphicsController_Verilog.v(71) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(71): object \"Sig_Busy_H\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710462632838 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsFrameBufferMemory Video_Controller800x480:inst1\|GraphicsFrameBufferMemory:inst9 " "Elaborating entity \"GraphicsFrameBufferMemory\" for hierarchy \"Video_Controller800x480:inst1\|GraphicsFrameBufferMemory:inst9\"" {  } { { "Video_Controller800x480.bdf" "inst9" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Video_Controller800x480.bdf" { { 1184 1472 1832 1344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632875 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GraphicsDataOut\[15..0\] " "Pin \"GraphicsDataOut\[15..0\]\" is missing source" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsFrameBufferMemory.bdf" { { 664 752 984 680 "GraphicsDataOut\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462632876 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_Data\[15..0\] " "Pin \"VGA_Data\[15..0\]\" is missing source" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsFrameBufferMemory.bdf" { { 200 792 984 216 "VGA_Data\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462632876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clock_50Mhz " "Pin \"Clock_50Mhz\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsFrameBufferMemory.bdf" { { 240 808 984 256 "Clock_50Mhz" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Upper_Byte_Enable " "Pin \"Graphics_Upper_Byte_Enable\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsFrameBufferMemory.bdf" { { 720 720 992 736 "Graphics_Upper_Byte_Enable" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Lower_Byte_Enable " "Pin \"Graphics_Lower_Byte_Enable\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsFrameBufferMemory.bdf" { { 760 720 992 776 "Graphics_Lower_Byte_Enable" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Write_Enable " "Pin \"Graphics_Write_Enable\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsFrameBufferMemory.bdf" { { 776 752 992 792 "Graphics_Write_Enable" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Addr " "Pin \"Graphics_Addr\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsFrameBufferMemory.bdf" { { 632 768 984 648 "Graphics_Addr\[17..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GraphicsDataIn " "Pin \"GraphicsDataIn\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsFrameBufferMemory.bdf" { { 648 768 984 664 "GraphicsDataIn\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "VGA_Addr " "Pin \"VGA_Addr\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsFrameBufferMemory.bdf" { { 216 784 984 232 "VGA_Addr\[17..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1710462632876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamAddressMapper_Verilog Video_Controller800x480:inst1\|RamAddressMapper_Verilog:inst " "Elaborating entity \"RamAddressMapper_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|RamAddressMapper_Verilog:inst\"" {  } { { "Video_Controller800x480.bdf" "inst" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Video_Controller800x480.bdf" { { 736 1496 1768 816 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADataMux_Verilog Video_Controller800x480:inst1\|VGADataMux_Verilog:inst2 " "Elaborating entity \"VGADataMux_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|VGADataMux_Verilog:inst2\"" {  } { { "Video_Controller800x480.bdf" "inst2" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Video_Controller800x480.bdf" { { 208 536 792 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipROM16KWords OnChipROM16KWords:inst16 " "Elaborating entity \"OnChipROM16KWords\" for hierarchy \"OnChipROM16KWords:inst16\"" {  } { { "MC68K.bdf" "inst16" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 672 1512 1728 768 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRom16KWord OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3 " "Elaborating entity \"OnChipRom16KWord\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\"" {  } { { "OnChipROM16KWords.bdf" "inst3" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipROM16KWords.bdf" { { 88 416 632 216 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\"" {  } { { "OnChipRom16KWord.v" "altsyncram_component" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipRom16KWord.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\"" {  } { { "OnChipRom16KWord.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipRom16KWord.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462632974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./LatestDbeugMonitor/Lab4debugmonitor.mif " "Parameter \"init_file\" = \"./LatestDbeugMonitor/Lab4debugmonitor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462632974 ""}  } { { "OnChipRom16KWord.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipRom16KWord.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462632974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dbl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dbl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dbl1 " "Found entity 1: altsyncram_dbl1" {  } { { "db/altsyncram_dbl1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_dbl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462633040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462633040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dbl1 OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated " "Elaborating entity \"altsyncram_dbl1\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462633045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vvm2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vvm2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vvm2 " "Found entity 1: altsyncram_vvm2" {  } { { "db/altsyncram_vvm2.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_vvm2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462633117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462633117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vvm2 OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|altsyncram_vvm2:altsyncram1 " "Elaborating entity \"altsyncram_vvm2\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|altsyncram_vvm2:altsyncram1\"" {  } { { "db/altsyncram_dbl1.tdf" "altsyncram1" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_dbl1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462633122 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "6314 16384 0 2 2 " "6314 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "96 511 " "Addresses ranging from 96 to 511 are not initialized" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/LatestDbeugMonitor/Lab4debugmonitor.mif" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/LatestDbeugMonitor/Lab4debugmonitor.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1710462633170 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "10486 16383 " "Addresses ranging from 10486 to 16383 are not initialized" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/LatestDbeugMonitor/Lab4debugmonitor.mif" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/LatestDbeugMonitor/Lab4debugmonitor.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1710462633170 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/LatestDbeugMonitor/Lab4debugmonitor.mif" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/LatestDbeugMonitor/Lab4debugmonitor.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1710462633170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462633378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462633378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|altsyncram_vvm2:altsyncram1\|decode_5la:decode4 " "Elaborating entity \"decode_5la\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|altsyncram_vvm2:altsyncram1\|decode_5la:decode4\"" {  } { { "db/altsyncram_vvm2.tdf" "decode4" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_vvm2.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462633390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462633467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462633467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|altsyncram_vvm2:altsyncram1\|decode_u0a:rden_decode_a " "Elaborating entity \"decode_u0a\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|altsyncram_vvm2:altsyncram1\|decode_u0a:rden_decode_a\"" {  } { { "db/altsyncram_vvm2.tdf" "rden_decode_a" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_vvm2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462633476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462633555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462633555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|altsyncram_vvm2:altsyncram1\|mux_4hb:mux6 " "Elaborating entity \"mux_4hb\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|altsyncram_vvm2:altsyncram1\|mux_4hb:mux6\"" {  } { { "db/altsyncram_vvm2.tdf" "mux6" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_vvm2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462633564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dbl1.tdf" "mgl_prim2" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_dbl1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462633843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dbl1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_dbl1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462633863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462633863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462633863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462633863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928817 " "Parameter \"NODE_NAME\" = \"1380928817\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462633863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462633863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462633863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462633863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462633863 ""}  } { { "db/altsyncram_dbl1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_dbl1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462633863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462633990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462634132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_dbl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462634267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRam256kbyte OnChipRam256kbyte:inst6 " "Elaborating entity \"OnChipRam256kbyte\" for hierarchy \"OnChipRam256kbyte:inst6\"" {  } { { "MC68K.bdf" "inst6" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462634328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SramBlock_32KWord OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst " "Elaborating entity \"SramBlock_32KWord\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\"" {  } { { "OnChipRam256kbyte.bdf" "inst" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462634342 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/SramBlock_32KWord.bdf" { { 488 520 568 520 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1710462634344 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst10 " "Block or symbol \"NOT\" of instance \"inst10\" overlaps another block or symbol" {  } { { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/SramBlock_32KWord.bdf" { { 536 520 568 568 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1710462634344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram32kByte OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3 " "Elaborating entity \"Ram32kByte\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\"" {  } { { "SramBlock_32KWord.bdf" "inst3" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462634375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\"" {  } { { "Ram32kByte.vhd" "altsyncram_component" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Ram32kByte.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462634399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\"" {  } { { "Ram32kByte.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Ram32kByte.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462634415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462634415 ""}  } { { "Ram32kByte.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Ram32kByte.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462634415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ba04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ba04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ba04 " "Found entity 1: altsyncram_ba04" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_ba04.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462634488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462634488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ba04 OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated " "Elaborating entity \"altsyncram_ba04\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462634492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462634563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462634563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_ba04.tdf" "decode3" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_ba04.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462634569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/decode_11a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462634630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462634630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_ba04.tdf" "rden_decode" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_ba04.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462634637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/mux_ofb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462634702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462634702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_ba04.tdf" "mux2" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_ba04.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462634709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SramBlockDecoder_Verilog OnChipRam256kbyte:inst6\|SramBlockDecoder_Verilog:inst1 " "Elaborating entity \"SramBlockDecoder_Verilog\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlockDecoder_Verilog:inst1\"" {  } { { "OnChipRam256kbyte.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipRam256kbyte.bdf" { { 104 464 664 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462634821 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SramBlockDecoder_Verilog.v(27) " "Verilog HDL Case Statement warning at SramBlockDecoder_Verilog.v(27): incomplete case statement has no default case item" {  } { { "SramBlockDecoder_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/SramBlockDecoder_Verilog.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1710462634821 "|MC68K|OnChipRam256kbyte:inst6|SramBlockDecoder_Verilog:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipIO OnChipIO:inst8 " "Elaborating entity \"OnChipIO\" for hierarchy \"OnChipIO:inst8\"" {  } { { "MC68K.bdf" "inst8" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 1096 1520 1776 1576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462635400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer OnChipIO:inst8\|Timer:Timer1 " "Elaborating entity \"Timer\" for hierarchy \"OnChipIO:inst8\|Timer:Timer1\"" {  } { { "OnChipIO.bdf" "Timer1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipIO.bdf" { { 880 928 1160 1040 "Timer1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462635422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IODecoder OnChipIO:inst8\|IODecoder:inst1 " "Elaborating entity \"IODecoder\" for hierarchy \"OnChipIO:inst8\|IODecoder:inst1\"" {  } { { "OnChipIO.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipIO.bdf" { { -360 24 296 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462635438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller OnChipIO:inst8\|LCD_Controller:inst2 " "Elaborating entity \"LCD_Controller\" for hierarchy \"OnChipIO:inst8\|LCD_Controller:inst2\"" {  } { { "OnChipIO.bdf" "inst2" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipIO.bdf" { { 696 928 1216 824 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462635456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TraceExceptionControlBit OnChipIO:inst8\|TraceExceptionControlBit:inst16 " "Elaborating entity \"TraceExceptionControlBit\" for hierarchy \"OnChipIO:inst8\|TraceExceptionControlBit:inst16\"" {  } { { "OnChipIO.bdf" "inst16" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipIO.bdf" { { 560 1024 1120 688 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462635467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7SegmentDisplay OnChipIO:inst8\|HexTo7SegmentDisplay:inst11 " "Elaborating entity \"HexTo7SegmentDisplay\" for hierarchy \"OnChipIO:inst8\|HexTo7SegmentDisplay:inst11\"" {  } { { "OnChipIO.bdf" "inst11" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipIO.bdf" { { -688 1192 1368 -592 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462635556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch8Bit OnChipIO:inst8\|Latch8Bit:inst3 " "Elaborating entity \"Latch8Bit\" for hierarchy \"OnChipIO:inst8\|Latch8Bit:inst3\"" {  } { { "OnChipIO.bdf" "inst3" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/OnChipIO.bdf" { { -688 1008 1152 -560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462635568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC_SPI_Interface IIC_SPI_Interface:inst32 " "Elaborating entity \"IIC_SPI_Interface\" for hierarchy \"IIC_SPI_Interface:inst32\"" {  } { { "MC68K.bdf" "inst32" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 2384 1552 1768 2576 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462635590 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFF inst4 " "Block or symbol \"DFF\" of instance \"inst4\" overlaps another block or symbol" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/IIC_SPI_Interface.bdf" { { 208 328 392 288 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1710462635592 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "IIC0_IRQ_L " "Pin \"IIC0_IRQ_L\" is missing source" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/IIC_SPI_Interface.bdf" { { 224 1016 1192 240 "IIC0_IRQ_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1710462635592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_spi_top IIC_SPI_Interface:inst32\|simple_spi_top:inst1 " "Elaborating entity \"simple_spi_top\" for hierarchy \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\"" {  } { { "IIC_SPI_Interface.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/IIC_SPI_Interface.bdf" { { 288 488 696 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462635602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dwom simple_spi_top.v(331) " "Verilog HDL or VHDL warning at simple_spi_top.v(331): object \"dwom\" assigned a value but never read" {  } { { "simple_spi_top.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/simple_spi_top.v" 331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710462635603 "|MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mstr simple_spi_top.v(332) " "Verilog HDL or VHDL warning at simple_spi_top.v(332): object \"mstr\" assigned a value but never read" {  } { { "simple_spi_top.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/simple_spi_top.v" 332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710462635603 "|MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "simple_spi_top.v(309) " "Verilog HDL Synthesis Attribute warning at simple_spi_top.v(309): ignoring full_case attribute on case statement with explicit default case item" {  } { { "simple_spi_top.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/simple_spi_top.v" 309 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1710462635604 "|MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "simple_spi_top.v(406) " "Verilog HDL Case Statement warning at simple_spi_top.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "simple_spi_top.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/simple_spi_top.v" 406 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1710462635605 "|MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo4 IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:rfifo " "Elaborating entity \"fifo4\" for hierarchy \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:rfifo\"" {  } { { "simple_spi_top.v" "rfifo" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/simple_spi_top.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462635620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_BUS_Decoder IIC_SPI_Interface:inst32\|SPI_BUS_Decoder:inst2 " "Elaborating entity \"SPI_BUS_Decoder\" for hierarchy \"IIC_SPI_Interface:inst32\|SPI_BUS_Decoder:inst2\"" {  } { { "IIC_SPI_Interface.bdf" "inst2" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/IIC_SPI_Interface.bdf" { { 16 336 560 128 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462635634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterruptPriorityEncoder InterruptPriorityEncoder:inst28 " "Elaborating entity \"InterruptPriorityEncoder\" for hierarchy \"InterruptPriorityEncoder:inst28\"" {  } { { "MC68K.bdf" "inst28" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 224 -464 -328 384 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462635660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TraceExceptionGenerator TraceExceptionGenerator:inst30 " "Elaborating entity \"TraceExceptionGenerator\" for hierarchy \"TraceExceptionGenerator:inst30\"" {  } { { "MC68K.bdf" "inst30" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -384 304 496 -224 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462635670 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1710462636177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.14.17:30:41 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl " "2024.03.14.17:30:41 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462641423 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462644939 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462645129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462649134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462649222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462649319 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462649432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462649437 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462649438 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1710462650169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbe7d4d23/alt_sld_fab.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/ip/sldbe7d4d23/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462650389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462650389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462650476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462650476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462650490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462650490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462650560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462650560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462650654 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462650654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462650654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462650723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462650723 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component\|altsyncram_88m1:auto_generated\|q_a\[0\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component\|altsyncram_88m1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_88m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_88m1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PLRU_Bits.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/PLRU_Bits.v" 85 0 0 } } { "PseudoLRU_Bits.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/PseudoLRU_Bits.bdf" { { 192 392 608 320 "inst22" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 312 552 1232 "inst5" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|PseudoLRU_Bits:inst5|PLRU_Bits:inst22|altsyncram:altsyncram_component|altsyncram_88m1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component\|altsyncram_88m1:auto_generated\|q_a\[1\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component\|altsyncram_88m1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_88m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_88m1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PLRU_Bits.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/PLRU_Bits.v" 85 0 0 } } { "PseudoLRU_Bits.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/PseudoLRU_Bits.bdf" { { 192 392 608 320 "inst22" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 312 552 1232 "inst5" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|PseudoLRU_Bits:inst5|PLRU_Bits:inst22|altsyncram:altsyncram_component|altsyncram_88m1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component\|altsyncram_88m1:auto_generated\|q_a\[2\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|PseudoLRU_Bits:inst5\|PLRU_Bits:inst22\|altsyncram:altsyncram_component\|altsyncram_88m1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_88m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_88m1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PLRU_Bits.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/PLRU_Bits.v" 85 0 0 } } { "PseudoLRU_Bits.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/PseudoLRU_Bits.bdf" { { 192 392 608 320 "inst22" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 312 552 1232 "inst5" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|PseudoLRU_Bits:inst5|PLRU_Bits:inst22|altsyncram:altsyncram_component|altsyncram_88m1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[0\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[1\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[2\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[3\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[4\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[5\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[6\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[7\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[8\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[9\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[10\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[11\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[12\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[13\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[14\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[15\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[16\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[17\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[18\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 432 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[19\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[20\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[21\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[22\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[23\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[24\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|TagMemory_Associative:inst2\|Tag_Data_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_s9m1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_s9m1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Tag_Data_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Tag_Data_Associative.v" 85 0 0 } } { "TagMemory_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TagMemory_Associative.bdf" { { 192 376 592 320 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 576 840 456 "inst2" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|TagMemory_Associative:inst2|Tag_Data_Associative:inst|altsyncram:altsyncram_component|altsyncram_s9m1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|ValidBit_Associative:inst1\|Valid_Bit_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_68m1:auto_generated\|q_a\[0\] " "Synthesized away node \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|AssociativeCache_Set:inst15\|ValidBit_Associative:inst1\|Valid_Bit_Associative:inst\|altsyncram:altsyncram_component\|altsyncram_68m1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_68m1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_68m1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Valid_Bit_Associative.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Valid_Bit_Associative.v" 85 0 0 } } { "ValidBit_Associative.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ValidBit_Associative.bdf" { { 208 384 600 336 "inst" "" } } } } { "AssociativeCache_Set.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCache_Set.bdf" { { 328 232 448 456 "inst1" "" } } } } { "AssociativeDramCache.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeDramCache.bdf" { { 1104 2320 2616 1328 "inst15" "" } } } } { "AssociativeCachedDramController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/AssociativeCachedDramController.bdf" { { 64 288 712 384 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -256 1496 1784 128 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462651877 "|MC68K|AssociativeCachedDramController:inst3|AssociativeDramCache:inst3|AssociativeCache_Set:inst15|ValidBit_Associative:inst1|Valid_Bit_Associative:inst|altsyncram:altsyncram_component|altsyncram_68m1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1710462651877 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1710462651877 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|mem_rtl_0 " "Inferred RAM node \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710462652571 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:rfifo\|mem_rtl_0 " "Inferred RAM node \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:rfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710462652571 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710462652572 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710462652572 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710462652572 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710462652572 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:rfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:rfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710462661780 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710462661780 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710462661780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462661827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661827 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462661827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edi1 " "Found entity 1: altsyncram_edi1" {  } { { "db/altsyncram_edi1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_edi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462661906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462661906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Elaborated megafunction instantiation \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462661988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Instantiated megafunction \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 17 " "Parameter \"NUMWORDS_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462661988 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710462661988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvj1 " "Found entity 1: altsyncram_uvj1" {  } { { "db/altsyncram_uvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_uvj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710462662059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462662059 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1710462662943 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SCL " "bidirectional pin \"SCL\" has no driver" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 2440 2008 2184 2456 "SCL" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1710462662990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDA " "bidirectional pin \"SDA\" has no driver" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 2456 2008 2184 2472 "SDA" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1710462662990 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1710462662990 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[15\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[15\]\" to the node \"DataBusIn\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[14\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[14\]\" to the node \"DataBusIn\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[13\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[13\]\" to the node \"DataBusIn\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[12\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[12\]\" to the node \"DataBusIn\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[11\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[11\]\" to the node \"DataBusIn\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[10\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[10\]\" to the node \"DataBusIn\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[9\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[9\]\" to the node \"DataBusIn\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[8\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[8\]\" to the node \"DataBusIn\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[7\] DataBusIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[7\]\" to the node \"DataBusIn\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[6\] DataBusIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[6\]\" to the node \"DataBusIn\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[5\] DataBusIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[5\]\" to the node \"DataBusIn\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[4\] DataBusIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[4\]\" to the node \"DataBusIn\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[3\] DataBusIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[3\]\" to the node \"DataBusIn\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[2\] DataBusIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[2\]\" to the node \"DataBusIn\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[1\] DataBusIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[1\]\" to the node \"DataBusIn\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[0\] DataBusIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[0\]\" to the node \"DataBusIn\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[0\] DataBusIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[0\]\" to the node \"DataBusIn\[0\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[15\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[15\]\" to the node \"DataBusIn\[15\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[7\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"DataBusIn\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[14\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[14\]\" to the node \"DataBusIn\[14\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[6\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"DataBusIn\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[13\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[13\]\" to the node \"DataBusIn\[13\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[5\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"DataBusIn\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[12\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[12\]\" to the node \"DataBusIn\[12\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[4\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"DataBusIn\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[11\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[11\]\" to the node \"DataBusIn\[11\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[3\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"DataBusIn\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[10\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[10\]\" to the node \"DataBusIn\[10\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[2\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"DataBusIn\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[9\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[9\]\" to the node \"DataBusIn\[9\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[1\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"DataBusIn\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[8\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[8\]\" to the node \"DataBusIn\[8\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[0\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"DataBusIn\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[7\] DataBusIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[7\]\" to the node \"DataBusIn\[7\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[6\] DataBusIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[6\]\" to the node \"DataBusIn\[6\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[5\] DataBusIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[5\]\" to the node \"DataBusIn\[5\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[4\] DataBusIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[4\]\" to the node \"DataBusIn\[4\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[3\] DataBusIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[3\]\" to the node \"DataBusIn\[3\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[2\] DataBusIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[2\]\" to the node \"DataBusIn\[2\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[1\] DataBusIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[1\]\" to the node \"DataBusIn\[1\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1710462663015 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1710462663015 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[7\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[15\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[7\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[15\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[6\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[14\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[6\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[14\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[5\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[13\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[5\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[13\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[4\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[12\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[4\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[12\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[3\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[11\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[3\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[11\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[2\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[10\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[2\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[10\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[1\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[9\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[1\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[9\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|lpm_bustri2:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[8\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|lpm_bustri2:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[7\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[7\] " "Converted the fan-out from the tri-state buffer \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[6\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[6\] " "Converted the fan-out from the tri-state buffer \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[5\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[5\] " "Converted the fan-out from the tri-state buffer \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[4\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[4\] " "Converted the fan-out from the tri-state buffer \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[3\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[3\] " "Converted the fan-out from the tri-state buffer \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[2\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[2\] " "Converted the fan-out from the tri-state buffer \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[1\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[1\] " "Converted the fan-out from the tri-state buffer \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[0\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[0\] " "Converted the fan-out from the tri-state buffer \"AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1710462663043 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1710462663043 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 2072 2088 2268 2088 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710462707309 "|MC68K|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { -200 2080 2256 -184 "DRAM_CS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710462707309 "|MC68K|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "Can0_TX GND " "Pin \"Can0_TX\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 2808 2064 2240 2824 "Can0_TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710462707309 "|MC68K|Can0_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "Can1_TX GND " "Pin \"Can1_TX\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 2944 2064 2240 2960 "Can1_TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710462707309 "|MC68K|Can1_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "GraphicsSelect_L VCC " "Pin \"GraphicsSelect_L\" is stuck at VCC" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 568 2232 2414 584 "GraphicsSelect_L" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710462707309 "|MC68K|GraphicsSelect_L"} { "Warning" "WMLS_MLS_STUCK_PIN" "CanBusSelect_H GND " "Pin \"CanBusSelect_H\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 584 2232 2411 600 "CanBusSelect_H" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710462707309 "|MC68K|CanBusSelect_H"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Contrast_DE1 GND " "Pin \"LCD_Contrast_DE1\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 1440 2104 2280 1456 "LCD_Contrast_DE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710462707309 "|MC68K|LCD_Contrast_DE1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710462707309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462707652 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OnChipIO:inst8\|LCD_Controller:inst2\|timer\[3\] High " "Register OnChipIO:inst8\|LCD_Controller:inst2\|timer\[3\] will power up to High" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/LCD_Controller.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710462708171 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1710462708171 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710462720323 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/ColourPallette_2PortRam.vhd" 64 0 0 } } { "Video_Controller800x480.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/Video_Controller800x480.bdf" { { 152 1080 1336 304 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 2080 1544 1776 2304 "inst1" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462720348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.map.smsg " "Generated suppressed messages file C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462721088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "23 0 4 0 0 " "Adding 23 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710462722698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710462722698 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Can0_RX " "No output dependent on input pin \"Can0_RX\"" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 2824 2064 2232 2840 "Can0_RX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462723263 "|MC68K|Can0_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Can1_RX " "No output dependent on input pin \"Can1_RX\"" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 2960 2064 2232 2976 "Can1_RX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710462723263 "|MC68K|Can1_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710462723263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5629 " "Implemented 5629 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710462723280 ""} { "Info" "ICUT_CUT_TM_OPINS" "202 " "Implemented 202 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710462723280 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1710462723280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4848 " "Implemented 4848 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710462723280 ""} { "Info" "ICUT_CUT_TM_RAMS" "534 " "Implemented 534 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1710462723280 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1710462723280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710462723280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 181 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5046 " "Peak virtual memory: 5046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710462723364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 17:32:03 2024 " "Processing ended: Thu Mar 14 17:32:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710462723364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710462723364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710462723364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710462723364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1710462724808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710462724814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 17:32:04 2024 " "Processing started: Thu Mar 14 17:32:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710462724814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710462724814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MC68K -c MC68K " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710462724814 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710462724951 ""}
{ "Info" "0" "" "Project  = MC68K" {  } {  } 0 0 "Project  = MC68K" 0 0 "Fitter" 0 0 1710462724952 ""}
{ "Info" "0" "" "Revision = MC68K" {  } {  } 0 0 "Revision = MC68K" 0 0 "Fitter" 0 0 1710462724952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1710462725182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1710462725183 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MC68K 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MC68K\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710462725239 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710462725288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710462725288 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1710462725395 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7 " "Atom \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1710462725423 "|MC68K|Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a7"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1710462725423 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710462725809 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710462725832 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710462726377 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|Z_error " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|Z_error -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 350 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726827 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[6\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[6\] -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 621 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726828 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[8\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[8\] -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 621 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726828 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[15\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[15\] -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 621 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726829 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap1 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726829 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int2 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726829 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.rte " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.rte -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726829 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int1 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726829 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int3 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726829 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap2 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726829 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int4 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726829 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap3 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726829 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.nop " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.nop -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726829 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|H_Sync_out " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|H_Sync_out -- source does not feed directly to destination" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsLCD_Controller_verilog.v" 8 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726829 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out -- source does not feed directly to destination" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsLCD_Controller_verilog.v" 8 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726829 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|M68kAssociativeCacheController_Verilog:inst4\|CurrentState.Idle " "Ignored Global Signal option from source node Clk_50Mhz to destination node AssociativeCachedDramController:inst3\|AssociativeDramCache:inst3\|M68kAssociativeCacheController_Verilog:inst4\|CurrentState.Idle -- source does not feed directly to destination" {  } { { "m68kassociativecachecontroller_verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/m68kassociativecachecontroller_verilog.v" 79 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726829 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|sck_o " "Ignored Global Signal option from source node Clk_50Mhz to destination node IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|sck_o -- source does not feed directly to destination" {  } { { "simple_spi_top.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/simple_spi_top.v" 241 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726830 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|treg\[7\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|treg\[7\] -- source does not feed directly to destination" {  } { { "simple_spi_top.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/simple_spi_top.v" 425 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726830 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|H_Data_On " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|H_Data_On -- source does not feed directly to destination" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsLCD_Controller_verilog.v" 95 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726830 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Data_On " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Data_On -- source does not feed directly to destination" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/GraphicsLCD_Controller_verilog.v" 95 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726830 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 269 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726830 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[7\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[7\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 34 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726830 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 269 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726830 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 269 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726830 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 269 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726830 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 269 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726830 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 269 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726830 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 269 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726830 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 269 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726830 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 236 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[6\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[6\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 34 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 236 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 236 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 236 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 236 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 236 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 236 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 236 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 203 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[5\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[5\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 34 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 203 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 203 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 203 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 203 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 203 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 203 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 203 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 170 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[4\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[4\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 34 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 170 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 170 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 170 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 170 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 170 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 170 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 170 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 137 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[3\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[3\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 34 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 137 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 137 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 137 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726831 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 137 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 137 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 137 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 137 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 104 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[2\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[2\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 34 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 104 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 104 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 104 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 104 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 104 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 104 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 104 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 71 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[1\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[1\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 34 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726832 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 71 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 71 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 71 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 71 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 71 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 71 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 71 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 38 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[0\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[0\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 34 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 38 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 38 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 38 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 38 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 38 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 38 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 38 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 533 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[15\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[15\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 34 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 533 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 533 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 533 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 533 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 533 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/db/altsyncram_b634.tdf" 533 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1710462726833 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1710462726849 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1710462738848 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1337 global CLKCTRL_G7 " "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1337 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1710462739775 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 15 global CLKCTRL_G4 " "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1710462739775 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 167 global CLKCTRL_G1 " "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 167 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1710462739775 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 94 global CLKCTRL_G3 " "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 with 94 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1710462739775 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1710462739775 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Reset_L~inputCLKENA0 383 global CLKCTRL_G6 " "Reset_L~inputCLKENA0 with 383 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1710462739775 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1710462739775 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 61 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 61 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1710462739775 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1710462739775 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver Reset_L~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver Reset_L~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad Reset_L PIN_AA14 " "Refclk input I/O pad Reset_L is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1710462739775 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1710462739775 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1710462739775 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710462739776 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710462741841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710462741841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710462741841 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1710462741841 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1710462741841 ""}
{ "Info" "ISTA_SDC_FOUND" "M68k.sdc " "Reading SDC File: 'M68k.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1710462741861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 10 CLOCK2_50 port " "Ignored filter at M68k.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1710462741863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710462741863 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 11 CLOCK3_50 port " "Ignored filter at M68k.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1710462741863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710462741864 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 12 CLOCK4_50 port " "Ignored filter at M68k.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1710462741864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710462741864 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741864 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1710462741864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 19 TD_CLK27 port " "Ignored filter at M68k.sdc(19): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1710462741865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710462741865 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741865 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710462741869 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 18 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 18 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710462741869 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 27 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 27 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710462741869 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710462741869 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase 220.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase 220.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710462741869 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1710462741869 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1710462741869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 TD_DATA* port " "Ignored filter at M68k.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1710462741870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 tv_27m clock " "Ignored filter at M68k.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1710462741870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710462741871 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710462741871 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741871 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 63 TD_HS port " "Ignored filter at M68k.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1710462741872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710462741872 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710462741873 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 65 TD_VS port " "Ignored filter at M68k.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1710462741874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710462741874 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710462741875 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 98 VGA_BLANK port " "Ignored filter at M68k.sdc(98): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1710462741877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710462741877 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710462741877 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1710462741877 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IIC_SPI_Interface:inst32\|inst4 " "Node: IIC_SPI_Interface:inst32\|inst4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[7\] IIC_SPI_Interface:inst32\|inst4 " "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[7\] is being clocked by IIC_SPI_Interface:inst32\|inst4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710462741910 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710462741910 "|MC68K|IIC_SPI_Interface:inst32|inst4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710462741911 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710462741911 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710462741917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710462741917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710462741917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710462741917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710462741917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710462741917 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1710462741917 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1710462742012 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1710462742017 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710462742017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710462742017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500 altera_reserved_tck " "  62.500 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710462742017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710462742017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710462742017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710462742017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.234 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.234 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710462742017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  22.222 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  22.222 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710462742017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  33.333 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710462742017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.111 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  11.111 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710462742017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.111 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  11.111 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710462742017 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1710462742017 ""}
{ "Warning" "WCSYN_CANNOT_RUN_FSYN_WHEN_FAST_FIT_IS_ON" "" "Can't perform fitting netlist optimizations during fast fit compilation" {  } {  } 0 128008 "Can't perform fitting netlist optimizations during fast fit compilation" 0 0 "Fitter" 0 -1 1710462742237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710462742237 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710462742245 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710462742261 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710462742277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710462742277 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710462742285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710462743235 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O output buffer " "Packed 52 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1710462743246 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710462743246 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1710462743894 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1710462743894 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1710462743894 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710462743895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710462750004 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1710462753337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:39 " "Fitter placement preparation operations ending: elapsed time is 00:01:39" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710462849616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710462999802 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710463004063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710463004063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710463009966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.5% " "3e+03 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1710463021050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/" { { 1 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1710463035164 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710463035164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710463049384 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 17.65 " "Total time spent on timing analysis during the Fitter is 17.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1710463058513 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710463058665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710463063098 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710463063102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710463067402 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:26 " "Fitter post-fit operations ending: elapsed time is 00:00:26" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710463084165 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1710463084817 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SCL a permanently disabled " "Pin SCL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 2440 2008 2184 2456 "SCL" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710463084889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDA a permanently disabled " "Pin SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.bdf" { { 2456 2008 2184 2472 "SDA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710463084889 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1710463084889 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.fit.smsg " "Generated suppressed messages file C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/MC68K.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710463085293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 143 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8152 " "Peak virtual memory: 8152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710463087976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 17:38:07 2024 " "Processing ended: Thu Mar 14 17:38:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710463087976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:03 " "Elapsed time: 00:06:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710463087976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:24:20 " "Total CPU time (on all processors): 00:24:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710463087976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710463087976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710463089336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710463089342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 17:38:09 2024 " "Processing started: Thu Mar 14 17:38:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710463089342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710463089342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MC68K -c MC68K " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710463089342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1710463090642 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710463100859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710463103297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 17:38:23 2024 " "Processing ended: Thu Mar 14 17:38:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710463103297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710463103297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710463103297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710463103297 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710463104011 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710463104618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710463104626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 17:38:24 2024 " "Processing started: Thu Mar 14 17:38:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710463104626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1710463104626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MC68K -c MC68K " "Command: quartus_sta MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1710463104626 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1710463104805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1710463106619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1710463106620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463106670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463106670 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710463107640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710463107640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710463107640 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1710463107640 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1710463107640 ""}
{ "Info" "ISTA_SDC_FOUND" "M68k.sdc " "Reading SDC File: 'M68k.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1710463107680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 10 CLOCK2_50 port " "Ignored filter at M68k.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710463107683 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 11 CLOCK3_50 port " "Ignored filter at M68k.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710463107683 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 12 CLOCK4_50 port " "Ignored filter at M68k.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710463107683 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107683 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1710463107684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 19 TD_CLK27 port " "Ignored filter at M68k.sdc(19): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710463107684 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107684 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710463107687 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 18 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 18 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710463107687 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 27 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 27 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710463107687 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710463107687 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase 220.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase 220.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710463107687 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710463107687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1710463107687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 TD_DATA* port " "Ignored filter at M68k.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 tv_27m clock " "Ignored filter at M68k.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710463107689 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710463107689 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 63 TD_HS port " "Ignored filter at M68k.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710463107689 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710463107690 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107690 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 65 TD_VS port " "Ignored filter at M68k.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710463107690 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710463107691 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107691 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 98 VGA_BLANK port " "Ignored filter at M68k.sdc(98): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107692 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710463107692 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107692 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1710463107692 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/M68k.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1710463107692 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IIC_SPI_Interface:inst32\|inst4 " "Node: IIC_SPI_Interface:inst32\|inst4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[5\] IIC_SPI_Interface:inst32\|inst4 " "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[5\] is being clocked by IIC_SPI_Interface:inst32\|inst4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710463107728 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1710463107728 "|MC68K|IIC_SPI_Interface:inst32|inst4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710463107728 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1710463107728 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463107744 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463107744 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463107744 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463107744 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463107744 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463107744 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1710463107744 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710463107887 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1710463107892 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1710463107912 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1710463108301 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710463108301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.203 " "Worst-case setup slack is -19.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.203            -484.907 clk_dram  " "  -19.203            -484.907 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.222           -3672.749 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -14.222           -3672.749 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.621            -331.308 clk_vga  " "  -13.621            -331.308 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.993            -410.071 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.993            -410.071 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.869            -102.895 CLOCK_50  " "   -6.869            -102.895 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.621             -93.573 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.621             -93.573 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.370               0.000 altera_reserved_tck  " "   22.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.376               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.376               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463108305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.388 " "Worst-case hold slack is -0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388              -0.524 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.388              -0.524 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.059               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.213               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 CLOCK_50  " "    0.251               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.345               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 altera_reserved_tck  " "    0.611               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.619               0.000 clk_vga  " "    7.619               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.733               0.000 clk_dram  " "    8.733               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463108358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.466 " "Worst-case recovery slack is 0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.466               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.100               0.000 altera_reserved_tck  " "   59.100               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463108366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.439 " "Worst-case removal slack is 0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.439               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.868               0.000 altera_reserved_tck  " "    0.868               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463108376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.074 " "Worst-case minimum pulse width slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.592 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "   -0.074              -0.592 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.028               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.028               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.479               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.479               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.221               0.000 CLOCK_50  " "    8.221               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.418               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.418               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.517               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.517               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.231               0.000 altera_reserved_tck  " "   29.231               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463108383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463108383 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1710463108384 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710463108500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1710463108556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1710463114821 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IIC_SPI_Interface:inst32\|inst4 " "Node: IIC_SPI_Interface:inst32\|inst4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[5\] IIC_SPI_Interface:inst32\|inst4 " "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[5\] is being clocked by IIC_SPI_Interface:inst32\|inst4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710463115299 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1710463115299 "|MC68K|IIC_SPI_Interface:inst32|inst4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710463115300 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1710463115300 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463115314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463115314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463115314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463115314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463115314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463115314 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1710463115314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710463115414 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1710463115565 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710463115565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.696 " "Worst-case setup slack is -18.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.696            -475.959 clk_dram  " "  -18.696            -475.959 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.880           -3309.139 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -13.880           -3309.139 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.214            -321.810 clk_vga  " "  -13.214            -321.810 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.812            -102.039 CLOCK_50  " "   -6.812            -102.039 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.448            -374.230 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.448            -374.230 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.155             -73.188 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.155             -73.188 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.552               0.000 altera_reserved_tck  " "   22.552               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.554               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.554               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463115568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.308 " "Worst-case hold slack is -0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308              -0.386 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.308              -0.386 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.031               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.054               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 CLOCK_50  " "    0.262               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.273               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 altera_reserved_tck  " "    0.597               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.457               0.000 clk_vga  " "    7.457               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.605               0.000 clk_dram  " "    8.605               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463115617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.705 " "Worst-case recovery slack is 0.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.705               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.192               0.000 altera_reserved_tck  " "   59.192               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463115624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.459 " "Worst-case removal slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.459               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 altera_reserved_tck  " "    0.801               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463115631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.001 " "Worst-case minimum pulse width slack is -0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.004 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "   -0.001              -0.004 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.093               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.093               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.536               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.536               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.265               0.000 CLOCK_50  " "    8.265               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.491               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.491               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.585               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.585               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.197               0.000 altera_reserved_tck  " "   29.197               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463115640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463115640 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1710463115641 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1710463115756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1710463116032 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1710463121855 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IIC_SPI_Interface:inst32\|inst4 " "Node: IIC_SPI_Interface:inst32\|inst4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[5\] IIC_SPI_Interface:inst32\|inst4 " "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[5\] is being clocked by IIC_SPI_Interface:inst32\|inst4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710463122337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1710463122337 "|MC68K|IIC_SPI_Interface:inst32|inst4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710463122337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1710463122337 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463122352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463122352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463122352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463122352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463122352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463122352 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1710463122352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710463122450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1710463122498 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710463122498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.892 " "Worst-case setup slack is -11.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.892            -311.120 clk_dram  " "  -11.892            -311.120 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.540           -2026.199 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.540           -2026.199 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.228            -199.195 clk_vga  " "   -8.228            -199.195 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.887            -347.870 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.887            -347.870 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.764             -41.454 CLOCK_50  " "   -2.764             -41.454 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.876               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.876               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.519               0.000 altera_reserved_tck  " "   24.519               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.986               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   28.986               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463122502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.110 " "Worst-case hold slack is -0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110              -0.110 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.110              -0.110 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.100               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 CLOCK_50  " "    0.109               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.150               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.297               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 altera_reserved_tck  " "    0.318               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.491               0.000 clk_vga  " "    4.491               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.881               0.000 clk_dram  " "    4.881               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463122547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.919 " "Worst-case recovery slack is 1.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.919               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.919               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.296               0.000 altera_reserved_tck  " "   60.296               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463122555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.381 " "Worst-case removal slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.381               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 altera_reserved_tck  " "    0.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463122562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.265 " "Worst-case minimum pulse width slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.265               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.766               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.766               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.442               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.442               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.128               0.000 CLOCK_50  " "    8.128               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.284               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.284               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.562               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.562               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.093               0.000 altera_reserved_tck  " "   29.093               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463122572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463122572 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1710463122573 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710463122697 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IIC_SPI_Interface:inst32\|inst4 " "Node: IIC_SPI_Interface:inst32\|inst4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[5\] IIC_SPI_Interface:inst32\|inst4 " "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[5\] is being clocked by IIC_SPI_Interface:inst32\|inst4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710463123183 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1710463123183 "|MC68K|IIC_SPI_Interface:inst32|inst4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710463123183 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1710463123183 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463123197 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463123197 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463123197 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463123197 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463123197 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710463123197 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1710463123197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710463123298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1710463123348 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710463123348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.241 " "Worst-case setup slack is -11.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.241            -297.689 clk_dram  " "  -11.241            -297.689 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.750            -187.424 clk_vga  " "   -7.750            -187.424 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.737           -1843.631 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.737           -1843.631 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.031            -296.767 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.031            -296.767 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558             -38.345 CLOCK_50  " "   -2.558             -38.345 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.365               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.365               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.766               0.000 altera_reserved_tck  " "   24.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.421               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   29.421               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463123351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.110 " "Worst-case hold slack is -0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110              -0.110 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.110              -0.110 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.029               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 CLOCK_50  " "    0.090               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.098               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.265               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 altera_reserved_tck  " "    0.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.172               0.000 clk_vga  " "    4.172               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570               0.000 clk_dram  " "    4.570               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463123397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.173 " "Worst-case recovery slack is 2.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.173               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.173               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.484               0.000 altera_reserved_tck  " "   60.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463123403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.305 " "Worst-case removal slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.305               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 altera_reserved_tck  " "    0.348               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463123410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.292 " "Worst-case minimum pulse width slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.292               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.793               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.793               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.460               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.460               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.084               0.000 CLOCK_50  " "    8.084               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.313               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.313               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.585               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.585               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.073               0.000 altera_reserved_tck  " "   29.073               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710463123420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710463123420 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1710463123420 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710463127286 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710463127302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 45 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5581 " "Peak virtual memory: 5581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710463127510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 17:38:47 2024 " "Processing ended: Thu Mar 14 17:38:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710463127510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710463127510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710463127510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710463127510 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1710463128735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710463128742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 17:38:48 2024 " "Processing started: Thu Mar 14 17:38:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710463128742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1710463128742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MC68K -c MC68K " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1710463128743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1710463130409 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1710463130938 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MC68K.vho C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/simulation/modelsim/ simulation " "Generated file MC68K.vho in folder \"C:/Users/Ryann/Documents/GitHub/CPEN412/Lab4b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1710463132888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710463133877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 17:38:53 2024 " "Processing ended: Thu Mar 14 17:38:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710463133877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710463133877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710463133877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1710463133877 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 372 s " "Quartus Prime Full Compilation was successful. 0 errors, 372 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1710463134602 ""}
