/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  reg [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [4:0] _01_;
  always_latch
    if (celloutsig_1_19z) _01_ = 5'h00;
    else if (clkin_data[64]) _01_ = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_8z[5:1] = _01_;
  assign celloutsig_0_37z = !(celloutsig_0_16z ? celloutsig_0_18z : celloutsig_0_14z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_1_6z = ~((celloutsig_1_3z | in_data[175]) & (celloutsig_1_4z[3] | celloutsig_1_2z));
  assign celloutsig_1_9z = ~(celloutsig_1_5z ^ celloutsig_1_6z);
  assign celloutsig_0_23z = ~(celloutsig_0_10z ^ celloutsig_0_4z[1]);
  reg [5:0] _07_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 6'h00;
    else _07_ <= { in_data[70:67], 1'h1, celloutsig_0_0z };
  assign { _00_[5:1], celloutsig_0_10z } = _07_;
  assign celloutsig_0_2z = in_data[65:58] & in_data[82:75];
  assign celloutsig_0_34z = { celloutsig_0_29z[3:2], celloutsig_0_15z } === _00_[5:3];
  assign celloutsig_0_41z = { celloutsig_0_30z[7:6], celloutsig_0_2z[1], celloutsig_0_30z[4:3], celloutsig_0_40z, 1'h1, celloutsig_0_10z, celloutsig_0_14z } === { in_data[68:65], celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_34z, celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_1_5z = { in_data[154:142], celloutsig_1_2z } === { in_data[174:168], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_17z = { in_data[54], celloutsig_0_10z, 1'h0, celloutsig_0_9z, 1'h1, celloutsig_0_13z, 1'h1, celloutsig_0_0z } === { celloutsig_0_8z[2:1], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[15:11] >= in_data[56:52];
  assign celloutsig_0_12z = celloutsig_0_8z[4:2] >= { celloutsig_0_8z[2:1], 1'h0 };
  assign celloutsig_0_13z = { _00_[5], celloutsig_0_6z, 1'h1 } >= celloutsig_0_2z[4:2];
  assign celloutsig_1_0z = in_data[122:117] > in_data[130:125];
  assign celloutsig_1_1z = in_data[117:115] > { in_data[102:101], celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_0z, 1'h1, celloutsig_0_15z, celloutsig_0_8z[5:1], 1'h0, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_8z[5:1], 2'h0, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_11z } > { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_27z = { _00_[4:3], celloutsig_0_14z, celloutsig_0_19z, 1'h0, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_19z, 1'h1 } > { celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_4z[2:1], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z, _00_[5:1], celloutsig_0_10z } <= { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, 1'h0 };
  assign celloutsig_0_42z = ! { celloutsig_0_2z[4:2], celloutsig_0_23z, celloutsig_0_38z, celloutsig_0_27z, celloutsig_0_11z };
  assign celloutsig_0_6z = ! { celloutsig_0_5z[1:0], celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_10z } < { in_data[170:165], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_11z } * { celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_40z = celloutsig_0_6z ? { celloutsig_0_10z, celloutsig_0_37z, celloutsig_0_15z, celloutsig_0_29z } : { celloutsig_0_23z, celloutsig_0_8z[5:1], 1'h0 };
  assign celloutsig_1_7z = celloutsig_1_0z ? { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } : in_data[131:128];
  assign celloutsig_0_5z = _00_[4] ? { in_data[14], celloutsig_0_0z, 1'h1 } : { 1'h0, _00_[3:2] };
  assign celloutsig_0_38z = ~ { celloutsig_0_8z[4], celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_1_12z = | { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_18z = | { celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z, in_data[189:182] };
  assign celloutsig_1_3z = ~^ { in_data[183:173], celloutsig_1_1z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_15z[0], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_11z = ~^ { in_data[0], celloutsig_0_8z[5:1], 1'h0, _00_[5:1], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_2z[7:2], celloutsig_0_8z[5:1], 1'h0, celloutsig_0_11z };
  assign celloutsig_1_16z = { celloutsig_1_4z[3:2], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_0z } <<< { celloutsig_1_15z[3:1], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_26z = { celloutsig_0_24z[3], celloutsig_0_23z, celloutsig_0_16z } <<< celloutsig_0_22z[3:1];
  assign celloutsig_0_29z = { celloutsig_0_10z, celloutsig_0_26z } <<< { celloutsig_0_20z[4:3], celloutsig_0_11z, celloutsig_0_23z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z } ~^ { in_data[112:109], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_12z } ~^ celloutsig_1_13z[4:1];
  assign celloutsig_1_4z = { in_data[152:150], celloutsig_1_0z, celloutsig_1_3z } ^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_5z } ^ { in_data[87:84], _00_[5:1], celloutsig_0_10z };
  assign celloutsig_1_10z = ~((celloutsig_1_7z[1] & celloutsig_1_4z[1]) | in_data[109]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 3'h0;
    else if (!clkin_data[64]) celloutsig_0_4z = { in_data[32:31], celloutsig_0_0z };
  assign celloutsig_1_8z = ~((celloutsig_1_4z[2] & celloutsig_1_5z) | (celloutsig_1_0z & celloutsig_1_6z));
  assign celloutsig_0_9z = ~((celloutsig_0_0z & celloutsig_0_4z[2]) | (celloutsig_0_5z[1] & 1'h1));
  assign celloutsig_0_14z = ~((_00_[3] & _00_[2]) | (celloutsig_0_10z & celloutsig_0_4z[0]));
  assign celloutsig_0_18z = ~((celloutsig_0_14z & celloutsig_0_4z[1]) | (celloutsig_0_2z[7] & celloutsig_0_17z));
  assign celloutsig_0_20z[4] = ~ celloutsig_0_8z[3];
  assign celloutsig_0_22z[1] = ~ celloutsig_0_20z[3];
  assign { celloutsig_0_20z[6:5], celloutsig_0_20z[3:0] } = { celloutsig_0_8z[5:4], celloutsig_0_8z[2:1], celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_4z[1:0], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_13z };
  assign { celloutsig_0_22z[2], celloutsig_0_22z[3], celloutsig_0_22z[0] } = { celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_6z } ~^ { celloutsig_0_20z[4], celloutsig_0_20z[5], celloutsig_0_18z };
  assign { celloutsig_0_30z[3], celloutsig_0_30z[12:11], celloutsig_0_30z[4], celloutsig_0_30z[0], celloutsig_0_30z[1], celloutsig_0_30z[10:6], celloutsig_0_30z[2] } = { celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_8z[5:1], celloutsig_0_6z } ^ { celloutsig_0_29z[3], celloutsig_0_10z, celloutsig_0_2z[7], celloutsig_0_2z[0], celloutsig_0_29z[0], celloutsig_0_29z[1], celloutsig_0_2z[6:2], celloutsig_0_29z[2] };
  assign _00_[0] = celloutsig_0_10z;
  assign celloutsig_0_30z[5] = celloutsig_0_2z[1];
  assign celloutsig_0_8z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
