INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'ssscr' on host 'desktop-cucfp1u' (Windows NT_amd64 version 6.2) on Sun Dec 12 23:30:26 -0600 2021
INFO: [HLS 200-10] In directory 'C:/Users/ssscr/Desktop/school/UIUC/ece527/final_project/HLS'
Sourcing Tcl script 'C:/Users/ssscr/Desktop/school/UIUC/ece527/final_project/HLS/AES-XTS/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/ssscr/Desktop/school/UIUC/ece527/final_project/HLS/AES-XTS'.
INFO: [HLS 200-10] Adding design file 'AES-XTS/main.h' to the project
INFO: [HLS 200-10] Adding design file 'AES-XTS/main.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/ssscr/Desktop/school/UIUC/ece527/final_project/HLS/AES-XTS/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.301 ; gain = 92.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.301 ; gain = 92.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.301 ; gain = 92.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 211.543 ; gain = 120.102
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:218) to resolve interface conflict according to call graph.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:94)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 269.023 ; gain = 177.582
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:267:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:39)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:221:28)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns841424445' to 'aes_mix_columns84142.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8414244' to 'aes_mix_columns84142.1.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142' to 'aes_mix_columns84142.2' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8' to 'aes_mix_columns8.1' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:345:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:294:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142.1.1' to 'aes_mix_columns84142' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 433.469 ; gain = 342.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.1' to 'aes_mix_columns84142_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.2' to 'aes_mix_columns84142_2'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.240' to 'aes_process_240'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.431 seconds; current allocated memory: 376.486 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 377.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 378.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 379.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 379.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 379.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 379.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 379.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 380.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 380.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 380.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 380.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 380.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 381.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 381.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 382.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 382.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 382.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 383.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 383.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 384.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 384.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 385.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 385.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 386.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 386.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 386.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 387.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 387.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 387.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 388.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 388.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 389.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 389.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key58_expanded_key_V' to 'aes_expand_key58_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key58'.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 391.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 393.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 394.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 394.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 395.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 395.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 396.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_1'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 397.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 399.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_2'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 400.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 402.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_240_state_matrix_V' to 'aes_process_240_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_240_round_key_V' to 'aes_process_240_rhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_240'.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 404.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns841'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 405.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_staibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roujbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 407.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 409.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 410.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/s_boxes_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 's_boxes_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 415.165 MB.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key58_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roufYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_2_roujbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedmb6_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 526.027 ; gain = 434.586
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 39.753 seconds; peak allocated memory: 415.165 MB.
