{"vcs1":{"timestamp_begin":1746602977.025046001, "rt":0.66, "ut":0.11, "st":0.03}}
{"vcselab":{"timestamp_begin":1746602977.720361749, "rt":0.37, "ut":0.11, "st":0.01}}
{"link":{"timestamp_begin":1746602978.139437154, "rt":0.44, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746602976.884652320}
{"VCS_COMP_START_TIME": 1746602976.884652320}
{"VCS_COMP_END_TIME": 1746602978.657200324}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 264016}}
{"vcselab": {"peak_mem": 140056}}
