# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../src/rtl/sccb_top/ov5642_init_regs.v" \
"../../../../../../src/rtl/sccb_top/sccb_core.v" \
"../../../../../../src/rtl/sccb_top/sccb_slave.v" \
"../../../../../../src/rtl/sccb_top/sccb_top.v" \
"../../../../../../src/rtl/sccb_top/tb_sccb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
