Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Mar 21 14:50:21 2025
| Host         : cesare-desktop running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file net_16_4_fpga_control_sets_placed.rpt
| Design       : net_16_4_fpga
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------+------------------+------------------+----------------+--------------+
|         Clock Signal         |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-------------------------------+------------------+------------------+----------------+--------------+
|  net/demux0/y_reg[1]_i_1_n_0 |                               |                  |                1 |              1 |         1.00 |
|  net/demux0/y_reg[3]_i_2_n_0 |                               |                  |                1 |              1 |         1.00 |
|  net/demux0/y_reg[2]_i_1_n_0 |                               |                  |                1 |              1 |         1.00 |
|  net/demux0/y_reg[0]_i_1_n_0 |                               |                  |                1 |              1 |         1.00 |
|  CLOCK_IBUF_BUFG             | switch_1/p_0_in               |                  |                1 |              6 |         6.00 |
|  CLOCK_IBUF_BUFG             | switch_0/OUTPUT[7]_i_1__0_n_0 |                  |                3 |              8 |         2.67 |
+------------------------------+-------------------------------+------------------+------------------+----------------+--------------+


