0.6
2017.2
Jun 15 2017
18:52:51
C:/VerilogLab/lab3_4/lab3_4.sim/sim_1/synth/timing/lab3_4_sim_time_synth.v,1528377704,verilog,,,,glbl;pipe3b,,,,,,,,
C:/VerilogLab/lab3_4/lab3_4.srcs/sim_1/new/lab3_4_sim.v,1528376129,verilog,,,,lab3_4_sim,,,,,,,,
