#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11470d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1155860 .scope module, "tb" "tb" 3 106;
 .timescale -12 -12;
L_0x1145050 .functor NOT 1, L_0x11a0ed0, C4<0>, C4<0>, C4<0>;
L_0x11454f0 .functor XOR 1, L_0x11a0b40, L_0x11a0c70, C4<0>, C4<0>;
L_0x1145c30 .functor XOR 1, L_0x11454f0, L_0x11a0d60, C4<0>, C4<0>;
v0x118f5f0_0 .net *"_ivl_10", 0 0, L_0x11a0d60;  1 drivers
v0x118f6f0_0 .net *"_ivl_12", 0 0, L_0x1145c30;  1 drivers
v0x118f7d0_0 .net *"_ivl_2", 0 0, L_0x11a0aa0;  1 drivers
v0x118f890_0 .net *"_ivl_4", 0 0, L_0x11a0b40;  1 drivers
v0x118f970_0 .net *"_ivl_6", 0 0, L_0x11a0c70;  1 drivers
v0x118faa0_0 .net *"_ivl_8", 0 0, L_0x11454f0;  1 drivers
v0x118fb80_0 .net "areset", 0 0, L_0x1145290;  1 drivers
v0x118fc20_0 .var "clk", 0 0;
v0x118fcc0_0 .net "j", 0 0, v0x118df60_0;  1 drivers
v0x118fdf0_0 .net "k", 0 0, v0x118e030_0;  1 drivers
v0x118fe90_0 .net "out_dut", 0 0, L_0x11a08c0;  1 drivers
v0x118ff30_0 .net "out_ref", 0 0, L_0x11a0590;  1 drivers
v0x118ffd0_0 .var/2u "stats1", 159 0;
v0x1190070_0 .var/2u "strobe", 0 0;
v0x1190130_0 .net "tb_match", 0 0, L_0x11a0ed0;  1 drivers
v0x11901d0_0 .net "tb_mismatch", 0 0, L_0x1145050;  1 drivers
v0x1190270_0 .net "wavedrom_enable", 0 0, v0x118e260_0;  1 drivers
v0x1190310_0 .net "wavedrom_title", 511 0, v0x118e300_0;  1 drivers
L_0x11a0aa0 .concat [ 1 0 0 0], L_0x11a0590;
L_0x11a0b40 .concat [ 1 0 0 0], L_0x11a0590;
L_0x11a0c70 .concat [ 1 0 0 0], L_0x11a08c0;
L_0x11a0d60 .concat [ 1 0 0 0], L_0x11a0590;
L_0x11a0ed0 .cmp/eeq 1, L_0x11a0aa0, L_0x1145c30;
S_0x11559f0 .scope module, "good1" "reference_module" 3 149, 3 4 0, S_0x1155860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "areset";
    .port_info 4 /OUTPUT 1 "out";
P_0x11696a0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x11696e0 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
v0x1148b20_0 .net *"_ivl_0", 31 0, L_0x1190400;  1 drivers
L_0x7fe22fcee018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1148f90_0 .net *"_ivl_3", 30 0, L_0x7fe22fcee018;  1 drivers
L_0x7fe22fcee060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11450c0_0 .net/2u *"_ivl_4", 31 0, L_0x7fe22fcee060;  1 drivers
v0x1145300_0 .net "areset", 0 0, L_0x1145290;  alias, 1 drivers
v0x11455c0_0 .net "clk", 0 0, v0x118fc20_0;  1 drivers
v0x1145d80_0 .net "j", 0 0, v0x118df60_0;  alias, 1 drivers
v0x1146240_0 .net "k", 0 0, v0x118e030_0;  alias, 1 drivers
v0x118c970_0 .var "next", 0 0;
v0x118ca30_0 .net "out", 0 0, L_0x11a0590;  alias, 1 drivers
v0x118cb80_0 .var "state", 0 0;
E_0x1153c00 .event posedge, v0x1145300_0, v0x11455c0_0;
E_0x11534f0 .event anyedge, v0x118cb80_0, v0x1145d80_0, v0x1146240_0;
L_0x1190400 .concat [ 1 31 0 0], v0x118cb80_0, L_0x7fe22fcee018;
L_0x11a0590 .cmp/eq 32, L_0x1190400, L_0x7fe22fcee060;
S_0x118cce0 .scope module, "stim1" "stimulus_gen" 3 143, 3 33 0, S_0x1155860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "j";
    .port_info 2 /OUTPUT 1 "k";
    .port_info 3 /OUTPUT 1 "areset";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
L_0x1145290 .functor BUFZ 1, v0x118e120_0, C4<0>, C4<0>, C4<0>;
v0x118dca0_0 .net "areset", 0 0, L_0x1145290;  alias, 1 drivers
v0x118dd90_0 .net "clk", 0 0, v0x118fc20_0;  alias, 1 drivers
v0x118de60_0 .var "d", 23 0;
v0x118df60_0 .var "j", 0 0;
v0x118e030_0 .var "k", 0 0;
v0x118e120_0 .var "reset", 0 0;
v0x118e1c0_0 .net "tb_match", 0 0, L_0x11a0ed0;  alias, 1 drivers
v0x118e260_0 .var "wavedrom_enable", 0 0;
v0x118e300_0 .var "wavedrom_title", 511 0;
E_0x113c9f0/0 .event negedge, v0x11455c0_0;
E_0x113c9f0/1 .event posedge, v0x11455c0_0;
E_0x113c9f0 .event/or E_0x113c9f0/0, E_0x113c9f0/1;
S_0x118cfa0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 93, 3 93 0, S_0x118cce0;
 .timescale -12 -12;
v0x118d1e0_0 .var/2s "i", 31 0;
E_0x116e920 .event posedge, v0x11455c0_0;
S_0x118d2e0 .scope task, "reset_test" "reset_test" 3 44, 3 44 0, S_0x118cce0;
 .timescale -12 -12;
v0x118d500_0 .var/2u "arfail", 0 0;
v0x118d5e0_0 .var "async", 0 0;
v0x118d6a0_0 .var/2u "datafail", 0 0;
v0x118d740_0 .var/2u "srfail", 0 0;
E_0x116ec40 .event negedge, v0x11455c0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x116e920;
    %wait E_0x116e920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x118e120_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x116e920;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x116ec40;
    %load/vec4 v0x118e1c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x118d6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x118e120_0, 0;
    %wait E_0x116e920;
    %load/vec4 v0x118e1c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x118d500_0, 0, 1;
    %wait E_0x116e920;
    %load/vec4 v0x118e1c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x118d740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x118e120_0, 0;
    %load/vec4 v0x118d740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 58 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x118d500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x118d5e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x118d6a0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x118d5e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 60 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x118d800 .scope task, "wavedrom_start" "wavedrom_start" 3 71, 3 71 0, S_0x118cce0;
 .timescale -12 -12;
v0x118d9e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x118dac0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 74, 3 74 0, S_0x118cce0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x118e570 .scope module, "top_module1" "top_module" 3 156, 4 1 0, S_0x1155860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "areset";
    .port_info 4 /OUTPUT 1 "out";
L_0x7fe22fcee0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x118e890_0 .net/2u *"_ivl_0", 1 0, L_0x7fe22fcee0a8;  1 drivers
v0x118e990_0 .net *"_ivl_2", 0 0, L_0x11a0720;  1 drivers
L_0x7fe22fcee0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x118ea50_0 .net/2u *"_ivl_4", 0 0, L_0x7fe22fcee0f0;  1 drivers
L_0x7fe22fcee138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118eb40_0 .net/2u *"_ivl_6", 0 0, L_0x7fe22fcee138;  1 drivers
v0x118ec20_0 .net "areset", 0 0, L_0x1145290;  alias, 1 drivers
v0x118ed60_0 .net "clk", 0 0, v0x118fc20_0;  alias, 1 drivers
v0x118ee50_0 .var "current_state", 1 0;
v0x118ef30_0 .net "j", 0 0, v0x118df60_0;  alias, 1 drivers
v0x118f020_0 .net "k", 0 0, v0x118e030_0;  alias, 1 drivers
v0x118f150_0 .var "next_state", 1 0;
v0x118f230_0 .net "out", 0 0, L_0x11a08c0;  alias, 1 drivers
E_0x1153a10/0 .event anyedge, v0x1145300_0;
E_0x1153a10/1 .event posedge, v0x11455c0_0;
E_0x1153a10 .event/or E_0x1153a10/0, E_0x1153a10/1;
E_0x118e830 .event anyedge, v0x118ee50_0, v0x1145d80_0;
L_0x11a0720 .cmp/eq 2, v0x118ee50_0, L_0x7fe22fcee0a8;
L_0x11a08c0 .functor MUXZ 1, L_0x7fe22fcee138, L_0x7fe22fcee0f0, L_0x11a0720, C4<>;
S_0x118f390 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 165, 3 165 0, S_0x1155860;
 .timescale -12 -12;
E_0x118f570 .event anyedge, v0x1190070_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1190070_0;
    %nor/r;
    %assign/vec4 v0x1190070_0, 0;
    %wait E_0x118f570;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x118cce0;
T_4 ;
    %pushi/vec4 1387519, 0, 24;
    %store/vec4 v0x118de60_0, 0, 24;
    %end;
    .thread T_4, $init;
    .scope S_0x118cce0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x118e120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x118df60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x118e030_0, 0;
    %wait E_0x116e920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x118e120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x118df60_0, 0;
    %wait E_0x116e920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x118df60_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x118d5e0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x118d2e0;
    %join;
    %fork t_1, S_0x118cfa0;
    %jmp t_0;
    .scope S_0x118cfa0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x118d1e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x118d1e0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x116e920;
    %load/vec4 v0x118de60_0;
    %pushi/vec4 22, 0, 34;
    %load/vec4 v0x118d1e0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %pad/s 34;
    %sub;
    %part/s 2;
    %split/vec4 1;
    %assign/vec4 v0x118df60_0, 0;
    %assign/vec4 v0x118e030_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x118d1e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x118d1e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x118cce0;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x118dac0;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x113c9f0;
    %vpi_func 3 97 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x118e030_0, 0;
    %assign/vec4 v0x118df60_0, 0;
    %vpi_func 3 98 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x118e120_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 101 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x11559f0;
T_6 ;
Ewait_0 .event/or E_0x11534f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x118cb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x1145d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.4, 8;
T_6.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.4, 8;
 ; End of false expr.
    %blend;
T_6.4;
    %pad/s 1;
    %store/vec4 v0x118c970_0, 0, 1;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x1146240_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %pad/s 1;
    %store/vec4 v0x118c970_0, 0, 1;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x11559f0;
T_7 ;
    %wait E_0x1153c00;
    %load/vec4 v0x1145300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x118cb80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x118c970_0;
    %assign/vec4 v0x118cb80_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x118e570;
T_8 ;
    %wait E_0x118e830;
    %load/vec4 v0x118ee50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x118ef30_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0x118f150_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x118ee50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x118f020_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v0x118f150_0, 0, 2;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x118e570;
T_9 ;
    %wait E_0x1153a10;
    %load/vec4 v0x118ec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x118ee50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x118f150_0;
    %assign/vec4 v0x118ee50_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1155860;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x118fc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1190070_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1155860;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x118fc20_0;
    %inv;
    %store/vec4 v0x118fc20_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1155860;
T_12 ;
    %vpi_call/w 3 135 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 136 "$dumpvars", 32'sb00000000000000000000000000000001, v0x118dd90_0, v0x11901d0_0, v0x118fc20_0, v0x118fcc0_0, v0x118fdf0_0, v0x118fb80_0, v0x118ff30_0, v0x118fe90_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1155860;
T_13 ;
    %load/vec4 v0x118ffd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x118ffd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x118ffd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 175 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_13.1 ;
    %load/vec4 v0x118ffd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x118ffd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 177 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 178 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x118ffd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x118ffd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 179 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1155860;
T_14 ;
    %wait E_0x113c9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x118ffd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118ffd0_0, 4, 32;
    %load/vec4 v0x1190130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x118ffd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 190 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118ffd0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x118ffd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118ffd0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x118ff30_0;
    %load/vec4 v0x118ff30_0;
    %load/vec4 v0x118fe90_0;
    %xor;
    %load/vec4 v0x118ff30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x118ffd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 194 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118ffd0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x118ffd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118ffd0_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm2/fsm2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/machine/fsm2/iter0/response1/top_module.sv";
