# Reading D:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Anubis_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Multiplication.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:01 on Jan 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Multiplication.v 
# -- Compiling module Multiplication
# 
# Top level modules:
# 	Multiplication
# End time: 13:02:01 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Add_Round_Key.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:16 on Jan 08,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Add_Round_Key.v 
# -- Compiling module Add_Round_Key
# 
# Top level modules:
# 	Add_Round_Key
# End time: 13:02:16 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Gamma.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:16 on Jan 08,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Gamma.v 
# -- Compiling module Gamma
# 
# Top level modules:
# 	Gamma
# End time: 13:02:16 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Multiplication.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:16 on Jan 08,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Multiplication.v 
# -- Compiling module Multiplication
# 
# Top level modules:
# 	Multiplication
# End time: 13:02:16 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Multiplication_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:16 on Jan 08,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Multiplication_tb.v 
# -- Compiling module multiplication_tb
# 
# Top level modules:
# 	multiplication_tb
# End time: 13:02:16 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Pi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:16 on Jan 08,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Pi.v 
# -- Compiling module Pi
# 
# Top level modules:
# 	Pi
# End time: 13:02:16 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Sbox.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:16 on Jan 08,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Sbox.v 
# -- Compiling module Sbox
# 
# Top level modules:
# 	Sbox
# End time: 13:02:16 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Tau.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:16 on Jan 08,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Tau.v 
# -- Compiling module Tau
# 
# Top level modules:
# 	Tau
# End time: 13:02:17 on Jan 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Theta.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:17 on Jan 08,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Theta.v 
# -- Compiling module Theta
# 
# Top level modules:
# 	Theta
# End time: 13:02:17 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.multiplication_tb
# vsim work.multiplication_tb 
# Start time: 13:02:20 on Jan 08,2019
# Loading work.multiplication_tb
# Loading work.Multiplication
add wave -position end  sim:/multiplication_tb/wyjscie
add wave -position end  sim:/multiplication_tb/wejscie
add wave -position end  sim:/multiplication_tb/m/factor_3_3
add wave -position end  sim:/multiplication_tb/m/factor_3_2
add wave -position end  sim:/multiplication_tb/m/factor_3_1
add wave -position end  sim:/multiplication_tb/m/factor_3_0
add wave -position end  sim:/multiplication_tb/m/factor_2_3
add wave -position end  sim:/multiplication_tb/m/factor_2_2
add wave -position end  sim:/multiplication_tb/m/factor_2_1
add wave -position end  sim:/multiplication_tb/m/factor_2_0
add wave -position end  sim:/multiplication_tb/m/factor_1_3
add wave -position end  sim:/multiplication_tb/m/factor_1_2
add wave -position end  sim:/multiplication_tb/m/factor_1_1
add wave -position end  sim:/multiplication_tb/m/factor_1_0
add wave -position end  sim:/multiplication_tb/m/factor_0_3
add wave -position end  sim:/multiplication_tb/m/factor_0_2
add wave -position end  sim:/multiplication_tb/m/factor_0_1
add wave -position end  sim:/multiplication_tb/m/factor_0_0
run
