
soil moisture sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003440  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080035c8  080035c8  000135c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035f8  080035f8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080035f8  080035f8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080035f8  080035f8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035f8  080035f8  000135f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080035fc  080035fc  000135fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003600  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000074  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000080  20000080  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00006776  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001468  00000000  00000000  000267f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000598  00000000  00000000  00027c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000427  00000000  00000000  000281f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001c47f  00000000  00000000  0002861f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00008add  00000000  00000000  00044a9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ad0da  00000000  00000000  0004d57b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000014fc  00000000  00000000  000fa658  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  000fbb54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080035b0 	.word	0x080035b0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080035b0 	.word	0x080035b0

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 fa42 	bl	8000654 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f86e 	bl	80002b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f932 	bl	800043c <MX_GPIO_Init>
  MX_ADC1_Init();
 80001d8:	f000 f8c0 	bl	800035c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start(&hadc1);
 80001dc:	4832      	ldr	r0, [pc, #200]	; (80002a8 <main+0xe0>)
 80001de:	f000 fca3 	bl	8000b28 <HAL_ADC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
 80001e2:	2201      	movs	r2, #1
 80001e4:	2180      	movs	r1, #128	; 0x80
 80001e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001ea:	f001 fdc9 	bl	8001d80 <HAL_GPIO_WritePin>
	     HAL_Delay(20);
 80001ee:	2014      	movs	r0, #20
 80001f0:	f000 fa96 	bl	8000720 <HAL_Delay>
	     HAL_ADC_PollForConversion(&hadc1,1000);
 80001f4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80001f8:	482b      	ldr	r0, [pc, #172]	; (80002a8 <main+0xe0>)
 80001fa:	f000 fdab 	bl	8000d54 <HAL_ADC_PollForConversion>
	     readValue = HAL_ADC_GetValue(&hadc1);
 80001fe:	482a      	ldr	r0, [pc, #168]	; (80002a8 <main+0xe0>)
 8000200:	f000 feaa 	bl	8000f58 <HAL_ADC_GetValue>
 8000204:	4603      	mov	r3, r0
 8000206:	b29a      	uxth	r2, r3
 8000208:	4b28      	ldr	r3, [pc, #160]	; (80002ac <main+0xe4>)
 800020a:	801a      	strh	r2, [r3, #0]
	     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 0);
 800020c:	2200      	movs	r2, #0
 800020e:	2180      	movs	r1, #128	; 0x80
 8000210:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000214:	f001 fdb4 	bl	8001d80 <HAL_GPIO_WritePin>
	     if (readValue > 3200)
 8000218:	4b24      	ldr	r3, [pc, #144]	; (80002ac <main+0xe4>)
 800021a:	881b      	ldrh	r3, [r3, #0]
 800021c:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 8000220:	d912      	bls.n	8000248 <main+0x80>
	     {
	       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8000222:	2201      	movs	r2, #1
 8000224:	2120      	movs	r1, #32
 8000226:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800022a:	f001 fda9 	bl	8001d80 <HAL_GPIO_WritePin>
	       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 800022e:	2200      	movs	r2, #0
 8000230:	2108      	movs	r1, #8
 8000232:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000236:	f001 fda3 	bl	8001d80 <HAL_GPIO_WritePin>
	       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 800023a:	2200      	movs	r2, #0
 800023c:	2102      	movs	r1, #2
 800023e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000242:	f001 fd9d 	bl	8001d80 <HAL_GPIO_WritePin>
 8000246:	e02a      	b.n	800029e <main+0xd6>
	     }
	     else if (readValue > 2700 )
 8000248:	4b18      	ldr	r3, [pc, #96]	; (80002ac <main+0xe4>)
 800024a:	881b      	ldrh	r3, [r3, #0]
 800024c:	f640 228c 	movw	r2, #2700	; 0xa8c
 8000250:	4293      	cmp	r3, r2
 8000252:	d912      	bls.n	800027a <main+0xb2>
	     {
	       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8000254:	2200      	movs	r2, #0
 8000256:	2120      	movs	r1, #32
 8000258:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800025c:	f001 fd90 	bl	8001d80 <HAL_GPIO_WritePin>
	       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 1);
 8000260:	2201      	movs	r2, #1
 8000262:	2108      	movs	r1, #8
 8000264:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000268:	f001 fd8a 	bl	8001d80 <HAL_GPIO_WritePin>
	       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 800026c:	2200      	movs	r2, #0
 800026e:	2102      	movs	r1, #2
 8000270:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000274:	f001 fd84 	bl	8001d80 <HAL_GPIO_WritePin>
 8000278:	e011      	b.n	800029e <main+0xd6>
	     }
	     else
	     {
	       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 800027a:	2200      	movs	r2, #0
 800027c:	2120      	movs	r1, #32
 800027e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000282:	f001 fd7d 	bl	8001d80 <HAL_GPIO_WritePin>
	       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 8000286:	2200      	movs	r2, #0
 8000288:	2108      	movs	r1, #8
 800028a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800028e:	f001 fd77 	bl	8001d80 <HAL_GPIO_WritePin>
	       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
 8000292:	2201      	movs	r2, #1
 8000294:	2102      	movs	r1, #2
 8000296:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800029a:	f001 fd71 	bl	8001d80 <HAL_GPIO_WritePin>
	     }
	     HAL_Delay(500);
 800029e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002a2:	f000 fa3d 	bl	8000720 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
 80002a6:	e79c      	b.n	80001e2 <main+0x1a>
 80002a8:	20000028 	.word	0x20000028
 80002ac:	20000078 	.word	0x20000078

080002b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b09e      	sub	sp, #120	; 0x78
 80002b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002b6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80002ba:	2228      	movs	r2, #40	; 0x28
 80002bc:	2100      	movs	r1, #0
 80002be:	4618      	mov	r0, r3
 80002c0:	f003 f94a 	bl	8003558 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002c8:	2200      	movs	r2, #0
 80002ca:	601a      	str	r2, [r3, #0]
 80002cc:	605a      	str	r2, [r3, #4]
 80002ce:	609a      	str	r2, [r3, #8]
 80002d0:	60da      	str	r2, [r3, #12]
 80002d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002d4:	463b      	mov	r3, r7
 80002d6:	223c      	movs	r2, #60	; 0x3c
 80002d8:	2100      	movs	r1, #0
 80002da:	4618      	mov	r0, r3
 80002dc:	f003 f93c 	bl	8003558 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002e0:	2302      	movs	r3, #2
 80002e2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002e4:	2301      	movs	r3, #1
 80002e6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002e8:	2310      	movs	r3, #16
 80002ea:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ec:	2302      	movs	r3, #2
 80002ee:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002f0:	2300      	movs	r3, #0
 80002f2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80002f4:	2300      	movs	r3, #0
 80002f6:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80002fc:	4618      	mov	r0, r3
 80002fe:	f001 fd57 	bl	8001db0 <HAL_RCC_OscConfig>
 8000302:	4603      	mov	r3, r0
 8000304:	2b00      	cmp	r3, #0
 8000306:	d001      	beq.n	800030c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000308:	f000 f8d6 	bl	80004b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800030c:	230f      	movs	r3, #15
 800030e:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000310:	2300      	movs	r3, #0
 8000312:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000314:	2300      	movs	r3, #0
 8000316:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000318:	2300      	movs	r3, #0
 800031a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800031c:	2300      	movs	r3, #0
 800031e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000320:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000324:	2100      	movs	r1, #0
 8000326:	4618      	mov	r0, r3
 8000328:	f002 fd80 	bl	8002e2c <HAL_RCC_ClockConfig>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d001      	beq.n	8000336 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000332:	f000 f8c1 	bl	80004b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000336:	2380      	movs	r3, #128	; 0x80
 8000338:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800033a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800033e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000340:	463b      	mov	r3, r7
 8000342:	4618      	mov	r0, r3
 8000344:	f002 ff58 	bl	80031f8 <HAL_RCCEx_PeriphCLKConfig>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800034e:	f000 f8b3 	bl	80004b8 <Error_Handler>
  }
}
 8000352:	bf00      	nop
 8000354:	3778      	adds	r7, #120	; 0x78
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}
	...

0800035c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b08a      	sub	sp, #40	; 0x28
 8000360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000362:	f107 031c 	add.w	r3, r7, #28
 8000366:	2200      	movs	r2, #0
 8000368:	601a      	str	r2, [r3, #0]
 800036a:	605a      	str	r2, [r3, #4]
 800036c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800036e:	1d3b      	adds	r3, r7, #4
 8000370:	2200      	movs	r2, #0
 8000372:	601a      	str	r2, [r3, #0]
 8000374:	605a      	str	r2, [r3, #4]
 8000376:	609a      	str	r2, [r3, #8]
 8000378:	60da      	str	r2, [r3, #12]
 800037a:	611a      	str	r2, [r3, #16]
 800037c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800037e:	4b2e      	ldr	r3, [pc, #184]	; (8000438 <MX_ADC1_Init+0xdc>)
 8000380:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000384:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000386:	4b2c      	ldr	r3, [pc, #176]	; (8000438 <MX_ADC1_Init+0xdc>)
 8000388:	2200      	movs	r2, #0
 800038a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800038c:	4b2a      	ldr	r3, [pc, #168]	; (8000438 <MX_ADC1_Init+0xdc>)
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000392:	4b29      	ldr	r3, [pc, #164]	; (8000438 <MX_ADC1_Init+0xdc>)
 8000394:	2200      	movs	r2, #0
 8000396:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000398:	4b27      	ldr	r3, [pc, #156]	; (8000438 <MX_ADC1_Init+0xdc>)
 800039a:	2201      	movs	r2, #1
 800039c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800039e:	4b26      	ldr	r3, [pc, #152]	; (8000438 <MX_ADC1_Init+0xdc>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003a6:	4b24      	ldr	r3, [pc, #144]	; (8000438 <MX_ADC1_Init+0xdc>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003ac:	4b22      	ldr	r3, [pc, #136]	; (8000438 <MX_ADC1_Init+0xdc>)
 80003ae:	2201      	movs	r2, #1
 80003b0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003b2:	4b21      	ldr	r3, [pc, #132]	; (8000438 <MX_ADC1_Init+0xdc>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80003b8:	4b1f      	ldr	r3, [pc, #124]	; (8000438 <MX_ADC1_Init+0xdc>)
 80003ba:	2201      	movs	r2, #1
 80003bc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80003be:	4b1e      	ldr	r3, [pc, #120]	; (8000438 <MX_ADC1_Init+0xdc>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003c6:	4b1c      	ldr	r3, [pc, #112]	; (8000438 <MX_ADC1_Init+0xdc>)
 80003c8:	2204      	movs	r2, #4
 80003ca:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80003cc:	4b1a      	ldr	r3, [pc, #104]	; (8000438 <MX_ADC1_Init+0xdc>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80003d2:	4b19      	ldr	r3, [pc, #100]	; (8000438 <MX_ADC1_Init+0xdc>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80003d8:	4817      	ldr	r0, [pc, #92]	; (8000438 <MX_ADC1_Init+0xdc>)
 80003da:	f000 f9c5 	bl	8000768 <HAL_ADC_Init>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d001      	beq.n	80003e8 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80003e4:	f000 f868 	bl	80004b8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80003e8:	2300      	movs	r3, #0
 80003ea:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80003ec:	f107 031c 	add.w	r3, r7, #28
 80003f0:	4619      	mov	r1, r3
 80003f2:	4811      	ldr	r0, [pc, #68]	; (8000438 <MX_ADC1_Init+0xdc>)
 80003f4:	f001 f8a8 	bl	8001548 <HAL_ADCEx_MultiModeConfigChannel>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80003fe:	f000 f85b 	bl	80004b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000402:	2309      	movs	r3, #9
 8000404:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000406:	2301      	movs	r3, #1
 8000408:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800040a:	2300      	movs	r3, #0
 800040c:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800040e:	2300      	movs	r3, #0
 8000410:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000412:	2300      	movs	r3, #0
 8000414:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000416:	2300      	movs	r3, #0
 8000418:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800041a:	1d3b      	adds	r3, r7, #4
 800041c:	4619      	mov	r1, r3
 800041e:	4806      	ldr	r0, [pc, #24]	; (8000438 <MX_ADC1_Init+0xdc>)
 8000420:	f000 fda8 	bl	8000f74 <HAL_ADC_ConfigChannel>
 8000424:	4603      	mov	r3, r0
 8000426:	2b00      	cmp	r3, #0
 8000428:	d001      	beq.n	800042e <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800042a:	f000 f845 	bl	80004b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800042e:	bf00      	nop
 8000430:	3728      	adds	r7, #40	; 0x28
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	20000028 	.word	0x20000028

0800043c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b088      	sub	sp, #32
 8000440:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000442:	f107 030c 	add.w	r3, r7, #12
 8000446:	2200      	movs	r2, #0
 8000448:	601a      	str	r2, [r3, #0]
 800044a:	605a      	str	r2, [r3, #4]
 800044c:	609a      	str	r2, [r3, #8]
 800044e:	60da      	str	r2, [r3, #12]
 8000450:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000452:	4b18      	ldr	r3, [pc, #96]	; (80004b4 <MX_GPIO_Init+0x78>)
 8000454:	695b      	ldr	r3, [r3, #20]
 8000456:	4a17      	ldr	r2, [pc, #92]	; (80004b4 <MX_GPIO_Init+0x78>)
 8000458:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800045c:	6153      	str	r3, [r2, #20]
 800045e:	4b15      	ldr	r3, [pc, #84]	; (80004b4 <MX_GPIO_Init+0x78>)
 8000460:	695b      	ldr	r3, [r3, #20]
 8000462:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000466:	60bb      	str	r3, [r7, #8]
 8000468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800046a:	4b12      	ldr	r3, [pc, #72]	; (80004b4 <MX_GPIO_Init+0x78>)
 800046c:	695b      	ldr	r3, [r3, #20]
 800046e:	4a11      	ldr	r2, [pc, #68]	; (80004b4 <MX_GPIO_Init+0x78>)
 8000470:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000474:	6153      	str	r3, [r2, #20]
 8000476:	4b0f      	ldr	r3, [pc, #60]	; (80004b4 <MX_GPIO_Init+0x78>)
 8000478:	695b      	ldr	r3, [r3, #20]
 800047a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800047e:	607b      	str	r3, [r7, #4]
 8000480:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 8000482:	2200      	movs	r2, #0
 8000484:	21aa      	movs	r1, #170	; 0xaa
 8000486:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800048a:	f001 fc79 	bl	8001d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA3 PA5 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7;
 800048e:	23aa      	movs	r3, #170	; 0xaa
 8000490:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000492:	2301      	movs	r3, #1
 8000494:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000496:	2300      	movs	r3, #0
 8000498:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800049a:	2300      	movs	r3, #0
 800049c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800049e:	f107 030c 	add.w	r3, r7, #12
 80004a2:	4619      	mov	r1, r3
 80004a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004a8:	f001 faf0 	bl	8001a8c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004ac:	bf00      	nop
 80004ae:	3720      	adds	r7, #32
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	40021000 	.word	0x40021000

080004b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004bc:	b672      	cpsid	i
}
 80004be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004c0:	e7fe      	b.n	80004c0 <Error_Handler+0x8>
	...

080004c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	b083      	sub	sp, #12
 80004c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004ca:	4b0f      	ldr	r3, [pc, #60]	; (8000508 <HAL_MspInit+0x44>)
 80004cc:	699b      	ldr	r3, [r3, #24]
 80004ce:	4a0e      	ldr	r2, [pc, #56]	; (8000508 <HAL_MspInit+0x44>)
 80004d0:	f043 0301 	orr.w	r3, r3, #1
 80004d4:	6193      	str	r3, [r2, #24]
 80004d6:	4b0c      	ldr	r3, [pc, #48]	; (8000508 <HAL_MspInit+0x44>)
 80004d8:	699b      	ldr	r3, [r3, #24]
 80004da:	f003 0301 	and.w	r3, r3, #1
 80004de:	607b      	str	r3, [r7, #4]
 80004e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004e2:	4b09      	ldr	r3, [pc, #36]	; (8000508 <HAL_MspInit+0x44>)
 80004e4:	69db      	ldr	r3, [r3, #28]
 80004e6:	4a08      	ldr	r2, [pc, #32]	; (8000508 <HAL_MspInit+0x44>)
 80004e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004ec:	61d3      	str	r3, [r2, #28]
 80004ee:	4b06      	ldr	r3, [pc, #24]	; (8000508 <HAL_MspInit+0x44>)
 80004f0:	69db      	ldr	r3, [r3, #28]
 80004f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004f6:	603b      	str	r3, [r7, #0]
 80004f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004fa:	bf00      	nop
 80004fc:	370c      	adds	r7, #12
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	40021000 	.word	0x40021000

0800050c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b08a      	sub	sp, #40	; 0x28
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000514:	f107 0314 	add.w	r3, r7, #20
 8000518:	2200      	movs	r2, #0
 800051a:	601a      	str	r2, [r3, #0]
 800051c:	605a      	str	r2, [r3, #4]
 800051e:	609a      	str	r2, [r3, #8]
 8000520:	60da      	str	r2, [r3, #12]
 8000522:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800052c:	d123      	bne.n	8000576 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800052e:	4b14      	ldr	r3, [pc, #80]	; (8000580 <HAL_ADC_MspInit+0x74>)
 8000530:	695b      	ldr	r3, [r3, #20]
 8000532:	4a13      	ldr	r2, [pc, #76]	; (8000580 <HAL_ADC_MspInit+0x74>)
 8000534:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000538:	6153      	str	r3, [r2, #20]
 800053a:	4b11      	ldr	r3, [pc, #68]	; (8000580 <HAL_ADC_MspInit+0x74>)
 800053c:	695b      	ldr	r3, [r3, #20]
 800053e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000542:	613b      	str	r3, [r7, #16]
 8000544:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000546:	4b0e      	ldr	r3, [pc, #56]	; (8000580 <HAL_ADC_MspInit+0x74>)
 8000548:	695b      	ldr	r3, [r3, #20]
 800054a:	4a0d      	ldr	r2, [pc, #52]	; (8000580 <HAL_ADC_MspInit+0x74>)
 800054c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000550:	6153      	str	r3, [r2, #20]
 8000552:	4b0b      	ldr	r3, [pc, #44]	; (8000580 <HAL_ADC_MspInit+0x74>)
 8000554:	695b      	ldr	r3, [r3, #20]
 8000556:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800055a:	60fb      	str	r3, [r7, #12]
 800055c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800055e:	2308      	movs	r3, #8
 8000560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000562:	2303      	movs	r3, #3
 8000564:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000566:	2300      	movs	r3, #0
 8000568:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800056a:	f107 0314 	add.w	r3, r7, #20
 800056e:	4619      	mov	r1, r3
 8000570:	4804      	ldr	r0, [pc, #16]	; (8000584 <HAL_ADC_MspInit+0x78>)
 8000572:	f001 fa8b 	bl	8001a8c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000576:	bf00      	nop
 8000578:	3728      	adds	r7, #40	; 0x28
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}
 800057e:	bf00      	nop
 8000580:	40021000 	.word	0x40021000
 8000584:	48000800 	.word	0x48000800

08000588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800058c:	e7fe      	b.n	800058c <NMI_Handler+0x4>

0800058e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800058e:	b480      	push	{r7}
 8000590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000592:	e7fe      	b.n	8000592 <HardFault_Handler+0x4>

08000594 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000598:	e7fe      	b.n	8000598 <MemManage_Handler+0x4>

0800059a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800059a:	b480      	push	{r7}
 800059c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800059e:	e7fe      	b.n	800059e <BusFault_Handler+0x4>

080005a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005a4:	e7fe      	b.n	80005a4 <UsageFault_Handler+0x4>

080005a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005a6:	b480      	push	{r7}
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005aa:	bf00      	nop
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr

080005b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005b8:	bf00      	nop
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr

080005c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005c2:	b480      	push	{r7}
 80005c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005c6:	bf00      	nop
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr

080005d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005d4:	f000 f884 	bl	80006e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005d8:	bf00      	nop
 80005da:	bd80      	pop	{r7, pc}

080005dc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005e0:	4b06      	ldr	r3, [pc, #24]	; (80005fc <SystemInit+0x20>)
 80005e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005e6:	4a05      	ldr	r2, [pc, #20]	; (80005fc <SystemInit+0x20>)
 80005e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005f0:	bf00      	nop
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	e000ed00 	.word	0xe000ed00

08000600 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000600:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000638 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000604:	f7ff ffea 	bl	80005dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000608:	480c      	ldr	r0, [pc, #48]	; (800063c <LoopForever+0x6>)
  ldr r1, =_edata
 800060a:	490d      	ldr	r1, [pc, #52]	; (8000640 <LoopForever+0xa>)
  ldr r2, =_sidata
 800060c:	4a0d      	ldr	r2, [pc, #52]	; (8000644 <LoopForever+0xe>)
  movs r3, #0
 800060e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000610:	e002      	b.n	8000618 <LoopCopyDataInit>

08000612 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000612:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000614:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000616:	3304      	adds	r3, #4

08000618 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000618:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800061a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800061c:	d3f9      	bcc.n	8000612 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800061e:	4a0a      	ldr	r2, [pc, #40]	; (8000648 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000620:	4c0a      	ldr	r4, [pc, #40]	; (800064c <LoopForever+0x16>)
  movs r3, #0
 8000622:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000624:	e001      	b.n	800062a <LoopFillZerobss>

08000626 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000626:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000628:	3204      	adds	r2, #4

0800062a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800062a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800062c:	d3fb      	bcc.n	8000626 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800062e:	f002 ff9b 	bl	8003568 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000632:	f7ff fdc9 	bl	80001c8 <main>

08000636 <LoopForever>:

LoopForever:
    b LoopForever
 8000636:	e7fe      	b.n	8000636 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000638:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800063c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000640:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000644:	08003600 	.word	0x08003600
  ldr r2, =_sbss
 8000648:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800064c:	20000080 	.word	0x20000080

08000650 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000650:	e7fe      	b.n	8000650 <ADC1_2_IRQHandler>
	...

08000654 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000658:	4b08      	ldr	r3, [pc, #32]	; (800067c <HAL_Init+0x28>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a07      	ldr	r2, [pc, #28]	; (800067c <HAL_Init+0x28>)
 800065e:	f043 0310 	orr.w	r3, r3, #16
 8000662:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000664:	2003      	movs	r0, #3
 8000666:	f001 f9dd 	bl	8001a24 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800066a:	200f      	movs	r0, #15
 800066c:	f000 f808 	bl	8000680 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000670:	f7ff ff28 	bl	80004c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000674:	2300      	movs	r3, #0
}
 8000676:	4618      	mov	r0, r3
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40022000 	.word	0x40022000

08000680 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000688:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <HAL_InitTick+0x54>)
 800068a:	681a      	ldr	r2, [r3, #0]
 800068c:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <HAL_InitTick+0x58>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	4619      	mov	r1, r3
 8000692:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000696:	fbb3 f3f1 	udiv	r3, r3, r1
 800069a:	fbb2 f3f3 	udiv	r3, r2, r3
 800069e:	4618      	mov	r0, r3
 80006a0:	f001 f9e7 	bl	8001a72 <HAL_SYSTICK_Config>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006aa:	2301      	movs	r3, #1
 80006ac:	e00e      	b.n	80006cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2b0f      	cmp	r3, #15
 80006b2:	d80a      	bhi.n	80006ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006b4:	2200      	movs	r2, #0
 80006b6:	6879      	ldr	r1, [r7, #4]
 80006b8:	f04f 30ff 	mov.w	r0, #4294967295
 80006bc:	f001 f9bd 	bl	8001a3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006c0:	4a06      	ldr	r2, [pc, #24]	; (80006dc <HAL_InitTick+0x5c>)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006c6:	2300      	movs	r3, #0
 80006c8:	e000      	b.n	80006cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006ca:	2301      	movs	r3, #1
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3708      	adds	r7, #8
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	20000000 	.word	0x20000000
 80006d8:	20000008 	.word	0x20000008
 80006dc:	20000004 	.word	0x20000004

080006e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <HAL_IncTick+0x20>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	461a      	mov	r2, r3
 80006ea:	4b06      	ldr	r3, [pc, #24]	; (8000704 <HAL_IncTick+0x24>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4413      	add	r3, r2
 80006f0:	4a04      	ldr	r2, [pc, #16]	; (8000704 <HAL_IncTick+0x24>)
 80006f2:	6013      	str	r3, [r2, #0]
}
 80006f4:	bf00      	nop
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	20000008 	.word	0x20000008
 8000704:	2000007c 	.word	0x2000007c

08000708 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  return uwTick;  
 800070c:	4b03      	ldr	r3, [pc, #12]	; (800071c <HAL_GetTick+0x14>)
 800070e:	681b      	ldr	r3, [r3, #0]
}
 8000710:	4618      	mov	r0, r3
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	2000007c 	.word	0x2000007c

08000720 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000728:	f7ff ffee 	bl	8000708 <HAL_GetTick>
 800072c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000738:	d005      	beq.n	8000746 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800073a:	4b0a      	ldr	r3, [pc, #40]	; (8000764 <HAL_Delay+0x44>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	461a      	mov	r2, r3
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	4413      	add	r3, r2
 8000744:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000746:	bf00      	nop
 8000748:	f7ff ffde 	bl	8000708 <HAL_GetTick>
 800074c:	4602      	mov	r2, r0
 800074e:	68bb      	ldr	r3, [r7, #8]
 8000750:	1ad3      	subs	r3, r2, r3
 8000752:	68fa      	ldr	r2, [r7, #12]
 8000754:	429a      	cmp	r2, r3
 8000756:	d8f7      	bhi.n	8000748 <HAL_Delay+0x28>
  {
  }
}
 8000758:	bf00      	nop
 800075a:	bf00      	nop
 800075c:	3710      	adds	r7, #16
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20000008 	.word	0x20000008

08000768 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b09a      	sub	sp, #104	; 0x68
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000770:	2300      	movs	r3, #0
 8000772:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000776:	2300      	movs	r3, #0
 8000778:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800077a:	2300      	movs	r3, #0
 800077c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d101      	bne.n	8000788 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000784:	2301      	movs	r3, #1
 8000786:	e1c9      	b.n	8000b1c <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	691b      	ldr	r3, [r3, #16]
 800078c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000792:	f003 0310 	and.w	r3, r3, #16
 8000796:	2b00      	cmp	r3, #0
 8000798:	d176      	bne.n	8000888 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d152      	bne.n	8000848 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	2200      	movs	r2, #0
 80007a6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	2200      	movs	r2, #0
 80007ac:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	2200      	movs	r2, #0
 80007b2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2200      	movs	r2, #0
 80007b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f7ff fea5 	bl	800050c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	689b      	ldr	r3, [r3, #8]
 80007c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d13b      	bne.n	8000848 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80007d0:	6878      	ldr	r0, [r7, #4]
 80007d2:	f001 f80f 	bl	80017f4 <ADC_Disable>
 80007d6:	4603      	mov	r3, r0
 80007d8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e0:	f003 0310 	and.w	r3, r3, #16
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d12f      	bne.n	8000848 <HAL_ADC_Init+0xe0>
 80007e8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d12b      	bne.n	8000848 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80007f8:	f023 0302 	bic.w	r3, r3, #2
 80007fc:	f043 0202 	orr.w	r2, r3, #2
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	689a      	ldr	r2, [r3, #8]
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000812:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	689a      	ldr	r2, [r3, #8]
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000822:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000824:	4b86      	ldr	r3, [pc, #536]	; (8000a40 <HAL_ADC_Init+0x2d8>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4a86      	ldr	r2, [pc, #536]	; (8000a44 <HAL_ADC_Init+0x2dc>)
 800082a:	fba2 2303 	umull	r2, r3, r2, r3
 800082e:	0c9a      	lsrs	r2, r3, #18
 8000830:	4613      	mov	r3, r2
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	4413      	add	r3, r2
 8000836:	005b      	lsls	r3, r3, #1
 8000838:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800083a:	e002      	b.n	8000842 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	3b01      	subs	r3, #1
 8000840:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000842:	68bb      	ldr	r3, [r7, #8]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d1f9      	bne.n	800083c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	689b      	ldr	r3, [r3, #8]
 800084e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000852:	2b00      	cmp	r3, #0
 8000854:	d007      	beq.n	8000866 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	689b      	ldr	r3, [r3, #8]
 800085c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000860:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000864:	d110      	bne.n	8000888 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086a:	f023 0312 	bic.w	r3, r3, #18
 800086e:	f043 0210 	orr.w	r2, r3, #16
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800087a:	f043 0201 	orr.w	r2, r3, #1
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000882:	2301      	movs	r3, #1
 8000884:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800088c:	f003 0310 	and.w	r3, r3, #16
 8000890:	2b00      	cmp	r3, #0
 8000892:	f040 8136 	bne.w	8000b02 <HAL_ADC_Init+0x39a>
 8000896:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800089a:	2b00      	cmp	r3, #0
 800089c:	f040 8131 	bne.w	8000b02 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	689b      	ldr	r3, [r3, #8]
 80008a6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	f040 8129 	bne.w	8000b02 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80008b8:	f043 0202 	orr.w	r2, r3, #2
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80008c8:	d004      	beq.n	80008d4 <HAL_ADC_Init+0x16c>
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	4a5e      	ldr	r2, [pc, #376]	; (8000a48 <HAL_ADC_Init+0x2e0>)
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d101      	bne.n	80008d8 <HAL_ADC_Init+0x170>
 80008d4:	4b5d      	ldr	r3, [pc, #372]	; (8000a4c <HAL_ADC_Init+0x2e4>)
 80008d6:	e000      	b.n	80008da <HAL_ADC_Init+0x172>
 80008d8:	4b5d      	ldr	r3, [pc, #372]	; (8000a50 <HAL_ADC_Init+0x2e8>)
 80008da:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80008e4:	d102      	bne.n	80008ec <HAL_ADC_Init+0x184>
 80008e6:	4b58      	ldr	r3, [pc, #352]	; (8000a48 <HAL_ADC_Init+0x2e0>)
 80008e8:	60fb      	str	r3, [r7, #12]
 80008ea:	e01a      	b.n	8000922 <HAL_ADC_Init+0x1ba>
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a55      	ldr	r2, [pc, #340]	; (8000a48 <HAL_ADC_Init+0x2e0>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d103      	bne.n	80008fe <HAL_ADC_Init+0x196>
 80008f6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	e011      	b.n	8000922 <HAL_ADC_Init+0x1ba>
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a54      	ldr	r2, [pc, #336]	; (8000a54 <HAL_ADC_Init+0x2ec>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d102      	bne.n	800090e <HAL_ADC_Init+0x1a6>
 8000908:	4b53      	ldr	r3, [pc, #332]	; (8000a58 <HAL_ADC_Init+0x2f0>)
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	e009      	b.n	8000922 <HAL_ADC_Init+0x1ba>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a51      	ldr	r2, [pc, #324]	; (8000a58 <HAL_ADC_Init+0x2f0>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d102      	bne.n	800091e <HAL_ADC_Init+0x1b6>
 8000918:	4b4e      	ldr	r3, [pc, #312]	; (8000a54 <HAL_ADC_Init+0x2ec>)
 800091a:	60fb      	str	r3, [r7, #12]
 800091c:	e001      	b.n	8000922 <HAL_ADC_Init+0x1ba>
 800091e:	2300      	movs	r3, #0
 8000920:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	689b      	ldr	r3, [r3, #8]
 8000928:	f003 0303 	and.w	r3, r3, #3
 800092c:	2b01      	cmp	r3, #1
 800092e:	d108      	bne.n	8000942 <HAL_ADC_Init+0x1da>
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	f003 0301 	and.w	r3, r3, #1
 800093a:	2b01      	cmp	r3, #1
 800093c:	d101      	bne.n	8000942 <HAL_ADC_Init+0x1da>
 800093e:	2301      	movs	r3, #1
 8000940:	e000      	b.n	8000944 <HAL_ADC_Init+0x1dc>
 8000942:	2300      	movs	r3, #0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d11c      	bne.n	8000982 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000948:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800094a:	2b00      	cmp	r3, #0
 800094c:	d010      	beq.n	8000970 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	689b      	ldr	r3, [r3, #8]
 8000952:	f003 0303 	and.w	r3, r3, #3
 8000956:	2b01      	cmp	r3, #1
 8000958:	d107      	bne.n	800096a <HAL_ADC_Init+0x202>
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	2b01      	cmp	r3, #1
 8000964:	d101      	bne.n	800096a <HAL_ADC_Init+0x202>
 8000966:	2301      	movs	r3, #1
 8000968:	e000      	b.n	800096c <HAL_ADC_Init+0x204>
 800096a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800096c:	2b00      	cmp	r3, #0
 800096e:	d108      	bne.n	8000982 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000970:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000972:	689b      	ldr	r3, [r3, #8]
 8000974:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	431a      	orrs	r2, r3
 800097e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000980:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	7e5b      	ldrb	r3, [r3, #25]
 8000986:	035b      	lsls	r3, r3, #13
 8000988:	687a      	ldr	r2, [r7, #4]
 800098a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800098c:	2a01      	cmp	r2, #1
 800098e:	d002      	beq.n	8000996 <HAL_ADC_Init+0x22e>
 8000990:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000994:	e000      	b.n	8000998 <HAL_ADC_Init+0x230>
 8000996:	2200      	movs	r2, #0
 8000998:	431a      	orrs	r2, r3
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	68db      	ldr	r3, [r3, #12]
 800099e:	431a      	orrs	r2, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	689b      	ldr	r3, [r3, #8]
 80009a4:	4313      	orrs	r3, r2
 80009a6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80009a8:	4313      	orrs	r3, r2
 80009aa:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d11b      	bne.n	80009ee <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	7e5b      	ldrb	r3, [r3, #25]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d109      	bne.n	80009d2 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009c2:	3b01      	subs	r3, #1
 80009c4:	045a      	lsls	r2, r3, #17
 80009c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80009c8:	4313      	orrs	r3, r2
 80009ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009ce:	663b      	str	r3, [r7, #96]	; 0x60
 80009d0:	e00d      	b.n	80009ee <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80009da:	f043 0220 	orr.w	r2, r3, #32
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009e6:	f043 0201 	orr.w	r2, r3, #1
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d03a      	beq.n	8000a6c <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a16      	ldr	r2, [pc, #88]	; (8000a54 <HAL_ADC_Init+0x2ec>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d004      	beq.n	8000a0a <HAL_ADC_Init+0x2a2>
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a14      	ldr	r2, [pc, #80]	; (8000a58 <HAL_ADC_Init+0x2f0>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d128      	bne.n	8000a5c <HAL_ADC_Init+0x2f4>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a0e:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8000a12:	d012      	beq.n	8000a3a <HAL_ADC_Init+0x2d2>
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a1c:	d00a      	beq.n	8000a34 <HAL_ADC_Init+0x2cc>
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a22:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000a26:	d002      	beq.n	8000a2e <HAL_ADC_Init+0x2c6>
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a2c:	e018      	b.n	8000a60 <HAL_ADC_Init+0x2f8>
 8000a2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a32:	e015      	b.n	8000a60 <HAL_ADC_Init+0x2f8>
 8000a34:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8000a38:	e012      	b.n	8000a60 <HAL_ADC_Init+0x2f8>
 8000a3a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000a3e:	e00f      	b.n	8000a60 <HAL_ADC_Init+0x2f8>
 8000a40:	20000000 	.word	0x20000000
 8000a44:	431bde83 	.word	0x431bde83
 8000a48:	50000100 	.word	0x50000100
 8000a4c:	50000300 	.word	0x50000300
 8000a50:	50000700 	.word	0x50000700
 8000a54:	50000400 	.word	0x50000400
 8000a58:	50000500 	.word	0x50000500
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a60:	687a      	ldr	r2, [r7, #4]
 8000a62:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000a64:	4313      	orrs	r3, r2
 8000a66:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	689b      	ldr	r3, [r3, #8]
 8000a72:	f003 030c 	and.w	r3, r3, #12
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d114      	bne.n	8000aa4 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	68db      	ldr	r3, [r3, #12]
 8000a80:	687a      	ldr	r2, [r7, #4]
 8000a82:	6812      	ldr	r2, [r2, #0]
 8000a84:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000a88:	f023 0302 	bic.w	r3, r3, #2
 8000a8c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	7e1b      	ldrb	r3, [r3, #24]
 8000a92:	039a      	lsls	r2, r3, #14
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	68da      	ldr	r2, [r3, #12]
 8000aaa:	4b1e      	ldr	r3, [pc, #120]	; (8000b24 <HAL_ADC_Init+0x3bc>)
 8000aac:	4013      	ands	r3, r2
 8000aae:	687a      	ldr	r2, [r7, #4]
 8000ab0:	6812      	ldr	r2, [r2, #0]
 8000ab2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000ab4:	430b      	orrs	r3, r1
 8000ab6:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	691b      	ldr	r3, [r3, #16]
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d10c      	bne.n	8000ada <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	f023 010f 	bic.w	r1, r3, #15
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	69db      	ldr	r3, [r3, #28]
 8000ace:	1e5a      	subs	r2, r3, #1
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	631a      	str	r2, [r3, #48]	; 0x30
 8000ad8:	e007      	b.n	8000aea <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f022 020f 	bic.w	r2, r2, #15
 8000ae8:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	2200      	movs	r2, #0
 8000aee:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af4:	f023 0303 	bic.w	r3, r3, #3
 8000af8:	f043 0201 	orr.w	r2, r3, #1
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	641a      	str	r2, [r3, #64]	; 0x40
 8000b00:	e00a      	b.n	8000b18 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b06:	f023 0312 	bic.w	r3, r3, #18
 8000b0a:	f043 0210 	orr.w	r2, r3, #16
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000b12:	2301      	movs	r3, #1
 8000b14:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000b18:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	3768      	adds	r7, #104	; 0x68
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	fff0c007 	.word	0xfff0c007

08000b28 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b30:	2300      	movs	r3, #0
 8000b32:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	689b      	ldr	r3, [r3, #8]
 8000b3a:	f003 0304 	and.w	r3, r3, #4
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	f040 80f9 	bne.w	8000d36 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	d101      	bne.n	8000b52 <HAL_ADC_Start+0x2a>
 8000b4e:	2302      	movs	r3, #2
 8000b50:	e0f4      	b.n	8000d3c <HAL_ADC_Start+0x214>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	2201      	movs	r2, #1
 8000b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000b5a:	6878      	ldr	r0, [r7, #4]
 8000b5c:	f000 fde6 	bl	800172c <ADC_Enable>
 8000b60:	4603      	mov	r3, r0
 8000b62:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000b64:	7bfb      	ldrb	r3, [r7, #15]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	f040 80e0 	bne.w	8000d2c <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b70:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000b74:	f023 0301 	bic.w	r3, r3, #1
 8000b78:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000b88:	d004      	beq.n	8000b94 <HAL_ADC_Start+0x6c>
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a6d      	ldr	r2, [pc, #436]	; (8000d44 <HAL_ADC_Start+0x21c>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d106      	bne.n	8000ba2 <HAL_ADC_Start+0x7a>
 8000b94:	4b6c      	ldr	r3, [pc, #432]	; (8000d48 <HAL_ADC_Start+0x220>)
 8000b96:	689b      	ldr	r3, [r3, #8]
 8000b98:	f003 031f 	and.w	r3, r3, #31
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d010      	beq.n	8000bc2 <HAL_ADC_Start+0x9a>
 8000ba0:	e005      	b.n	8000bae <HAL_ADC_Start+0x86>
 8000ba2:	4b6a      	ldr	r3, [pc, #424]	; (8000d4c <HAL_ADC_Start+0x224>)
 8000ba4:	689b      	ldr	r3, [r3, #8]
 8000ba6:	f003 031f 	and.w	r3, r3, #31
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d009      	beq.n	8000bc2 <HAL_ADC_Start+0x9a>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000bb6:	d004      	beq.n	8000bc2 <HAL_ADC_Start+0x9a>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a64      	ldr	r2, [pc, #400]	; (8000d50 <HAL_ADC_Start+0x228>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d115      	bne.n	8000bee <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d036      	beq.n	8000c4a <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000be4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000bec:	e02d      	b.n	8000c4a <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000c02:	d004      	beq.n	8000c0e <HAL_ADC_Start+0xe6>
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a4e      	ldr	r2, [pc, #312]	; (8000d44 <HAL_ADC_Start+0x21c>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d10a      	bne.n	8000c24 <HAL_ADC_Start+0xfc>
 8000c0e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	bf14      	ite	ne
 8000c1c:	2301      	movne	r3, #1
 8000c1e:	2300      	moveq	r3, #0
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	e008      	b.n	8000c36 <HAL_ADC_Start+0x10e>
 8000c24:	4b4a      	ldr	r3, [pc, #296]	; (8000d50 <HAL_ADC_Start+0x228>)
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	bf14      	ite	ne
 8000c30:	2301      	movne	r3, #1
 8000c32:	2300      	moveq	r3, #0
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d007      	beq.n	8000c4a <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c3e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000c42:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000c56:	d106      	bne.n	8000c66 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c5c:	f023 0206 	bic.w	r2, r3, #6
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	645a      	str	r2, [r3, #68]	; 0x44
 8000c64:	e002      	b.n	8000c6c <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	2200      	movs	r2, #0
 8000c6a:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	221c      	movs	r2, #28
 8000c7a:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000c84:	d004      	beq.n	8000c90 <HAL_ADC_Start+0x168>
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a2e      	ldr	r2, [pc, #184]	; (8000d44 <HAL_ADC_Start+0x21c>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d106      	bne.n	8000c9e <HAL_ADC_Start+0x176>
 8000c90:	4b2d      	ldr	r3, [pc, #180]	; (8000d48 <HAL_ADC_Start+0x220>)
 8000c92:	689b      	ldr	r3, [r3, #8]
 8000c94:	f003 031f 	and.w	r3, r3, #31
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d03e      	beq.n	8000d1a <HAL_ADC_Start+0x1f2>
 8000c9c:	e005      	b.n	8000caa <HAL_ADC_Start+0x182>
 8000c9e:	4b2b      	ldr	r3, [pc, #172]	; (8000d4c <HAL_ADC_Start+0x224>)
 8000ca0:	689b      	ldr	r3, [r3, #8]
 8000ca2:	f003 031f 	and.w	r3, r3, #31
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d037      	beq.n	8000d1a <HAL_ADC_Start+0x1f2>
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000cb2:	d004      	beq.n	8000cbe <HAL_ADC_Start+0x196>
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a22      	ldr	r2, [pc, #136]	; (8000d44 <HAL_ADC_Start+0x21c>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d106      	bne.n	8000ccc <HAL_ADC_Start+0x1a4>
 8000cbe:	4b22      	ldr	r3, [pc, #136]	; (8000d48 <HAL_ADC_Start+0x220>)
 8000cc0:	689b      	ldr	r3, [r3, #8]
 8000cc2:	f003 031f 	and.w	r3, r3, #31
 8000cc6:	2b05      	cmp	r3, #5
 8000cc8:	d027      	beq.n	8000d1a <HAL_ADC_Start+0x1f2>
 8000cca:	e005      	b.n	8000cd8 <HAL_ADC_Start+0x1b0>
 8000ccc:	4b1f      	ldr	r3, [pc, #124]	; (8000d4c <HAL_ADC_Start+0x224>)
 8000cce:	689b      	ldr	r3, [r3, #8]
 8000cd0:	f003 031f 	and.w	r3, r3, #31
 8000cd4:	2b05      	cmp	r3, #5
 8000cd6:	d020      	beq.n	8000d1a <HAL_ADC_Start+0x1f2>
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ce0:	d004      	beq.n	8000cec <HAL_ADC_Start+0x1c4>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4a17      	ldr	r2, [pc, #92]	; (8000d44 <HAL_ADC_Start+0x21c>)
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d106      	bne.n	8000cfa <HAL_ADC_Start+0x1d2>
 8000cec:	4b16      	ldr	r3, [pc, #88]	; (8000d48 <HAL_ADC_Start+0x220>)
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	f003 031f 	and.w	r3, r3, #31
 8000cf4:	2b09      	cmp	r3, #9
 8000cf6:	d010      	beq.n	8000d1a <HAL_ADC_Start+0x1f2>
 8000cf8:	e005      	b.n	8000d06 <HAL_ADC_Start+0x1de>
 8000cfa:	4b14      	ldr	r3, [pc, #80]	; (8000d4c <HAL_ADC_Start+0x224>)
 8000cfc:	689b      	ldr	r3, [r3, #8]
 8000cfe:	f003 031f 	and.w	r3, r3, #31
 8000d02:	2b09      	cmp	r3, #9
 8000d04:	d009      	beq.n	8000d1a <HAL_ADC_Start+0x1f2>
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d0e:	d004      	beq.n	8000d1a <HAL_ADC_Start+0x1f2>
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a0e      	ldr	r2, [pc, #56]	; (8000d50 <HAL_ADC_Start+0x228>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d10f      	bne.n	8000d3a <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	689a      	ldr	r2, [r3, #8]
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f042 0204 	orr.w	r2, r2, #4
 8000d28:	609a      	str	r2, [r3, #8]
 8000d2a:	e006      	b.n	8000d3a <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2200      	movs	r2, #0
 8000d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8000d34:	e001      	b.n	8000d3a <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000d36:	2302      	movs	r3, #2
 8000d38:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3710      	adds	r7, #16
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	50000100 	.word	0x50000100
 8000d48:	50000300 	.word	0x50000300
 8000d4c:	50000700 	.word	0x50000700
 8000d50:	50000400 	.word	0x50000400

08000d54 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	695b      	ldr	r3, [r3, #20]
 8000d66:	2b08      	cmp	r3, #8
 8000d68:	d102      	bne.n	8000d70 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000d6a:	2308      	movs	r3, #8
 8000d6c:	617b      	str	r3, [r7, #20]
 8000d6e:	e03a      	b.n	8000de6 <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d78:	d004      	beq.n	8000d84 <HAL_ADC_PollForConversion+0x30>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a72      	ldr	r2, [pc, #456]	; (8000f48 <HAL_ADC_PollForConversion+0x1f4>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d101      	bne.n	8000d88 <HAL_ADC_PollForConversion+0x34>
 8000d84:	4b71      	ldr	r3, [pc, #452]	; (8000f4c <HAL_ADC_PollForConversion+0x1f8>)
 8000d86:	e000      	b.n	8000d8a <HAL_ADC_PollForConversion+0x36>
 8000d88:	4b71      	ldr	r3, [pc, #452]	; (8000f50 <HAL_ADC_PollForConversion+0x1fc>)
 8000d8a:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	f003 031f 	and.w	r3, r3, #31
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d112      	bne.n	8000dbe <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	68db      	ldr	r3, [r3, #12]
 8000d9e:	f003 0301 	and.w	r3, r3, #1
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d11d      	bne.n	8000de2 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000daa:	f043 0220 	orr.w	r2, r3, #32
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2200      	movs	r2, #0
 8000db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e0bf      	b.n	8000f3e <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d00b      	beq.n	8000de2 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dce:	f043 0220 	orr.w	r2, r3, #32
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2200      	movs	r2, #0
 8000dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8000dde:	2301      	movs	r3, #1
 8000de0:	e0ad      	b.n	8000f3e <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8000de2:	230c      	movs	r3, #12
 8000de4:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000dee:	d004      	beq.n	8000dfa <HAL_ADC_PollForConversion+0xa6>
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a54      	ldr	r2, [pc, #336]	; (8000f48 <HAL_ADC_PollForConversion+0x1f4>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d106      	bne.n	8000e08 <HAL_ADC_PollForConversion+0xb4>
 8000dfa:	4b54      	ldr	r3, [pc, #336]	; (8000f4c <HAL_ADC_PollForConversion+0x1f8>)
 8000dfc:	689b      	ldr	r3, [r3, #8]
 8000dfe:	f003 031f 	and.w	r3, r3, #31
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d010      	beq.n	8000e28 <HAL_ADC_PollForConversion+0xd4>
 8000e06:	e005      	b.n	8000e14 <HAL_ADC_PollForConversion+0xc0>
 8000e08:	4b51      	ldr	r3, [pc, #324]	; (8000f50 <HAL_ADC_PollForConversion+0x1fc>)
 8000e0a:	689b      	ldr	r3, [r3, #8]
 8000e0c:	f003 031f 	and.w	r3, r3, #31
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d009      	beq.n	8000e28 <HAL_ADC_PollForConversion+0xd4>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e1c:	d004      	beq.n	8000e28 <HAL_ADC_PollForConversion+0xd4>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a4c      	ldr	r2, [pc, #304]	; (8000f54 <HAL_ADC_PollForConversion+0x200>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d104      	bne.n	8000e32 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	68db      	ldr	r3, [r3, #12]
 8000e2e:	613b      	str	r3, [r7, #16]
 8000e30:	e00f      	b.n	8000e52 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e3a:	d004      	beq.n	8000e46 <HAL_ADC_PollForConversion+0xf2>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a41      	ldr	r2, [pc, #260]	; (8000f48 <HAL_ADC_PollForConversion+0x1f4>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d102      	bne.n	8000e4c <HAL_ADC_PollForConversion+0xf8>
 8000e46:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000e4a:	e000      	b.n	8000e4e <HAL_ADC_PollForConversion+0xfa>
 8000e4c:	4b41      	ldr	r3, [pc, #260]	; (8000f54 <HAL_ADC_PollForConversion+0x200>)
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8000e52:	f7ff fc59 	bl	8000708 <HAL_GetTick>
 8000e56:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000e58:	e021      	b.n	8000e9e <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e60:	d01d      	beq.n	8000e9e <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d007      	beq.n	8000e78 <HAL_ADC_PollForConversion+0x124>
 8000e68:	f7ff fc4e 	bl	8000708 <HAL_GetTick>
 8000e6c:	4602      	mov	r2, r0
 8000e6e:	68bb      	ldr	r3, [r7, #8]
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	683a      	ldr	r2, [r7, #0]
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d212      	bcs.n	8000e9e <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	4013      	ands	r3, r2
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d10b      	bne.n	8000e9e <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8a:	f043 0204 	orr.w	r2, r3, #4
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2200      	movs	r2, #0
 8000e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	e04f      	b.n	8000f3e <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d0d6      	beq.n	8000e5a <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	68db      	ldr	r3, [r3, #12]
 8000ebe:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d131      	bne.n	8000f2a <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d12c      	bne.n	8000f2a <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 0308 	and.w	r3, r3, #8
 8000eda:	2b08      	cmp	r3, #8
 8000edc:	d125      	bne.n	8000f2a <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	f003 0304 	and.w	r3, r3, #4
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d112      	bne.n	8000f12 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d112      	bne.n	8000f2a <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f08:	f043 0201 	orr.w	r2, r3, #1
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	641a      	str	r2, [r3, #64]	; 0x40
 8000f10:	e00b      	b.n	8000f2a <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f16:	f043 0220 	orr.w	r2, r3, #32
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f22:	f043 0201 	orr.w	r2, r3, #1
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d103      	bne.n	8000f3c <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	697a      	ldr	r2, [r7, #20]
 8000f3a:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3718      	adds	r7, #24
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	50000100 	.word	0x50000100
 8000f4c:	50000300 	.word	0x50000300
 8000f50:	50000700 	.word	0x50000700
 8000f54:	50000400 	.word	0x50000400

08000f58 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
	...

08000f74 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b09b      	sub	sp, #108	; 0x6c
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8000f84:	2300      	movs	r3, #0
 8000f86:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d101      	bne.n	8000f96 <HAL_ADC_ConfigChannel+0x22>
 8000f92:	2302      	movs	r3, #2
 8000f94:	e2c8      	b.n	8001528 <HAL_ADC_ConfigChannel+0x5b4>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2201      	movs	r2, #1
 8000f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	689b      	ldr	r3, [r3, #8]
 8000fa4:	f003 0304 	and.w	r3, r3, #4
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	f040 82ac 	bne.w	8001506 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	2b04      	cmp	r3, #4
 8000fb4:	d81c      	bhi.n	8000ff0 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685a      	ldr	r2, [r3, #4]
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	4413      	add	r3, r2
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	461a      	mov	r2, r3
 8000fca:	231f      	movs	r3, #31
 8000fcc:	4093      	lsls	r3, r2
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	4019      	ands	r1, r3
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	6818      	ldr	r0, [r3, #0]
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685a      	ldr	r2, [r3, #4]
 8000fda:	4613      	mov	r3, r2
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	4413      	add	r3, r2
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	fa00 f203 	lsl.w	r2, r0, r3
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	430a      	orrs	r2, r1
 8000fec:	631a      	str	r2, [r3, #48]	; 0x30
 8000fee:	e063      	b.n	80010b8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	2b09      	cmp	r3, #9
 8000ff6:	d81e      	bhi.n	8001036 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685a      	ldr	r2, [r3, #4]
 8001002:	4613      	mov	r3, r2
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	4413      	add	r3, r2
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	3b1e      	subs	r3, #30
 800100c:	221f      	movs	r2, #31
 800100e:	fa02 f303 	lsl.w	r3, r2, r3
 8001012:	43db      	mvns	r3, r3
 8001014:	4019      	ands	r1, r3
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	6818      	ldr	r0, [r3, #0]
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	4613      	mov	r3, r2
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	4413      	add	r3, r2
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	3b1e      	subs	r3, #30
 8001028:	fa00 f203 	lsl.w	r2, r0, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	430a      	orrs	r2, r1
 8001032:	635a      	str	r2, [r3, #52]	; 0x34
 8001034:	e040      	b.n	80010b8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	2b0e      	cmp	r3, #14
 800103c:	d81e      	bhi.n	800107c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	4613      	mov	r3, r2
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	4413      	add	r3, r2
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	3b3c      	subs	r3, #60	; 0x3c
 8001052:	221f      	movs	r2, #31
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	43db      	mvns	r3, r3
 800105a:	4019      	ands	r1, r3
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	6818      	ldr	r0, [r3, #0]
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685a      	ldr	r2, [r3, #4]
 8001064:	4613      	mov	r3, r2
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	4413      	add	r3, r2
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	3b3c      	subs	r3, #60	; 0x3c
 800106e:	fa00 f203 	lsl.w	r2, r0, r3
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	430a      	orrs	r2, r1
 8001078:	639a      	str	r2, [r3, #56]	; 0x38
 800107a:	e01d      	b.n	80010b8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685a      	ldr	r2, [r3, #4]
 8001086:	4613      	mov	r3, r2
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	4413      	add	r3, r2
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	3b5a      	subs	r3, #90	; 0x5a
 8001090:	221f      	movs	r2, #31
 8001092:	fa02 f303 	lsl.w	r3, r2, r3
 8001096:	43db      	mvns	r3, r3
 8001098:	4019      	ands	r1, r3
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	6818      	ldr	r0, [r3, #0]
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685a      	ldr	r2, [r3, #4]
 80010a2:	4613      	mov	r3, r2
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	4413      	add	r3, r2
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	3b5a      	subs	r3, #90	; 0x5a
 80010ac:	fa00 f203 	lsl.w	r2, r0, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	430a      	orrs	r2, r1
 80010b6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	f003 030c 	and.w	r3, r3, #12
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	f040 80e5 	bne.w	8001292 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2b09      	cmp	r3, #9
 80010ce:	d91c      	bls.n	800110a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	6999      	ldr	r1, [r3, #24]
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	4613      	mov	r3, r2
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	4413      	add	r3, r2
 80010e0:	3b1e      	subs	r3, #30
 80010e2:	2207      	movs	r2, #7
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	43db      	mvns	r3, r3
 80010ea:	4019      	ands	r1, r3
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	6898      	ldr	r0, [r3, #8]
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4613      	mov	r3, r2
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	4413      	add	r3, r2
 80010fa:	3b1e      	subs	r3, #30
 80010fc:	fa00 f203 	lsl.w	r2, r0, r3
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	430a      	orrs	r2, r1
 8001106:	619a      	str	r2, [r3, #24]
 8001108:	e019      	b.n	800113e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	6959      	ldr	r1, [r3, #20]
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	4613      	mov	r3, r2
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	4413      	add	r3, r2
 800111a:	2207      	movs	r2, #7
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	43db      	mvns	r3, r3
 8001122:	4019      	ands	r1, r3
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	6898      	ldr	r0, [r3, #8]
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4613      	mov	r3, r2
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	4413      	add	r3, r2
 8001132:	fa00 f203 	lsl.w	r2, r0, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	430a      	orrs	r2, r1
 800113c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	695a      	ldr	r2, [r3, #20]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	08db      	lsrs	r3, r3, #3
 800114a:	f003 0303 	and.w	r3, r3, #3
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	691b      	ldr	r3, [r3, #16]
 800115a:	3b01      	subs	r3, #1
 800115c:	2b03      	cmp	r3, #3
 800115e:	d84f      	bhi.n	8001200 <HAL_ADC_ConfigChannel+0x28c>
 8001160:	a201      	add	r2, pc, #4	; (adr r2, 8001168 <HAL_ADC_ConfigChannel+0x1f4>)
 8001162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001166:	bf00      	nop
 8001168:	08001179 	.word	0x08001179
 800116c:	0800119b 	.word	0x0800119b
 8001170:	080011bd 	.word	0x080011bd
 8001174:	080011df 	.word	0x080011df
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800117e:	4b99      	ldr	r3, [pc, #612]	; (80013e4 <HAL_ADC_ConfigChannel+0x470>)
 8001180:	4013      	ands	r3, r2
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	6812      	ldr	r2, [r2, #0]
 8001186:	0691      	lsls	r1, r2, #26
 8001188:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800118a:	430a      	orrs	r2, r1
 800118c:	431a      	orrs	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001196:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001198:	e07b      	b.n	8001292 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80011a0:	4b90      	ldr	r3, [pc, #576]	; (80013e4 <HAL_ADC_ConfigChannel+0x470>)
 80011a2:	4013      	ands	r3, r2
 80011a4:	683a      	ldr	r2, [r7, #0]
 80011a6:	6812      	ldr	r2, [r2, #0]
 80011a8:	0691      	lsls	r1, r2, #26
 80011aa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80011ac:	430a      	orrs	r2, r1
 80011ae:	431a      	orrs	r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80011b8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80011ba:	e06a      	b.n	8001292 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80011c2:	4b88      	ldr	r3, [pc, #544]	; (80013e4 <HAL_ADC_ConfigChannel+0x470>)
 80011c4:	4013      	ands	r3, r2
 80011c6:	683a      	ldr	r2, [r7, #0]
 80011c8:	6812      	ldr	r2, [r2, #0]
 80011ca:	0691      	lsls	r1, r2, #26
 80011cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80011ce:	430a      	orrs	r2, r1
 80011d0:	431a      	orrs	r2, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80011da:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80011dc:	e059      	b.n	8001292 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80011e4:	4b7f      	ldr	r3, [pc, #508]	; (80013e4 <HAL_ADC_ConfigChannel+0x470>)
 80011e6:	4013      	ands	r3, r2
 80011e8:	683a      	ldr	r2, [r7, #0]
 80011ea:	6812      	ldr	r2, [r2, #0]
 80011ec:	0691      	lsls	r1, r2, #26
 80011ee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80011f0:	430a      	orrs	r2, r1
 80011f2:	431a      	orrs	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80011fc:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80011fe:	e048      	b.n	8001292 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001206:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	069b      	lsls	r3, r3, #26
 8001210:	429a      	cmp	r2, r3
 8001212:	d107      	bne.n	8001224 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001222:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800122a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	069b      	lsls	r3, r3, #26
 8001234:	429a      	cmp	r2, r3
 8001236:	d107      	bne.n	8001248 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001246:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800124e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	069b      	lsls	r3, r3, #26
 8001258:	429a      	cmp	r2, r3
 800125a:	d107      	bne.n	800126c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800126a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001272:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	069b      	lsls	r3, r3, #26
 800127c:	429a      	cmp	r2, r3
 800127e:	d107      	bne.n	8001290 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800128e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001290:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	f003 0303 	and.w	r3, r3, #3
 800129c:	2b01      	cmp	r3, #1
 800129e:	d108      	bne.n	80012b2 <HAL_ADC_ConfigChannel+0x33e>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d101      	bne.n	80012b2 <HAL_ADC_ConfigChannel+0x33e>
 80012ae:	2301      	movs	r3, #1
 80012b0:	e000      	b.n	80012b4 <HAL_ADC_ConfigChannel+0x340>
 80012b2:	2300      	movs	r3, #0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	f040 8131 	bne.w	800151c <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d00f      	beq.n	80012e2 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2201      	movs	r2, #1
 80012d0:	fa02 f303 	lsl.w	r3, r2, r3
 80012d4:	43da      	mvns	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	400a      	ands	r2, r1
 80012dc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80012e0:	e049      	b.n	8001376 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2201      	movs	r2, #1
 80012f0:	409a      	lsls	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	430a      	orrs	r2, r1
 80012f8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2b09      	cmp	r3, #9
 8001302:	d91c      	bls.n	800133e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	6999      	ldr	r1, [r3, #24]
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	4613      	mov	r3, r2
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	4413      	add	r3, r2
 8001314:	3b1b      	subs	r3, #27
 8001316:	2207      	movs	r2, #7
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	43db      	mvns	r3, r3
 800131e:	4019      	ands	r1, r3
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	6898      	ldr	r0, [r3, #8]
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4613      	mov	r3, r2
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	4413      	add	r3, r2
 800132e:	3b1b      	subs	r3, #27
 8001330:	fa00 f203 	lsl.w	r2, r0, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	430a      	orrs	r2, r1
 800133a:	619a      	str	r2, [r3, #24]
 800133c:	e01b      	b.n	8001376 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	6959      	ldr	r1, [r3, #20]
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	1c5a      	adds	r2, r3, #1
 800134a:	4613      	mov	r3, r2
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	4413      	add	r3, r2
 8001350:	2207      	movs	r2, #7
 8001352:	fa02 f303 	lsl.w	r3, r2, r3
 8001356:	43db      	mvns	r3, r3
 8001358:	4019      	ands	r1, r3
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	6898      	ldr	r0, [r3, #8]
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	1c5a      	adds	r2, r3, #1
 8001364:	4613      	mov	r3, r2
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	4413      	add	r3, r2
 800136a:	fa00 f203 	lsl.w	r2, r0, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	430a      	orrs	r2, r1
 8001374:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800137e:	d004      	beq.n	800138a <HAL_ADC_ConfigChannel+0x416>
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a18      	ldr	r2, [pc, #96]	; (80013e8 <HAL_ADC_ConfigChannel+0x474>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d101      	bne.n	800138e <HAL_ADC_ConfigChannel+0x41a>
 800138a:	4b18      	ldr	r3, [pc, #96]	; (80013ec <HAL_ADC_ConfigChannel+0x478>)
 800138c:	e000      	b.n	8001390 <HAL_ADC_ConfigChannel+0x41c>
 800138e:	4b18      	ldr	r3, [pc, #96]	; (80013f0 <HAL_ADC_ConfigChannel+0x47c>)
 8001390:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	2b10      	cmp	r3, #16
 8001398:	d105      	bne.n	80013a6 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800139a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d015      	beq.n	80013d2 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80013aa:	2b11      	cmp	r3, #17
 80013ac:	d105      	bne.n	80013ba <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80013ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d00b      	beq.n	80013d2 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80013be:	2b12      	cmp	r3, #18
 80013c0:	f040 80ac 	bne.w	800151c <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80013c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	f040 80a5 	bne.w	800151c <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013da:	d10b      	bne.n	80013f4 <HAL_ADC_ConfigChannel+0x480>
 80013dc:	4b02      	ldr	r3, [pc, #8]	; (80013e8 <HAL_ADC_ConfigChannel+0x474>)
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	e023      	b.n	800142a <HAL_ADC_ConfigChannel+0x4b6>
 80013e2:	bf00      	nop
 80013e4:	83fff000 	.word	0x83fff000
 80013e8:	50000100 	.word	0x50000100
 80013ec:	50000300 	.word	0x50000300
 80013f0:	50000700 	.word	0x50000700
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a4e      	ldr	r2, [pc, #312]	; (8001534 <HAL_ADC_ConfigChannel+0x5c0>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d103      	bne.n	8001406 <HAL_ADC_ConfigChannel+0x492>
 80013fe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	e011      	b.n	800142a <HAL_ADC_ConfigChannel+0x4b6>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a4b      	ldr	r2, [pc, #300]	; (8001538 <HAL_ADC_ConfigChannel+0x5c4>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d102      	bne.n	8001416 <HAL_ADC_ConfigChannel+0x4a2>
 8001410:	4b4a      	ldr	r3, [pc, #296]	; (800153c <HAL_ADC_ConfigChannel+0x5c8>)
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	e009      	b.n	800142a <HAL_ADC_ConfigChannel+0x4b6>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a48      	ldr	r2, [pc, #288]	; (800153c <HAL_ADC_ConfigChannel+0x5c8>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d102      	bne.n	8001426 <HAL_ADC_ConfigChannel+0x4b2>
 8001420:	4b45      	ldr	r3, [pc, #276]	; (8001538 <HAL_ADC_ConfigChannel+0x5c4>)
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	e001      	b.n	800142a <HAL_ADC_ConfigChannel+0x4b6>
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	f003 0303 	and.w	r3, r3, #3
 8001434:	2b01      	cmp	r3, #1
 8001436:	d108      	bne.n	800144a <HAL_ADC_ConfigChannel+0x4d6>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	2b01      	cmp	r3, #1
 8001444:	d101      	bne.n	800144a <HAL_ADC_ConfigChannel+0x4d6>
 8001446:	2301      	movs	r3, #1
 8001448:	e000      	b.n	800144c <HAL_ADC_ConfigChannel+0x4d8>
 800144a:	2300      	movs	r3, #0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d150      	bne.n	80014f2 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001450:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001452:	2b00      	cmp	r3, #0
 8001454:	d010      	beq.n	8001478 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	f003 0303 	and.w	r3, r3, #3
 800145e:	2b01      	cmp	r3, #1
 8001460:	d107      	bne.n	8001472 <HAL_ADC_ConfigChannel+0x4fe>
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	2b01      	cmp	r3, #1
 800146c:	d101      	bne.n	8001472 <HAL_ADC_ConfigChannel+0x4fe>
 800146e:	2301      	movs	r3, #1
 8001470:	e000      	b.n	8001474 <HAL_ADC_ConfigChannel+0x500>
 8001472:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001474:	2b00      	cmp	r3, #0
 8001476:	d13c      	bne.n	80014f2 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2b10      	cmp	r3, #16
 800147e:	d11d      	bne.n	80014bc <HAL_ADC_ConfigChannel+0x548>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001488:	d118      	bne.n	80014bc <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800148a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001492:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001494:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001496:	4b2a      	ldr	r3, [pc, #168]	; (8001540 <HAL_ADC_ConfigChannel+0x5cc>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a2a      	ldr	r2, [pc, #168]	; (8001544 <HAL_ADC_ConfigChannel+0x5d0>)
 800149c:	fba2 2303 	umull	r2, r3, r2, r3
 80014a0:	0c9a      	lsrs	r2, r3, #18
 80014a2:	4613      	mov	r3, r2
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	4413      	add	r3, r2
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80014ac:	e002      	b.n	80014b4 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	3b01      	subs	r3, #1
 80014b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1f9      	bne.n	80014ae <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80014ba:	e02e      	b.n	800151a <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2b11      	cmp	r3, #17
 80014c2:	d10b      	bne.n	80014dc <HAL_ADC_ConfigChannel+0x568>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014cc:	d106      	bne.n	80014dc <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80014ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80014d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014d8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80014da:	e01e      	b.n	800151a <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b12      	cmp	r3, #18
 80014e2:	d11a      	bne.n	800151a <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80014e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80014ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014ee:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80014f0:	e013      	b.n	800151a <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f6:	f043 0220 	orr.w	r2, r3, #32
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001504:	e00a      	b.n	800151c <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150a:	f043 0220 	orr.w	r2, r3, #32
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001518:	e000      	b.n	800151c <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800151a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001524:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001528:	4618      	mov	r0, r3
 800152a:	376c      	adds	r7, #108	; 0x6c
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	50000100 	.word	0x50000100
 8001538:	50000400 	.word	0x50000400
 800153c:	50000500 	.word	0x50000500
 8001540:	20000000 	.word	0x20000000
 8001544:	431bde83 	.word	0x431bde83

08001548 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001548:	b480      	push	{r7}
 800154a:	b099      	sub	sp, #100	; 0x64
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001552:	2300      	movs	r3, #0
 8001554:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001560:	d102      	bne.n	8001568 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001562:	4b6d      	ldr	r3, [pc, #436]	; (8001718 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	e01a      	b.n	800159e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a6a      	ldr	r2, [pc, #424]	; (8001718 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d103      	bne.n	800157a <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8001572:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001576:	60bb      	str	r3, [r7, #8]
 8001578:	e011      	b.n	800159e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a67      	ldr	r2, [pc, #412]	; (800171c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d102      	bne.n	800158a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001584:	4b66      	ldr	r3, [pc, #408]	; (8001720 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	e009      	b.n	800159e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a64      	ldr	r2, [pc, #400]	; (8001720 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d102      	bne.n	800159a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8001594:	4b61      	ldr	r3, [pc, #388]	; (800171c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	e001      	b.n	800159e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800159a:	2300      	movs	r3, #0
 800159c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d101      	bne.n	80015a8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e0b0      	b.n	800170a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d101      	bne.n	80015b6 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80015b2:	2302      	movs	r3, #2
 80015b4:	e0a9      	b.n	800170a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2201      	movs	r2, #1
 80015ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	f003 0304 	and.w	r3, r3, #4
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	f040 808d 	bne.w	80016e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	f003 0304 	and.w	r3, r3, #4
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f040 8086 	bne.w	80016e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015e4:	d004      	beq.n	80015f0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a4b      	ldr	r2, [pc, #300]	; (8001718 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d101      	bne.n	80015f4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80015f0:	4b4c      	ldr	r3, [pc, #304]	; (8001724 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80015f2:	e000      	b.n	80015f6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80015f4:	4b4c      	ldr	r3, [pc, #304]	; (8001728 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80015f6:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d040      	beq.n	8001682 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001600:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	6859      	ldr	r1, [r3, #4]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001612:	035b      	lsls	r3, r3, #13
 8001614:	430b      	orrs	r3, r1
 8001616:	431a      	orrs	r2, r3
 8001618:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800161a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	f003 0303 	and.w	r3, r3, #3
 8001626:	2b01      	cmp	r3, #1
 8001628:	d108      	bne.n	800163c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0301 	and.w	r3, r3, #1
 8001634:	2b01      	cmp	r3, #1
 8001636:	d101      	bne.n	800163c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001638:	2301      	movs	r3, #1
 800163a:	e000      	b.n	800163e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 800163c:	2300      	movs	r3, #0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d15c      	bne.n	80016fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f003 0303 	and.w	r3, r3, #3
 800164a:	2b01      	cmp	r3, #1
 800164c:	d107      	bne.n	800165e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	2b01      	cmp	r3, #1
 8001658:	d101      	bne.n	800165e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800165a:	2301      	movs	r3, #1
 800165c:	e000      	b.n	8001660 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800165e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001660:	2b00      	cmp	r3, #0
 8001662:	d14b      	bne.n	80016fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001664:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800166c:	f023 030f 	bic.w	r3, r3, #15
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	6811      	ldr	r1, [r2, #0]
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	6892      	ldr	r2, [r2, #8]
 8001678:	430a      	orrs	r2, r1
 800167a:	431a      	orrs	r2, r3
 800167c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800167e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001680:	e03c      	b.n	80016fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001682:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800168a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800168c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	f003 0303 	and.w	r3, r3, #3
 8001698:	2b01      	cmp	r3, #1
 800169a:	d108      	bne.n	80016ae <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d101      	bne.n	80016ae <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80016aa:	2301      	movs	r3, #1
 80016ac:	e000      	b.n	80016b0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80016ae:	2300      	movs	r3, #0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d123      	bne.n	80016fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	f003 0303 	and.w	r3, r3, #3
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d107      	bne.n	80016d0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 0301 	and.w	r3, r3, #1
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d101      	bne.n	80016d0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80016cc:	2301      	movs	r3, #1
 80016ce:	e000      	b.n	80016d2 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80016d0:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d112      	bne.n	80016fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80016d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80016de:	f023 030f 	bic.w	r3, r3, #15
 80016e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80016e4:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80016e6:	e009      	b.n	80016fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ec:	f043 0220 	orr.w	r2, r3, #32
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80016f4:	2301      	movs	r3, #1
 80016f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80016fa:	e000      	b.n	80016fe <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80016fc:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2200      	movs	r2, #0
 8001702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001706:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800170a:	4618      	mov	r0, r3
 800170c:	3764      	adds	r7, #100	; 0x64
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	50000100 	.word	0x50000100
 800171c:	50000400 	.word	0x50000400
 8001720:	50000500 	.word	0x50000500
 8001724:	50000300 	.word	0x50000300
 8001728:	50000700 	.word	0x50000700

0800172c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001734:	2300      	movs	r3, #0
 8001736:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	f003 0303 	and.w	r3, r3, #3
 8001742:	2b01      	cmp	r3, #1
 8001744:	d108      	bne.n	8001758 <ADC_Enable+0x2c>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0301 	and.w	r3, r3, #1
 8001750:	2b01      	cmp	r3, #1
 8001752:	d101      	bne.n	8001758 <ADC_Enable+0x2c>
 8001754:	2301      	movs	r3, #1
 8001756:	e000      	b.n	800175a <ADC_Enable+0x2e>
 8001758:	2300      	movs	r3, #0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d143      	bne.n	80017e6 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	689a      	ldr	r2, [r3, #8]
 8001764:	4b22      	ldr	r3, [pc, #136]	; (80017f0 <ADC_Enable+0xc4>)
 8001766:	4013      	ands	r3, r2
 8001768:	2b00      	cmp	r3, #0
 800176a:	d00d      	beq.n	8001788 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001770:	f043 0210 	orr.w	r2, r3, #16
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800177c:	f043 0201 	orr.w	r2, r3, #1
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e02f      	b.n	80017e8 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	689a      	ldr	r2, [r3, #8]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f042 0201 	orr.w	r2, r2, #1
 8001796:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001798:	f7fe ffb6 	bl	8000708 <HAL_GetTick>
 800179c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800179e:	e01b      	b.n	80017d8 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80017a0:	f7fe ffb2 	bl	8000708 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d914      	bls.n	80017d8 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0301 	and.w	r3, r3, #1
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d00d      	beq.n	80017d8 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c0:	f043 0210 	orr.w	r2, r3, #16
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017cc:	f043 0201 	orr.w	r2, r3, #1
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e007      	b.n	80017e8 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d1dc      	bne.n	80017a0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80017e6:	2300      	movs	r3, #0
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3710      	adds	r7, #16
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	8000003f 	.word	0x8000003f

080017f4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f003 0303 	and.w	r3, r3, #3
 800180a:	2b01      	cmp	r3, #1
 800180c:	d108      	bne.n	8001820 <ADC_Disable+0x2c>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f003 0301 	and.w	r3, r3, #1
 8001818:	2b01      	cmp	r3, #1
 800181a:	d101      	bne.n	8001820 <ADC_Disable+0x2c>
 800181c:	2301      	movs	r3, #1
 800181e:	e000      	b.n	8001822 <ADC_Disable+0x2e>
 8001820:	2300      	movs	r3, #0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d047      	beq.n	80018b6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f003 030d 	and.w	r3, r3, #13
 8001830:	2b01      	cmp	r3, #1
 8001832:	d10f      	bne.n	8001854 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	689a      	ldr	r2, [r3, #8]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f042 0202 	orr.w	r2, r2, #2
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2203      	movs	r2, #3
 800184a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800184c:	f7fe ff5c 	bl	8000708 <HAL_GetTick>
 8001850:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001852:	e029      	b.n	80018a8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001858:	f043 0210 	orr.w	r2, r3, #16
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001864:	f043 0201 	orr.w	r2, r3, #1
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800186c:	2301      	movs	r3, #1
 800186e:	e023      	b.n	80018b8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001870:	f7fe ff4a 	bl	8000708 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	2b02      	cmp	r3, #2
 800187c:	d914      	bls.n	80018a8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	f003 0301 	and.w	r3, r3, #1
 8001888:	2b01      	cmp	r3, #1
 800188a:	d10d      	bne.n	80018a8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001890:	f043 0210 	orr.w	r2, r3, #16
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189c:	f043 0201 	orr.w	r2, r3, #1
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e007      	b.n	80018b8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	d0dc      	beq.n	8001870 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80018b6:	2300      	movs	r3, #0
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f003 0307 	and.w	r3, r3, #7
 80018ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d0:	4b0c      	ldr	r3, [pc, #48]	; (8001904 <__NVIC_SetPriorityGrouping+0x44>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018d6:	68ba      	ldr	r2, [r7, #8]
 80018d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018dc:	4013      	ands	r3, r2
 80018de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018f2:	4a04      	ldr	r2, [pc, #16]	; (8001904 <__NVIC_SetPriorityGrouping+0x44>)
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	60d3      	str	r3, [r2, #12]
}
 80018f8:	bf00      	nop
 80018fa:	3714      	adds	r7, #20
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr
 8001904:	e000ed00 	.word	0xe000ed00

08001908 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800190c:	4b04      	ldr	r3, [pc, #16]	; (8001920 <__NVIC_GetPriorityGrouping+0x18>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	0a1b      	lsrs	r3, r3, #8
 8001912:	f003 0307 	and.w	r3, r3, #7
}
 8001916:	4618      	mov	r0, r3
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	e000ed00 	.word	0xe000ed00

08001924 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	6039      	str	r1, [r7, #0]
 800192e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001930:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001934:	2b00      	cmp	r3, #0
 8001936:	db0a      	blt.n	800194e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	b2da      	uxtb	r2, r3
 800193c:	490c      	ldr	r1, [pc, #48]	; (8001970 <__NVIC_SetPriority+0x4c>)
 800193e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001942:	0112      	lsls	r2, r2, #4
 8001944:	b2d2      	uxtb	r2, r2
 8001946:	440b      	add	r3, r1
 8001948:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800194c:	e00a      	b.n	8001964 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	b2da      	uxtb	r2, r3
 8001952:	4908      	ldr	r1, [pc, #32]	; (8001974 <__NVIC_SetPriority+0x50>)
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	f003 030f 	and.w	r3, r3, #15
 800195a:	3b04      	subs	r3, #4
 800195c:	0112      	lsls	r2, r2, #4
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	440b      	add	r3, r1
 8001962:	761a      	strb	r2, [r3, #24]
}
 8001964:	bf00      	nop
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	e000e100 	.word	0xe000e100
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001978:	b480      	push	{r7}
 800197a:	b089      	sub	sp, #36	; 0x24
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f1c3 0307 	rsb	r3, r3, #7
 8001992:	2b04      	cmp	r3, #4
 8001994:	bf28      	it	cs
 8001996:	2304      	movcs	r3, #4
 8001998:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	3304      	adds	r3, #4
 800199e:	2b06      	cmp	r3, #6
 80019a0:	d902      	bls.n	80019a8 <NVIC_EncodePriority+0x30>
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	3b03      	subs	r3, #3
 80019a6:	e000      	b.n	80019aa <NVIC_EncodePriority+0x32>
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019ac:	f04f 32ff 	mov.w	r2, #4294967295
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	43da      	mvns	r2, r3
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	401a      	ands	r2, r3
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019c0:	f04f 31ff 	mov.w	r1, #4294967295
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ca:	43d9      	mvns	r1, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d0:	4313      	orrs	r3, r2
         );
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3724      	adds	r7, #36	; 0x24
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
	...

080019e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	3b01      	subs	r3, #1
 80019ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019f0:	d301      	bcc.n	80019f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019f2:	2301      	movs	r3, #1
 80019f4:	e00f      	b.n	8001a16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019f6:	4a0a      	ldr	r2, [pc, #40]	; (8001a20 <SysTick_Config+0x40>)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	3b01      	subs	r3, #1
 80019fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019fe:	210f      	movs	r1, #15
 8001a00:	f04f 30ff 	mov.w	r0, #4294967295
 8001a04:	f7ff ff8e 	bl	8001924 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a08:	4b05      	ldr	r3, [pc, #20]	; (8001a20 <SysTick_Config+0x40>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a0e:	4b04      	ldr	r3, [pc, #16]	; (8001a20 <SysTick_Config+0x40>)
 8001a10:	2207      	movs	r2, #7
 8001a12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	e000e010 	.word	0xe000e010

08001a24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f7ff ff47 	bl	80018c0 <__NVIC_SetPriorityGrouping>
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b086      	sub	sp, #24
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	4603      	mov	r3, r0
 8001a42:	60b9      	str	r1, [r7, #8]
 8001a44:	607a      	str	r2, [r7, #4]
 8001a46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a4c:	f7ff ff5c 	bl	8001908 <__NVIC_GetPriorityGrouping>
 8001a50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	68b9      	ldr	r1, [r7, #8]
 8001a56:	6978      	ldr	r0, [r7, #20]
 8001a58:	f7ff ff8e 	bl	8001978 <NVIC_EncodePriority>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a62:	4611      	mov	r1, r2
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff ff5d 	bl	8001924 <__NVIC_SetPriority>
}
 8001a6a:	bf00      	nop
 8001a6c:	3718      	adds	r7, #24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f7ff ffb0 	bl	80019e0 <SysTick_Config>
 8001a80:	4603      	mov	r3, r0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
	...

08001a8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b087      	sub	sp, #28
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a96:	2300      	movs	r3, #0
 8001a98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a9a:	e154      	b.n	8001d46 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	2101      	movs	r1, #1
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	f000 8146 	beq.w	8001d40 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f003 0303 	and.w	r3, r3, #3
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d005      	beq.n	8001acc <HAL_GPIO_Init+0x40>
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 0303 	and.w	r3, r3, #3
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d130      	bne.n	8001b2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	2203      	movs	r2, #3
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	43db      	mvns	r3, r3
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	68da      	ldr	r2, [r3, #12]
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	005b      	lsls	r3, r3, #1
 8001aec:	fa02 f303 	lsl.w	r3, r2, r3
 8001af0:	693a      	ldr	r2, [r7, #16]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b02:	2201      	movs	r2, #1
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	43db      	mvns	r3, r3
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	091b      	lsrs	r3, r3, #4
 8001b18:	f003 0201 	and.w	r2, r3, #1
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f003 0303 	and.w	r3, r3, #3
 8001b36:	2b03      	cmp	r3, #3
 8001b38:	d017      	beq.n	8001b6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	2203      	movs	r2, #3
 8001b46:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4a:	43db      	mvns	r3, r3
 8001b4c:	693a      	ldr	r2, [r7, #16]
 8001b4e:	4013      	ands	r3, r2
 8001b50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	689a      	ldr	r2, [r3, #8]
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f003 0303 	and.w	r3, r3, #3
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d123      	bne.n	8001bbe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	08da      	lsrs	r2, r3, #3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	3208      	adds	r2, #8
 8001b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	220f      	movs	r2, #15
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	43db      	mvns	r3, r3
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	4013      	ands	r3, r2
 8001b98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	691a      	ldr	r2, [r3, #16]
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	f003 0307 	and.w	r3, r3, #7
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	08da      	lsrs	r2, r3, #3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	3208      	adds	r2, #8
 8001bb8:	6939      	ldr	r1, [r7, #16]
 8001bba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	2203      	movs	r2, #3
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f003 0203 	and.w	r2, r3, #3
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	f000 80a0 	beq.w	8001d40 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c00:	4b58      	ldr	r3, [pc, #352]	; (8001d64 <HAL_GPIO_Init+0x2d8>)
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	4a57      	ldr	r2, [pc, #348]	; (8001d64 <HAL_GPIO_Init+0x2d8>)
 8001c06:	f043 0301 	orr.w	r3, r3, #1
 8001c0a:	6193      	str	r3, [r2, #24]
 8001c0c:	4b55      	ldr	r3, [pc, #340]	; (8001d64 <HAL_GPIO_Init+0x2d8>)
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	f003 0301 	and.w	r3, r3, #1
 8001c14:	60bb      	str	r3, [r7, #8]
 8001c16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c18:	4a53      	ldr	r2, [pc, #332]	; (8001d68 <HAL_GPIO_Init+0x2dc>)
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	089b      	lsrs	r3, r3, #2
 8001c1e:	3302      	adds	r3, #2
 8001c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	220f      	movs	r2, #15
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c42:	d019      	beq.n	8001c78 <HAL_GPIO_Init+0x1ec>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a49      	ldr	r2, [pc, #292]	; (8001d6c <HAL_GPIO_Init+0x2e0>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d013      	beq.n	8001c74 <HAL_GPIO_Init+0x1e8>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a48      	ldr	r2, [pc, #288]	; (8001d70 <HAL_GPIO_Init+0x2e4>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d00d      	beq.n	8001c70 <HAL_GPIO_Init+0x1e4>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a47      	ldr	r2, [pc, #284]	; (8001d74 <HAL_GPIO_Init+0x2e8>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d007      	beq.n	8001c6c <HAL_GPIO_Init+0x1e0>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a46      	ldr	r2, [pc, #280]	; (8001d78 <HAL_GPIO_Init+0x2ec>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d101      	bne.n	8001c68 <HAL_GPIO_Init+0x1dc>
 8001c64:	2304      	movs	r3, #4
 8001c66:	e008      	b.n	8001c7a <HAL_GPIO_Init+0x1ee>
 8001c68:	2305      	movs	r3, #5
 8001c6a:	e006      	b.n	8001c7a <HAL_GPIO_Init+0x1ee>
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e004      	b.n	8001c7a <HAL_GPIO_Init+0x1ee>
 8001c70:	2302      	movs	r3, #2
 8001c72:	e002      	b.n	8001c7a <HAL_GPIO_Init+0x1ee>
 8001c74:	2301      	movs	r3, #1
 8001c76:	e000      	b.n	8001c7a <HAL_GPIO_Init+0x1ee>
 8001c78:	2300      	movs	r3, #0
 8001c7a:	697a      	ldr	r2, [r7, #20]
 8001c7c:	f002 0203 	and.w	r2, r2, #3
 8001c80:	0092      	lsls	r2, r2, #2
 8001c82:	4093      	lsls	r3, r2
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c8a:	4937      	ldr	r1, [pc, #220]	; (8001d68 <HAL_GPIO_Init+0x2dc>)
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	089b      	lsrs	r3, r3, #2
 8001c90:	3302      	adds	r3, #2
 8001c92:	693a      	ldr	r2, [r7, #16]
 8001c94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c98:	4b38      	ldr	r3, [pc, #224]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	43db      	mvns	r3, r3
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d003      	beq.n	8001cbc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001cb4:	693a      	ldr	r2, [r7, #16]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001cbc:	4a2f      	ldr	r2, [pc, #188]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cc2:	4b2e      	ldr	r3, [pc, #184]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	43db      	mvns	r3, r3
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d003      	beq.n	8001ce6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001ce6:	4a25      	ldr	r2, [pc, #148]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cec:	4b23      	ldr	r3, [pc, #140]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d003      	beq.n	8001d10 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d10:	4a1a      	ldr	r2, [pc, #104]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d16:	4b19      	ldr	r3, [pc, #100]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	43db      	mvns	r3, r3
 8001d20:	693a      	ldr	r2, [r7, #16]
 8001d22:	4013      	ands	r3, r2
 8001d24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001d3a:	4a10      	ldr	r2, [pc, #64]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	3301      	adds	r3, #1
 8001d44:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	f47f aea3 	bne.w	8001a9c <HAL_GPIO_Init+0x10>
  }
}
 8001d56:	bf00      	nop
 8001d58:	bf00      	nop
 8001d5a:	371c      	adds	r7, #28
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	40021000 	.word	0x40021000
 8001d68:	40010000 	.word	0x40010000
 8001d6c:	48000400 	.word	0x48000400
 8001d70:	48000800 	.word	0x48000800
 8001d74:	48000c00 	.word	0x48000c00
 8001d78:	48001000 	.word	0x48001000
 8001d7c:	40010400 	.word	0x40010400

08001d80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	460b      	mov	r3, r1
 8001d8a:	807b      	strh	r3, [r7, #2]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d90:	787b      	ldrb	r3, [r7, #1]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d96:	887a      	ldrh	r2, [r7, #2]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d9c:	e002      	b.n	8001da4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d9e:	887a      	ldrh	r2, [r7, #2]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dbc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001dc0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dc6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d102      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	f001 b823 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dda:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	f000 817d 	beq.w	80020e6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001dec:	4bbc      	ldr	r3, [pc, #752]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f003 030c 	and.w	r3, r3, #12
 8001df4:	2b04      	cmp	r3, #4
 8001df6:	d00c      	beq.n	8001e12 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001df8:	4bb9      	ldr	r3, [pc, #740]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 030c 	and.w	r3, r3, #12
 8001e00:	2b08      	cmp	r3, #8
 8001e02:	d15c      	bne.n	8001ebe <HAL_RCC_OscConfig+0x10e>
 8001e04:	4bb6      	ldr	r3, [pc, #728]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e10:	d155      	bne.n	8001ebe <HAL_RCC_OscConfig+0x10e>
 8001e12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e16:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001e1e:	fa93 f3a3 	rbit	r3, r3
 8001e22:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e26:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e2a:	fab3 f383 	clz	r3, r3
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	095b      	lsrs	r3, r3, #5
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d102      	bne.n	8001e44 <HAL_RCC_OscConfig+0x94>
 8001e3e:	4ba8      	ldr	r3, [pc, #672]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	e015      	b.n	8001e70 <HAL_RCC_OscConfig+0xc0>
 8001e44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e48:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001e50:	fa93 f3a3 	rbit	r3, r3
 8001e54:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001e58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e5c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001e60:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001e64:	fa93 f3a3 	rbit	r3, r3
 8001e68:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001e6c:	4b9c      	ldr	r3, [pc, #624]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e70:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001e74:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001e78:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001e7c:	fa92 f2a2 	rbit	r2, r2
 8001e80:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001e84:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001e88:	fab2 f282 	clz	r2, r2
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	f042 0220 	orr.w	r2, r2, #32
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	f002 021f 	and.w	r2, r2, #31
 8001e98:	2101      	movs	r1, #1
 8001e9a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	f000 811f 	beq.w	80020e4 <HAL_RCC_OscConfig+0x334>
 8001ea6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eaa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	f040 8116 	bne.w	80020e4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	f000 bfaf 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ebe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ec2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ece:	d106      	bne.n	8001ede <HAL_RCC_OscConfig+0x12e>
 8001ed0:	4b83      	ldr	r3, [pc, #524]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a82      	ldr	r2, [pc, #520]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001ed6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eda:	6013      	str	r3, [r2, #0]
 8001edc:	e036      	b.n	8001f4c <HAL_RCC_OscConfig+0x19c>
 8001ede:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ee2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d10c      	bne.n	8001f08 <HAL_RCC_OscConfig+0x158>
 8001eee:	4b7c      	ldr	r3, [pc, #496]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a7b      	ldr	r2, [pc, #492]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001ef4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ef8:	6013      	str	r3, [r2, #0]
 8001efa:	4b79      	ldr	r3, [pc, #484]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a78      	ldr	r2, [pc, #480]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f04:	6013      	str	r3, [r2, #0]
 8001f06:	e021      	b.n	8001f4c <HAL_RCC_OscConfig+0x19c>
 8001f08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f0c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f18:	d10c      	bne.n	8001f34 <HAL_RCC_OscConfig+0x184>
 8001f1a:	4b71      	ldr	r3, [pc, #452]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a70      	ldr	r2, [pc, #448]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f24:	6013      	str	r3, [r2, #0]
 8001f26:	4b6e      	ldr	r3, [pc, #440]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a6d      	ldr	r2, [pc, #436]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	e00b      	b.n	8001f4c <HAL_RCC_OscConfig+0x19c>
 8001f34:	4b6a      	ldr	r3, [pc, #424]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a69      	ldr	r2, [pc, #420]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f3e:	6013      	str	r3, [r2, #0]
 8001f40:	4b67      	ldr	r3, [pc, #412]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a66      	ldr	r2, [pc, #408]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f4a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f4c:	4b64      	ldr	r3, [pc, #400]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f50:	f023 020f 	bic.w	r2, r3, #15
 8001f54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f58:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	495f      	ldr	r1, [pc, #380]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d059      	beq.n	800202a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f76:	f7fe fbc7 	bl	8000708 <HAL_GetTick>
 8001f7a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7e:	e00a      	b.n	8001f96 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f80:	f7fe fbc2 	bl	8000708 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	2b64      	cmp	r3, #100	; 0x64
 8001f8e:	d902      	bls.n	8001f96 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001f90:	2303      	movs	r3, #3
 8001f92:	f000 bf43 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
 8001f96:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f9a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001fa2:	fa93 f3a3 	rbit	r3, r3
 8001fa6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001faa:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fae:	fab3 f383 	clz	r3, r3
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	095b      	lsrs	r3, r3, #5
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	f043 0301 	orr.w	r3, r3, #1
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d102      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x218>
 8001fc2:	4b47      	ldr	r3, [pc, #284]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	e015      	b.n	8001ff4 <HAL_RCC_OscConfig+0x244>
 8001fc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001fcc:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001fd4:	fa93 f3a3 	rbit	r3, r3
 8001fd8:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001fdc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001fe0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001fe4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001fe8:	fa93 f3a3 	rbit	r3, r3
 8001fec:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001ff0:	4b3b      	ldr	r3, [pc, #236]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ff8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001ffc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002000:	fa92 f2a2 	rbit	r2, r2
 8002004:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002008:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800200c:	fab2 f282 	clz	r2, r2
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	f042 0220 	orr.w	r2, r2, #32
 8002016:	b2d2      	uxtb	r2, r2
 8002018:	f002 021f 	and.w	r2, r2, #31
 800201c:	2101      	movs	r1, #1
 800201e:	fa01 f202 	lsl.w	r2, r1, r2
 8002022:	4013      	ands	r3, r2
 8002024:	2b00      	cmp	r3, #0
 8002026:	d0ab      	beq.n	8001f80 <HAL_RCC_OscConfig+0x1d0>
 8002028:	e05d      	b.n	80020e6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800202a:	f7fe fb6d 	bl	8000708 <HAL_GetTick>
 800202e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002032:	e00a      	b.n	800204a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002034:	f7fe fb68 	bl	8000708 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	2b64      	cmp	r3, #100	; 0x64
 8002042:	d902      	bls.n	800204a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	f000 bee9 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
 800204a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800204e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002052:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002056:	fa93 f3a3 	rbit	r3, r3
 800205a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800205e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002062:	fab3 f383 	clz	r3, r3
 8002066:	b2db      	uxtb	r3, r3
 8002068:	095b      	lsrs	r3, r3, #5
 800206a:	b2db      	uxtb	r3, r3
 800206c:	f043 0301 	orr.w	r3, r3, #1
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b01      	cmp	r3, #1
 8002074:	d102      	bne.n	800207c <HAL_RCC_OscConfig+0x2cc>
 8002076:	4b1a      	ldr	r3, [pc, #104]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	e015      	b.n	80020a8 <HAL_RCC_OscConfig+0x2f8>
 800207c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002080:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002084:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002088:	fa93 f3a3 	rbit	r3, r3
 800208c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002090:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002094:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002098:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800209c:	fa93 f3a3 	rbit	r3, r3
 80020a0:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80020a4:	4b0e      	ldr	r3, [pc, #56]	; (80020e0 <HAL_RCC_OscConfig+0x330>)
 80020a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020ac:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80020b0:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80020b4:	fa92 f2a2 	rbit	r2, r2
 80020b8:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80020bc:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80020c0:	fab2 f282 	clz	r2, r2
 80020c4:	b2d2      	uxtb	r2, r2
 80020c6:	f042 0220 	orr.w	r2, r2, #32
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	f002 021f 	and.w	r2, r2, #31
 80020d0:	2101      	movs	r1, #1
 80020d2:	fa01 f202 	lsl.w	r2, r1, r2
 80020d6:	4013      	ands	r3, r2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1ab      	bne.n	8002034 <HAL_RCC_OscConfig+0x284>
 80020dc:	e003      	b.n	80020e6 <HAL_RCC_OscConfig+0x336>
 80020de:	bf00      	nop
 80020e0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f000 817d 	beq.w	80023f6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80020fc:	4ba6      	ldr	r3, [pc, #664]	; (8002398 <HAL_RCC_OscConfig+0x5e8>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f003 030c 	and.w	r3, r3, #12
 8002104:	2b00      	cmp	r3, #0
 8002106:	d00b      	beq.n	8002120 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002108:	4ba3      	ldr	r3, [pc, #652]	; (8002398 <HAL_RCC_OscConfig+0x5e8>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f003 030c 	and.w	r3, r3, #12
 8002110:	2b08      	cmp	r3, #8
 8002112:	d172      	bne.n	80021fa <HAL_RCC_OscConfig+0x44a>
 8002114:	4ba0      	ldr	r3, [pc, #640]	; (8002398 <HAL_RCC_OscConfig+0x5e8>)
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d16c      	bne.n	80021fa <HAL_RCC_OscConfig+0x44a>
 8002120:	2302      	movs	r3, #2
 8002122:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002126:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800212a:	fa93 f3a3 	rbit	r3, r3
 800212e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002132:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002136:	fab3 f383 	clz	r3, r3
 800213a:	b2db      	uxtb	r3, r3
 800213c:	095b      	lsrs	r3, r3, #5
 800213e:	b2db      	uxtb	r3, r3
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b01      	cmp	r3, #1
 8002148:	d102      	bne.n	8002150 <HAL_RCC_OscConfig+0x3a0>
 800214a:	4b93      	ldr	r3, [pc, #588]	; (8002398 <HAL_RCC_OscConfig+0x5e8>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	e013      	b.n	8002178 <HAL_RCC_OscConfig+0x3c8>
 8002150:	2302      	movs	r3, #2
 8002152:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002156:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800215a:	fa93 f3a3 	rbit	r3, r3
 800215e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002162:	2302      	movs	r3, #2
 8002164:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002168:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800216c:	fa93 f3a3 	rbit	r3, r3
 8002170:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002174:	4b88      	ldr	r3, [pc, #544]	; (8002398 <HAL_RCC_OscConfig+0x5e8>)
 8002176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002178:	2202      	movs	r2, #2
 800217a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800217e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002182:	fa92 f2a2 	rbit	r2, r2
 8002186:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800218a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800218e:	fab2 f282 	clz	r2, r2
 8002192:	b2d2      	uxtb	r2, r2
 8002194:	f042 0220 	orr.w	r2, r2, #32
 8002198:	b2d2      	uxtb	r2, r2
 800219a:	f002 021f 	and.w	r2, r2, #31
 800219e:	2101      	movs	r1, #1
 80021a0:	fa01 f202 	lsl.w	r2, r1, r2
 80021a4:	4013      	ands	r3, r2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00a      	beq.n	80021c0 <HAL_RCC_OscConfig+0x410>
 80021aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d002      	beq.n	80021c0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	f000 be2e 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021c0:	4b75      	ldr	r3, [pc, #468]	; (8002398 <HAL_RCC_OscConfig+0x5e8>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021cc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	695b      	ldr	r3, [r3, #20]
 80021d4:	21f8      	movs	r1, #248	; 0xf8
 80021d6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021da:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80021de:	fa91 f1a1 	rbit	r1, r1
 80021e2:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80021e6:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80021ea:	fab1 f181 	clz	r1, r1
 80021ee:	b2c9      	uxtb	r1, r1
 80021f0:	408b      	lsls	r3, r1
 80021f2:	4969      	ldr	r1, [pc, #420]	; (8002398 <HAL_RCC_OscConfig+0x5e8>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021f8:	e0fd      	b.n	80023f6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 8088 	beq.w	800231c <HAL_RCC_OscConfig+0x56c>
 800220c:	2301      	movs	r3, #1
 800220e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002212:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002216:	fa93 f3a3 	rbit	r3, r3
 800221a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800221e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002222:	fab3 f383 	clz	r3, r3
 8002226:	b2db      	uxtb	r3, r3
 8002228:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800222c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	461a      	mov	r2, r3
 8002234:	2301      	movs	r3, #1
 8002236:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002238:	f7fe fa66 	bl	8000708 <HAL_GetTick>
 800223c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002240:	e00a      	b.n	8002258 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002242:	f7fe fa61 	bl	8000708 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b02      	cmp	r3, #2
 8002250:	d902      	bls.n	8002258 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	f000 bde2 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002258:	2302      	movs	r3, #2
 800225a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002262:	fa93 f3a3 	rbit	r3, r3
 8002266:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800226a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800226e:	fab3 f383 	clz	r3, r3
 8002272:	b2db      	uxtb	r3, r3
 8002274:	095b      	lsrs	r3, r3, #5
 8002276:	b2db      	uxtb	r3, r3
 8002278:	f043 0301 	orr.w	r3, r3, #1
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b01      	cmp	r3, #1
 8002280:	d102      	bne.n	8002288 <HAL_RCC_OscConfig+0x4d8>
 8002282:	4b45      	ldr	r3, [pc, #276]	; (8002398 <HAL_RCC_OscConfig+0x5e8>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	e013      	b.n	80022b0 <HAL_RCC_OscConfig+0x500>
 8002288:	2302      	movs	r3, #2
 800228a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800228e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002292:	fa93 f3a3 	rbit	r3, r3
 8002296:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800229a:	2302      	movs	r3, #2
 800229c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80022a0:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80022a4:	fa93 f3a3 	rbit	r3, r3
 80022a8:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80022ac:	4b3a      	ldr	r3, [pc, #232]	; (8002398 <HAL_RCC_OscConfig+0x5e8>)
 80022ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b0:	2202      	movs	r2, #2
 80022b2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80022b6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80022ba:	fa92 f2a2 	rbit	r2, r2
 80022be:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80022c2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80022c6:	fab2 f282 	clz	r2, r2
 80022ca:	b2d2      	uxtb	r2, r2
 80022cc:	f042 0220 	orr.w	r2, r2, #32
 80022d0:	b2d2      	uxtb	r2, r2
 80022d2:	f002 021f 	and.w	r2, r2, #31
 80022d6:	2101      	movs	r1, #1
 80022d8:	fa01 f202 	lsl.w	r2, r1, r2
 80022dc:	4013      	ands	r3, r2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d0af      	beq.n	8002242 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e2:	4b2d      	ldr	r3, [pc, #180]	; (8002398 <HAL_RCC_OscConfig+0x5e8>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022ee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	21f8      	movs	r1, #248	; 0xf8
 80022f8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fc:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002300:	fa91 f1a1 	rbit	r1, r1
 8002304:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002308:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800230c:	fab1 f181 	clz	r1, r1
 8002310:	b2c9      	uxtb	r1, r1
 8002312:	408b      	lsls	r3, r1
 8002314:	4920      	ldr	r1, [pc, #128]	; (8002398 <HAL_RCC_OscConfig+0x5e8>)
 8002316:	4313      	orrs	r3, r2
 8002318:	600b      	str	r3, [r1, #0]
 800231a:	e06c      	b.n	80023f6 <HAL_RCC_OscConfig+0x646>
 800231c:	2301      	movs	r3, #1
 800231e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002322:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002326:	fa93 f3a3 	rbit	r3, r3
 800232a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800232e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002332:	fab3 f383 	clz	r3, r3
 8002336:	b2db      	uxtb	r3, r3
 8002338:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800233c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	461a      	mov	r2, r3
 8002344:	2300      	movs	r3, #0
 8002346:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002348:	f7fe f9de 	bl	8000708 <HAL_GetTick>
 800234c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002350:	e00a      	b.n	8002368 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002352:	f7fe f9d9 	bl	8000708 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d902      	bls.n	8002368 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	f000 bd5a 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002368:	2302      	movs	r3, #2
 800236a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002372:	fa93 f3a3 	rbit	r3, r3
 8002376:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800237a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800237e:	fab3 f383 	clz	r3, r3
 8002382:	b2db      	uxtb	r3, r3
 8002384:	095b      	lsrs	r3, r3, #5
 8002386:	b2db      	uxtb	r3, r3
 8002388:	f043 0301 	orr.w	r3, r3, #1
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b01      	cmp	r3, #1
 8002390:	d104      	bne.n	800239c <HAL_RCC_OscConfig+0x5ec>
 8002392:	4b01      	ldr	r3, [pc, #4]	; (8002398 <HAL_RCC_OscConfig+0x5e8>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	e015      	b.n	80023c4 <HAL_RCC_OscConfig+0x614>
 8002398:	40021000 	.word	0x40021000
 800239c:	2302      	movs	r3, #2
 800239e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80023a6:	fa93 f3a3 	rbit	r3, r3
 80023aa:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80023ae:	2302      	movs	r3, #2
 80023b0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80023b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80023b8:	fa93 f3a3 	rbit	r3, r3
 80023bc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80023c0:	4bc8      	ldr	r3, [pc, #800]	; (80026e4 <HAL_RCC_OscConfig+0x934>)
 80023c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c4:	2202      	movs	r2, #2
 80023c6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80023ca:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80023ce:	fa92 f2a2 	rbit	r2, r2
 80023d2:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80023d6:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80023da:	fab2 f282 	clz	r2, r2
 80023de:	b2d2      	uxtb	r2, r2
 80023e0:	f042 0220 	orr.w	r2, r2, #32
 80023e4:	b2d2      	uxtb	r2, r2
 80023e6:	f002 021f 	and.w	r2, r2, #31
 80023ea:	2101      	movs	r1, #1
 80023ec:	fa01 f202 	lsl.w	r2, r1, r2
 80023f0:	4013      	ands	r3, r2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d1ad      	bne.n	8002352 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023fa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0308 	and.w	r3, r3, #8
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 8110 	beq.w	800262c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800240c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002410:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d079      	beq.n	8002510 <HAL_RCC_OscConfig+0x760>
 800241c:	2301      	movs	r3, #1
 800241e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002422:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002426:	fa93 f3a3 	rbit	r3, r3
 800242a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800242e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002432:	fab3 f383 	clz	r3, r3
 8002436:	b2db      	uxtb	r3, r3
 8002438:	461a      	mov	r2, r3
 800243a:	4bab      	ldr	r3, [pc, #684]	; (80026e8 <HAL_RCC_OscConfig+0x938>)
 800243c:	4413      	add	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	461a      	mov	r2, r3
 8002442:	2301      	movs	r3, #1
 8002444:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002446:	f7fe f95f 	bl	8000708 <HAL_GetTick>
 800244a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800244e:	e00a      	b.n	8002466 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002450:	f7fe f95a 	bl	8000708 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d902      	bls.n	8002466 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	f000 bcdb 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002466:	2302      	movs	r3, #2
 8002468:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800246c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002470:	fa93 f3a3 	rbit	r3, r3
 8002474:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002478:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800247c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002480:	2202      	movs	r2, #2
 8002482:	601a      	str	r2, [r3, #0]
 8002484:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002488:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	fa93 f2a3 	rbit	r2, r3
 8002492:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002496:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80024a4:	2202      	movs	r2, #2
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	fa93 f2a3 	rbit	r2, r3
 80024b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024ba:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80024be:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024c0:	4b88      	ldr	r3, [pc, #544]	; (80026e4 <HAL_RCC_OscConfig+0x934>)
 80024c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024c8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80024cc:	2102      	movs	r1, #2
 80024ce:	6019      	str	r1, [r3, #0]
 80024d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024d4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	fa93 f1a3 	rbit	r1, r3
 80024de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024e2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80024e6:	6019      	str	r1, [r3, #0]
  return result;
 80024e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024ec:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	fab3 f383 	clz	r3, r3
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	f003 031f 	and.w	r3, r3, #31
 8002502:	2101      	movs	r1, #1
 8002504:	fa01 f303 	lsl.w	r3, r1, r3
 8002508:	4013      	ands	r3, r2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d0a0      	beq.n	8002450 <HAL_RCC_OscConfig+0x6a0>
 800250e:	e08d      	b.n	800262c <HAL_RCC_OscConfig+0x87c>
 8002510:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002514:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002518:	2201      	movs	r2, #1
 800251a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002520:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	fa93 f2a3 	rbit	r2, r3
 800252a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800252e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002532:	601a      	str	r2, [r3, #0]
  return result;
 8002534:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002538:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800253c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800253e:	fab3 f383 	clz	r3, r3
 8002542:	b2db      	uxtb	r3, r3
 8002544:	461a      	mov	r2, r3
 8002546:	4b68      	ldr	r3, [pc, #416]	; (80026e8 <HAL_RCC_OscConfig+0x938>)
 8002548:	4413      	add	r3, r2
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	461a      	mov	r2, r3
 800254e:	2300      	movs	r3, #0
 8002550:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002552:	f7fe f8d9 	bl	8000708 <HAL_GetTick>
 8002556:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800255a:	e00a      	b.n	8002572 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800255c:	f7fe f8d4 	bl	8000708 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	2b02      	cmp	r3, #2
 800256a:	d902      	bls.n	8002572 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	f000 bc55 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002572:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002576:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800257a:	2202      	movs	r2, #2
 800257c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800257e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002582:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	fa93 f2a3 	rbit	r2, r3
 800258c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002590:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800259a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800259e:	2202      	movs	r2, #2
 80025a0:	601a      	str	r2, [r3, #0]
 80025a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025a6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	fa93 f2a3 	rbit	r2, r3
 80025b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025b4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025be:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80025c2:	2202      	movs	r2, #2
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	fa93 f2a3 	rbit	r2, r3
 80025d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025d8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80025dc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025de:	4b41      	ldr	r3, [pc, #260]	; (80026e4 <HAL_RCC_OscConfig+0x934>)
 80025e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025e6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80025ea:	2102      	movs	r1, #2
 80025ec:	6019      	str	r1, [r3, #0]
 80025ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025f2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	fa93 f1a3 	rbit	r1, r3
 80025fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002600:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002604:	6019      	str	r1, [r3, #0]
  return result;
 8002606:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800260a:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	fab3 f383 	clz	r3, r3
 8002614:	b2db      	uxtb	r3, r3
 8002616:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800261a:	b2db      	uxtb	r3, r3
 800261c:	f003 031f 	and.w	r3, r3, #31
 8002620:	2101      	movs	r1, #1
 8002622:	fa01 f303 	lsl.w	r3, r1, r3
 8002626:	4013      	ands	r3, r2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d197      	bne.n	800255c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800262c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002630:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b00      	cmp	r3, #0
 800263e:	f000 81a1 	beq.w	8002984 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002642:	2300      	movs	r3, #0
 8002644:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002648:	4b26      	ldr	r3, [pc, #152]	; (80026e4 <HAL_RCC_OscConfig+0x934>)
 800264a:	69db      	ldr	r3, [r3, #28]
 800264c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d116      	bne.n	8002682 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002654:	4b23      	ldr	r3, [pc, #140]	; (80026e4 <HAL_RCC_OscConfig+0x934>)
 8002656:	69db      	ldr	r3, [r3, #28]
 8002658:	4a22      	ldr	r2, [pc, #136]	; (80026e4 <HAL_RCC_OscConfig+0x934>)
 800265a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800265e:	61d3      	str	r3, [r2, #28]
 8002660:	4b20      	ldr	r3, [pc, #128]	; (80026e4 <HAL_RCC_OscConfig+0x934>)
 8002662:	69db      	ldr	r3, [r3, #28]
 8002664:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002668:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800266c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002676:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800267a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800267c:	2301      	movs	r3, #1
 800267e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002682:	4b1a      	ldr	r3, [pc, #104]	; (80026ec <HAL_RCC_OscConfig+0x93c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800268a:	2b00      	cmp	r3, #0
 800268c:	d11a      	bne.n	80026c4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800268e:	4b17      	ldr	r3, [pc, #92]	; (80026ec <HAL_RCC_OscConfig+0x93c>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a16      	ldr	r2, [pc, #88]	; (80026ec <HAL_RCC_OscConfig+0x93c>)
 8002694:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002698:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800269a:	f7fe f835 	bl	8000708 <HAL_GetTick>
 800269e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a2:	e009      	b.n	80026b8 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026a4:	f7fe f830 	bl	8000708 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	2b64      	cmp	r3, #100	; 0x64
 80026b2:	d901      	bls.n	80026b8 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e3b1      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b8:	4b0c      	ldr	r3, [pc, #48]	; (80026ec <HAL_RCC_OscConfig+0x93c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d0ef      	beq.n	80026a4 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026c8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d10d      	bne.n	80026f0 <HAL_RCC_OscConfig+0x940>
 80026d4:	4b03      	ldr	r3, [pc, #12]	; (80026e4 <HAL_RCC_OscConfig+0x934>)
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	4a02      	ldr	r2, [pc, #8]	; (80026e4 <HAL_RCC_OscConfig+0x934>)
 80026da:	f043 0301 	orr.w	r3, r3, #1
 80026de:	6213      	str	r3, [r2, #32]
 80026e0:	e03c      	b.n	800275c <HAL_RCC_OscConfig+0x9ac>
 80026e2:	bf00      	nop
 80026e4:	40021000 	.word	0x40021000
 80026e8:	10908120 	.word	0x10908120
 80026ec:	40007000 	.word	0x40007000
 80026f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d10c      	bne.n	800271a <HAL_RCC_OscConfig+0x96a>
 8002700:	4bc1      	ldr	r3, [pc, #772]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002702:	6a1b      	ldr	r3, [r3, #32]
 8002704:	4ac0      	ldr	r2, [pc, #768]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002706:	f023 0301 	bic.w	r3, r3, #1
 800270a:	6213      	str	r3, [r2, #32]
 800270c:	4bbe      	ldr	r3, [pc, #760]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	4abd      	ldr	r2, [pc, #756]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002712:	f023 0304 	bic.w	r3, r3, #4
 8002716:	6213      	str	r3, [r2, #32]
 8002718:	e020      	b.n	800275c <HAL_RCC_OscConfig+0x9ac>
 800271a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800271e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	2b05      	cmp	r3, #5
 8002728:	d10c      	bne.n	8002744 <HAL_RCC_OscConfig+0x994>
 800272a:	4bb7      	ldr	r3, [pc, #732]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 800272c:	6a1b      	ldr	r3, [r3, #32]
 800272e:	4ab6      	ldr	r2, [pc, #728]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002730:	f043 0304 	orr.w	r3, r3, #4
 8002734:	6213      	str	r3, [r2, #32]
 8002736:	4bb4      	ldr	r3, [pc, #720]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002738:	6a1b      	ldr	r3, [r3, #32]
 800273a:	4ab3      	ldr	r2, [pc, #716]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 800273c:	f043 0301 	orr.w	r3, r3, #1
 8002740:	6213      	str	r3, [r2, #32]
 8002742:	e00b      	b.n	800275c <HAL_RCC_OscConfig+0x9ac>
 8002744:	4bb0      	ldr	r3, [pc, #704]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002746:	6a1b      	ldr	r3, [r3, #32]
 8002748:	4aaf      	ldr	r2, [pc, #700]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 800274a:	f023 0301 	bic.w	r3, r3, #1
 800274e:	6213      	str	r3, [r2, #32]
 8002750:	4bad      	ldr	r3, [pc, #692]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	4aac      	ldr	r2, [pc, #688]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002756:	f023 0304 	bic.w	r3, r3, #4
 800275a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800275c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002760:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 8081 	beq.w	8002870 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800276e:	f7fd ffcb 	bl	8000708 <HAL_GetTick>
 8002772:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002776:	e00b      	b.n	8002790 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002778:	f7fd ffc6 	bl	8000708 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	f241 3288 	movw	r2, #5000	; 0x1388
 8002788:	4293      	cmp	r3, r2
 800278a:	d901      	bls.n	8002790 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e345      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002790:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002794:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002798:	2202      	movs	r2, #2
 800279a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027a0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	fa93 f2a3 	rbit	r2, r3
 80027aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027ae:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80027b2:	601a      	str	r2, [r3, #0]
 80027b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027b8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80027bc:	2202      	movs	r2, #2
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027c4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	fa93 f2a3 	rbit	r2, r3
 80027ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027d2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80027d6:	601a      	str	r2, [r3, #0]
  return result;
 80027d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027dc:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80027e0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027e2:	fab3 f383 	clz	r3, r3
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	095b      	lsrs	r3, r3, #5
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	f043 0302 	orr.w	r3, r3, #2
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d102      	bne.n	80027fc <HAL_RCC_OscConfig+0xa4c>
 80027f6:	4b84      	ldr	r3, [pc, #528]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	e013      	b.n	8002824 <HAL_RCC_OscConfig+0xa74>
 80027fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002800:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002804:	2202      	movs	r2, #2
 8002806:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002808:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800280c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	fa93 f2a3 	rbit	r2, r3
 8002816:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800281a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	4b79      	ldr	r3, [pc, #484]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002824:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002828:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800282c:	2102      	movs	r1, #2
 800282e:	6011      	str	r1, [r2, #0]
 8002830:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002834:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002838:	6812      	ldr	r2, [r2, #0]
 800283a:	fa92 f1a2 	rbit	r1, r2
 800283e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002842:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002846:	6011      	str	r1, [r2, #0]
  return result;
 8002848:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800284c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002850:	6812      	ldr	r2, [r2, #0]
 8002852:	fab2 f282 	clz	r2, r2
 8002856:	b2d2      	uxtb	r2, r2
 8002858:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800285c:	b2d2      	uxtb	r2, r2
 800285e:	f002 021f 	and.w	r2, r2, #31
 8002862:	2101      	movs	r1, #1
 8002864:	fa01 f202 	lsl.w	r2, r1, r2
 8002868:	4013      	ands	r3, r2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d084      	beq.n	8002778 <HAL_RCC_OscConfig+0x9c8>
 800286e:	e07f      	b.n	8002970 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002870:	f7fd ff4a 	bl	8000708 <HAL_GetTick>
 8002874:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002878:	e00b      	b.n	8002892 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800287a:	f7fd ff45 	bl	8000708 <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	f241 3288 	movw	r2, #5000	; 0x1388
 800288a:	4293      	cmp	r3, r2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e2c4      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002892:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002896:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800289a:	2202      	movs	r2, #2
 800289c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028a2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	fa93 f2a3 	rbit	r2, r3
 80028ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028b0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028ba:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80028be:	2202      	movs	r2, #2
 80028c0:	601a      	str	r2, [r3, #0]
 80028c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028c6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	fa93 f2a3 	rbit	r2, r3
 80028d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028d4:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80028d8:	601a      	str	r2, [r3, #0]
  return result;
 80028da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028de:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80028e2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028e4:	fab3 f383 	clz	r3, r3
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	095b      	lsrs	r3, r3, #5
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	f043 0302 	orr.w	r3, r3, #2
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d102      	bne.n	80028fe <HAL_RCC_OscConfig+0xb4e>
 80028f8:	4b43      	ldr	r3, [pc, #268]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 80028fa:	6a1b      	ldr	r3, [r3, #32]
 80028fc:	e013      	b.n	8002926 <HAL_RCC_OscConfig+0xb76>
 80028fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002902:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002906:	2202      	movs	r2, #2
 8002908:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800290a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800290e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	fa93 f2a3 	rbit	r2, r3
 8002918:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800291c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002920:	601a      	str	r2, [r3, #0]
 8002922:	4b39      	ldr	r3, [pc, #228]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002926:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800292a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800292e:	2102      	movs	r1, #2
 8002930:	6011      	str	r1, [r2, #0]
 8002932:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002936:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800293a:	6812      	ldr	r2, [r2, #0]
 800293c:	fa92 f1a2 	rbit	r1, r2
 8002940:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002944:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002948:	6011      	str	r1, [r2, #0]
  return result;
 800294a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800294e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002952:	6812      	ldr	r2, [r2, #0]
 8002954:	fab2 f282 	clz	r2, r2
 8002958:	b2d2      	uxtb	r2, r2
 800295a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800295e:	b2d2      	uxtb	r2, r2
 8002960:	f002 021f 	and.w	r2, r2, #31
 8002964:	2101      	movs	r1, #1
 8002966:	fa01 f202 	lsl.w	r2, r1, r2
 800296a:	4013      	ands	r3, r2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d184      	bne.n	800287a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002970:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002974:	2b01      	cmp	r3, #1
 8002976:	d105      	bne.n	8002984 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002978:	4b23      	ldr	r3, [pc, #140]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 800297a:	69db      	ldr	r3, [r3, #28]
 800297c:	4a22      	ldr	r2, [pc, #136]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 800297e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002982:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002984:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002988:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	69db      	ldr	r3, [r3, #28]
 8002990:	2b00      	cmp	r3, #0
 8002992:	f000 8242 	beq.w	8002e1a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002996:	4b1c      	ldr	r3, [pc, #112]	; (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f003 030c 	and.w	r3, r3, #12
 800299e:	2b08      	cmp	r3, #8
 80029a0:	f000 8213 	beq.w	8002dca <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	69db      	ldr	r3, [r3, #28]
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	f040 8162 	bne.w	8002c7a <HAL_RCC_OscConfig+0xeca>
 80029b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029ba:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80029be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80029c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029c8:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	fa93 f2a3 	rbit	r2, r3
 80029d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029d6:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80029da:	601a      	str	r2, [r3, #0]
  return result;
 80029dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029e0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80029e4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029e6:	fab3 f383 	clz	r3, r3
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80029f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	461a      	mov	r2, r3
 80029f8:	2300      	movs	r3, #0
 80029fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029fc:	f7fd fe84 	bl	8000708 <HAL_GetTick>
 8002a00:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a04:	e00c      	b.n	8002a20 <HAL_RCC_OscConfig+0xc70>
 8002a06:	bf00      	nop
 8002a08:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a0c:	f7fd fe7c 	bl	8000708 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d901      	bls.n	8002a20 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e1fd      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002a20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a24:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002a28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a32:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	fa93 f2a3 	rbit	r2, r3
 8002a3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a40:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002a44:	601a      	str	r2, [r3, #0]
  return result;
 8002a46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a4a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002a4e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a50:	fab3 f383 	clz	r3, r3
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	095b      	lsrs	r3, r3, #5
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	f043 0301 	orr.w	r3, r3, #1
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d102      	bne.n	8002a6a <HAL_RCC_OscConfig+0xcba>
 8002a64:	4bb0      	ldr	r3, [pc, #704]	; (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	e027      	b.n	8002aba <HAL_RCC_OscConfig+0xd0a>
 8002a6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a6e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002a72:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a7c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	fa93 f2a3 	rbit	r2, r3
 8002a86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a8a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a94:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002a98:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a9c:	601a      	str	r2, [r3, #0]
 8002a9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002aa2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	fa93 f2a3 	rbit	r2, r3
 8002aac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ab0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002ab4:	601a      	str	r2, [r3, #0]
 8002ab6:	4b9c      	ldr	r3, [pc, #624]	; (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002abe:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002ac2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002ac6:	6011      	str	r1, [r2, #0]
 8002ac8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002acc:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002ad0:	6812      	ldr	r2, [r2, #0]
 8002ad2:	fa92 f1a2 	rbit	r1, r2
 8002ad6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ada:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002ade:	6011      	str	r1, [r2, #0]
  return result;
 8002ae0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ae4:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002ae8:	6812      	ldr	r2, [r2, #0]
 8002aea:	fab2 f282 	clz	r2, r2
 8002aee:	b2d2      	uxtb	r2, r2
 8002af0:	f042 0220 	orr.w	r2, r2, #32
 8002af4:	b2d2      	uxtb	r2, r2
 8002af6:	f002 021f 	and.w	r2, r2, #31
 8002afa:	2101      	movs	r1, #1
 8002afc:	fa01 f202 	lsl.w	r2, r1, r2
 8002b00:	4013      	ands	r3, r2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d182      	bne.n	8002a0c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b06:	4b88      	ldr	r3, [pc, #544]	; (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002b0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b12:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002b1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6a1b      	ldr	r3, [r3, #32]
 8002b26:	430b      	orrs	r3, r1
 8002b28:	497f      	ldr	r1, [pc, #508]	; (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	604b      	str	r3, [r1, #4]
 8002b2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b32:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002b36:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002b3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b40:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	fa93 f2a3 	rbit	r2, r3
 8002b4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b4e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002b52:	601a      	str	r2, [r3, #0]
  return result;
 8002b54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b58:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002b5c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b5e:	fab3 f383 	clz	r3, r3
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002b68:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	461a      	mov	r2, r3
 8002b70:	2301      	movs	r3, #1
 8002b72:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b74:	f7fd fdc8 	bl	8000708 <HAL_GetTick>
 8002b78:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b7c:	e009      	b.n	8002b92 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b7e:	f7fd fdc3 	bl	8000708 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e144      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002b92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b96:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002b9a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ba4:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	fa93 f2a3 	rbit	r2, r3
 8002bae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bb2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002bb6:	601a      	str	r2, [r3, #0]
  return result;
 8002bb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bbc:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002bc0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bc2:	fab3 f383 	clz	r3, r3
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	095b      	lsrs	r3, r3, #5
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	f043 0301 	orr.w	r3, r3, #1
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d102      	bne.n	8002bdc <HAL_RCC_OscConfig+0xe2c>
 8002bd6:	4b54      	ldr	r3, [pc, #336]	; (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	e027      	b.n	8002c2c <HAL_RCC_OscConfig+0xe7c>
 8002bdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002be0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002be4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002be8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bee:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	fa93 f2a3 	rbit	r2, r3
 8002bf8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bfc:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002c00:	601a      	str	r2, [r3, #0]
 8002c02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c06:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002c0a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c14:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	fa93 f2a3 	rbit	r2, r3
 8002c1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c22:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	4b3f      	ldr	r3, [pc, #252]	; (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002c30:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002c34:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002c38:	6011      	str	r1, [r2, #0]
 8002c3a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002c3e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002c42:	6812      	ldr	r2, [r2, #0]
 8002c44:	fa92 f1a2 	rbit	r1, r2
 8002c48:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002c4c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002c50:	6011      	str	r1, [r2, #0]
  return result;
 8002c52:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002c56:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002c5a:	6812      	ldr	r2, [r2, #0]
 8002c5c:	fab2 f282 	clz	r2, r2
 8002c60:	b2d2      	uxtb	r2, r2
 8002c62:	f042 0220 	orr.w	r2, r2, #32
 8002c66:	b2d2      	uxtb	r2, r2
 8002c68:	f002 021f 	and.w	r2, r2, #31
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c72:	4013      	ands	r3, r2
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d082      	beq.n	8002b7e <HAL_RCC_OscConfig+0xdce>
 8002c78:	e0cf      	b.n	8002e1a <HAL_RCC_OscConfig+0x106a>
 8002c7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c7e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002c82:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002c86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c8c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	fa93 f2a3 	rbit	r2, r3
 8002c96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c9a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002c9e:	601a      	str	r2, [r3, #0]
  return result;
 8002ca0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ca4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002ca8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002caa:	fab3 f383 	clz	r3, r3
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002cb4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	461a      	mov	r2, r3
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc0:	f7fd fd22 	bl	8000708 <HAL_GetTick>
 8002cc4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cc8:	e009      	b.n	8002cde <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cca:	f7fd fd1d 	bl	8000708 <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e09e      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002cde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ce2:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002ce6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002cea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cf0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	fa93 f2a3 	rbit	r2, r3
 8002cfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cfe:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002d02:	601a      	str	r2, [r3, #0]
  return result;
 8002d04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d08:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002d0c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d0e:	fab3 f383 	clz	r3, r3
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	095b      	lsrs	r3, r3, #5
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	f043 0301 	orr.w	r3, r3, #1
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d104      	bne.n	8002d2c <HAL_RCC_OscConfig+0xf7c>
 8002d22:	4b01      	ldr	r3, [pc, #4]	; (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	e029      	b.n	8002d7c <HAL_RCC_OscConfig+0xfcc>
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d30:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002d34:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d3e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	fa93 f2a3 	rbit	r2, r3
 8002d48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d4c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8002d50:	601a      	str	r2, [r3, #0]
 8002d52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d56:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002d5a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d64:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	fa93 f2a3 	rbit	r2, r3
 8002d6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d72:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002d76:	601a      	str	r2, [r3, #0]
 8002d78:	4b2b      	ldr	r3, [pc, #172]	; (8002e28 <HAL_RCC_OscConfig+0x1078>)
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d80:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002d84:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002d88:	6011      	str	r1, [r2, #0]
 8002d8a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d8e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002d92:	6812      	ldr	r2, [r2, #0]
 8002d94:	fa92 f1a2 	rbit	r1, r2
 8002d98:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d9c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002da0:	6011      	str	r1, [r2, #0]
  return result;
 8002da2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002da6:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002daa:	6812      	ldr	r2, [r2, #0]
 8002dac:	fab2 f282 	clz	r2, r2
 8002db0:	b2d2      	uxtb	r2, r2
 8002db2:	f042 0220 	orr.w	r2, r2, #32
 8002db6:	b2d2      	uxtb	r2, r2
 8002db8:	f002 021f 	and.w	r2, r2, #31
 8002dbc:	2101      	movs	r1, #1
 8002dbe:	fa01 f202 	lsl.w	r2, r1, r2
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d180      	bne.n	8002cca <HAL_RCC_OscConfig+0xf1a>
 8002dc8:	e027      	b.n	8002e1a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	69db      	ldr	r3, [r3, #28]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d101      	bne.n	8002dde <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e01e      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002dde:	4b12      	ldr	r3, [pc, #72]	; (8002e28 <HAL_RCC_OscConfig+0x1078>)
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002de6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002dea:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002dee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002df2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6a1b      	ldr	r3, [r3, #32]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d10b      	bne.n	8002e16 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002dfe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002e02:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002e06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e0a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d001      	beq.n	8002e1a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e000      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40021000 	.word	0x40021000

08002e2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b09e      	sub	sp, #120	; 0x78
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002e36:	2300      	movs	r3, #0
 8002e38:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e162      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e44:	4b90      	ldr	r3, [pc, #576]	; (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d910      	bls.n	8002e74 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e52:	4b8d      	ldr	r3, [pc, #564]	; (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f023 0207 	bic.w	r2, r3, #7
 8002e5a:	498b      	ldr	r1, [pc, #556]	; (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e62:	4b89      	ldr	r3, [pc, #548]	; (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0307 	and.w	r3, r3, #7
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d001      	beq.n	8002e74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e14a      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0302 	and.w	r3, r3, #2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d008      	beq.n	8002e92 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e80:	4b82      	ldr	r3, [pc, #520]	; (800308c <HAL_RCC_ClockConfig+0x260>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	497f      	ldr	r1, [pc, #508]	; (800308c <HAL_RCC_ClockConfig+0x260>)
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 80dc 	beq.w	8003058 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d13c      	bne.n	8002f22 <HAL_RCC_ClockConfig+0xf6>
 8002ea8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002eac:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002eb0:	fa93 f3a3 	rbit	r3, r3
 8002eb4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002eb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb8:	fab3 f383 	clz	r3, r3
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	095b      	lsrs	r3, r3, #5
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	f043 0301 	orr.w	r3, r3, #1
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d102      	bne.n	8002ed2 <HAL_RCC_ClockConfig+0xa6>
 8002ecc:	4b6f      	ldr	r3, [pc, #444]	; (800308c <HAL_RCC_ClockConfig+0x260>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	e00f      	b.n	8002ef2 <HAL_RCC_ClockConfig+0xc6>
 8002ed2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ed6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002eda:	fa93 f3a3 	rbit	r3, r3
 8002ede:	667b      	str	r3, [r7, #100]	; 0x64
 8002ee0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ee4:	663b      	str	r3, [r7, #96]	; 0x60
 8002ee6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ee8:	fa93 f3a3 	rbit	r3, r3
 8002eec:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002eee:	4b67      	ldr	r3, [pc, #412]	; (800308c <HAL_RCC_ClockConfig+0x260>)
 8002ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ef6:	65ba      	str	r2, [r7, #88]	; 0x58
 8002ef8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002efa:	fa92 f2a2 	rbit	r2, r2
 8002efe:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002f00:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002f02:	fab2 f282 	clz	r2, r2
 8002f06:	b2d2      	uxtb	r2, r2
 8002f08:	f042 0220 	orr.w	r2, r2, #32
 8002f0c:	b2d2      	uxtb	r2, r2
 8002f0e:	f002 021f 	and.w	r2, r2, #31
 8002f12:	2101      	movs	r1, #1
 8002f14:	fa01 f202 	lsl.w	r2, r1, r2
 8002f18:	4013      	ands	r3, r2
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d17b      	bne.n	8003016 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e0f3      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d13c      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0x178>
 8002f2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f2e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f32:	fa93 f3a3 	rbit	r3, r3
 8002f36:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002f38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f3a:	fab3 f383 	clz	r3, r3
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	095b      	lsrs	r3, r3, #5
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	f043 0301 	orr.w	r3, r3, #1
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d102      	bne.n	8002f54 <HAL_RCC_ClockConfig+0x128>
 8002f4e:	4b4f      	ldr	r3, [pc, #316]	; (800308c <HAL_RCC_ClockConfig+0x260>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	e00f      	b.n	8002f74 <HAL_RCC_ClockConfig+0x148>
 8002f54:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f58:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f5c:	fa93 f3a3 	rbit	r3, r3
 8002f60:	647b      	str	r3, [r7, #68]	; 0x44
 8002f62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f66:	643b      	str	r3, [r7, #64]	; 0x40
 8002f68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f6a:	fa93 f3a3 	rbit	r3, r3
 8002f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f70:	4b46      	ldr	r3, [pc, #280]	; (800308c <HAL_RCC_ClockConfig+0x260>)
 8002f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f74:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f78:	63ba      	str	r2, [r7, #56]	; 0x38
 8002f7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f7c:	fa92 f2a2 	rbit	r2, r2
 8002f80:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002f82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f84:	fab2 f282 	clz	r2, r2
 8002f88:	b2d2      	uxtb	r2, r2
 8002f8a:	f042 0220 	orr.w	r2, r2, #32
 8002f8e:	b2d2      	uxtb	r2, r2
 8002f90:	f002 021f 	and.w	r2, r2, #31
 8002f94:	2101      	movs	r1, #1
 8002f96:	fa01 f202 	lsl.w	r2, r1, r2
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d13a      	bne.n	8003016 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e0b2      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002faa:	fa93 f3a3 	rbit	r3, r3
 8002fae:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fb2:	fab3 f383 	clz	r3, r3
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	095b      	lsrs	r3, r3, #5
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	f043 0301 	orr.w	r3, r3, #1
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d102      	bne.n	8002fcc <HAL_RCC_ClockConfig+0x1a0>
 8002fc6:	4b31      	ldr	r3, [pc, #196]	; (800308c <HAL_RCC_ClockConfig+0x260>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	e00d      	b.n	8002fe8 <HAL_RCC_ClockConfig+0x1bc>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fd2:	fa93 f3a3 	rbit	r3, r3
 8002fd6:	627b      	str	r3, [r7, #36]	; 0x24
 8002fd8:	2302      	movs	r3, #2
 8002fda:	623b      	str	r3, [r7, #32]
 8002fdc:	6a3b      	ldr	r3, [r7, #32]
 8002fde:	fa93 f3a3 	rbit	r3, r3
 8002fe2:	61fb      	str	r3, [r7, #28]
 8002fe4:	4b29      	ldr	r3, [pc, #164]	; (800308c <HAL_RCC_ClockConfig+0x260>)
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe8:	2202      	movs	r2, #2
 8002fea:	61ba      	str	r2, [r7, #24]
 8002fec:	69ba      	ldr	r2, [r7, #24]
 8002fee:	fa92 f2a2 	rbit	r2, r2
 8002ff2:	617a      	str	r2, [r7, #20]
  return result;
 8002ff4:	697a      	ldr	r2, [r7, #20]
 8002ff6:	fab2 f282 	clz	r2, r2
 8002ffa:	b2d2      	uxtb	r2, r2
 8002ffc:	f042 0220 	orr.w	r2, r2, #32
 8003000:	b2d2      	uxtb	r2, r2
 8003002:	f002 021f 	and.w	r2, r2, #31
 8003006:	2101      	movs	r1, #1
 8003008:	fa01 f202 	lsl.w	r2, r1, r2
 800300c:	4013      	ands	r3, r2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e079      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003016:	4b1d      	ldr	r3, [pc, #116]	; (800308c <HAL_RCC_ClockConfig+0x260>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f023 0203 	bic.w	r2, r3, #3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	491a      	ldr	r1, [pc, #104]	; (800308c <HAL_RCC_ClockConfig+0x260>)
 8003024:	4313      	orrs	r3, r2
 8003026:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003028:	f7fd fb6e 	bl	8000708 <HAL_GetTick>
 800302c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800302e:	e00a      	b.n	8003046 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003030:	f7fd fb6a 	bl	8000708 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	f241 3288 	movw	r2, #5000	; 0x1388
 800303e:	4293      	cmp	r3, r2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e061      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003046:	4b11      	ldr	r3, [pc, #68]	; (800308c <HAL_RCC_ClockConfig+0x260>)
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f003 020c 	and.w	r2, r3, #12
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	429a      	cmp	r2, r3
 8003056:	d1eb      	bne.n	8003030 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003058:	4b0b      	ldr	r3, [pc, #44]	; (8003088 <HAL_RCC_ClockConfig+0x25c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	429a      	cmp	r2, r3
 8003064:	d214      	bcs.n	8003090 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003066:	4b08      	ldr	r3, [pc, #32]	; (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f023 0207 	bic.w	r2, r3, #7
 800306e:	4906      	ldr	r1, [pc, #24]	; (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	4313      	orrs	r3, r2
 8003074:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003076:	4b04      	ldr	r3, [pc, #16]	; (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0307 	and.w	r3, r3, #7
 800307e:	683a      	ldr	r2, [r7, #0]
 8003080:	429a      	cmp	r2, r3
 8003082:	d005      	beq.n	8003090 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e040      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
 8003088:	40022000 	.word	0x40022000
 800308c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0304 	and.w	r3, r3, #4
 8003098:	2b00      	cmp	r3, #0
 800309a:	d008      	beq.n	80030ae <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800309c:	4b1d      	ldr	r3, [pc, #116]	; (8003114 <HAL_RCC_ClockConfig+0x2e8>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	491a      	ldr	r1, [pc, #104]	; (8003114 <HAL_RCC_ClockConfig+0x2e8>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0308 	and.w	r3, r3, #8
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d009      	beq.n	80030ce <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030ba:	4b16      	ldr	r3, [pc, #88]	; (8003114 <HAL_RCC_ClockConfig+0x2e8>)
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	00db      	lsls	r3, r3, #3
 80030c8:	4912      	ldr	r1, [pc, #72]	; (8003114 <HAL_RCC_ClockConfig+0x2e8>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80030ce:	f000 f829 	bl	8003124 <HAL_RCC_GetSysClockFreq>
 80030d2:	4601      	mov	r1, r0
 80030d4:	4b0f      	ldr	r3, [pc, #60]	; (8003114 <HAL_RCC_ClockConfig+0x2e8>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030dc:	22f0      	movs	r2, #240	; 0xf0
 80030de:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e0:	693a      	ldr	r2, [r7, #16]
 80030e2:	fa92 f2a2 	rbit	r2, r2
 80030e6:	60fa      	str	r2, [r7, #12]
  return result;
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	fab2 f282 	clz	r2, r2
 80030ee:	b2d2      	uxtb	r2, r2
 80030f0:	40d3      	lsrs	r3, r2
 80030f2:	4a09      	ldr	r2, [pc, #36]	; (8003118 <HAL_RCC_ClockConfig+0x2ec>)
 80030f4:	5cd3      	ldrb	r3, [r2, r3]
 80030f6:	fa21 f303 	lsr.w	r3, r1, r3
 80030fa:	4a08      	ldr	r2, [pc, #32]	; (800311c <HAL_RCC_ClockConfig+0x2f0>)
 80030fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80030fe:	4b08      	ldr	r3, [pc, #32]	; (8003120 <HAL_RCC_ClockConfig+0x2f4>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f7fd fabc 	bl	8000680 <HAL_InitTick>
  
  return HAL_OK;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3778      	adds	r7, #120	; 0x78
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	40021000 	.word	0x40021000
 8003118:	080035c8 	.word	0x080035c8
 800311c:	20000000 	.word	0x20000000
 8003120:	20000004 	.word	0x20000004

08003124 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003124:	b480      	push	{r7}
 8003126:	b08b      	sub	sp, #44	; 0x2c
 8003128:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800312a:	2300      	movs	r3, #0
 800312c:	61fb      	str	r3, [r7, #28]
 800312e:	2300      	movs	r3, #0
 8003130:	61bb      	str	r3, [r7, #24]
 8003132:	2300      	movs	r3, #0
 8003134:	627b      	str	r3, [r7, #36]	; 0x24
 8003136:	2300      	movs	r3, #0
 8003138:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800313a:	2300      	movs	r3, #0
 800313c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800313e:	4b29      	ldr	r3, [pc, #164]	; (80031e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	f003 030c 	and.w	r3, r3, #12
 800314a:	2b04      	cmp	r3, #4
 800314c:	d002      	beq.n	8003154 <HAL_RCC_GetSysClockFreq+0x30>
 800314e:	2b08      	cmp	r3, #8
 8003150:	d003      	beq.n	800315a <HAL_RCC_GetSysClockFreq+0x36>
 8003152:	e03c      	b.n	80031ce <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003154:	4b24      	ldr	r3, [pc, #144]	; (80031e8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003156:	623b      	str	r3, [r7, #32]
      break;
 8003158:	e03c      	b.n	80031d4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003160:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003164:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003166:	68ba      	ldr	r2, [r7, #8]
 8003168:	fa92 f2a2 	rbit	r2, r2
 800316c:	607a      	str	r2, [r7, #4]
  return result;
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	fab2 f282 	clz	r2, r2
 8003174:	b2d2      	uxtb	r2, r2
 8003176:	40d3      	lsrs	r3, r2
 8003178:	4a1c      	ldr	r2, [pc, #112]	; (80031ec <HAL_RCC_GetSysClockFreq+0xc8>)
 800317a:	5cd3      	ldrb	r3, [r2, r3]
 800317c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800317e:	4b19      	ldr	r3, [pc, #100]	; (80031e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003182:	f003 030f 	and.w	r3, r3, #15
 8003186:	220f      	movs	r2, #15
 8003188:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	fa92 f2a2 	rbit	r2, r2
 8003190:	60fa      	str	r2, [r7, #12]
  return result;
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	fab2 f282 	clz	r2, r2
 8003198:	b2d2      	uxtb	r2, r2
 800319a:	40d3      	lsrs	r3, r2
 800319c:	4a14      	ldr	r2, [pc, #80]	; (80031f0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800319e:	5cd3      	ldrb	r3, [r2, r3]
 80031a0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d008      	beq.n	80031be <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80031ac:	4a0e      	ldr	r2, [pc, #56]	; (80031e8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	fb02 f303 	mul.w	r3, r2, r3
 80031ba:	627b      	str	r3, [r7, #36]	; 0x24
 80031bc:	e004      	b.n	80031c8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	4a0c      	ldr	r2, [pc, #48]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 80031c2:	fb02 f303 	mul.w	r3, r2, r3
 80031c6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80031c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ca:	623b      	str	r3, [r7, #32]
      break;
 80031cc:	e002      	b.n	80031d4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031ce:	4b06      	ldr	r3, [pc, #24]	; (80031e8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80031d0:	623b      	str	r3, [r7, #32]
      break;
 80031d2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031d4:	6a3b      	ldr	r3, [r7, #32]
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	372c      	adds	r7, #44	; 0x2c
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	40021000 	.word	0x40021000
 80031e8:	007a1200 	.word	0x007a1200
 80031ec:	080035d8 	.word	0x080035d8
 80031f0:	080035e8 	.word	0x080035e8
 80031f4:	003d0900 	.word	0x003d0900

080031f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b092      	sub	sp, #72	; 0x48
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003200:	2300      	movs	r3, #0
 8003202:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003204:	2300      	movs	r3, #0
 8003206:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003208:	2300      	movs	r3, #0
 800320a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003216:	2b00      	cmp	r3, #0
 8003218:	f000 80d4 	beq.w	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800321c:	4b4e      	ldr	r3, [pc, #312]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800321e:	69db      	ldr	r3, [r3, #28]
 8003220:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d10e      	bne.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003228:	4b4b      	ldr	r3, [pc, #300]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800322a:	69db      	ldr	r3, [r3, #28]
 800322c:	4a4a      	ldr	r2, [pc, #296]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800322e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003232:	61d3      	str	r3, [r2, #28]
 8003234:	4b48      	ldr	r3, [pc, #288]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003236:	69db      	ldr	r3, [r3, #28]
 8003238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800323c:	60bb      	str	r3, [r7, #8]
 800323e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003240:	2301      	movs	r3, #1
 8003242:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003246:	4b45      	ldr	r3, [pc, #276]	; (800335c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800324e:	2b00      	cmp	r3, #0
 8003250:	d118      	bne.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003252:	4b42      	ldr	r3, [pc, #264]	; (800335c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a41      	ldr	r2, [pc, #260]	; (800335c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003258:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800325c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800325e:	f7fd fa53 	bl	8000708 <HAL_GetTick>
 8003262:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003264:	e008      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003266:	f7fd fa4f 	bl	8000708 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b64      	cmp	r3, #100	; 0x64
 8003272:	d901      	bls.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e169      	b.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003278:	4b38      	ldr	r3, [pc, #224]	; (800335c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0f0      	beq.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003284:	4b34      	ldr	r3, [pc, #208]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800328c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800328e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003290:	2b00      	cmp	r3, #0
 8003292:	f000 8084 	beq.w	800339e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800329e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d07c      	beq.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80032a4:	4b2c      	ldr	r3, [pc, #176]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032a6:	6a1b      	ldr	r3, [r3, #32]
 80032a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80032ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032b2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032b6:	fa93 f3a3 	rbit	r3, r3
 80032ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80032bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80032be:	fab3 f383 	clz	r3, r3
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	461a      	mov	r2, r3
 80032c6:	4b26      	ldr	r3, [pc, #152]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80032c8:	4413      	add	r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	461a      	mov	r2, r3
 80032ce:	2301      	movs	r3, #1
 80032d0:	6013      	str	r3, [r2, #0]
 80032d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032d6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032da:	fa93 f3a3 	rbit	r3, r3
 80032de:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80032e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032e2:	fab3 f383 	clz	r3, r3
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	461a      	mov	r2, r3
 80032ea:	4b1d      	ldr	r3, [pc, #116]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80032ec:	4413      	add	r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	461a      	mov	r2, r3
 80032f2:	2300      	movs	r3, #0
 80032f4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80032f6:	4a18      	ldr	r2, [pc, #96]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032fa:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80032fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d04b      	beq.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003306:	f7fd f9ff 	bl	8000708 <HAL_GetTick>
 800330a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800330c:	e00a      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800330e:	f7fd f9fb 	bl	8000708 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	f241 3288 	movw	r2, #5000	; 0x1388
 800331c:	4293      	cmp	r3, r2
 800331e:	d901      	bls.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e113      	b.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003324:	2302      	movs	r3, #2
 8003326:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800332a:	fa93 f3a3 	rbit	r3, r3
 800332e:	627b      	str	r3, [r7, #36]	; 0x24
 8003330:	2302      	movs	r3, #2
 8003332:	623b      	str	r3, [r7, #32]
 8003334:	6a3b      	ldr	r3, [r7, #32]
 8003336:	fa93 f3a3 	rbit	r3, r3
 800333a:	61fb      	str	r3, [r7, #28]
  return result;
 800333c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800333e:	fab3 f383 	clz	r3, r3
 8003342:	b2db      	uxtb	r3, r3
 8003344:	095b      	lsrs	r3, r3, #5
 8003346:	b2db      	uxtb	r3, r3
 8003348:	f043 0302 	orr.w	r3, r3, #2
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b02      	cmp	r3, #2
 8003350:	d108      	bne.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003352:	4b01      	ldr	r3, [pc, #4]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003354:	6a1b      	ldr	r3, [r3, #32]
 8003356:	e00d      	b.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003358:	40021000 	.word	0x40021000
 800335c:	40007000 	.word	0x40007000
 8003360:	10908100 	.word	0x10908100
 8003364:	2302      	movs	r3, #2
 8003366:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003368:	69bb      	ldr	r3, [r7, #24]
 800336a:	fa93 f3a3 	rbit	r3, r3
 800336e:	617b      	str	r3, [r7, #20]
 8003370:	4b78      	ldr	r3, [pc, #480]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003374:	2202      	movs	r2, #2
 8003376:	613a      	str	r2, [r7, #16]
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	fa92 f2a2 	rbit	r2, r2
 800337e:	60fa      	str	r2, [r7, #12]
  return result;
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	fab2 f282 	clz	r2, r2
 8003386:	b2d2      	uxtb	r2, r2
 8003388:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800338c:	b2d2      	uxtb	r2, r2
 800338e:	f002 021f 	and.w	r2, r2, #31
 8003392:	2101      	movs	r1, #1
 8003394:	fa01 f202 	lsl.w	r2, r1, r2
 8003398:	4013      	ands	r3, r2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d0b7      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800339e:	4b6d      	ldr	r3, [pc, #436]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	496a      	ldr	r1, [pc, #424]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80033b0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d105      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033b8:	4b66      	ldr	r3, [pc, #408]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033ba:	69db      	ldr	r3, [r3, #28]
 80033bc:	4a65      	ldr	r2, [pc, #404]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033c2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d008      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033d0:	4b60      	ldr	r3, [pc, #384]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d4:	f023 0203 	bic.w	r2, r3, #3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	495d      	ldr	r1, [pc, #372]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d008      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033ee:	4b59      	ldr	r3, [pc, #356]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	4956      	ldr	r1, [pc, #344]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b00      	cmp	r3, #0
 800340a:	d008      	beq.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800340c:	4b51      	ldr	r3, [pc, #324]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800340e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003410:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	691b      	ldr	r3, [r3, #16]
 8003418:	494e      	ldr	r1, [pc, #312]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800341a:	4313      	orrs	r3, r2
 800341c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0320 	and.w	r3, r3, #32
 8003426:	2b00      	cmp	r3, #0
 8003428:	d008      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800342a:	4b4a      	ldr	r3, [pc, #296]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800342c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342e:	f023 0210 	bic.w	r2, r3, #16
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	69db      	ldr	r3, [r3, #28]
 8003436:	4947      	ldr	r1, [pc, #284]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003438:	4313      	orrs	r3, r2
 800343a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d008      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003448:	4b42      	ldr	r3, [pc, #264]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003454:	493f      	ldr	r1, [pc, #252]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003456:	4313      	orrs	r3, r2
 8003458:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003462:	2b00      	cmp	r3, #0
 8003464:	d008      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003466:	4b3b      	ldr	r3, [pc, #236]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346a:	f023 0220 	bic.w	r2, r3, #32
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a1b      	ldr	r3, [r3, #32]
 8003472:	4938      	ldr	r1, [pc, #224]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003474:	4313      	orrs	r3, r2
 8003476:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0308 	and.w	r3, r3, #8
 8003480:	2b00      	cmp	r3, #0
 8003482:	d008      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003484:	4b33      	ldr	r3, [pc, #204]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003488:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	695b      	ldr	r3, [r3, #20]
 8003490:	4930      	ldr	r1, [pc, #192]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003492:	4313      	orrs	r3, r2
 8003494:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0310 	and.w	r3, r3, #16
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d008      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034a2:	4b2c      	ldr	r3, [pc, #176]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	4929      	ldr	r1, [pc, #164]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d008      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80034c0:	4b24      	ldr	r3, [pc, #144]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034cc:	4921      	ldr	r1, [pc, #132]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034ce:	4313      	orrs	r3, r2
 80034d0:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d008      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80034de:	4b1d      	ldr	r3, [pc, #116]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e2:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ea:	491a      	ldr	r1, [pc, #104]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d008      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80034fc:	4b15      	ldr	r3, [pc, #84]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003500:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003508:	4912      	ldr	r1, [pc, #72]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800350a:	4313      	orrs	r3, r2
 800350c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d008      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800351a:	4b0e      	ldr	r3, [pc, #56]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003526:	490b      	ldr	r1, [pc, #44]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003528:	4313      	orrs	r3, r2
 800352a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d008      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003538:	4b06      	ldr	r3, [pc, #24]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800353a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003544:	4903      	ldr	r1, [pc, #12]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003546:	4313      	orrs	r3, r2
 8003548:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800354a:	2300      	movs	r3, #0
}
 800354c:	4618      	mov	r0, r3
 800354e:	3748      	adds	r7, #72	; 0x48
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	40021000 	.word	0x40021000

08003558 <memset>:
 8003558:	4402      	add	r2, r0
 800355a:	4603      	mov	r3, r0
 800355c:	4293      	cmp	r3, r2
 800355e:	d100      	bne.n	8003562 <memset+0xa>
 8003560:	4770      	bx	lr
 8003562:	f803 1b01 	strb.w	r1, [r3], #1
 8003566:	e7f9      	b.n	800355c <memset+0x4>

08003568 <__libc_init_array>:
 8003568:	b570      	push	{r4, r5, r6, lr}
 800356a:	4d0d      	ldr	r5, [pc, #52]	; (80035a0 <__libc_init_array+0x38>)
 800356c:	4c0d      	ldr	r4, [pc, #52]	; (80035a4 <__libc_init_array+0x3c>)
 800356e:	1b64      	subs	r4, r4, r5
 8003570:	10a4      	asrs	r4, r4, #2
 8003572:	2600      	movs	r6, #0
 8003574:	42a6      	cmp	r6, r4
 8003576:	d109      	bne.n	800358c <__libc_init_array+0x24>
 8003578:	4d0b      	ldr	r5, [pc, #44]	; (80035a8 <__libc_init_array+0x40>)
 800357a:	4c0c      	ldr	r4, [pc, #48]	; (80035ac <__libc_init_array+0x44>)
 800357c:	f000 f818 	bl	80035b0 <_init>
 8003580:	1b64      	subs	r4, r4, r5
 8003582:	10a4      	asrs	r4, r4, #2
 8003584:	2600      	movs	r6, #0
 8003586:	42a6      	cmp	r6, r4
 8003588:	d105      	bne.n	8003596 <__libc_init_array+0x2e>
 800358a:	bd70      	pop	{r4, r5, r6, pc}
 800358c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003590:	4798      	blx	r3
 8003592:	3601      	adds	r6, #1
 8003594:	e7ee      	b.n	8003574 <__libc_init_array+0xc>
 8003596:	f855 3b04 	ldr.w	r3, [r5], #4
 800359a:	4798      	blx	r3
 800359c:	3601      	adds	r6, #1
 800359e:	e7f2      	b.n	8003586 <__libc_init_array+0x1e>
 80035a0:	080035f8 	.word	0x080035f8
 80035a4:	080035f8 	.word	0x080035f8
 80035a8:	080035f8 	.word	0x080035f8
 80035ac:	080035fc 	.word	0x080035fc

080035b0 <_init>:
 80035b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035b2:	bf00      	nop
 80035b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035b6:	bc08      	pop	{r3}
 80035b8:	469e      	mov	lr, r3
 80035ba:	4770      	bx	lr

080035bc <_fini>:
 80035bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035be:	bf00      	nop
 80035c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035c2:	bc08      	pop	{r3}
 80035c4:	469e      	mov	lr, r3
 80035c6:	4770      	bx	lr
