vhdl work "E:\Facultate\1.2\Proiectare Logica\Lab\div_frec_mod_10_ump_30\div_frec_mod_10_ump_30.vhd"
