$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-3.msim.vcd -direction
$end
$date
	Sat Jan 06 05:31:21 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module modulo_reset_contador_dd_vlg_vec_tst $end
$var reg 4 ! cdd [3:0] $end
$var wire 1 " rst_cdd $end

$scope module i1 $end
$var wire 1 # gnd $end
$var wire 1 $ vcc $end
$var wire 1 % unknown $end
$var tri1 1 & devclrn $end
$var tri1 1 ' devpor $end
$var tri1 1 ( devoe $end
$var wire 1 ) gate_1|WideAnd0~0_combout $end
$var wire 1 * cdd~combout [3] $end
$var wire 1 + cdd~combout [2] $end
$var wire 1 , cdd~combout [1] $end
$var wire 1 - cdd~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
1$
x%
1&
1'
1(
0)
0-
0,
0+
0*
$end
#10000
b1 !
1-
#20000
b11 !
b10 !
0-
1,
#30000
b11 !
1-
#40000
b111 !
b101 !
b100 !
0-
0,
1+
#50000
b101 !
1-
#60000
b111 !
b110 !
0-
1,
#70000
b111 !
1-
#80000
b1111 !
b1011 !
b1001 !
b1000 !
0-
0,
0+
1*
#90000
b1001 !
1-
#100000
b1011 !
b1010 !
0-
1,
1)
1"
#110000
b1011 !
1-
0)
0"
#120000
b1111 !
b1101 !
b1100 !
0-
0,
1+
#130000
b1101 !
1-
#140000
b1111 !
b1110 !
0-
1,
#150000
b1111 !
1-
#160000
