
*** Running vivado
    with args -log system_PulseCounter_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_PulseCounter_0_2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_PulseCounter_0_2.tcl -notrace
Command: synth_design -top system_PulseCounter_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12583 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1341.336 ; gain = 82.691 ; free physical = 117 ; free virtual = 2411
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_PulseCounter_0_2' [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ip/system_PulseCounter_0_2/synth/system_PulseCounter_0_2.v:56]
INFO: [Synth 8-6157] synthesizing module 'PulseCounter_v1_0' [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/hdl/PulseCounter_v1_0.v:4]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter ENABLE_DUALCHANNEL bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PulseCounter_v1_0_S_AXI' [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/hdl/PulseCounter_v1_0_S_AXI.v:4]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter ENABLE_DUALCHANNEL bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/hdl/PulseCounter_v1_0_S_AXI.v:235]
INFO: [Synth 8-226] default block is never used [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/hdl/PulseCounter_v1_0_S_AXI.v:376]
INFO: [Synth 8-6157] synthesizing module 'PulseCounter' [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/src/PulseCounter.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter ENABLE_DUALCHANNEL bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'Filter' [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/src/Filter.v:23]
	Parameter STAT_WIDTH bound to: 3 - type: integer 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'Filter' (1#1) [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/src/Filter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/src/Counter.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/src/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PulseCounter' (3#1) [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/src/PulseCounter.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'Sel' does not match port width (33) of module 'PulseCounter' [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/hdl/PulseCounter_v1_0_S_AXI.v:411]
INFO: [Synth 8-6155] done synthesizing module 'PulseCounter_v1_0_S_AXI' (4#1) [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/hdl/PulseCounter_v1_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PulseCounter_v1_0' (5#1) [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/hdl/PulseCounter_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_PulseCounter_0_2' (6#1) [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ip/system_PulseCounter_0_2/synth/system_PulseCounter_0_2.v:56]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[32]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[31]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[30]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[29]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[28]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[27]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[26]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[25]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[24]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[23]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[22]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[21]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[20]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[19]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[18]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[17]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[16]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[15]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[14]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[13]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[12]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[11]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[10]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[9]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[8]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[7]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[6]
WARNING: [Synth 8-3331] design PulseCounter_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PulseCounter_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PulseCounter_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PulseCounter_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PulseCounter_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PulseCounter_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1385.961 ; gain = 127.316 ; free physical = 226 ; free virtual = 2356
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.961 ; gain = 127.316 ; free physical = 213 ; free virtual = 2347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.961 ; gain = 127.316 ; free physical = 213 ; free virtual = 2347
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:01 . Memory (MB): peak = 1749.984 ; gain = 2.000 ; free physical = 112 ; free virtual = 1277
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 155 ; free virtual = 1364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 155 ; free virtual = 1364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 158 ; free virtual = 1367
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_c_reg' in module 'Filter'
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/src/Counter.v:38]
INFO: [Synth 8-5546] ROM "dire0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dire1" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S4 |                              001 |                              100
                      S5 |                              010 |                              101
                      S6 |                              011 |                              110
                      S1 |                              100 |                              001
                      S2 |                              101 |                              010
                      S3 |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_c_reg' using encoding 'sequential' in module 'Filter'
WARNING: [Synth 8-327] inferring latch for variable 'dire0_reg' [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/src/PulseCounter.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'dire1_reg' [/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.srcs/sources_1/bd/system/ipshared/2cfa/src/PulseCounter.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:01:23 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 137 ; free virtual = 1354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 84    
	   7 Input      3 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 15    
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Filter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 21    
	   7 Input      3 Bit        Muxes := 4     
Module Counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PulseCounter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 4     
Module PulseCounter_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_PulseCounter_0_2 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design system_PulseCounter_0_2 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design system_PulseCounter_0_2 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design system_PulseCounter_0_2 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design system_PulseCounter_0_2 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design system_PulseCounter_0_2 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/PulseCounter_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PulseCounter_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/PulseCounter_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PulseCounter_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_PulseCounter_0_2.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_PulseCounter_0_2.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_PulseCounter_0_2.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_PulseCounter_0_2.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_PulseCounter_0_2.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_PulseCounter_0_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:26 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 136 ; free virtual = 1161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 141 ; free virtual = 1081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 140 ; free virtual = 1080
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:48 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 138 ; free virtual = 1079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:49 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 138 ; free virtual = 1079
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:49 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 137 ; free virtual = 1079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:49 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 137 ; free virtual = 1079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:49 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 137 ; free virtual = 1079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:49 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 137 ; free virtual = 1079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:49 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 137 ; free virtual = 1079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     3|
|3     |LUT2   |     7|
|4     |LUT3   |     1|
|5     |LUT4   |    68|
|6     |LUT5   |    34|
|7     |LUT6   |    22|
|8     |FDCE   |    52|
|9     |FDRE   |   105|
|10    |FDSE   |     1|
|11    |LDC    |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   303|
|2     |  inst                           |PulseCounter_v1_0       |   303|
|3     |    PulseCounter_v1_0_S_AXI_inst |PulseCounter_v1_0_S_AXI |   303|
|4     |      nolabel_line408            |PulseCounter            |   161|
|5     |        u1                       |Filter                  |     8|
|6     |        u2                       |Filter_0                |    43|
|7     |        u3                       |Filter_1                |     8|
|8     |        u4                       |Filter_2                |    43|
|9     |        u5                       |Counter                 |    35|
|10    |        u6                       |Counter_3               |    18|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:49 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 137 ; free virtual = 1079
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1749.984 ; gain = 127.316 ; free physical = 196 ; free virtual = 1138
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:50 . Memory (MB): peak = 1749.984 ; gain = 491.340 ; free physical = 195 ; free virtual = 1139
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:52 . Memory (MB): peak = 1750.984 ; gain = 504.102 ; free physical = 180 ; free virtual = 1132
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/junhonglin/Xilinx/PYNQ_Car/Robot_test/Robot_test.runs/system_PulseCounter_0_2_synth_1/system_PulseCounter_0_2.dcp' has been generated.
