ISim log file
Running: D:\Estudio\facu\arquitectura de computadoras\final\workspace - trunk\PracticoFinal_MIPS\MIPS\testdeco_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Estudio/facu/arquitectura de computadoras/final/workspace - trunk/PracticoFinal_MIPS/MIPS/testdeco_isim_beh.wdb 
ISim P.15xf (signature 0xc3576ebc)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Estudio/facu/arquitectura de computadoras/final/workspace - trunk/PracticoFinal_MIPS/MIPS/stage_if.v" Line 36.  For instance instr_fetch/pmemory/, width 11 of formal port addra is not equal to width 32 of actual signal iadd_out.
WARNING: File "D:/Estudio/facu/arquitectura de computadoras/final/workspace - trunk/PracticoFinal_MIPS/MIPS/mem.v" Line 29.  For instance stage_mem/memory/, width 13 of formal port addra is not equal to width 32 of actual signal dataaddr.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module testdeco.uut.instr_fetch.pmemory.inst.\native_mem_module.blk_mem_gen_v7_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module testdeco.uut.stage_mem.memory.inst.\native_mem_module.blk_mem_gen_v7_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Estudio/facu/arquitectura de computadoras/final/workspace - trunk/PracticoFinal_MIPS/MIPS/stage_if.v" Line 36.  For instance instr_fetch/pmemory/, width 11 of formal port addra is not equal to width 32 of actual signal iadd_out.
WARNING: File "D:/Estudio/facu/arquitectura de computadoras/final/workspace - trunk/PracticoFinal_MIPS/MIPS/mem.v" Line 29.  For instance stage_mem/memory/, width 13 of formal port addra is not equal to width 32 of actual signal dataaddr.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module testdeco.uut.instr_fetch.pmemory.inst.\native_mem_module.blk_mem_gen_v7_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module testdeco.uut.stage_mem.memory.inst.\native_mem_module.blk_mem_gen_v7_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
