{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692690388672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692690388676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 22 15:46:28 2023 " "Processing started: Tue Aug 22 15:46:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692690388676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692690388676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calibration -c calibration " "Command: quartus_map --read_settings_files=on --write_settings_files=off calibration -c calibration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692690388676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692690388916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692690388916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/rtl/iic_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/iic_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_bit_shift " "Found entity 1: iic_bit_shift" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692690395370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692690395370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack ACK iic_ctrl.v(37) " "Verilog HDL Declaration information at iic_ctrl.v(37): object \"ack\" differs only in case from object \"ACK\" in the same scope" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692690395372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/rtl/iic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/iic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl " "Found entity 1: iic_ctrl" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692690395372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692690395372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/iic_ctrl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/iic_ctrl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl_tb " "Found entity 1: iic_ctrl_tb" {  } { { "../testbench/iic_ctrl_tb.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/iic_ctrl_tb.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692690395373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692690395373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/m24lc04b.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/m24lc04b.v" { { "Info" "ISGN_ENTITY_NAME" "1 M24LC04B " "Found entity 1: M24LC04B" {  } { { "../testbench/M24LC04B.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/M24LC04B.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692690395376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692690395376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/cail_param.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/cail_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 cail_param " "Found entity 1: cail_param" {  } { { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692690395377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692690395377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/cail_param_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/cail_param_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cail_param_tb " "Found entity 1: cail_param_tb" {  } { { "../testbench/cail_param_tb.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/cail_param_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692690395378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692690395378 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type cail_param_control.v(26) " "Verilog HDL Declaration warning at cail_param_control.v(26): \"type\" is SystemVerilog-2005 keyword" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 26 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1692690395380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/rtl/cail_param_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/cail_param_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 cail_param_control " "Found entity 1: cail_param_control" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692690395380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692690395380 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type cail_param_control_tb.v(10) " "Verilog HDL Declaration warning at cail_param_control_tb.v(10): \"type\" is SystemVerilog-2005 keyword" {  } { { "../testbench/cail_param_control_tb.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/cail_param_control_tb.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1692690395381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/cail_param_control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/cail_param_control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cail_param_control_tb " "Found entity 1: cail_param_control_tb" {  } { { "../testbench/cail_param_control_tb.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/cail_param_control_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692690395382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692690395382 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack cail_param_control.v(127) " "Verilog HDL Implicit Net warning at cail_param_control.v(127): created implicit net for \"ack\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692690395382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cail_param_control " "Elaborating entity \"cail_param_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692690395434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cail_param_control.v(101) " "Verilog HDL assignment warning at cail_param_control.v(101): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692690395435 "|cail_param_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result cail_param_control.v(30) " "Output port \"result\" at cail_param_control.v(30) has no driver" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1692690395435 "|cail_param_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_ctrl iic_ctrl:iic_ctrl " "Elaborating entity \"iic_ctrl\" for hierarchy \"iic_ctrl:iic_ctrl\"" {  } { { "../rtl/cail_param_control.v" "iic_ctrl" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692690395436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_bit_shift iic_ctrl:iic_ctrl\|iic_bit_shift:iic_bit_shift " "Elaborating entity \"iic_bit_shift\" for hierarchy \"iic_ctrl:iic_ctrl\|iic_bit_shift:iic_bit_shift\"" {  } { { "../rtl/iic_ctrl.v" "iic_bit_shift" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692690395438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(96) " "Verilog HDL assignment warning at iic_bit_shift.v(96): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692690395439 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(125) " "Verilog HDL assignment warning at iic_bit_shift.v(125): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692690395439 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(127) " "Verilog HDL assignment warning at iic_bit_shift.v(127): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692690395439 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(152) " "Verilog HDL assignment warning at iic_bit_shift.v(152): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692690395439 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(170) " "Verilog HDL assignment warning at iic_bit_shift.v(170): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692690395439 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(195) " "Verilog HDL assignment warning at iic_bit_shift.v(195): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692690395439 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(213) " "Verilog HDL assignment warning at iic_bit_shift.v(213): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692690395439 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(243) " "Verilog HDL assignment warning at iic_bit_shift.v(243): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692690395439 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cail_param cail_param:cail_param " "Elaborating entity \"cail_param\" for hierarchy \"cail_param:cail_param\"" {  } { { "../rtl/cail_param_control.v" "cail_param" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692690395446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cail_param:cail_param\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cail_param:cail_param\|altsyncram:altsyncram_component\"" {  } { { "ip/cail_param.v" "altsyncram_component" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692690395474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cail_param:cail_param\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cail_param:cail_param\|altsyncram:altsyncram_component\"" {  } { { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692690395475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cail_param:cail_param\|altsyncram:altsyncram_component " "Instantiated megafunction \"cail_param:cail_param\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692690395475 ""}  } { { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692690395475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ln1 " "Found entity 1: altsyncram_4ln1" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692690395515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692690395515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ln1 cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated " "Elaborating entity \"altsyncram_4ln1\" for hierarchy \"cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692690395515 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 28 -1 0 } } { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1692690396122 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1692690396122 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[0\] GND " "Pin \"result\[0\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[1\] GND " "Pin \"result\[1\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[2\] GND " "Pin \"result\[2\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[3\] GND " "Pin \"result\[3\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[4\] GND " "Pin \"result\[4\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[5\] GND " "Pin \"result\[5\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[6\] GND " "Pin \"result\[6\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[7\] GND " "Pin \"result\[7\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[8\] GND " "Pin \"result\[8\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[9\] GND " "Pin \"result\[9\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[10\] GND " "Pin \"result\[10\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[11\] GND " "Pin \"result\[11\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[12\] GND " "Pin \"result\[12\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[13\] GND " "Pin \"result\[13\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[14\] GND " "Pin \"result\[14\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[15\] GND " "Pin \"result\[15\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[16\] GND " "Pin \"result\[16\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[17\] GND " "Pin \"result\[17\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[18\] GND " "Pin \"result\[18\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[19\] GND " "Pin \"result\[19\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[20\] GND " "Pin \"result\[20\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[21\] GND " "Pin \"result\[21\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[22\] GND " "Pin \"result\[22\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[23\] GND " "Pin \"result\[23\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[24\] GND " "Pin \"result\[24\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[25\] GND " "Pin \"result\[25\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[26\] GND " "Pin \"result\[26\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[27\] GND " "Pin \"result\[27\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[28\] GND " "Pin \"result\[28\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[29\] GND " "Pin \"result\[29\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[30\] GND " "Pin \"result\[30\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[31\] GND " "Pin \"result\[31\]\" is stuck at GND" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692690396218 "|cail_param_control|result[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1692690396218 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692690396270 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692690396693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/cyclone source/10_cail/prj/output_files/calibration.map.smsg " "Generated suppressed messages file H:/FPGA/cyclone source/10_cail/prj/output_files/calibration.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692690396721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692690396785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692690396785 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "41 " "Design contains 41 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_req " "No output dependent on input pin \"wr_req\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|wr_req"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_req " "No output dependent on input pin \"rd_req\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|rd_req"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch\[0\] " "No output dependent on input pin \"ch\[0\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|ch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch\[1\] " "No output dependent on input pin \"ch\[1\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|ch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch\[2\] " "No output dependent on input pin \"ch\[2\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|ch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch\[3\] " "No output dependent on input pin \"ch\[3\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|ch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "type\[0\] " "No output dependent on input pin \"type\[0\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|type[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "type\[1\] " "No output dependent on input pin \"type\[1\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|type[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mult " "No output dependent on input pin \"mult\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|mult"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[0\] " "No output dependent on input pin \"in_data\[0\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[1\] " "No output dependent on input pin \"in_data\[1\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[2\] " "No output dependent on input pin \"in_data\[2\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[3\] " "No output dependent on input pin \"in_data\[3\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[4\] " "No output dependent on input pin \"in_data\[4\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[5\] " "No output dependent on input pin \"in_data\[5\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[6\] " "No output dependent on input pin \"in_data\[6\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[7\] " "No output dependent on input pin \"in_data\[7\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[8\] " "No output dependent on input pin \"in_data\[8\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[9\] " "No output dependent on input pin \"in_data\[9\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[10\] " "No output dependent on input pin \"in_data\[10\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[11\] " "No output dependent on input pin \"in_data\[11\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[12\] " "No output dependent on input pin \"in_data\[12\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[13\] " "No output dependent on input pin \"in_data\[13\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[14\] " "No output dependent on input pin \"in_data\[14\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[15\] " "No output dependent on input pin \"in_data\[15\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[16\] " "No output dependent on input pin \"in_data\[16\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[17\] " "No output dependent on input pin \"in_data\[17\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[18\] " "No output dependent on input pin \"in_data\[18\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[19\] " "No output dependent on input pin \"in_data\[19\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[20\] " "No output dependent on input pin \"in_data\[20\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[21\] " "No output dependent on input pin \"in_data\[21\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[22\] " "No output dependent on input pin \"in_data\[22\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[23\] " "No output dependent on input pin \"in_data\[23\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[24\] " "No output dependent on input pin \"in_data\[24\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[25\] " "No output dependent on input pin \"in_data\[25\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[26\] " "No output dependent on input pin \"in_data\[26\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[27\] " "No output dependent on input pin \"in_data\[27\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[28\] " "No output dependent on input pin \"in_data\[28\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[29\] " "No output dependent on input pin \"in_data\[29\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[30\] " "No output dependent on input pin \"in_data\[30\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[31\] " "No output dependent on input pin \"in_data\[31\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692690396819 "|cail_param_control|in_data[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1692690396819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692690396820 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692690396820 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1692690396820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692690396820 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1692690396820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692690396820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692690396832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 22 15:46:36 2023 " "Processing ended: Tue Aug 22 15:46:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692690396832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692690396832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692690396832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692690396832 ""}
