Return-Path: <kvm+bounces-44779-lists+kvm=lfdr.de@vger.kernel.org>
X-Original-To: lists+kvm@lfdr.de
Delivered-To: lists+kvm@lfdr.de
Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org [147.75.48.161])
	by mail.lfdr.de (Postfix) with ESMTPS id 297E3AA0DDD
	for <lists+kvm@lfdr.de>; Tue, 29 Apr 2025 15:50:18 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sy.mirrors.kernel.org (Postfix) with ESMTPS id 12B447A7625
	for <lists+kvm@lfdr.de>; Tue, 29 Apr 2025 13:48:39 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id BA6091F4199;
	Tue, 29 Apr 2025 13:49:41 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="BCQ54AOQ"
X-Original-To: kvm@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id DC3A01FC0ED;
	Tue, 29 Apr 2025 13:49:40 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1745934581; cv=none; b=Q0hJbI2B7hJ1mS5Nmv5UK380HQkkQmJi9tlsbGiLEqzbTL9JqrDxKpydNLz0BADAaVubOuR1IuH8C10EQ+Pr5cQ/Xx1V7zMjj1loTDc3NJQmqJ10tErCeTdvZ94A1pRBFeVZWkjAMJPY7BLS+5BgyatCoLh/ILmLq6S0FaNsqiU=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1745934581; c=relaxed/simple;
	bh=B3/QK4Il9/bFKReyINzmP0VuCV66h4eDXoELS2iLT8o=;
	h=Date:Message-ID:From:To:Cc:Subject:In-Reply-To:References:
	 MIME-Version:Content-Type; b=pSqE5sxCA7xpPwDyfewsRMxXyK+3l6fU8bEGQ789LFJS3gwLJEUv3ocSrCJKtsgv3zK2Rl700+xbgVolARlK2uHzH3Ejcr+Gz/jlYT0WvB+srGhj9HA4uaTlGRrmussnW+M9y2f0q8Dw4/iZdOyupQ/AMLsL5jw0sFHkmYR3CZ0=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=BCQ54AOQ; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 42D58C4CEE3;
	Tue, 29 Apr 2025 13:49:40 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1745934580;
	bh=B3/QK4Il9/bFKReyINzmP0VuCV66h4eDXoELS2iLT8o=;
	h=Date:From:To:Cc:Subject:In-Reply-To:References:From;
	b=BCQ54AOQ0P3jLiyj+3w+/U+Ozru8AXZ3vJ4UPPknNCpINRX5xG2zBuQeAf6+ycX9s
	 LyaELBBcBOjAVG0BO33HV/GOXXs8QR+pLZ5ZHik3tYdQPp02yDhFP3hNxw2k8Io6Ux
	 IMdDh+G7oigOC5jGIqOjiyJY/pBKN1cFmKhZIduFmgWzAwOqf3vcpHcIjZTwU9H1QY
	 ekLSlfFojx8v7OH10vWFdI8Wpn/GQqix7O0ErGYdSKSO11wK3/wag9SEEPOVTTj1sn
	 ttuC1YQnlR/YRpb2haakKoJtCS099oEw+kMkbsBaAiJkKaSwK0tWGg/zypzcCXAHJz
	 Xc6sfcEeydGGg==
Received: from sofa.misterjones.org ([185.219.108.64] helo=goblin-girl.misterjones.org)
	by disco-boy.misterjones.org with esmtpsa  (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384
	(Exim 4.95)
	(envelope-from <maz@kernel.org>)
	id 1u9lL7-009vjZ-UB;
	Tue, 29 Apr 2025 14:49:38 +0100
Date: Tue, 29 Apr 2025 14:49:37 +0100
Message-ID: <86h627hyby.wl-maz@kernel.org>
From: Marc Zyngier <maz@kernel.org>
To: Ben Horgan <ben.horgan@arm.com>
Cc: kvmarm@lists.linux.dev,
	kvm@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	Joey Gouly <joey.gouly@arm.com>,
	Suzuki K Poulose
 <suzuki.poulose@arm.com>,
	Oliver Upton <oliver.upton@linux.dev>,
	Zenghui Yu <yuzenghui@huawei.com>,
	Mark Rutland <mark.rutland@arm.com>,
	Fuad Tabba <tabba@google.com>,
	Will Deacon <will@kernel.org>,
	Catalin Marinas <catalin.marinas@arm.com>
Subject: Re: [PATCH v3 24/42] KVM: arm64: Unconditionally configure fine-grain traps
In-Reply-To: <363383a2-c05e-458c-82b7-acc6e5d73939@arm.com>
References: <20250426122836.3341523-1-maz@kernel.org>
	<20250426122836.3341523-25-maz@kernel.org>
	<363383a2-c05e-458c-82b7-acc6e5d73939@arm.com>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/30.1
 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO)
Precedence: bulk
X-Mailing-List: kvm@vger.kernel.org
List-Id: <kvm.vger.kernel.org>
List-Subscribe: <mailto:kvm+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:kvm+unsubscribe@vger.kernel.org>
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=US-ASCII
X-SA-Exim-Connect-IP: 185.219.108.64
X-SA-Exim-Rcpt-To: ben.horgan@arm.com, kvmarm@lists.linux.dev, kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, joey.gouly@arm.com, suzuki.poulose@arm.com, oliver.upton@linux.dev, yuzenghui@huawei.com, mark.rutland@arm.com, tabba@google.com, will@kernel.org, catalin.marinas@arm.com
X-SA-Exim-Mail-From: maz@kernel.org
X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false

On Tue, 29 Apr 2025 14:08:27 +0100,
Ben Horgan <ben.horgan@arm.com> wrote:
> 
> Hi Marc,
> 
> On 4/26/25 13:28, Marc Zyngier wrote:
> > From: Mark Rutland <mark.rutland@arm.com>
> > 
> > ... otherwise we can inherit the host configuration if this differs from
> > the KVM configuration.
> > 
> > Signed-off-by: Mark Rutland <mark.rutland@arm.com>
> > [maz: simplified a couple of things]
> > Signed-off-by: Marc Zyngier <maz@kernel.org>
> > ---
> >   arch/arm64/kvm/hyp/include/hyp/switch.h | 39 ++++++++++---------------
> >   1 file changed, 15 insertions(+), 24 deletions(-)
> > 
> > diff --git a/arch/arm64/kvm/hyp/include/hyp/switch.h b/arch/arm64/kvm/hyp/include/hyp/switch.h
> > index 027d05f308f75..925a3288bd5be 100644
> > --- a/arch/arm64/kvm/hyp/include/hyp/switch.h
> > +++ b/arch/arm64/kvm/hyp/include/hyp/switch.h
> > @@ -107,7 +107,8 @@ static inline void __activate_traps_fpsimd32(struct kvm_vcpu *vcpu)
> >   [...]
> >     static inline void __deactivate_traps_hfgxtr(struct kvm_vcpu
> > *vcpu)
> >   {
> >   	struct kvm_cpu_context *hctxt = host_data_ptr(host_ctxt);
> > -	struct kvm *kvm = kern_hyp_va(vcpu->kvm);
> >     	if (!cpus_have_final_cap(ARM64_HAS_FGT))
> >   		return;
> >   -	__deactivate_fgt(hctxt, vcpu, kvm, HFGRTR_EL2);
> > -	if (cpus_have_final_cap(ARM64_WORKAROUND_AMPERE_AC03_CPU_38))
> Don't we need to continue considering the ampere errata here? Or, at
> least worth a mention in the commit message.

The FGT registers are always context switched, so whatever was saved
*before* the workaround was applied in __activate_traps_hfgxtr() is
blindly restored...

> > -		write_sysreg_s(ctxt_sys_reg(hctxt, HFGWTR_EL2), SYS_HFGWTR_EL2);

... and this write always happens.

	M.

-- 
Without deviation from the norm, progress is not possible.

