;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @0, #1
	SUB -8, <-20
	SUB -8, <-20
	SPL 0
	SUB #72, @200
	SPL @12, #200
	DJN -1, #20
	SUB 0, -0
	ADD #161, 107
	ADD #161, 107
	JMP -1, @-12
	MOV -1, <-20
	SPL 610, 40
	SPL 610, 40
	DAT #103, #-200
	DAT #103, #-200
	CMP 12, @10
	CMP #72, @260
	SUB @121, 106
	DAT #-1, #-12
	SUB @121, 106
	ADD @121, 106
	JMZ -1, @-20
	ADD -1, <20
	SUB @121, 106
	SLT 721, 601
	SUB @121, 106
	CMP #72, @200
	CMP @-7, <-169
	DJN @72, #200
	SUB @121, 102
	SUB #72, @260
	ADD -7, <-120
	DAT #-7, #-120
	SUB -7, <-120
	SUB @12, @10
	DAT #-1, <12
	SUB -7, <-120
	SUB -7, <-120
	SUB -7, <-120
	ADD -1, <-20
	JMZ 6, <403
	MOV -1, <-20
	MOV -7, <-20
	SPL @0, #1
