# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do delay_line_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is hoefer@tachyon.physi.uni-heidelberg.de.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying /programs/quartus/quartus_23_1/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/misc/home/mue/hoefer/quartus/simple_delay_line/FDR.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 11:18:37 on Mar 13,2024
# vcom -reportprogress 300 -93 -work work /misc/home/mue/hoefer/quartus/simple_delay_line/FDR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fdr
# -- Compiling architecture rtl of fdr
# End time: 11:18:37 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/misc/home/mue/hoefer/quartus/simple_delay_line/carry4.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 11:18:37 on Mar 13,2024
# vcom -reportprogress 300 -93 -work work /misc/home/mue/hoefer/quartus/simple_delay_line/carry4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity carry4
# -- Compiling architecture rtl of carry4
# End time: 11:18:37 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/misc/home/mue/hoefer/quartus/simple_delay_line/full_add.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 11:18:38 on Mar 13,2024
# vcom -reportprogress 300 -93 -work work /misc/home/mue/hoefer/quartus/simple_delay_line/full_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add
# -- Compiling architecture behavioral of full_add
# End time: 11:18:38 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/misc/home/mue/hoefer/quartus/simple_delay_line/delay_line.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 11:18:38 on Mar 13,2024
# vcom -reportprogress 300 -93 -work work /misc/home/mue/hoefer/quartus/simple_delay_line/delay_line.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_line
# -- Compiling architecture rtl of delay_line
# End time: 11:18:38 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -i -l msim_transcript work.delay_line
# vsim -i -l msim_transcript work.delay_line 
# Start time: 11:18:43 on Mar 13,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading work.delay_line(rtl)#1
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Root: /
add wave -position end  sim:/delay_line/trigger
add wave -position end  sim:/delay_line/clock
add wave -position end  sim:/delay_line/unreg
force -freeze sim:/delay_line/clock 1 0, 0 {50 ns} -r 100
force -freeze sim:/delay_line/trigger 0 20
run
run
run
