{"vcs1":{"timestamp_begin":1730100721.733702375, "rt":1.65, "ut":0.77, "st":0.34}}
{"vcselab":{"timestamp_begin":1730100723.484360320, "rt":1.36, "ut":0.28, "st":0.21}}
{"link":{"timestamp_begin":1730100724.927803873, "rt":0.44, "ut":0.18, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730100720.927848070}
{"VCS_COMP_START_TIME": 1730100720.927848070}
{"VCS_COMP_END_TIME": 1730100727.569182754}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333544}}
{"stitch_vcselab": {"peak_mem": 231580}}
