--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf top.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnd        |    0.766(R)|      FAST  |    0.417(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Led         |         8.770(R)|      SLOW  |         4.993(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.620|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |seg<0>         |    9.495|
sw<0>          |seg<1>         |    9.330|
sw<0>          |seg<2>         |    8.940|
sw<0>          |seg<3>         |    8.802|
sw<0>          |seg<4>         |    8.394|
sw<0>          |seg<5>         |    8.731|
sw<0>          |seg<6>         |    9.127|
sw<1>          |seg<0>         |    9.616|
sw<1>          |seg<1>         |    9.451|
sw<1>          |seg<2>         |    9.453|
sw<1>          |seg<3>         |    9.315|
sw<1>          |seg<4>         |    9.211|
sw<1>          |seg<5>         |    9.076|
sw<1>          |seg<6>         |    9.472|
sw<2>          |seg<0>         |    9.468|
sw<2>          |seg<1>         |    9.303|
sw<2>          |seg<2>         |    9.200|
sw<2>          |seg<3>         |    9.062|
sw<2>          |seg<4>         |    9.206|
sw<2>          |seg<5>         |    8.991|
sw<2>          |seg<6>         |    9.387|
sw<3>          |seg<0>         |   10.087|
sw<3>          |seg<1>         |    9.922|
sw<3>          |seg<2>         |    9.541|
sw<3>          |seg<3>         |    9.403|
sw<3>          |seg<4>         |    9.357|
sw<3>          |seg<5>         |    9.167|
sw<3>          |seg<6>         |    9.563|
sw<4>          |seg<0>         |    8.621|
sw<4>          |seg<1>         |    8.933|
sw<4>          |seg<2>         |    8.031|
sw<4>          |seg<3>         |    8.527|
sw<4>          |seg<4>         |    8.241|
sw<4>          |seg<5>         |    8.595|
sw<4>          |seg<6>         |    8.389|
sw<5>          |seg<0>         |    8.712|
sw<5>          |seg<1>         |    8.765|
sw<5>          |seg<2>         |    8.295|
sw<5>          |seg<3>         |    8.167|
sw<5>          |seg<4>         |    8.418|
sw<5>          |seg<5>         |    8.440|
sw<5>          |seg<6>         |    8.390|
sw<6>          |seg<0>         |    8.757|
sw<6>          |seg<1>         |    8.926|
sw<6>          |seg<2>         |    8.326|
sw<6>          |seg<3>         |    8.798|
sw<6>          |seg<4>         |    8.980|
sw<6>          |seg<5>         |    8.556|
sw<6>          |seg<6>         |    8.576|
sw<7>          |seg<0>         |    8.982|
sw<7>          |seg<1>         |    9.449|
sw<7>          |seg<2>         |    8.876|
sw<7>          |seg<3>         |    9.217|
sw<7>          |seg<4>         |    9.160|
sw<7>          |seg<5>         |    8.782|
sw<7>          |seg<6>         |    8.968|
---------------+---------------+---------+


Analysis completed Tue Sep 14 18:11:59 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



