$date
	Thu Apr 20 14:39:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module register_file_tb $end
$var wire 32 ! read_data2 [31:0] $end
$var wire 32 " read_data1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ read1 [4:0] $end
$var reg 5 % read2 [4:0] $end
$var reg 5 & reg_write [4:0] $end
$var reg 1 ' rst $end
$var reg 32 ( write_data [31:0] $end
$var reg 1 ) writeenable $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
bx (
1'
bx &
bx %
bx $
1#
bx "
bx !
$end
#50
0#
#100
1#
1)
b10000100100001001101011000001001 (
b1 &
0'
#150
0#
#200
1#
b1101 %
b11 $
#230
b0 "
#250
b0 !
0#
#300
1#
b10010 %
b101 $
#350
0#
#400
1#
b10110 %
b1101 $
#450
0#
#500
1#
b1100 %
#550
0#
#600
1#
b101 %
b110 $
#650
0#
#700
1#
b10111011110100100111001001110111 (
b101 &
#750
b10111011110100100111001001110111 !
0#
#800
1#
b1111 %
b10010 $
#850
b0 !
0#
#900
1#
b11110100000000000111101011101000 (
b1110 &
#950
0#
#1000
1#
b11100 %
b101 $
#1030
b10111011110100100111001001110111 "
#1050
0#
#1100
1#
b101 %
b1101 $
#1130
b0 "
#1150
b10111011110100100111001001110111 !
0#
#1200
1#
b0 %
b1010 $
#1250
b0 !
0#
#1300
1#
b11001110110011001100110010011101 (
b1010 &
#1330
b11001110110011001100110010011101 "
#1350
0#
#1400
1#
b10011 %
b10110 $
#1430
b0 "
#1450
0#
#1500
1#
b1011 %
b10011 $
#1550
0#
#1600
1#
b1110 %
b10 $
#1650
b11110100000000000111101011101000 !
0#
#1700
1#
b11 %
b1111 $
#1750
b0 !
0#
#1800
1#
b10011110001100010100110000111100 (
#1850
0#
#1900
1#
b1010 %
b10010 $
#1950
b10011110001100010100110000111100 !
0#
#2000
1#
b11000 %
b11000 $
#2050
b0 !
0#
#2100
1#
b10110 %
b1011 $
#2150
0#
#2200
1#
b11011110011101010000001010111100 (
b1110 &
#2250
0#
#2300
1#
b1011 %
b1010 $
#2330
b10011110001100010100110000111100 "
#2350
0#
#2400
1#
b1111 %
b101 $
#2430
b10111011110100100111001001110111 "
#2450
0#
#2500
1#
b11110 %
b11010 $
#2530
b0 "
#2550
0#
#2600
1#
b11001 %
b10001 $
#2650
0#
#2700
1#
#2750
0#
#2800
1#
