// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vsoc_top__Syms.h"


//======================

void Vsoc_top::trace(VerilatedVcdC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void Vsoc_top::traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) {
    // Callback from tracep->open()
    Vsoc_top__Syms* __restrict vlSymsp = static_cast<Vsoc_top__Syms*>(userp);
    if (!vlSymsp->_vm_contextp__->calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    Vsoc_top::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void Vsoc_top::traceInitTop(void* userp, VerilatedVcd* tracep) {
    Vsoc_top__Syms* __restrict vlSymsp = static_cast<Vsoc_top__Syms*>(userp);
    Vsoc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
        vlTOPp->traceInitSub1(userp, tracep);
    }
}

void Vsoc_top::traceInitSub0(void* userp, VerilatedVcd* tracep) {
    Vsoc_top__Syms* __restrict vlSymsp = static_cast<Vsoc_top__Syms*>(userp);
    Vsoc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+3438,"clk_i", false,-1);
        tracep->declBit(c+3439,"rst_ni", false,-1);
        tracep->declBus(c+3440,"gpio_i", false,-1, 19,0);
        tracep->declBus(c+3441,"gpio_o", false,-1, 19,0);
        tracep->declBit(c+3438,"soc_top clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top rst_ni", false,-1);
        tracep->declBus(c+3440,"soc_top gpio_i", false,-1, 19,0);
        tracep->declBus(c+3441,"soc_top gpio_o", false,-1, 19,0);
        tracep->declBus(c+3440,"soc_top gpio_in", false,-1, 19,0);
        tracep->declBus(c+3025,"soc_top gpio_out", false,-1, 19,0);
        tracep->declBit(c+3090,"soc_top ifu_to_xbar\014 a_valid", false,-1);
        tracep->declBus(c+3091,"soc_top ifu_to_xbar\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3092,"soc_top ifu_to_xbar\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3093,"soc_top ifu_to_xbar\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3094,"soc_top ifu_to_xbar\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3095,"soc_top ifu_to_xbar\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3096,"soc_top ifu_to_xbar\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3097,"soc_top ifu_to_xbar\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3098,"soc_top ifu_to_xbar\014 d_ready", false,-1);
        tracep->declBit(c+3037,"soc_top xbar_to_ifu\014 d_valid", false,-1);
        tracep->declBus(c+3038,"soc_top xbar_to_ifu\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3039,"soc_top xbar_to_ifu\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3040,"soc_top xbar_to_ifu\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3041,"soc_top xbar_to_ifu\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3042,"soc_top xbar_to_ifu\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3043,"soc_top xbar_to_ifu\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3044,"soc_top xbar_to_ifu\014 d_error", false,-1);
        tracep->declBit(c+3045,"soc_top xbar_to_ifu\014 a_ready", false,-1);
        tracep->declBit(c+3110,"soc_top xbar_to_iccm\014 a_valid", false,-1);
        tracep->declBus(c+3111,"soc_top xbar_to_iccm\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3112,"soc_top xbar_to_iccm\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3113,"soc_top xbar_to_iccm\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3114,"soc_top xbar_to_iccm\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3115,"soc_top xbar_to_iccm\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3116,"soc_top xbar_to_iccm\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3117,"soc_top xbar_to_iccm\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3118,"soc_top xbar_to_iccm\014 d_ready", false,-1);
        tracep->declBit(c+2976,"soc_top iccm_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+2977,"soc_top iccm_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2978,"soc_top iccm_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2979,"soc_top iccm_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2980,"soc_top iccm_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2981,"soc_top iccm_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2982,"soc_top iccm_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2983,"soc_top iccm_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+2984,"soc_top iccm_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+301,"soc_top lsu_to_xbar\014 a_valid", false,-1);
        tracep->declBus(c+302,"soc_top lsu_to_xbar\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+303,"soc_top lsu_to_xbar\014 a_param", false,-1, 2,0);
        tracep->declBus(c+304,"soc_top lsu_to_xbar\014 a_size", false,-1, 1,0);
        tracep->declBus(c+305,"soc_top lsu_to_xbar\014 a_source", false,-1, 7,0);
        tracep->declBus(c+306,"soc_top lsu_to_xbar\014 a_address", false,-1, 31,0);
        tracep->declBus(c+307,"soc_top lsu_to_xbar\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+308,"soc_top lsu_to_xbar\014 a_data", false,-1, 31,0);
        tracep->declBit(c+309,"soc_top lsu_to_xbar\014 d_ready", false,-1);
        tracep->declBit(c+2314,"soc_top xbar_to_lsu\014 d_valid", false,-1);
        tracep->declBus(c+2315,"soc_top xbar_to_lsu\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2316,"soc_top xbar_to_lsu\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2317,"soc_top xbar_to_lsu\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2318,"soc_top xbar_to_lsu\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2319,"soc_top xbar_to_lsu\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2320,"soc_top xbar_to_lsu\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2321,"soc_top xbar_to_lsu\014 d_error", false,-1);
        tracep->declBit(c+2322,"soc_top xbar_to_lsu\014 a_ready", false,-1);
        tracep->declBit(c+1806,"soc_top xbar_to_dccm\014 a_valid", false,-1);
        tracep->declBus(c+1807,"soc_top xbar_to_dccm\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1808,"soc_top xbar_to_dccm\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1809,"soc_top xbar_to_dccm\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1810,"soc_top xbar_to_dccm\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1811,"soc_top xbar_to_dccm\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1812,"soc_top xbar_to_dccm\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1813,"soc_top xbar_to_dccm\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1814,"soc_top xbar_to_dccm\014 d_ready", false,-1);
        tracep->declBit(c+1375,"soc_top dccm_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+1376,"soc_top dccm_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1377,"soc_top dccm_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1378,"soc_top dccm_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1379,"soc_top dccm_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1380,"soc_top dccm_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1381,"soc_top dccm_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1382,"soc_top dccm_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+1383,"soc_top dccm_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+1815,"soc_top xbar_to_gpio\014 a_valid", false,-1);
        tracep->declBus(c+1816,"soc_top xbar_to_gpio\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1817,"soc_top xbar_to_gpio\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1818,"soc_top xbar_to_gpio\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1819,"soc_top xbar_to_gpio\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1820,"soc_top xbar_to_gpio\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1821,"soc_top xbar_to_gpio\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1822,"soc_top xbar_to_gpio\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1823,"soc_top xbar_to_gpio\014 d_ready", false,-1);
        tracep->declBit(c+1237,"soc_top gpio_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+1238,"soc_top gpio_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1239,"soc_top gpio_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1240,"soc_top gpio_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1241,"soc_top gpio_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1242,"soc_top gpio_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1243,"soc_top gpio_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1244,"soc_top gpio_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+1245,"soc_top gpio_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+3723,"soc_top xbar_to_ldo1\014 a_valid", false,-1);
        tracep->declBus(c+3724,"soc_top xbar_to_ldo1\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3725,"soc_top xbar_to_ldo1\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3726,"soc_top xbar_to_ldo1\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3727,"soc_top xbar_to_ldo1\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3728,"soc_top xbar_to_ldo1\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3729,"soc_top xbar_to_ldo1\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3730,"soc_top xbar_to_ldo1\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3731,"soc_top xbar_to_ldo1\014 d_ready", false,-1);
        tracep->declBit(c+3732,"soc_top ldo1_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+3733,"soc_top ldo1_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3734,"soc_top ldo1_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3735,"soc_top ldo1_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3736,"soc_top ldo1_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3737,"soc_top ldo1_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3738,"soc_top ldo1_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3739,"soc_top ldo1_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+3740,"soc_top ldo1_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+3741,"soc_top xbar_to_ldo2\014 a_valid", false,-1);
        tracep->declBus(c+3742,"soc_top xbar_to_ldo2\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3743,"soc_top xbar_to_ldo2\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3744,"soc_top xbar_to_ldo2\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3745,"soc_top xbar_to_ldo2\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3746,"soc_top xbar_to_ldo2\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3747,"soc_top xbar_to_ldo2\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3748,"soc_top xbar_to_ldo2\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3749,"soc_top xbar_to_ldo2\014 d_ready", false,-1);
        tracep->declBit(c+3750,"soc_top ldo2_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+3751,"soc_top ldo2_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3752,"soc_top ldo2_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3753,"soc_top ldo2_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3754,"soc_top ldo2_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3755,"soc_top ldo2_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3756,"soc_top ldo2_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3757,"soc_top ldo2_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+3758,"soc_top ldo2_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+3759,"soc_top xbar_to_dcdc\014 a_valid", false,-1);
        tracep->declBus(c+3760,"soc_top xbar_to_dcdc\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3761,"soc_top xbar_to_dcdc\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3762,"soc_top xbar_to_dcdc\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3763,"soc_top xbar_to_dcdc\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3764,"soc_top xbar_to_dcdc\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3765,"soc_top xbar_to_dcdc\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3766,"soc_top xbar_to_dcdc\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3767,"soc_top xbar_to_dcdc\014 d_ready", false,-1);
        tracep->declBit(c+3768,"soc_top dcdc_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+3769,"soc_top dcdc_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3770,"soc_top dcdc_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3771,"soc_top dcdc_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3772,"soc_top dcdc_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3773,"soc_top dcdc_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3774,"soc_top dcdc_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3775,"soc_top dcdc_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+3776,"soc_top dcdc_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+3777,"soc_top xbar_to_pll1\014 a_valid", false,-1);
        tracep->declBus(c+3778,"soc_top xbar_to_pll1\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3779,"soc_top xbar_to_pll1\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3780,"soc_top xbar_to_pll1\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3781,"soc_top xbar_to_pll1\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3782,"soc_top xbar_to_pll1\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3783,"soc_top xbar_to_pll1\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3784,"soc_top xbar_to_pll1\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3785,"soc_top xbar_to_pll1\014 d_ready", false,-1);
        tracep->declBit(c+3786,"soc_top pll1_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+3787,"soc_top pll1_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3788,"soc_top pll1_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3789,"soc_top pll1_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3790,"soc_top pll1_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3791,"soc_top pll1_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3792,"soc_top pll1_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3793,"soc_top pll1_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+3794,"soc_top pll1_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+1824,"soc_top xbar_to_tsen1\014 a_valid", false,-1);
        tracep->declBus(c+1825,"soc_top xbar_to_tsen1\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1826,"soc_top xbar_to_tsen1\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1827,"soc_top xbar_to_tsen1\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1828,"soc_top xbar_to_tsen1\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1829,"soc_top xbar_to_tsen1\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1830,"soc_top xbar_to_tsen1\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1831,"soc_top xbar_to_tsen1\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1832,"soc_top xbar_to_tsen1\014 d_ready", false,-1);
        tracep->declBit(c+1246,"soc_top tsen1_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+1247,"soc_top tsen1_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1248,"soc_top tsen1_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1249,"soc_top tsen1_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1250,"soc_top tsen1_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1251,"soc_top tsen1_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1252,"soc_top tsen1_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1253,"soc_top tsen1_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+1254,"soc_top tsen1_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+3795,"soc_top xbar_to_tsen2\014 a_valid", false,-1);
        tracep->declBus(c+3796,"soc_top xbar_to_tsen2\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3797,"soc_top xbar_to_tsen2\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3798,"soc_top xbar_to_tsen2\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3799,"soc_top xbar_to_tsen2\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3800,"soc_top xbar_to_tsen2\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3801,"soc_top xbar_to_tsen2\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3802,"soc_top xbar_to_tsen2\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3803,"soc_top xbar_to_tsen2\014 d_ready", false,-1);
        tracep->declBit(c+3804,"soc_top tsen2_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+3805,"soc_top tsen2_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3806,"soc_top tsen2_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3807,"soc_top tsen2_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3808,"soc_top tsen2_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3809,"soc_top tsen2_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3810,"soc_top tsen2_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3811,"soc_top tsen2_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+3812,"soc_top tsen2_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+3813,"soc_top xbar_to_dap\014 a_valid", false,-1);
        tracep->declBus(c+3814,"soc_top xbar_to_dap\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3815,"soc_top xbar_to_dap\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3816,"soc_top xbar_to_dap\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3817,"soc_top xbar_to_dap\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3818,"soc_top xbar_to_dap\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3819,"soc_top xbar_to_dap\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3820,"soc_top xbar_to_dap\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3821,"soc_top xbar_to_dap\014 d_ready", false,-1);
        tracep->declBit(c+3822,"soc_top dap_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+3823,"soc_top dap_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3824,"soc_top dap_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3825,"soc_top dap_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3826,"soc_top dap_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3827,"soc_top dap_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3828,"soc_top dap_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3829,"soc_top dap_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+3830,"soc_top dap_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+1833,"soc_top plic_req\014 a_valid", false,-1);
        tracep->declBus(c+1834,"soc_top plic_req\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1835,"soc_top plic_req\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1836,"soc_top plic_req\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1837,"soc_top plic_req\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1838,"soc_top plic_req\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1839,"soc_top plic_req\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1840,"soc_top plic_req\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1841,"soc_top plic_req\014 d_ready", false,-1);
        tracep->declBit(c+405,"soc_top plic_resp\014 d_valid", false,-1);
        tracep->declBus(c+406,"soc_top plic_resp\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+407,"soc_top plic_resp\014 d_param", false,-1, 2,0);
        tracep->declBus(c+408,"soc_top plic_resp\014 d_size", false,-1, 1,0);
        tracep->declBus(c+409,"soc_top plic_resp\014 d_source", false,-1, 7,0);
        tracep->declBus(c+410,"soc_top plic_resp\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+411,"soc_top plic_resp\014 d_data", false,-1, 31,0);
        tracep->declBit(c+412,"soc_top plic_resp\014 d_error", false,-1);
        tracep->declBit(c+413,"soc_top plic_resp\014 a_ready", false,-1);
        tracep->declQuad(c+2997,"soc_top intr_vector", false,-1, 32,0);
        tracep->declBus(c+2999,"soc_top intr_gpio", false,-1, 31,0);
        tracep->declBus(c+3831,"soc_top gpio_intr", false,-1, 31,0);
        tracep->declBit(c+3832,"soc_top intr_timer", false,-1);
        tracep->declBit(c+321,"soc_top intr_req", false,-1);
        tracep->declBit(c+3442,"soc_top re_o", false,-1);
        tracep->declBit(c+3443,"soc_top we_o", false,-1);
        tracep->declBit(c+3833,"soc_top addr_o", false,-1);
        tracep->declBit(c+1842,"soc_top wdata_o", false,-1);
        tracep->declBit(c+1843,"soc_top be_o", false,-1);
        tracep->declBit(c+3834,"soc_top rdata_i", false,-1);
        tracep->declBit(c+3835,"soc_top error_i", false,-1);
        tracep->declBit(c+3836,"soc_top CLK_REF", false,-1);
        tracep->declBit(c+3837,"soc_top CLK_LC", false,-1);
        tracep->declBit(c+3838,"soc_top u_top PMPEnable", false,-1);
        tracep->declBus(c+3839,"soc_top u_top PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top u_top PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top u_top MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+3840,"soc_top u_top MHPMCounterWidth", false,-1, 31,0);
        tracep->declBit(c+3838,"soc_top u_top RV32E", false,-1);
        tracep->declBus(c+3841,"soc_top u_top RV32M", false,-1, 31,0);
        tracep->declBus(c+3842,"soc_top u_top RV32B", false,-1, 31,0);
        tracep->declBus(c+3843,"soc_top u_top RegFile", false,-1, 31,0);
        tracep->declBit(c+3838,"soc_top u_top BranchTargetALU", false,-1);
        tracep->declBit(c+3844,"soc_top u_top WritebackStage", false,-1);
        tracep->declBit(c+3838,"soc_top u_top ICache", false,-1);
        tracep->declBit(c+3838,"soc_top u_top ICacheECC", false,-1);
        tracep->declBit(c+3838,"soc_top u_top BranchPredictor", false,-1);
        tracep->declBit(c+3838,"soc_top u_top DbgTriggerEn", false,-1);
        tracep->declBus(c+3845,"soc_top u_top DbgHwBreakNum", false,-1, 31,0);
        tracep->declBit(c+3838,"soc_top u_top Securebrq", false,-1);
        tracep->declBus(c+3839,"soc_top u_top DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top u_top DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top u_top clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top rst_ni", false,-1);
        tracep->declBit(c+3846,"soc_top u_top ram_cfg_i", false,-1);
        tracep->declBit(c+3847,"soc_top u_top scan_rst_ni", false,-1);
        tracep->declBit(c+1116,"soc_top u_top crash_dump_o", false,-1);
        tracep->declBit(c+3037,"soc_top u_top tl_i_i\014 d_valid", false,-1);
        tracep->declBus(c+3038,"soc_top u_top tl_i_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3039,"soc_top u_top tl_i_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3040,"soc_top u_top tl_i_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3041,"soc_top u_top tl_i_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3042,"soc_top u_top tl_i_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3043,"soc_top u_top tl_i_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3044,"soc_top u_top tl_i_i\014 d_error", false,-1);
        tracep->declBit(c+3045,"soc_top u_top tl_i_i\014 a_ready", false,-1);
        tracep->declBit(c+3090,"soc_top u_top tl_i_o\014 a_valid", false,-1);
        tracep->declBus(c+3091,"soc_top u_top tl_i_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3092,"soc_top u_top tl_i_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3093,"soc_top u_top tl_i_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3094,"soc_top u_top tl_i_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3095,"soc_top u_top tl_i_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3096,"soc_top u_top tl_i_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3097,"soc_top u_top tl_i_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3098,"soc_top u_top tl_i_o\014 d_ready", false,-1);
        tracep->declBit(c+2314,"soc_top u_top tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+2315,"soc_top u_top tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2316,"soc_top u_top tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2317,"soc_top u_top tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2318,"soc_top u_top tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2319,"soc_top u_top tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2320,"soc_top u_top tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2321,"soc_top u_top tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+2322,"soc_top u_top tl_d_i\014 a_ready", false,-1);
        tracep->declBit(c+301,"soc_top u_top tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+302,"soc_top u_top tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+303,"soc_top u_top tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+304,"soc_top u_top tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+305,"soc_top u_top tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+306,"soc_top u_top tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+307,"soc_top u_top tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+308,"soc_top u_top tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+309,"soc_top u_top tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+3846,"soc_top u_top test_en_i", false,-1);
        tracep->declBus(c+3848,"soc_top u_top hart_id_i", false,-1, 31,0);
        tracep->declBus(c+3849,"soc_top u_top boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top irq_software_i", false,-1);
        tracep->declBit(c+3832,"soc_top u_top irq_timer_i", false,-1);
        tracep->declBit(c+321,"soc_top u_top irq_external_i", false,-1);
        tracep->declBus(c+3851,"soc_top u_top irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+3850,"soc_top u_top irq_nm_i", false,-1);
        tracep->declBit(c+3846,"soc_top u_top fetch_enable_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top alert_minor_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top alert_major_o", false,-1);
        tracep->declBit(c+3444,"soc_top u_top core_sleep_o", false,-1);
        tracep->declBit(c+3099,"soc_top u_top instr_req", false,-1);
        tracep->declBit(c+3046,"soc_top u_top instr_gnt", false,-1);
        tracep->declBit(c+3047,"soc_top u_top instr_rvalid", false,-1);
        tracep->declBus(c+3100,"soc_top u_top instr_addr", false,-1, 31,0);
        tracep->declBus(c+3048,"soc_top u_top instr_rdata", false,-1, 31,0);
        tracep->declBit(c+3049,"soc_top u_top instr_err", false,-1);
        tracep->declBit(c+233,"soc_top u_top data_req", false,-1);
        tracep->declBit(c+2323,"soc_top u_top data_gnt", false,-1);
        tracep->declBit(c+2324,"soc_top u_top data_rvalid", false,-1);
        tracep->declBit(c+234,"soc_top u_top data_we", false,-1);
        tracep->declBus(c+277,"soc_top u_top data_be", false,-1, 3,0);
        tracep->declBus(c+278,"soc_top u_top data_addr", false,-1, 31,0);
        tracep->declBus(c+279,"soc_top u_top data_wdata", false,-1, 31,0);
        tracep->declBus(c+2325,"soc_top u_top data_rdata", false,-1, 31,0);
        tracep->declBit(c+2326,"soc_top u_top data_err", false,-1);
        tracep->declBus(c+3852,"soc_top u_top u_core PMPEnable", false,-1, 0,0);
        tracep->declBus(c+3848,"soc_top u_top u_core PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+3853,"soc_top u_top u_core PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+3848,"soc_top u_top u_core MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+3854,"soc_top u_top u_core MHPMCounterWidth", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core RV32E", false,-1, 0,0);
        tracep->declBus(c+3855,"soc_top u_top u_core ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+3855,"soc_top u_top u_core RV32M", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core RV32B", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core ibex_pkg_RegFileFF", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core RegFile", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core BranchTargetALU", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core WritebackStage", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core ICache", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core ICacheECC", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core BranchPredictor", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core DbgTriggerEn", false,-1, 0,0);
        tracep->declBus(c+3857,"soc_top u_top u_core DbgHwBreakNum", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core SecureIbex", false,-1, 0,0);
        tracep->declBus(c+3858,"soc_top u_top u_core DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+3859,"soc_top u_top u_core DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top u_top u_core clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core rst_ni", false,-1);
        tracep->declBit(c+3846,"soc_top u_top u_core test_en_i", false,-1);
        tracep->declBus(c+3860,"soc_top u_top u_core ram_cfg_i", false,-1, 9,0);
        tracep->declBus(c+3848,"soc_top u_top u_core hart_id_i", false,-1, 31,0);
        tracep->declBus(c+3849,"soc_top u_top u_core boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+3099,"soc_top u_top u_core instr_req_o", false,-1);
        tracep->declBit(c+3046,"soc_top u_top u_core instr_gnt_i", false,-1);
        tracep->declBit(c+3047,"soc_top u_top u_core instr_rvalid_i", false,-1);
        tracep->declBus(c+3100,"soc_top u_top u_core instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+3048,"soc_top u_top u_core instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3049,"soc_top u_top u_core instr_err_i", false,-1);
        tracep->declBit(c+233,"soc_top u_top u_core data_req_o", false,-1);
        tracep->declBit(c+2323,"soc_top u_top u_core data_gnt_i", false,-1);
        tracep->declBit(c+2324,"soc_top u_top u_core data_rvalid_i", false,-1);
        tracep->declBit(c+234,"soc_top u_top u_core data_we_o", false,-1);
        tracep->declBus(c+277,"soc_top u_top u_core data_be_o", false,-1, 3,0);
        tracep->declBus(c+278,"soc_top u_top u_core data_addr_o", false,-1, 31,0);
        tracep->declBus(c+279,"soc_top u_top u_core data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+2325,"soc_top u_top u_core data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+2326,"soc_top u_top u_core data_err_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core irq_software_i", false,-1);
        tracep->declBit(c+3832,"soc_top u_top u_core irq_timer_i", false,-1);
        tracep->declBit(c+321,"soc_top u_top u_core irq_external_i", false,-1);
        tracep->declBus(c+3851,"soc_top u_top u_core irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+3850,"soc_top u_top u_core irq_nm_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core debug_req_i", false,-1);
        tracep->declArray(c+1117,"soc_top u_top u_core crash_dump_o", false,-1, 127,0);
        tracep->declBit(c+3846,"soc_top u_top u_core fetch_enable_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core alert_minor_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core alert_major_o", false,-1);
        tracep->declBit(c+3444,"soc_top u_top u_core core_sleep_o", false,-1);
        tracep->declBit(c+3847,"soc_top u_top u_core scan_rst_ni", false,-1);
        tracep->declBus(c+3852,"soc_top u_top u_core Lockstep", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core DummyInstructions", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core RegFileECC", false,-1, 0,0);
        tracep->declBus(c+3861,"soc_top u_top u_core RegFileDataWidth", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core ibex_pkg_BUS_SIZE", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core BusSizeECC", false,-1, 31,0);
        tracep->declBus(c+3853,"soc_top u_top u_core ibex_pkg_BUS_BYTES", false,-1, 31,0);
        tracep->declBus(c+3862,"soc_top u_top u_core ibex_pkg_IC_LINE_SIZE", false,-1, 31,0);
        tracep->declBus(c+3863,"soc_top u_top u_core ibex_pkg_IC_LINE_BYTES", false,-1, 31,0);
        tracep->declBus(c+3864,"soc_top u_top u_core ibex_pkg_IC_LINE_BEATS", false,-1, 31,0);
        tracep->declBus(c+3862,"soc_top u_top u_core LineSizeECC", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core ibex_pkg_ADDR_W", false,-1, 31,0);
        tracep->declBus(c+3864,"soc_top u_top u_core ibex_pkg_IC_NUM_WAYS", false,-1, 31,0);
        tracep->declBus(c+3865,"soc_top u_top u_core ibex_pkg_IC_SIZE_BYTES", false,-1, 31,0);
        tracep->declBus(c+3866,"soc_top u_top u_core ibex_pkg_IC_NUM_LINES", false,-1, 31,0);
        tracep->declBus(c+3863,"soc_top u_top u_core ibex_pkg_IC_INDEX_W", false,-1, 31,0);
        tracep->declBus(c+3867,"soc_top u_top u_core ibex_pkg_IC_LINE_W", false,-1, 31,0);
        tracep->declBus(c+3868,"soc_top u_top u_core ibex_pkg_IC_TAG_SIZE", false,-1, 31,0);
        tracep->declBus(c+3868,"soc_top u_top u_core TagSizeECC", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core clk", false,-1);
        tracep->declBit(c+3446,"soc_top u_top u_core core_busy_d", false,-1);
        tracep->declBit(c+3447,"soc_top u_top u_core core_busy_q", false,-1);
        tracep->declBit(c+1202,"soc_top u_top u_core fetch_enable_q", false,-1);
        tracep->declBit(c+3448,"soc_top u_top u_core clock_en", false,-1);
        tracep->declBit(c+357,"soc_top u_top u_core irq_pending", false,-1);
        tracep->declBit(c+3869,"soc_top u_top u_core dummy_instr_id", false,-1);
        tracep->declBus(c+130,"soc_top u_top u_core rf_raddr_a", false,-1, 4,0);
        tracep->declBus(c+131,"soc_top u_top u_core rf_raddr_b", false,-1, 4,0);
        tracep->declBus(c+132,"soc_top u_top u_core rf_waddr_wb", false,-1, 4,0);
        tracep->declBit(c+3449,"soc_top u_top u_core rf_we_wb", false,-1);
        tracep->declBus(c+3300,"soc_top u_top u_core rf_wdata_wb_ecc", false,-1, 31,0);
        tracep->declBus(c+280,"soc_top u_top u_core rf_rdata_a_ecc", false,-1, 31,0);
        tracep->declBus(c+281,"soc_top u_top u_core rf_rdata_b_ecc", false,-1, 31,0);
        tracep->declBus(c+3870,"soc_top u_top u_core ic_tag_req", false,-1, 1,0);
        tracep->declBit(c+3850,"soc_top u_top u_core ic_tag_write", false,-1);
        tracep->declBus(c+3871,"soc_top u_top u_core ic_tag_addr", false,-1, 7,0);
        tracep->declBus(c+3872,"soc_top u_top u_core ic_tag_wdata", false,-1, 21,0);
        tracep->declQuad(c+3873,"soc_top u_top u_core ic_tag_rdata", false,-1, 43,0);
        tracep->declBus(c+3870,"soc_top u_top u_core ic_data_req", false,-1, 1,0);
        tracep->declBit(c+3850,"soc_top u_top u_core ic_data_write", false,-1);
        tracep->declBus(c+3871,"soc_top u_top u_core ic_data_addr", false,-1, 7,0);
        tracep->declQuad(c+3875,"soc_top u_top u_core ic_data_wdata", false,-1, 63,0);
        tracep->declArray(c+3877,"soc_top u_top u_core ic_data_rdata", false,-1, 127,0);
        tracep->declBit(c+3850,"soc_top u_top u_core core_alert_major", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core core_alert_minor", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core lockstep_alert_major", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core lockstep_alert_minor", false,-1);
        tracep->declBus(c+3881,"soc_top u_top u_core ibex_pkg_RegFileFPGA", false,-1, 31,0);
        tracep->declBus(c+3855,"soc_top u_top u_core ibex_pkg_RegFileLatch", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core unused_lockstep_alert_major", false,-1);
        tracep->declBus(c+3860,"soc_top u_top u_core gen_norams unused_ram_cfg", false,-1, 9,0);
        tracep->declBit(c+3850,"soc_top u_top u_core gen_norams unused_ram_inputs", false,-1);
        tracep->declBit(c+3847,"soc_top u_top u_core gen_no_lockstep unused_scan", false,-1);
        tracep->declBit(c+3438,"soc_top u_top u_core core_clock_gate_i clk_i", false,-1);
        tracep->declBit(c+3448,"soc_top u_top u_core core_clock_gate_i en_i", false,-1);
        tracep->declBit(c+3846,"soc_top u_top u_core core_clock_gate_i test_en_i", false,-1);
        tracep->declBit(c+3445,"soc_top u_top u_core core_clock_gate_i clk_o", false,-1);
        tracep->declBus(c+3882,"soc_top u_top u_core core_clock_gate_i Impl", false,-1, 31,0);
        tracep->declBit(c+3838,"soc_top u_top u_core core_clock_gate_i gen_generic u_impl_generic NoFpgaGate", false,-1);
        tracep->declBit(c+3438,"soc_top u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_i", false,-1);
        tracep->declBit(c+3448,"soc_top u_top u_core core_clock_gate_i gen_generic u_impl_generic en_i", false,-1);
        tracep->declBit(c+3846,"soc_top u_top u_core core_clock_gate_i gen_generic u_impl_generic test_en_i", false,-1);
        tracep->declBit(c+3445,"soc_top u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_o", false,-1);
        tracep->declBit(c+3450,"soc_top u_top u_core core_clock_gate_i gen_generic u_impl_generic en_latch", false,-1);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core PMPEnable", false,-1, 0,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+3853,"soc_top u_top u_core u_ibex_core PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+3854,"soc_top u_top u_core u_ibex_core MHPMCounterWidth", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core RV32E", false,-1, 0,0);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core RV32M", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core RV32B", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core BranchTargetALU", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core WritebackStage", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core ICache", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core ICacheECC", false,-1, 0,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core ibex_pkg_BUS_SIZE", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core BusSizeECC", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core ibex_pkg_ADDR_W", false,-1, 31,0);
        tracep->declBus(c+3862,"soc_top u_top u_core u_ibex_core ibex_pkg_IC_LINE_SIZE", false,-1, 31,0);
        tracep->declBus(c+3863,"soc_top u_top u_core u_ibex_core ibex_pkg_IC_LINE_BYTES", false,-1, 31,0);
        tracep->declBus(c+3864,"soc_top u_top u_core u_ibex_core ibex_pkg_IC_NUM_WAYS", false,-1, 31,0);
        tracep->declBus(c+3865,"soc_top u_top u_core u_ibex_core ibex_pkg_IC_SIZE_BYTES", false,-1, 31,0);
        tracep->declBus(c+3866,"soc_top u_top u_core u_ibex_core ibex_pkg_IC_NUM_LINES", false,-1, 31,0);
        tracep->declBus(c+3863,"soc_top u_top u_core u_ibex_core ibex_pkg_IC_INDEX_W", false,-1, 31,0);
        tracep->declBus(c+3867,"soc_top u_top u_core u_ibex_core ibex_pkg_IC_LINE_W", false,-1, 31,0);
        tracep->declBus(c+3868,"soc_top u_top u_core u_ibex_core ibex_pkg_IC_TAG_SIZE", false,-1, 31,0);
        tracep->declBus(c+3868,"soc_top u_top u_core u_ibex_core TagSizeECC", false,-1, 31,0);
        tracep->declBus(c+3862,"soc_top u_top u_core u_ibex_core LineSizeECC", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core BranchPredictor", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core DbgTriggerEn", false,-1, 0,0);
        tracep->declBus(c+3857,"soc_top u_top u_core u_ibex_core DbgHwBreakNum", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core SecureIbex", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core DummyInstructions", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core RegFileECC", false,-1, 0,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core RegFileDataWidth", false,-1, 31,0);
        tracep->declBus(c+3858,"soc_top u_top u_core u_ibex_core DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+3859,"soc_top u_top u_core u_ibex_core DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core rst_ni", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core hart_id_i", false,-1, 31,0);
        tracep->declBus(c+3849,"soc_top u_top u_core u_ibex_core boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+3099,"soc_top u_top u_core u_ibex_core instr_req_o", false,-1);
        tracep->declBit(c+3046,"soc_top u_top u_core u_ibex_core instr_gnt_i", false,-1);
        tracep->declBit(c+3047,"soc_top u_top u_core u_ibex_core instr_rvalid_i", false,-1);
        tracep->declBus(c+3100,"soc_top u_top u_core u_ibex_core instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+3048,"soc_top u_top u_core u_ibex_core instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3049,"soc_top u_top u_core u_ibex_core instr_err_i", false,-1);
        tracep->declBit(c+233,"soc_top u_top u_core u_ibex_core data_req_o", false,-1);
        tracep->declBit(c+2323,"soc_top u_top u_core u_ibex_core data_gnt_i", false,-1);
        tracep->declBit(c+2324,"soc_top u_top u_core u_ibex_core data_rvalid_i", false,-1);
        tracep->declBit(c+234,"soc_top u_top u_core u_ibex_core data_we_o", false,-1);
        tracep->declBus(c+277,"soc_top u_top u_core u_ibex_core data_be_o", false,-1, 3,0);
        tracep->declBus(c+278,"soc_top u_top u_core u_ibex_core data_addr_o", false,-1, 31,0);
        tracep->declBus(c+279,"soc_top u_top u_core u_ibex_core data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+2325,"soc_top u_top u_core u_ibex_core data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+2326,"soc_top u_top u_core u_ibex_core data_err_i", false,-1);
        tracep->declBit(c+3869,"soc_top u_top u_core u_ibex_core dummy_instr_id_o", false,-1);
        tracep->declBus(c+130,"soc_top u_top u_core u_ibex_core rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+131,"soc_top u_top u_core u_ibex_core rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+132,"soc_top u_top u_core u_ibex_core rf_waddr_wb_o", false,-1, 4,0);
        tracep->declBit(c+3449,"soc_top u_top u_core u_ibex_core rf_we_wb_o", false,-1);
        tracep->declBus(c+3300,"soc_top u_top u_core u_ibex_core rf_wdata_wb_ecc_o", false,-1, 31,0);
        tracep->declBus(c+280,"soc_top u_top u_core u_ibex_core rf_rdata_a_ecc_i", false,-1, 31,0);
        tracep->declBus(c+281,"soc_top u_top u_core u_ibex_core rf_rdata_b_ecc_i", false,-1, 31,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core ic_tag_req_o", false,-1, 1,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core ic_tag_write_o", false,-1);
        tracep->declBus(c+3871,"soc_top u_top u_core u_ibex_core ic_tag_addr_o", false,-1, 7,0);
        tracep->declBus(c+3872,"soc_top u_top u_core u_ibex_core ic_tag_wdata_o", false,-1, 21,0);
        tracep->declQuad(c+3873,"soc_top u_top u_core u_ibex_core ic_tag_rdata_i", false,-1, 43,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core ic_data_req_o", false,-1, 1,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core ic_data_write_o", false,-1);
        tracep->declBus(c+3871,"soc_top u_top u_core u_ibex_core ic_data_addr_o", false,-1, 7,0);
        tracep->declQuad(c+3875,"soc_top u_top u_core u_ibex_core ic_data_wdata_o", false,-1, 63,0);
        tracep->declArray(c+3877,"soc_top u_top u_core u_ibex_core ic_data_rdata_i", false,-1, 127,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core irq_software_i", false,-1);
        tracep->declBit(c+3832,"soc_top u_top u_core u_ibex_core irq_timer_i", false,-1);
        tracep->declBit(c+321,"soc_top u_top u_core u_ibex_core irq_external_i", false,-1);
        tracep->declBus(c+3851,"soc_top u_top u_core u_ibex_core irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core irq_nm_i", false,-1);
        tracep->declBit(c+357,"soc_top u_top u_core u_ibex_core irq_pending_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core debug_req_i", false,-1);
        tracep->declArray(c+1117,"soc_top u_top u_core u_ibex_core crash_dump_o", false,-1, 127,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core alert_minor_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core alert_major_o", false,-1);
        tracep->declBit(c+3446,"soc_top u_top u_core u_ibex_core core_busy_o", false,-1);
        tracep->declBus(c+3864,"soc_top u_top u_core u_ibex_core PMP_NUM_CHAN", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core DataIndTiming", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core PCIncrCheck", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core ShadowCSR", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core SpecBranch", false,-1, 0,0);
        tracep->declBit(c+3869,"soc_top u_top u_core u_ibex_core dummy_instr_id", false,-1);
        tracep->declBit(c+145,"soc_top u_top u_core u_ibex_core instr_valid_id", false,-1);
        tracep->declBit(c+1113,"soc_top u_top u_core u_ibex_core instr_new_id", false,-1);
        tracep->declBus(c+133,"soc_top u_top u_core u_ibex_core instr_rdata_id", false,-1, 31,0);
        tracep->declBus(c+3451,"soc_top u_top u_core u_ibex_core instr_rdata_alu_id", false,-1, 31,0);
        tracep->declBus(c+1110,"soc_top u_top u_core u_ibex_core instr_rdata_c_id", false,-1, 15,0);
        tracep->declBit(c+134,"soc_top u_top u_core u_ibex_core instr_is_compressed_id", false,-1);
        tracep->declBit(c+3452,"soc_top u_top u_core u_ibex_core instr_perf_count_id", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core instr_bp_taken_id", false,-1);
        tracep->declBit(c+135,"soc_top u_top u_core u_ibex_core instr_fetch_err", false,-1);
        tracep->declBit(c+440,"soc_top u_top u_core u_ibex_core instr_fetch_err_plus2", false,-1);
        tracep->declBit(c+136,"soc_top u_top u_core u_ibex_core illegal_c_insn_id", false,-1);
        tracep->declBus(c+462,"soc_top u_top u_core u_ibex_core pc_if", false,-1, 31,0);
        tracep->declBus(c+137,"soc_top u_top u_core u_ibex_core pc_id", false,-1, 31,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core pc_wb", false,-1, 31,0);
        tracep->declArray(c+1138,"soc_top u_top u_core u_ibex_core imd_val_d_ex", false,-1, 67,0);
        tracep->declArray(c+156,"soc_top u_top u_core u_ibex_core imd_val_q_ex", false,-1, 67,0);
        tracep->declBus(c+1141,"soc_top u_top u_core u_ibex_core imd_val_we_ex", false,-1, 1,0);
        tracep->declBit(c+328,"soc_top u_top u_core u_ibex_core data_ind_timing", false,-1);
        tracep->declBit(c+329,"soc_top u_top u_core u_ibex_core dummy_instr_en", false,-1);
        tracep->declBus(c+330,"soc_top u_top u_core u_ibex_core dummy_instr_mask", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core dummy_instr_seed_en", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core dummy_instr_seed", false,-1, 31,0);
        tracep->declBit(c+331,"soc_top u_top u_core u_ibex_core icache_enable", false,-1);
        tracep->declBit(c+235,"soc_top u_top u_core u_ibex_core icache_inval", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core pc_mismatch_alert", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core csr_shadow_err", false,-1);
        tracep->declBit(c+153,"soc_top u_top u_core u_ibex_core instr_first_cycle_id", false,-1);
        tracep->declBit(c+3453,"soc_top u_top u_core u_ibex_core instr_valid_clear", false,-1);
        tracep->declBit(c+3454,"soc_top u_top u_core u_ibex_core pc_set", false,-1);
        tracep->declBit(c+3455,"soc_top u_top u_core u_ibex_core pc_set_spec", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core nt_branch_mispredict", false,-1);
        tracep->declBus(c+534,"soc_top u_top u_core u_ibex_core pc_mux_id", false,-1, 2,0);
        tracep->declBus(c+465,"soc_top u_top u_core u_ibex_core exc_pc_mux_id", false,-1, 1,0);
        tracep->declBus(c+3456,"soc_top u_top u_core u_ibex_core exc_cause", false,-1, 5,0);
        tracep->declBit(c+2327,"soc_top u_top u_core u_ibex_core lsu_load_err", false,-1);
        tracep->declBit(c+2328,"soc_top u_top u_core u_ibex_core lsu_store_err", false,-1);
        tracep->declBit(c+159,"soc_top u_top u_core u_ibex_core lsu_addr_incr_req", false,-1);
        tracep->declBus(c+146,"soc_top u_top u_core u_ibex_core lsu_addr_last", false,-1, 31,0);
        tracep->declBus(c+282,"soc_top u_top u_core u_ibex_core branch_target_ex", false,-1, 31,0);
        tracep->declBit(c+1142,"soc_top u_top u_core u_ibex_core branch_decision", false,-1);
        tracep->declBit(c+3457,"soc_top u_top u_core u_ibex_core ctrl_busy", false,-1);
        tracep->declBit(c+3458,"soc_top u_top u_core u_ibex_core if_busy", false,-1);
        tracep->declBit(c+160,"soc_top u_top u_core u_ibex_core lsu_busy", false,-1);
        tracep->declBus(c+130,"soc_top u_top u_core u_ibex_core rf_raddr_a", false,-1, 4,0);
        tracep->declBus(c+280,"soc_top u_top u_core u_ibex_core rf_rdata_a", false,-1, 31,0);
        tracep->declBus(c+131,"soc_top u_top u_core u_ibex_core rf_raddr_b", false,-1, 4,0);
        tracep->declBus(c+281,"soc_top u_top u_core u_ibex_core rf_rdata_b", false,-1, 31,0);
        tracep->declBit(c+3459,"soc_top u_top u_core u_ibex_core rf_ren_a", false,-1);
        tracep->declBit(c+3460,"soc_top u_top u_core u_ibex_core rf_ren_b", false,-1);
        tracep->declBus(c+132,"soc_top u_top u_core u_ibex_core rf_waddr_wb", false,-1, 4,0);
        tracep->declBus(c+3300,"soc_top u_top u_core u_ibex_core rf_wdata_wb", false,-1, 31,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core rf_wdata_fwd_wb", false,-1, 31,0);
        tracep->declBus(c+3301,"soc_top u_top u_core u_ibex_core rf_wdata_lsu", false,-1, 31,0);
        tracep->declBit(c+3449,"soc_top u_top u_core u_ibex_core rf_we_wb", false,-1);
        tracep->declBit(c+3461,"soc_top u_top u_core u_ibex_core rf_we_lsu", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core rf_ecc_err_comb", false,-1);
        tracep->declBus(c+132,"soc_top u_top u_core u_ibex_core rf_waddr_id", false,-1, 4,0);
        tracep->declBus(c+3462,"soc_top u_top u_core u_ibex_core rf_wdata_id", false,-1, 31,0);
        tracep->declBit(c+3463,"soc_top u_top u_core u_ibex_core rf_we_id", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core rf_rd_b_wb_match", false,-1);
        tracep->declBus(c+236,"soc_top u_top u_core u_ibex_core alu_operator_ex", false,-1, 5,0);
        tracep->declBus(c+283,"soc_top u_top u_core u_ibex_core alu_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+284,"soc_top u_top u_core u_ibex_core alu_operand_b_ex", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core bt_a_operand", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core bt_b_operand", false,-1, 31,0);
        tracep->declBus(c+282,"soc_top u_top u_core u_ibex_core alu_adder_result_ex", false,-1, 31,0);
        tracep->declBus(c+3464,"soc_top u_top u_core u_ibex_core result_ex", false,-1, 31,0);
        tracep->declBit(c+3465,"soc_top u_top u_core u_ibex_core mult_en_ex", false,-1);
        tracep->declBit(c+3466,"soc_top u_top u_core u_ibex_core div_en_ex", false,-1);
        tracep->declBit(c+237,"soc_top u_top u_core u_ibex_core mult_sel_ex", false,-1);
        tracep->declBit(c+238,"soc_top u_top u_core u_ibex_core div_sel_ex", false,-1);
        tracep->declBus(c+239,"soc_top u_top u_core u_ibex_core multdiv_operator_ex", false,-1, 1,0);
        tracep->declBus(c+240,"soc_top u_top u_core u_ibex_core multdiv_signed_mode_ex", false,-1, 1,0);
        tracep->declBus(c+280,"soc_top u_top u_core u_ibex_core multdiv_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+281,"soc_top u_top u_core u_ibex_core multdiv_operand_b_ex", false,-1, 31,0);
        tracep->declBit(c+3846,"soc_top u_top u_core u_ibex_core multdiv_ready_id", false,-1);
        tracep->declBit(c+241,"soc_top u_top u_core u_ibex_core csr_access", false,-1);
        tracep->declBus(c+535,"soc_top u_top u_core u_ibex_core csr_op", false,-1, 1,0);
        tracep->declBit(c+2329,"soc_top u_top u_core u_ibex_core csr_op_en", false,-1);
        tracep->declBus(c+1125,"soc_top u_top u_core u_ibex_core csr_addr", false,-1, 11,0);
        tracep->declBus(c+3467,"soc_top u_top u_core u_ibex_core csr_rdata", false,-1, 31,0);
        tracep->declBus(c+283,"soc_top u_top u_core u_ibex_core csr_wdata", false,-1, 31,0);
        tracep->declBit(c+1134,"soc_top u_top u_core u_ibex_core illegal_csr_insn_id", false,-1);
        tracep->declBit(c+234,"soc_top u_top u_core u_ibex_core lsu_we", false,-1);
        tracep->declBus(c+242,"soc_top u_top u_core u_ibex_core lsu_type", false,-1, 1,0);
        tracep->declBit(c+243,"soc_top u_top u_core u_ibex_core lsu_sign_ext", false,-1);
        tracep->declBit(c+244,"soc_top u_top u_core u_ibex_core lsu_req", false,-1);
        tracep->declBus(c+281,"soc_top u_top u_core u_ibex_core lsu_wdata", false,-1, 31,0);
        tracep->declBit(c+3468,"soc_top u_top u_core u_ibex_core lsu_req_done", false,-1);
        tracep->declBit(c+2574,"soc_top u_top u_core u_ibex_core id_in_ready", false,-1);
        tracep->declBit(c+536,"soc_top u_top u_core u_ibex_core ex_valid", false,-1);
        tracep->declBit(c+2330,"soc_top u_top u_core u_ibex_core lsu_resp_valid", false,-1);
        tracep->declBit(c+2331,"soc_top u_top u_core u_ibex_core lsu_resp_err", false,-1);
        tracep->declBit(c+466,"soc_top u_top u_core u_ibex_core instr_req_int", false,-1);
        tracep->declBit(c+2332,"soc_top u_top u_core u_ibex_core en_wb", false,-1);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core instr_type_wb", false,-1, 1,0);
        tracep->declBit(c+3846,"soc_top u_top u_core u_ibex_core ready_wb", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core rf_write_wb", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core outstanding_load_wb", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core outstanding_store_wb", false,-1);
        tracep->declBit(c+332,"soc_top u_top u_core u_ibex_core nmi_mode", false,-1);
        tracep->declBus(c+358,"soc_top u_top u_core u_ibex_core irqs", false,-1, 17,0);
        tracep->declBit(c+333,"soc_top u_top u_core u_ibex_core csr_mstatus_mie", false,-1);
        tracep->declBus(c+467,"soc_top u_top u_core u_ibex_core csr_mepc", false,-1, 31,0);
        tracep->declBus(c+444,"soc_top u_top u_core u_ibex_core csr_depc", false,-1, 31,0);
        tracep->declArray(c+1,"soc_top u_top u_core u_ibex_core csr_pmp_addr", false,-1, 135,0);
        tracep->declBus(c+6,"soc_top u_top u_core u_ibex_core csr_pmp_cfg", false,-1, 23,0);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core csr_pmp_mseccfg", false,-1, 2,0);
        tracep->declBus(c+7,"soc_top u_top u_core u_ibex_core pmp_req_err", false,-1, 1,0);
        tracep->declBit(c+3101,"soc_top u_top u_core u_ibex_core instr_req_out", false,-1);
        tracep->declBit(c+245,"soc_top u_top u_core u_ibex_core data_req_out", false,-1);
        tracep->declBit(c+3469,"soc_top u_top u_core u_ibex_core csr_save_if", false,-1);
        tracep->declBit(c+3470,"soc_top u_top u_core u_ibex_core csr_save_id", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core csr_save_wb", false,-1);
        tracep->declBit(c+1121,"soc_top u_top u_core u_ibex_core csr_restore_mret_id", false,-1);
        tracep->declBit(c+1122,"soc_top u_top u_core u_ibex_core csr_restore_dret_id", false,-1);
        tracep->declBit(c+3471,"soc_top u_top u_core u_ibex_core csr_save_cause", false,-1);
        tracep->declBit(c+3102,"soc_top u_top u_core u_ibex_core csr_mtvec_init", false,-1);
        tracep->declBus(c+445,"soc_top u_top u_core u_ibex_core csr_mtvec", false,-1, 31,0);
        tracep->declBus(c+3472,"soc_top u_top u_core u_ibex_core csr_mtval", false,-1, 31,0);
        tracep->declBit(c+334,"soc_top u_top u_core u_ibex_core csr_mstatus_tw", false,-1);
        tracep->declBus(c+335,"soc_top u_top u_core u_ibex_core priv_mode_id", false,-1, 1,0);
        tracep->declBus(c+3473,"soc_top u_top u_core u_ibex_core priv_mode_if", false,-1, 1,0);
        tracep->declBus(c+336,"soc_top u_top u_core u_ibex_core priv_mode_lsu", false,-1, 1,0);
        tracep->declBit(c+337,"soc_top u_top u_core u_ibex_core debug_mode", false,-1);
        tracep->declBus(c+3474,"soc_top u_top u_core u_ibex_core debug_cause", false,-1, 2,0);
        tracep->declBit(c+3475,"soc_top u_top u_core u_ibex_core debug_csr_save", false,-1);
        tracep->declBit(c+338,"soc_top u_top u_core u_ibex_core debug_single_step", false,-1);
        tracep->declBit(c+339,"soc_top u_top u_core u_ibex_core debug_ebreakm", false,-1);
        tracep->declBit(c+340,"soc_top u_top u_core u_ibex_core debug_ebreaku", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core trigger_match", false,-1);
        tracep->declBit(c+2332,"soc_top u_top u_core u_ibex_core instr_id_done", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core instr_done_wb", false,-1);
        tracep->declBit(c+2333,"soc_top u_top u_core u_ibex_core perf_instr_ret_wb", false,-1);
        tracep->declBit(c+3476,"soc_top u_top u_core u_ibex_core perf_instr_ret_compressed_wb", false,-1);
        tracep->declBit(c+3477,"soc_top u_top u_core u_ibex_core perf_iside_wait", false,-1);
        tracep->declBit(c+3478,"soc_top u_top u_core u_ibex_core perf_dside_wait", false,-1);
        tracep->declBit(c+3479,"soc_top u_top u_core u_ibex_core perf_mul_wait", false,-1);
        tracep->declBit(c+3480,"soc_top u_top u_core u_ibex_core perf_div_wait", false,-1);
        tracep->declBit(c+3481,"soc_top u_top u_core u_ibex_core perf_jump", false,-1);
        tracep->declBit(c+559,"soc_top u_top u_core u_ibex_core perf_branch", false,-1);
        tracep->declBit(c+3482,"soc_top u_top u_core u_ibex_core perf_tbranch", false,-1);
        tracep->declBit(c+537,"soc_top u_top u_core u_ibex_core perf_load", false,-1);
        tracep->declBit(c+538,"soc_top u_top u_core u_ibex_core perf_store", false,-1);
        tracep->declBit(c+1135,"soc_top u_top u_core u_ibex_core illegal_insn_id", false,-1);
        tracep->declBit(c+1135,"soc_top u_top u_core u_ibex_core unused_illegal_insn_id", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core ibex_pkg_PMP_I", false,-1, 31,0);
        tracep->declBus(c+3857,"soc_top u_top u_core u_ibex_core ibex_pkg_PMP_D", false,-1, 31,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core ibex_pkg_PMP_ACC_EXEC", false,-1, 1,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core ibex_pkg_PMP_ACC_READ", false,-1, 1,0);
        tracep->declBus(c+3886,"soc_top u_top u_core u_ibex_core ibex_pkg_PMP_ACC_WRITE", false,-1, 1,0);
        tracep->declBit(c+1113,"soc_top u_top u_core u_ibex_core unused_instr_new_id", false,-1);
        tracep->declBit(c+2332,"soc_top u_top u_core u_ibex_core unused_instr_id_done", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core unused_instr_done_wb", false,-1);
        tracep->declBit(c+3459,"soc_top u_top u_core u_ibex_core gen_no_regfile_ecc unused_rf_ren_a", false,-1);
        tracep->declBit(c+3460,"soc_top u_top u_core u_ibex_core gen_no_regfile_ecc unused_rf_ren_b", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core gen_no_regfile_ecc unused_rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core gen_no_regfile_ecc unused_rf_rd_b_wb_match", false,-1);
        tracep->declBus(c+3473,"soc_top u_top u_core u_ibex_core g_no_pmp unused_priv_lvl_if", false,-1, 1,0);
        tracep->declBus(c+336,"soc_top u_top u_core u_ibex_core g_no_pmp unused_priv_lvl_ls", false,-1, 1,0);
        tracep->declArray(c+1,"soc_top u_top u_core u_ibex_core g_no_pmp unused_csr_pmp_addr", false,-1, 135,0);
        tracep->declBus(c+6,"soc_top u_top u_core u_ibex_core g_no_pmp unused_csr_pmp_cfg", false,-1, 23,0);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core g_no_pmp unused_csr_pmp_mseccfg", false,-1, 2,0);
        tracep->declBus(c+3858,"soc_top u_top u_core u_ibex_core if_stage_i DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+3859,"soc_top u_top u_core u_ibex_core if_stage_i DmExceptionAddr", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core if_stage_i DummyInstructions", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core if_stage_i ICache", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core if_stage_i ICacheECC", false,-1, 0,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_BUS_SIZE", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core if_stage_i BusSizeECC", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_ADDR_W", false,-1, 31,0);
        tracep->declBus(c+3862,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_LINE_SIZE", false,-1, 31,0);
        tracep->declBus(c+3863,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_LINE_BYTES", false,-1, 31,0);
        tracep->declBus(c+3864,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_NUM_WAYS", false,-1, 31,0);
        tracep->declBus(c+3865,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_SIZE_BYTES", false,-1, 31,0);
        tracep->declBus(c+3866,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_NUM_LINES", false,-1, 31,0);
        tracep->declBus(c+3863,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_INDEX_W", false,-1, 31,0);
        tracep->declBus(c+3867,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_LINE_W", false,-1, 31,0);
        tracep->declBus(c+3868,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_TAG_SIZE", false,-1, 31,0);
        tracep->declBus(c+3868,"soc_top u_top u_core u_ibex_core if_stage_i TagSizeECC", false,-1, 31,0);
        tracep->declBus(c+3862,"soc_top u_top u_core u_ibex_core if_stage_i LineSizeECC", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core if_stage_i PCIncrCheck", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core if_stage_i BranchPredictor", false,-1, 0,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core if_stage_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core if_stage_i rst_ni", false,-1);
        tracep->declBus(c+3849,"soc_top u_top u_core u_ibex_core if_stage_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+466,"soc_top u_top u_core u_ibex_core if_stage_i req_i", false,-1);
        tracep->declBit(c+3101,"soc_top u_top u_core u_ibex_core if_stage_i instr_req_o", false,-1);
        tracep->declBus(c+3100,"soc_top u_top u_core u_ibex_core if_stage_i instr_addr_o", false,-1, 31,0);
        tracep->declBit(c+3046,"soc_top u_top u_core u_ibex_core if_stage_i instr_gnt_i", false,-1);
        tracep->declBit(c+3047,"soc_top u_top u_core u_ibex_core if_stage_i instr_rvalid_i", false,-1);
        tracep->declBus(c+3048,"soc_top u_top u_core u_ibex_core if_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3049,"soc_top u_top u_core u_ibex_core if_stage_i instr_err_i", false,-1);
        tracep->declBit(c+8,"soc_top u_top u_core u_ibex_core if_stage_i instr_pmp_err_i", false,-1);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core if_stage_i ic_tag_req_o", false,-1, 1,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i ic_tag_write_o", false,-1);
        tracep->declBus(c+3871,"soc_top u_top u_core u_ibex_core if_stage_i ic_tag_addr_o", false,-1, 7,0);
        tracep->declBus(c+3872,"soc_top u_top u_core u_ibex_core if_stage_i ic_tag_wdata_o", false,-1, 21,0);
        tracep->declQuad(c+3873,"soc_top u_top u_core u_ibex_core if_stage_i ic_tag_rdata_i", false,-1, 43,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core if_stage_i ic_data_req_o", false,-1, 1,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i ic_data_write_o", false,-1);
        tracep->declBus(c+3871,"soc_top u_top u_core u_ibex_core if_stage_i ic_data_addr_o", false,-1, 7,0);
        tracep->declQuad(c+3875,"soc_top u_top u_core u_ibex_core if_stage_i ic_data_wdata_o", false,-1, 63,0);
        tracep->declArray(c+3877,"soc_top u_top u_core u_ibex_core if_stage_i ic_data_rdata_i", false,-1, 127,0);
        tracep->declBit(c+145,"soc_top u_top u_core u_ibex_core if_stage_i instr_valid_id_o", false,-1);
        tracep->declBit(c+1113,"soc_top u_top u_core u_ibex_core if_stage_i instr_new_id_o", false,-1);
        tracep->declBus(c+133,"soc_top u_top u_core u_ibex_core if_stage_i instr_rdata_id_o", false,-1, 31,0);
        tracep->declBus(c+3451,"soc_top u_top u_core u_ibex_core if_stage_i instr_rdata_alu_id_o", false,-1, 31,0);
        tracep->declBus(c+1110,"soc_top u_top u_core u_ibex_core if_stage_i instr_rdata_c_id_o", false,-1, 15,0);
        tracep->declBit(c+134,"soc_top u_top u_core u_ibex_core if_stage_i instr_is_compressed_id_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i instr_bp_taken_o", false,-1);
        tracep->declBit(c+135,"soc_top u_top u_core u_ibex_core if_stage_i instr_fetch_err_o", false,-1);
        tracep->declBit(c+440,"soc_top u_top u_core u_ibex_core if_stage_i instr_fetch_err_plus2_o", false,-1);
        tracep->declBit(c+136,"soc_top u_top u_core u_ibex_core if_stage_i illegal_c_insn_id_o", false,-1);
        tracep->declBit(c+3869,"soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_id_o", false,-1);
        tracep->declBus(c+462,"soc_top u_top u_core u_ibex_core if_stage_i pc_if_o", false,-1, 31,0);
        tracep->declBus(c+137,"soc_top u_top u_core u_ibex_core if_stage_i pc_id_o", false,-1, 31,0);
        tracep->declBit(c+3453,"soc_top u_top u_core u_ibex_core if_stage_i instr_valid_clear_i", false,-1);
        tracep->declBit(c+3454,"soc_top u_top u_core u_ibex_core if_stage_i pc_set_i", false,-1);
        tracep->declBit(c+3455,"soc_top u_top u_core u_ibex_core if_stage_i pc_set_spec_i", false,-1);
        tracep->declBus(c+534,"soc_top u_top u_core u_ibex_core if_stage_i pc_mux_i", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i nt_branch_mispredict_i", false,-1);
        tracep->declBus(c+465,"soc_top u_top u_core u_ibex_core if_stage_i exc_pc_mux_i", false,-1, 1,0);
        tracep->declBus(c+3456,"soc_top u_top u_core u_ibex_core if_stage_i exc_cause", false,-1, 5,0);
        tracep->declBit(c+329,"soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_en_i", false,-1);
        tracep->declBus(c+330,"soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_mask_i", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_seed_en_i", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_seed_i", false,-1, 31,0);
        tracep->declBit(c+331,"soc_top u_top u_core u_ibex_core if_stage_i icache_enable_i", false,-1);
        tracep->declBit(c+235,"soc_top u_top u_core u_ibex_core if_stage_i icache_inval_i", false,-1);
        tracep->declBus(c+282,"soc_top u_top u_core u_ibex_core if_stage_i branch_target_ex_i", false,-1, 31,0);
        tracep->declBus(c+467,"soc_top u_top u_core u_ibex_core if_stage_i csr_mepc_i", false,-1, 31,0);
        tracep->declBus(c+444,"soc_top u_top u_core u_ibex_core if_stage_i csr_depc_i", false,-1, 31,0);
        tracep->declBus(c+445,"soc_top u_top u_core u_ibex_core if_stage_i csr_mtvec_i", false,-1, 31,0);
        tracep->declBit(c+3102,"soc_top u_top u_core u_ibex_core if_stage_i csr_mtvec_init_o", false,-1);
        tracep->declBit(c+2574,"soc_top u_top u_core u_ibex_core if_stage_i id_in_ready_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i pc_mismatch_alert_o", false,-1);
        tracep->declBit(c+3458,"soc_top u_top u_core u_ibex_core if_stage_i if_busy_o", false,-1);
        tracep->declBit(c+3483,"soc_top u_top u_core u_ibex_core if_stage_i instr_valid_id_d", false,-1);
        tracep->declBit(c+145,"soc_top u_top u_core u_ibex_core if_stage_i instr_valid_id_q", false,-1);
        tracep->declBit(c+3420,"soc_top u_top u_core u_ibex_core if_stage_i instr_new_id_d", false,-1);
        tracep->declBit(c+1113,"soc_top u_top u_core u_ibex_core if_stage_i instr_new_id_q", false,-1);
        tracep->declBit(c+3458,"soc_top u_top u_core u_ibex_core if_stage_i prefetch_busy", false,-1);
        tracep->declBit(c+3454,"soc_top u_top u_core u_ibex_core if_stage_i branch_req", false,-1);
        tracep->declBit(c+3455,"soc_top u_top u_core u_ibex_core if_stage_i branch_spec", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i predicted_branch", false,-1);
        tracep->declBus(c+3103,"soc_top u_top u_core u_ibex_core if_stage_i fetch_addr_n", false,-1, 31,0);
        tracep->declBit(c+3104,"soc_top u_top u_core u_ibex_core if_stage_i unused_fetch_addr_n0", false,-1);
        tracep->declBit(c+3288,"soc_top u_top u_core u_ibex_core if_stage_i fetch_valid", false,-1);
        tracep->declBit(c+2574,"soc_top u_top u_core u_ibex_core if_stage_i fetch_ready", false,-1);
        tracep->declBus(c+3050,"soc_top u_top u_core u_ibex_core if_stage_i fetch_rdata", false,-1, 31,0);
        tracep->declBus(c+462,"soc_top u_top u_core u_ibex_core if_stage_i fetch_addr", false,-1, 31,0);
        tracep->declBit(c+3263,"soc_top u_top u_core u_ibex_core if_stage_i fetch_err", false,-1);
        tracep->declBit(c+3484,"soc_top u_top u_core u_ibex_core if_stage_i fetch_err_plus2", false,-1);
        tracep->declBit(c+3288,"soc_top u_top u_core u_ibex_core if_stage_i if_instr_valid", false,-1);
        tracep->declBus(c+3050,"soc_top u_top u_core u_ibex_core if_stage_i if_instr_rdata", false,-1, 31,0);
        tracep->declBus(c+462,"soc_top u_top u_core u_ibex_core if_stage_i if_instr_addr", false,-1, 31,0);
        tracep->declBit(c+3263,"soc_top u_top u_core u_ibex_core if_stage_i if_instr_err", false,-1);
        tracep->declBus(c+3485,"soc_top u_top u_core u_ibex_core if_stage_i exc_pc", false,-1, 31,0);
        tracep->declBus(c+3456,"soc_top u_top u_core u_ibex_core if_stage_i irq_id", false,-1, 5,0);
        tracep->declBit(c+3486,"soc_top u_top u_core u_ibex_core if_stage_i unused_irq_bit", false,-1);
        tracep->declBit(c+3420,"soc_top u_top u_core u_ibex_core if_stage_i if_id_pipe_reg_we", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i stall_dummy_instr", false,-1);
        tracep->declBus(c+3264,"soc_top u_top u_core u_ibex_core if_stage_i instr_out", false,-1, 31,0);
        tracep->declBit(c+3051,"soc_top u_top u_core u_ibex_core if_stage_i instr_is_compressed_out", false,-1);
        tracep->declBit(c+3265,"soc_top u_top u_core u_ibex_core if_stage_i illegal_c_instr_out", false,-1);
        tracep->declBit(c+3263,"soc_top u_top u_core u_ibex_core if_stage_i instr_err_out", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i predict_branch_taken", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core if_stage_i predict_branch_pc", false,-1, 31,0);
        tracep->declBus(c+534,"soc_top u_top u_core u_ibex_core if_stage_i pc_mux_internal", false,-1, 2,0);
        tracep->declBus(c+3871,"soc_top u_top u_core u_ibex_core if_stage_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+446,"soc_top u_top u_core u_ibex_core if_stage_i unused_csr_mtvec", false,-1, 7,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_EXC_PC_DBD", false,-1, 1,0);
        tracep->declBus(c+3887,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_EXC_PC_DBG_EXC", false,-1, 1,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_EXC_PC_EXC", false,-1, 1,0);
        tracep->declBus(c+3886,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_EXC_PC_IRQ", false,-1, 1,0);
        tracep->declBus(c+3888,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_BP", false,-1, 2,0);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_BOOT", false,-1, 2,0);
        tracep->declBus(c+3889,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_DRET", false,-1, 2,0);
        tracep->declBus(c+3890,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_ERET", false,-1, 2,0);
        tracep->declBus(c+3891,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_EXC", false,-1, 2,0);
        tracep->declBus(c+3892,"soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_JUMP", false,-1, 2,0);
        tracep->declBus(c+3264,"soc_top u_top u_core u_ibex_core if_stage_i instr_decompressed", false,-1, 31,0);
        tracep->declBit(c+3265,"soc_top u_top u_core u_ibex_core if_stage_i illegal_c_insn", false,-1);
        tracep->declBit(c+3051,"soc_top u_top u_core u_ibex_core if_stage_i instr_is_compressed", false,-1);
        tracep->declBit(c+331,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer unused_icen", false,-1);
        tracep->declBit(c+235,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer unused_icinv", false,-1);
        tracep->declQuad(c+3873,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer unused_tag_ram_input", false,-1, 43,0);
        tracep->declArray(c+3877,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer unused_data_ram_input", false,-1, 127,0);
        tracep->declBit(c+329,"soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr unused_dummy_en", false,-1);
        tracep->declBus(c+330,"soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr unused_dummy_seed_en", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr unused_dummy_seed", false,-1, 31,0);
        tracep->declBus(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr sv2v_tmp_253B9", false,-1, 1,1);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i rst_ni", false,-1);
        tracep->declBit(c+3487,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i valid_i", false,-1);
        tracep->declBus(c+3050,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i instr_i", false,-1, 31,0);
        tracep->declBus(c+3264,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i instr_o", false,-1, 31,0);
        tracep->declBit(c+3051,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i is_compressed_o", false,-1);
        tracep->declBit(c+3265,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i illegal_instr_o", false,-1);
        tracep->declBit(c+3487,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i unused_valid", false,-1);
        tracep->declBus(c+3893,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_BRANCH", false,-1, 6,0);
        tracep->declBus(c+3894,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_JAL", false,-1, 6,0);
        tracep->declBus(c+3895,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_JALR", false,-1, 6,0);
        tracep->declBus(c+3896,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_LOAD", false,-1, 6,0);
        tracep->declBus(c+3897,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_LUI", false,-1, 6,0);
        tracep->declBus(c+3898,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_OP", false,-1, 6,0);
        tracep->declBus(c+3899,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_OP_IMM", false,-1, 6,0);
        tracep->declBus(c+3900,"soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_STORE", false,-1, 6,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i BranchPredictor", false,-1, 0,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rst_ni", false,-1);
        tracep->declBit(c+466,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i req_i", false,-1);
        tracep->declBit(c+3454,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_i", false,-1);
        tracep->declBit(c+3455,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_spec_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i predicted_branch_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_mispredict_i", false,-1);
        tracep->declBus(c+3105,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i addr_i", false,-1, 31,0);
        tracep->declBit(c+2574,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i ready_i", false,-1);
        tracep->declBit(c+3288,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_o", false,-1);
        tracep->declBus(c+3050,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_o", false,-1, 31,0);
        tracep->declBus(c+462,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i addr_o", false,-1, 31,0);
        tracep->declBit(c+3263,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i err_o", false,-1);
        tracep->declBit(c+3484,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i err_plus2_o", false,-1);
        tracep->declBit(c+3101,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_req_o", false,-1);
        tracep->declBit(c+3046,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_gnt_i", false,-1);
        tracep->declBus(c+3100,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+3048,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3049,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_err_i", false,-1);
        tracep->declBit(c+8,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_pmp_err_i", false,-1);
        tracep->declBit(c+3047,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_rvalid_i", false,-1);
        tracep->declBit(c+3458,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i busy_o", false,-1);
        tracep->declBus(c+3864,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+3488,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_suppress", false,-1);
        tracep->declBit(c+3106,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_new_req", false,-1);
        tracep->declBit(c+3101,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_req", false,-1);
        tracep->declBit(c+3489,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_req_d", false,-1);
        tracep->declBit(c+3490,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_req_q", false,-1);
        tracep->declBit(c+3107,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i discard_req_d", false,-1);
        tracep->declBit(c+1114,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i discard_req_q", false,-1);
        tracep->declBit(c+3289,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i gnt_or_pmp_err", false,-1);
        tracep->declBit(c+3290,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rvalid_or_pmp_err", false,-1);
        tracep->declBus(c+3291,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_outstanding_n", false,-1, 1,0);
        tracep->declBus(c+3292,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_outstanding_s", false,-1, 1,0);
        tracep->declBus(c+447,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_outstanding_q", false,-1, 1,0);
        tracep->declBus(c+3293,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_discard_n", false,-1, 1,0);
        tracep->declBus(c+3294,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_discard_s", false,-1, 1,0);
        tracep->declBus(c+448,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_discard_q", false,-1, 1,0);
        tracep->declBus(c+3108,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_pmp_err_n", false,-1, 1,0);
        tracep->declBus(c+3491,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_pmp_err_s", false,-1, 1,0);
        tracep->declBus(c+449,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_pmp_err_q", false,-1, 1,0);
        tracep->declBus(c+468,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_outstanding_rev", false,-1, 1,0);
        tracep->declBus(c+3109,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i stored_addr_d", false,-1, 31,0);
        tracep->declBus(c+1111,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i stored_addr_q", false,-1, 31,0);
        tracep->declBit(c+3492,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i stored_addr_en", false,-1);
        tracep->declBus(c+3493,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fetch_addr_d", false,-1, 31,0);
        tracep->declBus(c+1112,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fetch_addr_q", false,-1, 31,0);
        tracep->declBit(c+3494,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fetch_addr_en", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_mispredict_addr", false,-1, 31,0);
        tracep->declBus(c+3109,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_addr", false,-1, 31,0);
        tracep->declBus(c+3100,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_addr_w_aligned", false,-1, 31,0);
        tracep->declBit(c+3052,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_or_pmp_err", false,-1);
        tracep->declBit(c+3295,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_valid", false,-1);
        tracep->declBus(c+3495,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_addr", false,-1, 31,0);
        tracep->declBit(c+3496,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_ready", false,-1);
        tracep->declBit(c+3454,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_clear", false,-1);
        tracep->declBus(c+3497,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_busy", false,-1, 1,0);
        tracep->declBit(c+3288,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_raw", false,-1);
        tracep->declBus(c+3498,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i addr_next", false,-1, 31,0);
        tracep->declBit(c+3454,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_or_mispredict", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i g_no_branch_predictor unused_predicted_branch", false,-1);
        tracep->declBus(c+3498,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i g_no_branch_predictor unused_addr_next", false,-1, 31,0);
        tracep->declBus(c+3864,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rst_ni", false,-1);
        tracep->declBit(c+3454,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i clear_i", false,-1);
        tracep->declBus(c+3497,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i busy_o", false,-1, 1,0);
        tracep->declBit(c+3295,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i in_valid_i", false,-1);
        tracep->declBus(c+3495,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i in_addr_i", false,-1, 31,0);
        tracep->declBus(c+3048,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i in_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3052,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i in_err_i", false,-1);
        tracep->declBit(c+3288,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_valid_o", false,-1);
        tracep->declBit(c+2574,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_ready_i", false,-1);
        tracep->declBus(c+462,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_addr_o", false,-1, 31,0);
        tracep->declBus(c+3498,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_addr_next_o", false,-1, 31,0);
        tracep->declBus(c+3050,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_rdata_o", false,-1, 31,0);
        tracep->declBit(c+3263,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_err_o", false,-1);
        tracep->declBit(c+3484,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_err_plus2_o", false,-1);
        tracep->declBus(c+3867,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i DEPTH", false,-1, 31,0);
        tracep->declArray(c+3266,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rdata_d", false,-1, 95,0);
        tracep->declArray(c+441,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rdata_q", false,-1, 95,0);
        tracep->declBus(c+3269,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err_d", false,-1, 2,0);
        tracep->declBus(c+463,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err_q", false,-1, 2,0);
        tracep->declBus(c+3421,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_d", false,-1, 2,0);
        tracep->declBus(c+3499,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_q", false,-1, 2,0);
        tracep->declBus(c+3500,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i lowest_free_entry", false,-1, 2,0);
        tracep->declBus(c+3296,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_pushed", false,-1, 2,0);
        tracep->declBus(c+3422,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_popped", false,-1, 2,0);
        tracep->declBus(c+3501,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i entry_en", false,-1, 2,0);
        tracep->declBit(c+3423,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i pop_fifo", false,-1);
        tracep->declBus(c+3053,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rdata", false,-1, 31,0);
        tracep->declBus(c+3502,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rdata_unaligned", false,-1, 31,0);
        tracep->declBit(c+3054,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err", false,-1);
        tracep->declBit(c+3503,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err_unaligned", false,-1);
        tracep->declBit(c+3504,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err_plus2", false,-1);
        tracep->declBit(c+3297,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid", false,-1);
        tracep->declBit(c+3505,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_unaligned", false,-1);
        tracep->declBit(c+3055,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i aligned_is_compressed", false,-1);
        tracep->declBit(c+3056,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i unaligned_is_compressed", false,-1);
        tracep->declBit(c+3298,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i addr_incr_two", false,-1);
        tracep->declBus(c+3506,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i instr_addr_next", false,-1, 31,1);
        tracep->declBus(c+3507,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i instr_addr_d", false,-1, 31,1);
        tracep->declBus(c+464,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i instr_addr_q", false,-1, 31,1);
        tracep->declBit(c+3508,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i instr_addr_en", false,-1);
        tracep->declBit(c+3509,"soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i unused_addr_in", false,-1);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i RV32E", false,-1, 0,0);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core id_stage_i RV32M", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core id_stage_i RV32B", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i DataIndTiming", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i BranchTargetALU", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i SpecBranch", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i WritebackStage", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i BranchPredictor", false,-1, 0,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core id_stage_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core id_stage_i rst_ni", false,-1);
        tracep->declBit(c+3457,"soc_top u_top u_core u_ibex_core id_stage_i ctrl_busy_o", false,-1);
        tracep->declBit(c+1135,"soc_top u_top u_core u_ibex_core id_stage_i illegal_insn_o", false,-1);
        tracep->declBit(c+145,"soc_top u_top u_core u_ibex_core id_stage_i instr_valid_i", false,-1);
        tracep->declBus(c+133,"soc_top u_top u_core u_ibex_core id_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+3451,"soc_top u_top u_core u_ibex_core id_stage_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBus(c+1110,"soc_top u_top u_core u_ibex_core id_stage_i instr_rdata_c_i", false,-1, 15,0);
        tracep->declBit(c+134,"soc_top u_top u_core u_ibex_core id_stage_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+466,"soc_top u_top u_core u_ibex_core id_stage_i instr_req_o", false,-1);
        tracep->declBit(c+153,"soc_top u_top u_core u_ibex_core id_stage_i instr_first_cycle_id_o", false,-1);
        tracep->declBit(c+3453,"soc_top u_top u_core u_ibex_core id_stage_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+2574,"soc_top u_top u_core u_ibex_core id_stage_i id_in_ready_o", false,-1);
        tracep->declBit(c+235,"soc_top u_top u_core u_ibex_core id_stage_i icache_inval_o", false,-1);
        tracep->declBit(c+1142,"soc_top u_top u_core u_ibex_core id_stage_i branch_decision_i", false,-1);
        tracep->declBit(c+3454,"soc_top u_top u_core u_ibex_core id_stage_i pc_set_o", false,-1);
        tracep->declBit(c+3455,"soc_top u_top u_core u_ibex_core id_stage_i pc_set_spec_o", false,-1);
        tracep->declBus(c+534,"soc_top u_top u_core u_ibex_core id_stage_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+465,"soc_top u_top u_core u_ibex_core id_stage_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+3456,"soc_top u_top u_core u_ibex_core id_stage_i exc_cause_o", false,-1, 5,0);
        tracep->declBit(c+136,"soc_top u_top u_core u_ibex_core id_stage_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+135,"soc_top u_top u_core u_ibex_core id_stage_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+440,"soc_top u_top u_core u_ibex_core id_stage_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+137,"soc_top u_top u_core u_ibex_core id_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+536,"soc_top u_top u_core u_ibex_core id_stage_i ex_valid_i", false,-1);
        tracep->declBit(c+2330,"soc_top u_top u_core u_ibex_core id_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBus(c+236,"soc_top u_top u_core u_ibex_core id_stage_i alu_operator_ex_o", false,-1, 5,0);
        tracep->declBus(c+283,"soc_top u_top u_core u_ibex_core id_stage_i alu_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+284,"soc_top u_top u_core u_ibex_core id_stage_i alu_operand_b_ex_o", false,-1, 31,0);
        tracep->declBus(c+1141,"soc_top u_top u_core u_ibex_core id_stage_i imd_val_we_ex_i", false,-1, 1,0);
        tracep->declArray(c+1138,"soc_top u_top u_core u_ibex_core id_stage_i imd_val_d_ex_i", false,-1, 67,0);
        tracep->declArray(c+156,"soc_top u_top u_core u_ibex_core id_stage_i imd_val_q_ex_o", false,-1, 67,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core id_stage_i bt_a_operand_o", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core id_stage_i bt_b_operand_o", false,-1, 31,0);
        tracep->declBit(c+3465,"soc_top u_top u_core u_ibex_core id_stage_i mult_en_ex_o", false,-1);
        tracep->declBit(c+3466,"soc_top u_top u_core u_ibex_core id_stage_i div_en_ex_o", false,-1);
        tracep->declBit(c+237,"soc_top u_top u_core u_ibex_core id_stage_i mult_sel_ex_o", false,-1);
        tracep->declBit(c+238,"soc_top u_top u_core u_ibex_core id_stage_i div_sel_ex_o", false,-1);
        tracep->declBus(c+239,"soc_top u_top u_core u_ibex_core id_stage_i multdiv_operator_ex_o", false,-1, 1,0);
        tracep->declBus(c+240,"soc_top u_top u_core u_ibex_core id_stage_i multdiv_signed_mode_ex_o", false,-1, 1,0);
        tracep->declBus(c+280,"soc_top u_top u_core u_ibex_core id_stage_i multdiv_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+281,"soc_top u_top u_core u_ibex_core id_stage_i multdiv_operand_b_ex_o", false,-1, 31,0);
        tracep->declBit(c+3846,"soc_top u_top u_core u_ibex_core id_stage_i multdiv_ready_id_o", false,-1);
        tracep->declBit(c+241,"soc_top u_top u_core u_ibex_core id_stage_i csr_access_o", false,-1);
        tracep->declBus(c+535,"soc_top u_top u_core u_ibex_core id_stage_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+2329,"soc_top u_top u_core u_ibex_core id_stage_i csr_op_en_o", false,-1);
        tracep->declBit(c+3469,"soc_top u_top u_core u_ibex_core id_stage_i csr_save_if_o", false,-1);
        tracep->declBit(c+3470,"soc_top u_top u_core u_ibex_core id_stage_i csr_save_id_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i csr_save_wb_o", false,-1);
        tracep->declBit(c+1121,"soc_top u_top u_core u_ibex_core id_stage_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+1122,"soc_top u_top u_core u_ibex_core id_stage_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+3471,"soc_top u_top u_core u_ibex_core id_stage_i csr_save_cause_o", false,-1);
        tracep->declBus(c+3472,"soc_top u_top u_core u_ibex_core id_stage_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+335,"soc_top u_top u_core u_ibex_core id_stage_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+334,"soc_top u_top u_core u_ibex_core id_stage_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+1134,"soc_top u_top u_core u_ibex_core id_stage_i illegal_csr_insn_i", false,-1);
        tracep->declBit(c+328,"soc_top u_top u_core u_ibex_core id_stage_i data_ind_timing_i", false,-1);
        tracep->declBit(c+244,"soc_top u_top u_core u_ibex_core id_stage_i lsu_req_o", false,-1);
        tracep->declBit(c+234,"soc_top u_top u_core u_ibex_core id_stage_i lsu_we_o", false,-1);
        tracep->declBus(c+242,"soc_top u_top u_core u_ibex_core id_stage_i lsu_type_o", false,-1, 1,0);
        tracep->declBit(c+243,"soc_top u_top u_core u_ibex_core id_stage_i lsu_sign_ext_o", false,-1);
        tracep->declBus(c+281,"soc_top u_top u_core u_ibex_core id_stage_i lsu_wdata_o", false,-1, 31,0);
        tracep->declBit(c+3468,"soc_top u_top u_core u_ibex_core id_stage_i lsu_req_done_i", false,-1);
        tracep->declBit(c+159,"soc_top u_top u_core u_ibex_core id_stage_i lsu_addr_incr_req_i", false,-1);
        tracep->declBus(c+146,"soc_top u_top u_core u_ibex_core id_stage_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+333,"soc_top u_top u_core u_ibex_core id_stage_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+357,"soc_top u_top u_core u_ibex_core id_stage_i irq_pending_i", false,-1);
        tracep->declBus(c+358,"soc_top u_top u_core u_ibex_core id_stage_i irqs_i", false,-1, 17,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i irq_nm_i", false,-1);
        tracep->declBit(c+332,"soc_top u_top u_core u_ibex_core id_stage_i nmi_mode_o", false,-1);
        tracep->declBit(c+2327,"soc_top u_top u_core u_ibex_core id_stage_i lsu_load_err_i", false,-1);
        tracep->declBit(c+2328,"soc_top u_top u_core u_ibex_core id_stage_i lsu_store_err_i", false,-1);
        tracep->declBit(c+337,"soc_top u_top u_core u_ibex_core id_stage_i debug_mode_o", false,-1);
        tracep->declBus(c+3474,"soc_top u_top u_core u_ibex_core id_stage_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+3475,"soc_top u_top u_core u_ibex_core id_stage_i debug_csr_save_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i debug_req_i", false,-1);
        tracep->declBit(c+338,"soc_top u_top u_core u_ibex_core id_stage_i debug_single_step_i", false,-1);
        tracep->declBit(c+339,"soc_top u_top u_core u_ibex_core id_stage_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+340,"soc_top u_top u_core u_ibex_core id_stage_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i trigger_match_i", false,-1);
        tracep->declBus(c+3464,"soc_top u_top u_core u_ibex_core id_stage_i result_ex_i", false,-1, 31,0);
        tracep->declBus(c+3467,"soc_top u_top u_core u_ibex_core id_stage_i csr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+130,"soc_top u_top u_core u_ibex_core id_stage_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+280,"soc_top u_top u_core u_ibex_core id_stage_i rf_rdata_a_i", false,-1, 31,0);
        tracep->declBus(c+131,"soc_top u_top u_core u_ibex_core id_stage_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+281,"soc_top u_top u_core u_ibex_core id_stage_i rf_rdata_b_i", false,-1, 31,0);
        tracep->declBit(c+3459,"soc_top u_top u_core u_ibex_core id_stage_i rf_ren_a_o", false,-1);
        tracep->declBit(c+3460,"soc_top u_top u_core u_ibex_core id_stage_i rf_ren_b_o", false,-1);
        tracep->declBus(c+132,"soc_top u_top u_core u_ibex_core id_stage_i rf_waddr_id_o", false,-1, 4,0);
        tracep->declBus(c+3462,"soc_top u_top u_core u_ibex_core id_stage_i rf_wdata_id_o", false,-1, 31,0);
        tracep->declBit(c+3463,"soc_top u_top u_core u_ibex_core id_stage_i rf_we_id_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i rf_rd_a_wb_match_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i rf_rd_b_wb_match_o", false,-1);
        tracep->declBus(c+132,"soc_top u_top u_core u_ibex_core id_stage_i rf_waddr_wb_i", false,-1, 4,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core id_stage_i rf_wdata_fwd_wb_i", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i rf_write_wb_i", false,-1);
        tracep->declBit(c+2332,"soc_top u_top u_core u_ibex_core id_stage_i en_wb_o", false,-1);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core id_stage_i instr_type_wb_o", false,-1, 1,0);
        tracep->declBit(c+3452,"soc_top u_top u_core u_ibex_core id_stage_i instr_perf_count_id_o", false,-1);
        tracep->declBit(c+3846,"soc_top u_top u_core u_ibex_core id_stage_i ready_wb_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i outstanding_load_wb_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i outstanding_store_wb_i", false,-1);
        tracep->declBit(c+3481,"soc_top u_top u_core u_ibex_core id_stage_i perf_jump_o", false,-1);
        tracep->declBit(c+559,"soc_top u_top u_core u_ibex_core id_stage_i perf_branch_o", false,-1);
        tracep->declBit(c+3482,"soc_top u_top u_core u_ibex_core id_stage_i perf_tbranch_o", false,-1);
        tracep->declBit(c+3478,"soc_top u_top u_core u_ibex_core id_stage_i perf_dside_wait_o", false,-1);
        tracep->declBit(c+3479,"soc_top u_top u_core u_ibex_core id_stage_i perf_mul_wait_o", false,-1);
        tracep->declBit(c+3480,"soc_top u_top u_core u_ibex_core id_stage_i perf_div_wait_o", false,-1);
        tracep->declBit(c+2332,"soc_top u_top u_core u_ibex_core id_stage_i instr_id_done_o", false,-1);
        tracep->declBit(c+246,"soc_top u_top u_core u_ibex_core id_stage_i illegal_insn_dec", false,-1);
        tracep->declBit(c+247,"soc_top u_top u_core u_ibex_core id_stage_i ebrk_insn", false,-1);
        tracep->declBit(c+248,"soc_top u_top u_core u_ibex_core id_stage_i mret_insn_dec", false,-1);
        tracep->declBit(c+249,"soc_top u_top u_core u_ibex_core id_stage_i dret_insn_dec", false,-1);
        tracep->declBit(c+250,"soc_top u_top u_core u_ibex_core id_stage_i ecall_insn_dec", false,-1);
        tracep->declBit(c+251,"soc_top u_top u_core u_ibex_core id_stage_i wfi_insn_dec", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i wb_exception", false,-1);
        tracep->declBit(c+252,"soc_top u_top u_core u_ibex_core id_stage_i branch_in_dec", false,-1);
        tracep->declBit(c+1143,"soc_top u_top u_core u_ibex_core id_stage_i branch_spec", false,-1);
        tracep->declBit(c+341,"soc_top u_top u_core u_ibex_core id_stage_i branch_set_spec", false,-1);
        tracep->declBit(c+342,"soc_top u_top u_core u_ibex_core id_stage_i branch_set_raw_spec", false,-1);
        tracep->declBit(c+361,"soc_top u_top u_core u_ibex_core id_stage_i branch_set", false,-1);
        tracep->declBit(c+342,"soc_top u_top u_core u_ibex_core id_stage_i branch_set_raw", false,-1);
        tracep->declBit(c+1144,"soc_top u_top u_core u_ibex_core id_stage_i branch_set_raw_d", false,-1);
        tracep->declBit(c+343,"soc_top u_top u_core u_ibex_core id_stage_i branch_jump_set_done_q", false,-1);
        tracep->declBit(c+3510,"soc_top u_top u_core u_ibex_core id_stage_i branch_jump_set_done_d", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i branch_not_set", false,-1);
        tracep->declBit(c+3846,"soc_top u_top u_core u_ibex_core id_stage_i branch_taken", false,-1);
        tracep->declBit(c+253,"soc_top u_top u_core u_ibex_core id_stage_i jump_in_dec", false,-1);
        tracep->declBit(c+254,"soc_top u_top u_core u_ibex_core id_stage_i jump_set_dec", false,-1);
        tracep->declBit(c+560,"soc_top u_top u_core u_ibex_core id_stage_i jump_set", false,-1);
        tracep->declBit(c+561,"soc_top u_top u_core u_ibex_core id_stage_i jump_set_raw", false,-1);
        tracep->declBit(c+153,"soc_top u_top u_core u_ibex_core id_stage_i instr_first_cycle", false,-1);
        tracep->declBit(c+154,"soc_top u_top u_core u_ibex_core id_stage_i instr_executing_spec", false,-1);
        tracep->declBit(c+154,"soc_top u_top u_core u_ibex_core id_stage_i instr_executing", false,-1);
        tracep->declBit(c+2332,"soc_top u_top u_core u_ibex_core id_stage_i instr_done", false,-1);
        tracep->declBit(c+155,"soc_top u_top u_core u_ibex_core id_stage_i controller_run", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i stall_ld_hz", false,-1);
        tracep->declBit(c+3511,"soc_top u_top u_core u_ibex_core id_stage_i stall_mem", false,-1);
        tracep->declBit(c+2334,"soc_top u_top u_core u_ibex_core id_stage_i stall_multdiv", false,-1);
        tracep->declBit(c+2335,"soc_top u_top u_core u_ibex_core id_stage_i stall_branch", false,-1);
        tracep->declBit(c+2336,"soc_top u_top u_core u_ibex_core id_stage_i stall_jump", false,-1);
        tracep->declBit(c+2337,"soc_top u_top u_core u_ibex_core id_stage_i stall_id", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i stall_wb", false,-1);
        tracep->declBit(c+562,"soc_top u_top u_core u_ibex_core id_stage_i flush_id", false,-1);
        tracep->declBit(c+2338,"soc_top u_top u_core u_ibex_core id_stage_i multicycle_done", false,-1);
        tracep->declBus(c+138,"soc_top u_top u_core u_ibex_core id_stage_i imm_i_type", false,-1, 31,0);
        tracep->declBus(c+139,"soc_top u_top u_core u_ibex_core id_stage_i imm_s_type", false,-1, 31,0);
        tracep->declBus(c+140,"soc_top u_top u_core u_ibex_core id_stage_i imm_b_type", false,-1, 31,0);
        tracep->declBus(c+141,"soc_top u_top u_core u_ibex_core id_stage_i imm_u_type", false,-1, 31,0);
        tracep->declBus(c+142,"soc_top u_top u_core u_ibex_core id_stage_i imm_j_type", false,-1, 31,0);
        tracep->declBus(c+143,"soc_top u_top u_core u_ibex_core id_stage_i zimm_rs1_type", false,-1, 31,0);
        tracep->declBus(c+3512,"soc_top u_top u_core u_ibex_core id_stage_i imm_a", false,-1, 31,0);
        tracep->declBus(c+255,"soc_top u_top u_core u_ibex_core id_stage_i imm_b", false,-1, 31,0);
        tracep->declBit(c+256,"soc_top u_top u_core u_ibex_core id_stage_i rf_wdata_sel", false,-1);
        tracep->declBit(c+257,"soc_top u_top u_core u_ibex_core id_stage_i rf_we_dec", false,-1);
        tracep->declBit(c+563,"soc_top u_top u_core u_ibex_core id_stage_i rf_we_raw", false,-1);
        tracep->declBit(c+3459,"soc_top u_top u_core u_ibex_core id_stage_i rf_ren_a", false,-1);
        tracep->declBit(c+3460,"soc_top u_top u_core u_ibex_core id_stage_i rf_ren_b", false,-1);
        tracep->declBit(c+258,"soc_top u_top u_core u_ibex_core id_stage_i rf_ren_a_dec", false,-1);
        tracep->declBit(c+259,"soc_top u_top u_core u_ibex_core id_stage_i rf_ren_b_dec", false,-1);
        tracep->declBus(c+280,"soc_top u_top u_core u_ibex_core id_stage_i rf_rdata_a_fwd", false,-1, 31,0);
        tracep->declBus(c+281,"soc_top u_top u_core u_ibex_core id_stage_i rf_rdata_b_fwd", false,-1, 31,0);
        tracep->declBus(c+236,"soc_top u_top u_core u_ibex_core id_stage_i alu_operator", false,-1, 5,0);
        tracep->declBus(c+260,"soc_top u_top u_core u_ibex_core id_stage_i alu_op_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+261,"soc_top u_top u_core u_ibex_core id_stage_i alu_op_a_mux_sel_dec", false,-1, 1,0);
        tracep->declBit(c+3513,"soc_top u_top u_core u_ibex_core id_stage_i alu_op_b_mux_sel", false,-1);
        tracep->declBit(c+262,"soc_top u_top u_core u_ibex_core id_stage_i alu_op_b_mux_sel_dec", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i alu_multicycle_dec", false,-1);
        tracep->declBit(c+9,"soc_top u_top u_core u_ibex_core id_stage_i stall_alu", false,-1);
        tracep->declArray(c+156,"soc_top u_top u_core u_ibex_core id_stage_i imd_val_q", false,-1, 67,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core id_stage_i bt_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core id_stage_i bt_b_mux_sel", false,-1, 2,0);
        tracep->declBit(c+263,"soc_top u_top u_core u_ibex_core id_stage_i imm_a_mux_sel", false,-1);
        tracep->declBus(c+264,"soc_top u_top u_core u_ibex_core id_stage_i imm_b_mux_sel", false,-1, 2,0);
        tracep->declBus(c+265,"soc_top u_top u_core u_ibex_core id_stage_i imm_b_mux_sel_dec", false,-1, 2,0);
        tracep->declBit(c+3465,"soc_top u_top u_core u_ibex_core id_stage_i mult_en_id", false,-1);
        tracep->declBit(c+539,"soc_top u_top u_core u_ibex_core id_stage_i mult_en_dec", false,-1);
        tracep->declBit(c+3466,"soc_top u_top u_core u_ibex_core id_stage_i div_en_id", false,-1);
        tracep->declBit(c+540,"soc_top u_top u_core u_ibex_core id_stage_i div_en_dec", false,-1);
        tracep->declBit(c+541,"soc_top u_top u_core u_ibex_core id_stage_i multdiv_en_dec", false,-1);
        tracep->declBus(c+239,"soc_top u_top u_core u_ibex_core id_stage_i multdiv_operator", false,-1, 1,0);
        tracep->declBus(c+240,"soc_top u_top u_core u_ibex_core id_stage_i multdiv_signed_mode", false,-1, 1,0);
        tracep->declBit(c+234,"soc_top u_top u_core u_ibex_core id_stage_i lsu_we", false,-1);
        tracep->declBus(c+242,"soc_top u_top u_core u_ibex_core id_stage_i lsu_type", false,-1, 1,0);
        tracep->declBit(c+243,"soc_top u_top u_core u_ibex_core id_stage_i lsu_sign_ext", false,-1);
        tracep->declBit(c+244,"soc_top u_top u_core u_ibex_core id_stage_i lsu_req", false,-1);
        tracep->declBit(c+266,"soc_top u_top u_core u_ibex_core id_stage_i lsu_req_dec", false,-1);
        tracep->declBit(c+153,"soc_top u_top u_core u_ibex_core id_stage_i data_req_allowed", false,-1);
        tracep->declBit(c+2575,"soc_top u_top u_core u_ibex_core id_stage_i csr_pipe_flush", false,-1);
        tracep->declBus(c+283,"soc_top u_top u_core u_ibex_core id_stage_i alu_operand_a", false,-1, 31,0);
        tracep->declBus(c+284,"soc_top u_top u_core u_ibex_core id_stage_i alu_operand_b", false,-1, 31,0);
        tracep->declBus(c+3886,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_A_FWD", false,-1, 1,0);
        tracep->declBus(c+3901,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_B_IMM", false,-1, 0,0);
        tracep->declBus(c+3902,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_INCR_ADDR", false,-1, 2,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_A_Z", false,-1, 0,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_A_CURRPC", false,-1, 1,0);
        tracep->declBus(c+3887,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_A_IMM", false,-1, 1,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_A_REG_A", false,-1, 1,0);
        tracep->declBus(c+3891,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_B", false,-1, 2,0);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_I", false,-1, 2,0);
        tracep->declBus(c+3888,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_INCR_PC", false,-1, 2,0);
        tracep->declBus(c+3889,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_J", false,-1, 2,0);
        tracep->declBus(c+3892,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_S", false,-1, 2,0);
        tracep->declBus(c+3890,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_U", false,-1, 2,0);
        tracep->declBus(c+3901,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_RF_WD_CSR", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_RF_WD_EX", false,-1, 0,0);
        tracep->declBus(c+3903,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_DCSR", false,-1, 11,0);
        tracep->declBus(c+3904,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_DPC", false,-1, 11,0);
        tracep->declBus(c+3905,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_DSCRATCH0", false,-1, 11,0);
        tracep->declBus(c+3906,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_DSCRATCH1", false,-1, 11,0);
        tracep->declBus(c+3907,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_MIE", false,-1, 11,0);
        tracep->declBus(c+3908,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_MSTATUS", false,-1, 11,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_OP_READ", false,-1, 1,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_OP_SET", false,-1, 1,0);
        tracep->declBus(c+3886,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_OP_WRITE", false,-1, 1,0);
        tracep->declBit(c+147,"soc_top u_top u_core u_ibex_core id_stage_i id_fsm_q", false,-1);
        tracep->declBit(c+3302,"soc_top u_top u_core u_ibex_core id_stage_i id_fsm_d", false,-1);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i FIRST_CYCLE", false,-1, 0,0);
        tracep->declBus(c+3901,"soc_top u_top u_core u_ibex_core id_stage_i MULTI_CYCLE", false,-1, 0,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_WB_INSTR_LOAD", false,-1, 1,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_WB_INSTR_OTHER", false,-1, 1,0);
        tracep->declBus(c+3886,"soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_WB_INSTR_STORE", false,-1, 1,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core id_stage_i g_nobtalu unused_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core id_stage_i g_nobtalu unused_b_mux_sel", false,-1, 2,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core id_stage_i g_nobtalu sv2v_tmp_456A8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core id_stage_i g_nobtalu sv2v_tmp_EDBFD", false,-1, 32,1);
        tracep->declBit(c+342,"soc_top u_top u_core u_ibex_core id_stage_i g_branch_set_flop branch_set_raw_q", false,-1);
        tracep->declBit(c+3468,"soc_top u_top u_core u_ibex_core id_stage_i gen_no_stall_mem unused_data_req_done_ex", false,-1);
        tracep->declBus(c+132,"soc_top u_top u_core u_ibex_core id_stage_i gen_no_stall_mem unused_rf_waddr_wb", false,-1, 4,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i gen_no_stall_mem unused_rf_write_wb", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i gen_no_stall_mem unused_outstanding_load_wb", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i gen_no_stall_mem unused_outstanding_store_wb", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i gen_no_stall_mem unused_wb_exception", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core id_stage_i gen_no_stall_mem unused_rf_wdata_fwd_wb", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i RV32E", false,-1, 0,0);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i RV32M", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i RV32B", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i BranchTargetALU", false,-1, 0,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i rst_ni", false,-1);
        tracep->declBit(c+246,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i illegal_insn_o", false,-1);
        tracep->declBit(c+247,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ebrk_insn_o", false,-1);
        tracep->declBit(c+248,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i mret_insn_o", false,-1);
        tracep->declBit(c+249,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i dret_insn_o", false,-1);
        tracep->declBit(c+250,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ecall_insn_o", false,-1);
        tracep->declBit(c+251,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i wfi_insn_o", false,-1);
        tracep->declBit(c+254,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i jump_set_o", false,-1);
        tracep->declBit(c+3846,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i branch_taken_i", false,-1);
        tracep->declBit(c+235,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i icache_inval_o", false,-1);
        tracep->declBit(c+153,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_first_cycle_i", false,-1);
        tracep->declBus(c+133,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+3451,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBit(c+136,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+263,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_a_mux_sel_o", false,-1);
        tracep->declBus(c+265,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i bt_a_mux_sel_o", false,-1, 1,0);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i bt_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+138,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_i_type_o", false,-1, 31,0);
        tracep->declBus(c+139,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_s_type_o", false,-1, 31,0);
        tracep->declBus(c+140,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_b_type_o", false,-1, 31,0);
        tracep->declBus(c+141,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_u_type_o", false,-1, 31,0);
        tracep->declBus(c+142,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_j_type_o", false,-1, 31,0);
        tracep->declBus(c+143,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i zimm_rs1_type_o", false,-1, 31,0);
        tracep->declBit(c+256,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_wdata_sel_o", false,-1);
        tracep->declBit(c+257,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_we_o", false,-1);
        tracep->declBus(c+130,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+131,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+132,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_waddr_o", false,-1, 4,0);
        tracep->declBit(c+258,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_ren_a_o", false,-1);
        tracep->declBit(c+259,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_ren_b_o", false,-1);
        tracep->declBus(c+236,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i alu_operator_o", false,-1, 5,0);
        tracep->declBus(c+261,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i alu_op_a_mux_sel_o", false,-1, 1,0);
        tracep->declBit(c+262,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i alu_op_b_mux_sel_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i alu_multicycle_o", false,-1);
        tracep->declBit(c+539,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i mult_en_o", false,-1);
        tracep->declBit(c+540,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i div_en_o", false,-1);
        tracep->declBit(c+237,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i mult_sel_o", false,-1);
        tracep->declBit(c+238,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i div_sel_o", false,-1);
        tracep->declBus(c+239,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i multdiv_operator_o", false,-1, 1,0);
        tracep->declBus(c+240,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i multdiv_signed_mode_o", false,-1, 1,0);
        tracep->declBit(c+241,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i csr_access_o", false,-1);
        tracep->declBus(c+535,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+266,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i data_req_o", false,-1);
        tracep->declBit(c+234,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i data_we_o", false,-1);
        tracep->declBus(c+242,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i data_type_o", false,-1, 1,0);
        tracep->declBit(c+243,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i data_sign_extension_o", false,-1);
        tracep->declBit(c+253,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i jump_in_dec_o", false,-1);
        tracep->declBit(c+252,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i branch_in_dec_o", false,-1);
        tracep->declBit(c+246,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i illegal_insn", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i illegal_reg_rv32e", false,-1);
        tracep->declBit(c+267,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i csr_illegal", false,-1);
        tracep->declBit(c+257,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_we", false,-1);
        tracep->declBus(c+133,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr", false,-1, 31,0);
        tracep->declBus(c+3451,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_alu", false,-1, 31,0);
        tracep->declBus(c+3514,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i unused_instr_alu", false,-1, 9,0);
        tracep->declBus(c+130,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rs1", false,-1, 4,0);
        tracep->declBus(c+131,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rs2", false,-1, 4,0);
        tracep->declBus(c+144,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rs3", false,-1, 4,0);
        tracep->declBus(c+132,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rd", false,-1, 4,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i use_rs3_d", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i use_rs3_q", false,-1);
        tracep->declBus(c+268,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i csr_op", false,-1, 1,0);
        tracep->declBus(c+269,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i opcode", false,-1, 6,0);
        tracep->declBus(c+270,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i opcode_alu", false,-1, 6,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_A_REG_A", false,-1, 1,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_B_REG_B", false,-1, 0,0);
        tracep->declBus(c+3887,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_CSR_OP_CLEAR", false,-1, 1,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_CSR_OP_READ", false,-1, 1,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_CSR_OP_SET", false,-1, 1,0);
        tracep->declBus(c+3886,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_CSR_OP_WRITE", false,-1, 1,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_MD_OP_DIV", false,-1, 1,0);
        tracep->declBus(c+3886,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_MD_OP_MULH", false,-1, 1,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_MD_OP_MULL", false,-1, 1,0);
        tracep->declBus(c+3887,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_MD_OP_REM", false,-1, 1,0);
        tracep->declBus(c+3909,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_AUIPC", false,-1, 6,0);
        tracep->declBus(c+3893,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_BRANCH", false,-1, 6,0);
        tracep->declBus(c+3894,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_JAL", false,-1, 6,0);
        tracep->declBus(c+3895,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_JALR", false,-1, 6,0);
        tracep->declBus(c+3896,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_LOAD", false,-1, 6,0);
        tracep->declBus(c+3897,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_LUI", false,-1, 6,0);
        tracep->declBus(c+3910,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_MISC_MEM", false,-1, 6,0);
        tracep->declBus(c+3898,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_OP", false,-1, 6,0);
        tracep->declBus(c+3899,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_OP_IMM", false,-1, 6,0);
        tracep->declBus(c+3900,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_STORE", false,-1, 6,0);
        tracep->declBus(c+3911,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_SYSTEM", false,-1, 6,0);
        tracep->declBus(c+3901,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RF_WD_CSR", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RF_WD_EX", false,-1, 0,0);
        tracep->declBus(c+3881,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32BBalanced", false,-1, 31,0);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32BFull", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32MNone", false,-1, 31,0);
        tracep->declBus(c+3912,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ADD", false,-1, 5,0);
        tracep->declBus(c+3913,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_AND", false,-1, 5,0);
        tracep->declBus(c+3914,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ANDN", false,-1, 5,0);
        tracep->declBus(c+3915,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_BDEP", false,-1, 5,0);
        tracep->declBus(c+3916,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_BEXT", false,-1, 5,0);
        tracep->declBus(c+3917,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_BFP", false,-1, 5,0);
        tracep->declBus(c+3918,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CLMUL", false,-1, 5,0);
        tracep->declBus(c+3919,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CLMULH", false,-1, 5,0);
        tracep->declBus(c+3920,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CLMULR", false,-1, 5,0);
        tracep->declBus(c+3921,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CLZ", false,-1, 5,0);
        tracep->declBus(c+3922,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CMIX", false,-1, 5,0);
        tracep->declBus(c+3923,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CMOV", false,-1, 5,0);
        tracep->declBus(c+3924,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32C_B", false,-1, 5,0);
        tracep->declBus(c+3925,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32C_H", false,-1, 5,0);
        tracep->declBus(c+3926,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32C_W", false,-1, 5,0);
        tracep->declBus(c+3927,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32_B", false,-1, 5,0);
        tracep->declBus(c+3928,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32_H", false,-1, 5,0);
        tracep->declBus(c+3929,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32_W", false,-1, 5,0);
        tracep->declBus(c+3930,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CTZ", false,-1, 5,0);
        tracep->declBus(c+3931,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_EQ", false,-1, 5,0);
        tracep->declBus(c+3932,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_FSL", false,-1, 5,0);
        tracep->declBus(c+3933,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_FSR", false,-1, 5,0);
        tracep->declBus(c+3934,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_GE", false,-1, 5,0);
        tracep->declBus(c+3935,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_GEU", false,-1, 5,0);
        tracep->declBus(c+3936,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_GORC", false,-1, 5,0);
        tracep->declBus(c+3937,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_GREV", false,-1, 5,0);
        tracep->declBus(c+3938,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_LT", false,-1, 5,0);
        tracep->declBus(c+3939,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_LTU", false,-1, 5,0);
        tracep->declBus(c+3940,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_MAX", false,-1, 5,0);
        tracep->declBus(c+3941,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_MAXU", false,-1, 5,0);
        tracep->declBus(c+3942,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_MIN", false,-1, 5,0);
        tracep->declBus(c+3943,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_MINU", false,-1, 5,0);
        tracep->declBus(c+3944,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_NE", false,-1, 5,0);
        tracep->declBus(c+3945,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_OR", false,-1, 5,0);
        tracep->declBus(c+3946,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ORN", false,-1, 5,0);
        tracep->declBus(c+3947,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_PACK", false,-1, 5,0);
        tracep->declBus(c+3948,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_PACKH", false,-1, 5,0);
        tracep->declBus(c+3949,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_PACKU", false,-1, 5,0);
        tracep->declBus(c+3950,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_PCNT", false,-1, 5,0);
        tracep->declBus(c+3951,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ROL", false,-1, 5,0);
        tracep->declBus(c+3952,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ROR", false,-1, 5,0);
        tracep->declBus(c+3953,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SBCLR", false,-1, 5,0);
        tracep->declBus(c+3954,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SBEXT", false,-1, 5,0);
        tracep->declBus(c+3955,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SBINV", false,-1, 5,0);
        tracep->declBus(c+3956,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SBSET", false,-1, 5,0);
        tracep->declBus(c+3957,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SEXTB", false,-1, 5,0);
        tracep->declBus(c+3958,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SEXTH", false,-1, 5,0);
        tracep->declBus(c+3959,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SHFL", false,-1, 5,0);
        tracep->declBus(c+3960,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SLL", false,-1, 5,0);
        tracep->declBus(c+3961,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SLO", false,-1, 5,0);
        tracep->declBus(c+3962,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SLT", false,-1, 5,0);
        tracep->declBus(c+3963,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SLTU", false,-1, 5,0);
        tracep->declBus(c+3964,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SRA", false,-1, 5,0);
        tracep->declBus(c+3965,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SRL", false,-1, 5,0);
        tracep->declBus(c+3966,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SRO", false,-1, 5,0);
        tracep->declBus(c+3967,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SUB", false,-1, 5,0);
        tracep->declBus(c+3968,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_UNSHFL", false,-1, 5,0);
        tracep->declBus(c+3969,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_XNOR", false,-1, 5,0);
        tracep->declBus(c+3970,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_XOR", false,-1, 5,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_A_Z", false,-1, 0,0);
        tracep->declBus(c+3901,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_A_ZERO", false,-1, 0,0);
        tracep->declBus(c+3891,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_B", false,-1, 2,0);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_I", false,-1, 2,0);
        tracep->declBus(c+3888,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_INCR_PC", false,-1, 2,0);
        tracep->declBus(c+3889,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_J", false,-1, 2,0);
        tracep->declBus(c+3892,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_S", false,-1, 2,0);
        tracep->declBus(c+3890,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_U", false,-1, 2,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_A_CURRPC", false,-1, 1,0);
        tracep->declBus(c+3887,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_A_IMM", false,-1, 1,0);
        tracep->declBus(c+3901,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_B_IMM", false,-1, 0,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i gen_no_rs3_flop unused_clk", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i gen_no_rs3_flop unused_rst_n", false,-1);
        tracep->declBus(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i decoder_i gen_no_rs3_flop sv2v_tmp_66FD5", false,-1, 1,1);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i controller_i WritebackStage", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core id_stage_i controller_i BranchPredictor", false,-1, 0,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core id_stage_i controller_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core id_stage_i controller_i rst_ni", false,-1);
        tracep->declBit(c+3457,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ctrl_busy_o", false,-1);
        tracep->declBit(c+1135,"soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_insn_i", false,-1);
        tracep->declBit(c+250,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ecall_insn_i", false,-1);
        tracep->declBit(c+248,"soc_top u_top u_core u_ibex_core id_stage_i controller_i mret_insn_i", false,-1);
        tracep->declBit(c+249,"soc_top u_top u_core u_ibex_core id_stage_i controller_i dret_insn_i", false,-1);
        tracep->declBit(c+251,"soc_top u_top u_core u_ibex_core id_stage_i controller_i wfi_insn_i", false,-1);
        tracep->declBit(c+247,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ebrk_insn_i", false,-1);
        tracep->declBit(c+2575,"soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_pipe_flush_i", false,-1);
        tracep->declBit(c+145,"soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_valid_i", false,-1);
        tracep->declBus(c+133,"soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_i", false,-1, 31,0);
        tracep->declBus(c+1110,"soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_compressed_i", false,-1, 15,0);
        tracep->declBit(c+134,"soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+135,"soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+440,"soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+137,"soc_top u_top u_core u_ibex_core id_stage_i controller_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+3453,"soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+2574,"soc_top u_top u_core u_ibex_core id_stage_i controller_i id_in_ready_o", false,-1);
        tracep->declBit(c+155,"soc_top u_top u_core u_ibex_core id_stage_i controller_i controller_run_o", false,-1);
        tracep->declBit(c+466,"soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_req_o", false,-1);
        tracep->declBit(c+3454,"soc_top u_top u_core u_ibex_core id_stage_i controller_i pc_set_o", false,-1);
        tracep->declBit(c+3455,"soc_top u_top u_core u_ibex_core id_stage_i controller_i pc_set_spec_o", false,-1);
        tracep->declBus(c+534,"soc_top u_top u_core u_ibex_core id_stage_i controller_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i controller_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+465,"soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+3456,"soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_cause_o", false,-1, 5,0);
        tracep->declBus(c+146,"soc_top u_top u_core u_ibex_core id_stage_i controller_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+2327,"soc_top u_top u_core u_ibex_core id_stage_i controller_i load_err_i", false,-1);
        tracep->declBit(c+2328,"soc_top u_top u_core u_ibex_core id_stage_i controller_i store_err_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i controller_i wb_exception_o", false,-1);
        tracep->declBit(c+361,"soc_top u_top u_core u_ibex_core id_stage_i controller_i branch_set_i", false,-1);
        tracep->declBit(c+341,"soc_top u_top u_core u_ibex_core id_stage_i controller_i branch_set_spec_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i controller_i branch_not_set_i", false,-1);
        tracep->declBit(c+560,"soc_top u_top u_core u_ibex_core id_stage_i controller_i jump_set_i", false,-1);
        tracep->declBit(c+333,"soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+357,"soc_top u_top u_core u_ibex_core id_stage_i controller_i irq_pending_i", false,-1);
        tracep->declBus(c+358,"soc_top u_top u_core u_ibex_core id_stage_i controller_i irqs_i", false,-1, 17,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i controller_i irq_nm_i", false,-1);
        tracep->declBit(c+332,"soc_top u_top u_core u_ibex_core id_stage_i controller_i nmi_mode_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_req_i", false,-1);
        tracep->declBus(c+3474,"soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+3475,"soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_csr_save_o", false,-1);
        tracep->declBit(c+337,"soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_mode_o", false,-1);
        tracep->declBit(c+338,"soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_single_step_i", false,-1);
        tracep->declBit(c+339,"soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+340,"soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i controller_i trigger_match_i", false,-1);
        tracep->declBit(c+3469,"soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_save_if_o", false,-1);
        tracep->declBit(c+3470,"soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_save_id_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_save_wb_o", false,-1);
        tracep->declBit(c+1121,"soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+1122,"soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+3471,"soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_save_cause_o", false,-1);
        tracep->declBus(c+3472,"soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+335,"soc_top u_top u_core u_ibex_core id_stage_i controller_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+334,"soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+2337,"soc_top u_top u_core u_ibex_core id_stage_i controller_i stall_id_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core id_stage_i controller_i stall_wb_i", false,-1);
        tracep->declBit(c+562,"soc_top u_top u_core u_ibex_core id_stage_i controller_i flush_id_o", false,-1);
        tracep->declBit(c+3846,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ready_wb_i", false,-1);
        tracep->declBit(c+3481,"soc_top u_top u_core u_ibex_core id_stage_i controller_i perf_jump_o", false,-1);
        tracep->declBit(c+3482,"soc_top u_top u_core u_ibex_core id_stage_i controller_i perf_tbranch_o", false,-1);
        tracep->declBus(c+148,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ctrl_fsm_cs", false,-1, 3,0);
        tracep->declBus(c+3515,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ctrl_fsm_ns", false,-1, 3,0);
        tracep->declBit(c+332,"soc_top u_top u_core u_ibex_core id_stage_i controller_i nmi_mode_q", false,-1);
        tracep->declBit(c+1123,"soc_top u_top u_core u_ibex_core id_stage_i controller_i nmi_mode_d", false,-1);
        tracep->declBit(c+337,"soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_mode_q", false,-1);
        tracep->declBit(c+1124,"soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_mode_d", false,-1);
        tracep->declBit(c+344,"soc_top u_top u_core u_ibex_core id_stage_i controller_i load_err_q", false,-1);
        tracep->declBit(c+2327,"soc_top u_top u_core u_ibex_core id_stage_i controller_i load_err_d", false,-1);
        tracep->declBit(c+345,"soc_top u_top u_core u_ibex_core id_stage_i controller_i store_err_q", false,-1);
        tracep->declBit(c+2328,"soc_top u_top u_core u_ibex_core id_stage_i controller_i store_err_d", false,-1);
        tracep->declBit(c+346,"soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_req_q", false,-1);
        tracep->declBit(c+1136,"soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_req_d", false,-1);
        tracep->declBit(c+347,"soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_insn_q", false,-1);
        tracep->declBit(c+1137,"soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_insn_d", false,-1);
        tracep->declBit(c+542,"soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_fetch_err_prio", false,-1);
        tracep->declBit(c+543,"soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_insn_prio", false,-1);
        tracep->declBit(c+544,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ecall_insn_prio", false,-1);
        tracep->declBit(c+545,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ebrk_insn_prio", false,-1);
        tracep->declBit(c+546,"soc_top u_top u_core u_ibex_core id_stage_i controller_i store_err_prio", false,-1);
        tracep->declBit(c+547,"soc_top u_top u_core u_ibex_core id_stage_i controller_i load_err_prio", false,-1);
        tracep->declBit(c+2337,"soc_top u_top u_core u_ibex_core id_stage_i controller_i stall", false,-1);
        tracep->declBit(c+2576,"soc_top u_top u_core u_ibex_core id_stage_i controller_i halt_if", false,-1);
        tracep->declBit(c+2577,"soc_top u_top u_core u_ibex_core id_stage_i controller_i retain_id", false,-1);
        tracep->declBit(c+562,"soc_top u_top u_core u_ibex_core id_stage_i controller_i flush_id", false,-1);
        tracep->declBit(c+3516,"soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_dret", false,-1);
        tracep->declBit(c+3517,"soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_umode", false,-1);
        tracep->declBit(c+2339,"soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_req_lsu", false,-1);
        tracep->declBit(c+2578,"soc_top u_top u_core u_ibex_core id_stage_i controller_i special_req", false,-1);
        tracep->declBit(c+3518,"soc_top u_top u_core u_ibex_core id_stage_i controller_i special_req_pc_change", false,-1);
        tracep->declBit(c+3519,"soc_top u_top u_core u_ibex_core id_stage_i controller_i special_req_flush_only", false,-1);
        tracep->declBit(c+362,"soc_top u_top u_core u_ibex_core id_stage_i controller_i do_single_step_d", false,-1);
        tracep->declBit(c+348,"soc_top u_top u_core u_ibex_core id_stage_i controller_i do_single_step_q", false,-1);
        tracep->declBit(c+3520,"soc_top u_top u_core u_ibex_core id_stage_i controller_i enter_debug_mode_prio_d", false,-1);
        tracep->declBit(c+349,"soc_top u_top u_core u_ibex_core id_stage_i controller_i enter_debug_mode_prio_q", false,-1);
        tracep->declBit(c+3520,"soc_top u_top u_core u_ibex_core id_stage_i controller_i enter_debug_mode", false,-1);
        tracep->declBit(c+363,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ebreak_into_debug", false,-1);
        tracep->declBit(c+3521,"soc_top u_top u_core u_ibex_core id_stage_i controller_i handle_irq", false,-1);
        tracep->declBit(c+145,"soc_top u_top u_core u_ibex_core id_stage_i controller_i id_wb_pending", false,-1);
        tracep->declBus(c+359,"soc_top u_top u_core u_ibex_core id_stage_i controller_i mfip_id", false,-1, 3,0);
        tracep->declBit(c+360,"soc_top u_top u_core u_ibex_core id_stage_i controller_i unused_irq_timer", false,-1);
        tracep->declBit(c+548,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ecall_insn", false,-1);
        tracep->declBit(c+549,"soc_top u_top u_core u_ibex_core id_stage_i controller_i mret_insn", false,-1);
        tracep->declBit(c+550,"soc_top u_top u_core u_ibex_core id_stage_i controller_i dret_insn", false,-1);
        tracep->declBit(c+551,"soc_top u_top u_core u_ibex_core id_stage_i controller_i wfi_insn", false,-1);
        tracep->declBit(c+552,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ebrk_insn", false,-1);
        tracep->declBit(c+2579,"soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_pipe_flush", false,-1);
        tracep->declBit(c+364,"soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_fetch_err", false,-1);
        tracep->declBus(c+3887,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PRIV_LVL_M", false,-1, 1,0);
        tracep->declBus(c+3971,"soc_top u_top u_core u_ibex_core id_stage_i controller_i FLUSH", false,-1, 3,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PRIV_LVL_U", false,-1, 1,0);
        tracep->declBus(c+3972,"soc_top u_top u_core u_ibex_core id_stage_i controller_i BOOT_SET", false,-1, 3,0);
        tracep->declBus(c+3973,"soc_top u_top u_core u_ibex_core id_stage_i controller_i DBG_TAKEN_ID", false,-1, 3,0);
        tracep->declBus(c+3974,"soc_top u_top u_core u_ibex_core id_stage_i controller_i DBG_TAKEN_IF", false,-1, 3,0);
        tracep->declBus(c+3975,"soc_top u_top u_core u_ibex_core id_stage_i controller_i DECODE", false,-1, 3,0);
        tracep->declBus(c+3976,"soc_top u_top u_core u_ibex_core id_stage_i controller_i FIRST_FETCH", false,-1, 3,0);
        tracep->declBus(c+3977,"soc_top u_top u_core u_ibex_core id_stage_i controller_i IRQ_TAKEN", false,-1, 3,0);
        tracep->declBus(c+3978,"soc_top u_top u_core u_ibex_core id_stage_i controller_i RESET", false,-1, 3,0);
        tracep->declBus(c+3979,"soc_top u_top u_core u_ibex_core id_stage_i controller_i SLEEP", false,-1, 3,0);
        tracep->declBus(c+3980,"soc_top u_top u_core u_ibex_core id_stage_i controller_i WAIT_SLEEP", false,-1, 3,0);
        tracep->declBus(c+3892,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_DBG_CAUSE_EBREAK", false,-1, 2,0);
        tracep->declBus(c+3890,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_DBG_CAUSE_HALTREQ", false,-1, 2,0);
        tracep->declBus(c+3889,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_DBG_CAUSE_STEP", false,-1, 2,0);
        tracep->declBus(c+3891,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_DBG_CAUSE_TRIGGER", false,-1, 2,0);
        tracep->declBus(c+3945,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_BREAKPOINT", false,-1, 5,0);
        tracep->declBus(c+3966,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_ECALL_MMODE", false,-1, 5,0);
        tracep->declBus(c+3964,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_ECALL_UMODE", false,-1, 5,0);
        tracep->declBus(c+3970,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_ILLEGAL_INSN", false,-1, 5,0);
        tracep->declBus(c+3912,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_INSN_ADDR_MISA", false,-1, 5,0);
        tracep->declBus(c+3967,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_INSTR_ACCESS_FAULT", false,-1, 5,0);
        tracep->declBus(c+3956,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_IRQ_EXTERNAL_M", false,-1, 5,0);
        tracep->declBus(c+3981,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_IRQ_NM", false,-1, 5,0);
        tracep->declBus(c+3930,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_IRQ_SOFTWARE_M", false,-1, 5,0);
        tracep->declBus(c+3923,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_IRQ_TIMER_M", false,-1, 5,0);
        tracep->declBus(c+3969,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_LOAD_ACCESS_FAULT", false,-1, 5,0);
        tracep->declBus(c+3914,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_STORE_ACCESS_FAULT", false,-1, 5,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_PC_DBD", false,-1, 1,0);
        tracep->declBus(c+3887,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_PC_DBG_EXC", false,-1, 1,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_PC_EXC", false,-1, 1,0);
        tracep->declBus(c+3886,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_PC_IRQ", false,-1, 1,0);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_BOOT", false,-1, 2,0);
        tracep->declBus(c+3889,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_DRET", false,-1, 2,0);
        tracep->declBus(c+3890,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_ERET", false,-1, 2,0);
        tracep->declBus(c+3891,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_EXC", false,-1, 2,0);
        tracep->declBus(c+3892,"soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_JUMP", false,-1, 2,0);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core ex_block_i RV32M", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core ex_block_i RV32B", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core ex_block_i BranchTargetALU", false,-1, 0,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core ex_block_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core ex_block_i rst_ni", false,-1);
        tracep->declBus(c+236,"soc_top u_top u_core u_ibex_core ex_block_i alu_operator_i", false,-1, 5,0);
        tracep->declBus(c+283,"soc_top u_top u_core u_ibex_core ex_block_i alu_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+284,"soc_top u_top u_core u_ibex_core ex_block_i alu_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+153,"soc_top u_top u_core u_ibex_core ex_block_i alu_instr_first_cycle_i", false,-1);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i bt_a_operand_i", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i bt_b_operand_i", false,-1, 31,0);
        tracep->declBus(c+239,"soc_top u_top u_core u_ibex_core ex_block_i multdiv_operator_i", false,-1, 1,0);
        tracep->declBit(c+3465,"soc_top u_top u_core u_ibex_core ex_block_i mult_en_i", false,-1);
        tracep->declBit(c+3466,"soc_top u_top u_core u_ibex_core ex_block_i div_en_i", false,-1);
        tracep->declBit(c+237,"soc_top u_top u_core u_ibex_core ex_block_i mult_sel_i", false,-1);
        tracep->declBit(c+238,"soc_top u_top u_core u_ibex_core ex_block_i div_sel_i", false,-1);
        tracep->declBus(c+240,"soc_top u_top u_core u_ibex_core ex_block_i multdiv_signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+280,"soc_top u_top u_core u_ibex_core ex_block_i multdiv_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+281,"soc_top u_top u_core u_ibex_core ex_block_i multdiv_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+3846,"soc_top u_top u_core u_ibex_core ex_block_i multdiv_ready_id_i", false,-1);
        tracep->declBit(c+328,"soc_top u_top u_core u_ibex_core ex_block_i data_ind_timing_i", false,-1);
        tracep->declBus(c+1141,"soc_top u_top u_core u_ibex_core ex_block_i imd_val_we_o", false,-1, 1,0);
        tracep->declArray(c+1138,"soc_top u_top u_core u_ibex_core ex_block_i imd_val_d_o", false,-1, 67,0);
        tracep->declArray(c+156,"soc_top u_top u_core u_ibex_core ex_block_i imd_val_q_i", false,-1, 67,0);
        tracep->declBus(c+282,"soc_top u_top u_core u_ibex_core ex_block_i alu_adder_result_ex_o", false,-1, 31,0);
        tracep->declBus(c+3464,"soc_top u_top u_core u_ibex_core ex_block_i result_ex_o", false,-1, 31,0);
        tracep->declBus(c+282,"soc_top u_top u_core u_ibex_core ex_block_i branch_target_o", false,-1, 31,0);
        tracep->declBit(c+1142,"soc_top u_top u_core u_ibex_core ex_block_i branch_decision_o", false,-1);
        tracep->declBit(c+536,"soc_top u_top u_core u_ibex_core ex_block_i ex_valid_o", false,-1);
        tracep->declBus(c+1145,"soc_top u_top u_core u_ibex_core ex_block_i alu_result", false,-1, 31,0);
        tracep->declBus(c+3522,"soc_top u_top u_core u_ibex_core ex_block_i multdiv_result", false,-1, 31,0);
        tracep->declQuad(c+285,"soc_top u_top u_core u_ibex_core ex_block_i multdiv_alu_operand_b", false,-1, 32,0);
        tracep->declQuad(c+161,"soc_top u_top u_core u_ibex_core ex_block_i multdiv_alu_operand_a", false,-1, 32,0);
        tracep->declQuad(c+287,"soc_top u_top u_core u_ibex_core ex_block_i alu_adder_result_ext", false,-1, 33,0);
        tracep->declBit(c+1142,"soc_top u_top u_core u_ibex_core ex_block_i alu_cmp_result", false,-1);
        tracep->declBit(c+289,"soc_top u_top u_core u_ibex_core ex_block_i alu_is_equal_result", false,-1);
        tracep->declBit(c+553,"soc_top u_top u_core u_ibex_core ex_block_i multdiv_valid", false,-1);
        tracep->declBit(c+271,"soc_top u_top u_core u_ibex_core ex_block_i multdiv_sel", false,-1);
        tracep->declQuad(c+163,"soc_top u_top u_core u_ibex_core ex_block_i alu_imd_val_q", false,-1, 63,0);
        tracep->declQuad(c+3982,"soc_top u_top u_core u_ibex_core ex_block_i alu_imd_val_d", false,-1, 63,0);
        tracep->declBus(c+3984,"soc_top u_top u_core u_ibex_core ex_block_i alu_imd_val_we", false,-1, 1,0);
        tracep->declArray(c+1146,"soc_top u_top u_core u_ibex_core ex_block_i multdiv_imd_val_d", false,-1, 67,0);
        tracep->declBus(c+1149,"soc_top u_top u_core u_ibex_core ex_block_i multdiv_imd_val_we", false,-1, 1,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32MNone", false,-1, 31,0);
        tracep->declBus(c+3985,"soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32MSingleCycle", false,-1, 31,0);
        tracep->declBus(c+3881,"soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32MSlow", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i g_no_branch_target_alu unused_bt_a_operand", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i g_no_branch_target_alu unused_bt_b_operand", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core ex_block_i alu_i RV32B", false,-1, 31,0);
        tracep->declBus(c+236,"soc_top u_top u_core u_ibex_core ex_block_i alu_i operator_i", false,-1, 5,0);
        tracep->declBus(c+283,"soc_top u_top u_core u_ibex_core ex_block_i alu_i operand_a_i", false,-1, 31,0);
        tracep->declBus(c+284,"soc_top u_top u_core u_ibex_core ex_block_i alu_i operand_b_i", false,-1, 31,0);
        tracep->declBit(c+153,"soc_top u_top u_core u_ibex_core ex_block_i alu_i instr_first_cycle_i", false,-1);
        tracep->declQuad(c+161,"soc_top u_top u_core u_ibex_core ex_block_i alu_i multdiv_operand_a_i", false,-1, 32,0);
        tracep->declQuad(c+285,"soc_top u_top u_core u_ibex_core ex_block_i alu_i multdiv_operand_b_i", false,-1, 32,0);
        tracep->declBit(c+271,"soc_top u_top u_core u_ibex_core ex_block_i alu_i multdiv_sel_i", false,-1);
        tracep->declQuad(c+163,"soc_top u_top u_core u_ibex_core ex_block_i alu_i imd_val_q_i", false,-1, 63,0);
        tracep->declQuad(c+3982,"soc_top u_top u_core u_ibex_core ex_block_i alu_i imd_val_d_o", false,-1, 63,0);
        tracep->declBus(c+3984,"soc_top u_top u_core u_ibex_core ex_block_i alu_i imd_val_we_o", false,-1, 1,0);
        tracep->declBus(c+282,"soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_result_o", false,-1, 31,0);
        tracep->declQuad(c+287,"soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_result_ext_o", false,-1, 33,0);
        tracep->declBus(c+1145,"soc_top u_top u_core u_ibex_core ex_block_i alu_i result_o", false,-1, 31,0);
        tracep->declBit(c+1142,"soc_top u_top u_core u_ibex_core ex_block_i alu_i comparison_result_o", false,-1);
        tracep->declBit(c+289,"soc_top u_top u_core u_ibex_core ex_block_i alu_i is_equal_result_o", false,-1);
        tracep->declBus(c+1150,"soc_top u_top u_core u_ibex_core ex_block_i alu_i operand_a_rev", false,-1, 31,0);
        tracep->declQuad(c+290,"soc_top u_top u_core u_ibex_core ex_block_i alu_i operand_b_neg", false,-1, 32,0);
        tracep->declBit(c+272,"soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_op_b_negate", false,-1);
        tracep->declQuad(c+3523,"soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_in_a", false,-1, 32,0);
        tracep->declQuad(c+3525,"soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_in_b", false,-1, 32,0);
        tracep->declBus(c+282,"soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_result", false,-1, 31,0);
        tracep->declBus(c+3931,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_EQ", false,-1, 5,0);
        tracep->declBus(c+3934,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_GE", false,-1, 5,0);
        tracep->declBus(c+3935,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_GEU", false,-1, 5,0);
        tracep->declBus(c+3938,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_LT", false,-1, 5,0);
        tracep->declBus(c+3939,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_LTU", false,-1, 5,0);
        tracep->declBus(c+3940,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_MAX", false,-1, 5,0);
        tracep->declBus(c+3941,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_MAXU", false,-1, 5,0);
        tracep->declBus(c+3942,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_MIN", false,-1, 5,0);
        tracep->declBus(c+3943,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_MINU", false,-1, 5,0);
        tracep->declBus(c+3944,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_NE", false,-1, 5,0);
        tracep->declBus(c+3962,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SLT", false,-1, 5,0);
        tracep->declBus(c+3963,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SLTU", false,-1, 5,0);
        tracep->declBus(c+3967,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SUB", false,-1, 5,0);
        tracep->declBit(c+289,"soc_top u_top u_core u_ibex_core ex_block_i alu_i is_equal", false,-1);
        tracep->declBit(c+3527,"soc_top u_top u_core u_ibex_core ex_block_i alu_i is_greater_equal", false,-1);
        tracep->declBit(c+1151,"soc_top u_top u_core u_ibex_core ex_block_i alu_i cmp_signed", false,-1);
        tracep->declBit(c+1142,"soc_top u_top u_core u_ibex_core ex_block_i alu_i cmp_result", false,-1);
        tracep->declBit(c+1152,"soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_left", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_ones", false,-1);
        tracep->declBit(c+273,"soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_arith", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_funnel", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_sbmode", false,-1);
        tracep->declBus(c+1153,"soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_amt", false,-1, 5,0);
        tracep->declBus(c+292,"soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_amt_compl", false,-1, 5,0);
        tracep->declBus(c+1154,"soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_operand", false,-1, 31,0);
        tracep->declQuad(c+1155,"soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_result_ext_signed", false,-1, 32,0);
        tracep->declQuad(c+1157,"soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_result_ext", false,-1, 32,0);
        tracep->declBit(c+1159,"soc_top u_top u_core u_ibex_core ex_block_i alu_i unused_shift_result_ext", false,-1);
        tracep->declBus(c+1160,"soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_result", false,-1, 31,0);
        tracep->declBus(c+1161,"soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_result_rev", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_op", false,-1);
        tracep->declBus(c+293,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_len", false,-1, 4,0);
        tracep->declBus(c+294,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_off", false,-1, 4,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_mask", false,-1, 31,0);
        tracep->declBus(c+10,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_mask_rev", false,-1, 31,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_result", false,-1, 31,0);
        tracep->declBus(c+3917,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_BFP", false,-1, 5,0);
        tracep->declBus(c+3869,"soc_top u_top u_core u_ibex_core ex_block_i alu_i sv2v_tmp_86907", false,-1, 1,1);
        tracep->declBus(c+3953,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SBCLR", false,-1, 5,0);
        tracep->declBus(c+3955,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SBINV", false,-1, 5,0);
        tracep->declBus(c+3956,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SBSET", false,-1, 5,0);
        tracep->declBus(c+3932,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_FSL", false,-1, 5,0);
        tracep->declBus(c+3933,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_FSR", false,-1, 5,0);
        tracep->declBus(c+3951,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ROL", false,-1, 5,0);
        tracep->declBus(c+3952,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ROR", false,-1, 5,0);
        tracep->declBus(c+3960,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SLL", false,-1, 5,0);
        tracep->declBus(c+3961,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SLO", false,-1, 5,0);
        tracep->declBus(c+3964,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SRA", false,-1, 5,0);
        tracep->declBus(c+3966,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SRO", false,-1, 5,0);
        tracep->declBit(c+274,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_or", false,-1);
        tracep->declBit(c+275,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_and", false,-1);
        tracep->declBus(c+284,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_operand_b", false,-1, 31,0);
        tracep->declBus(c+295,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_or_result", false,-1, 31,0);
        tracep->declBus(c+296,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_and_result", false,-1, 31,0);
        tracep->declBus(c+297,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_xor_result", false,-1, 31,0);
        tracep->declBus(c+1162,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_result", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_op_b_negate", false,-1);
        tracep->declBus(c+3914,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ANDN", false,-1, 5,0);
        tracep->declBus(c+3922,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CMIX", false,-1, 5,0);
        tracep->declBus(c+3946,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ORN", false,-1, 5,0);
        tracep->declBus(c+3969,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_XNOR", false,-1, 5,0);
        tracep->declBus(c+3945,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_OR", false,-1, 5,0);
        tracep->declBus(c+3913,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_AND", false,-1, 5,0);
        tracep->declBus(c+3912,"soc_top u_top u_core u_ibex_core ex_block_i alu_i bitcnt_result", false,-1, 5,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core ex_block_i alu_i minmax_result", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i alu_i pack_result", false,-1, 31,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core ex_block_i alu_i sext_result", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i alu_i singlebit_result", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i alu_i rev_result", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i alu_i shuffle_result", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i alu_i butterfly_result", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i alu_i invbutterfly_result", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i alu_i clmul_result", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i alu_i multicycle_result", false,-1, 31,0);
        tracep->declBus(c+3915,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_BDEP", false,-1, 5,0);
        tracep->declBus(c+3916,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_BEXT", false,-1, 5,0);
        tracep->declBus(c+3919,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CLMULH", false,-1, 5,0);
        tracep->declBus(c+3920,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CLMULR", false,-1, 5,0);
        tracep->declBus(c+3921,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CLZ", false,-1, 5,0);
        tracep->declBus(c+3923,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CMOV", false,-1, 5,0);
        tracep->declBus(c+3924,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32C_B", false,-1, 5,0);
        tracep->declBus(c+3925,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32C_H", false,-1, 5,0);
        tracep->declBus(c+3926,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32C_W", false,-1, 5,0);
        tracep->declBus(c+3927,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32_B", false,-1, 5,0);
        tracep->declBus(c+3928,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32_H", false,-1, 5,0);
        tracep->declBus(c+3929,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32_W", false,-1, 5,0);
        tracep->declBus(c+3930,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CTZ", false,-1, 5,0);
        tracep->declBus(c+3936,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_GORC", false,-1, 5,0);
        tracep->declBus(c+3948,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_PACKH", false,-1, 5,0);
        tracep->declBus(c+3949,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_PACKU", false,-1, 5,0);
        tracep->declBus(c+3957,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SEXTB", false,-1, 5,0);
        tracep->declBus(c+3968,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_UNSHFL", false,-1, 5,0);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_RV32BFull", false,-1, 31,0);
        tracep->declBus(c+3912,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ADD", false,-1, 5,0);
        tracep->declBus(c+3918,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CLMUL", false,-1, 5,0);
        tracep->declBus(c+3937,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_GREV", false,-1, 5,0);
        tracep->declBus(c+3947,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_PACK", false,-1, 5,0);
        tracep->declBus(c+3950,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_PCNT", false,-1, 5,0);
        tracep->declBus(c+3954,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SBEXT", false,-1, 5,0);
        tracep->declBus(c+3958,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SEXTH", false,-1, 5,0);
        tracep->declBus(c+3959,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SHFL", false,-1, 5,0);
        tracep->declBus(c+3965,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SRL", false,-1, 5,0);
        tracep->declBus(c+3970,"soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_XOR", false,-1, 5,0);
        tracep->declBit(c+298,"soc_top u_top u_core u_ibex_core ex_block_i alu_i unused_shift_amt_compl", false,-1);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core ex_block_i alu_i sv2v_autoblock_6 i", false,-1, 31,0);
        tracep->declQuad(c+163,"soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb unused_imd_val_q", false,-1, 63,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb unused_butterfly_result", false,-1, 31,0);
        tracep->declBus(c+3883,"soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb unused_invbutterfly_result", false,-1, 31,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_68181", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_D756E", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_BAAB3", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_8C42B", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_B0AD4", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_AFC2C", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_3A741", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_172E8", false,-1, 32,1);
        tracep->declQuad(c+3875,"soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_CAB3F", false,-1, 64,1);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_B65CC", false,-1, 2,1);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i RV32M", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i rst_ni", false,-1);
        tracep->declBit(c+3465,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_en_i", false,-1);
        tracep->declBit(c+3466,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_en_i", false,-1);
        tracep->declBit(c+237,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_sel_i", false,-1);
        tracep->declBit(c+238,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_sel_i", false,-1);
        tracep->declBus(c+239,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i operator_i", false,-1, 1,0);
        tracep->declBus(c+240,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+280,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_a_i", false,-1, 31,0);
        tracep->declBus(c+281,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_b_i", false,-1, 31,0);
        tracep->declQuad(c+287,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_ext_i", false,-1, 33,0);
        tracep->declBus(c+282,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_i", false,-1, 31,0);
        tracep->declBit(c+289,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i equal_to_zero_i", false,-1);
        tracep->declBit(c+328,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i data_ind_timing_i", false,-1);
        tracep->declQuad(c+161,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_a_o", false,-1, 32,0);
        tracep->declQuad(c+285,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_b_o", false,-1, 32,0);
        tracep->declArray(c+156,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i imd_val_q_i", false,-1, 67,0);
        tracep->declArray(c+1146,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i imd_val_d_o", false,-1, 67,0);
        tracep->declBus(c+1149,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i imd_val_we_o", false,-1, 1,0);
        tracep->declBit(c+3846,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i multdiv_ready_id_i", false,-1);
        tracep->declBus(c+3522,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i multdiv_result_o", false,-1, 31,0);
        tracep->declBit(c+553,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i valid_o", false,-1);
        tracep->declQuad(c+1163,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mac_res_signed", false,-1, 34,0);
        tracep->declQuad(c+1163,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mac_res_ext", false,-1, 34,0);
        tracep->declQuad(c+1165,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i accum", false,-1, 33,0);
        tracep->declBit(c+1167,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i sign_a", false,-1);
        tracep->declBit(c+1168,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i sign_b", false,-1);
        tracep->declBit(c+554,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_valid", false,-1);
        tracep->declBit(c+276,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i signed_mult", false,-1);
        tracep->declQuad(c+1169,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mac_res_d", false,-1, 33,0);
        tracep->declQuad(c+1171,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_remainder_d", false,-1, 33,0);
        tracep->declQuad(c+1173,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mac_res", false,-1, 33,0);
        tracep->declBit(c+1175,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_sign_a", false,-1);
        tracep->declBit(c+1176,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_sign_b", false,-1);
        tracep->declBit(c+1177,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i is_greater_equal", false,-1);
        tracep->declBit(c+1178,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_change_sign", false,-1);
        tracep->declBit(c+1175,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i rem_change_sign", false,-1);
        tracep->declBus(c+1179,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i one_shift", false,-1, 31,0);
        tracep->declBus(c+165,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_q", false,-1, 31,0);
        tracep->declBus(c+1180,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_q", false,-1, 31,0);
        tracep->declBus(c+1181,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_q", false,-1, 31,0);
        tracep->declBus(c+1182,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_d", false,-1, 31,0);
        tracep->declBus(c+1183,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_d", false,-1, 31,0);
        tracep->declBus(c+1184,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_d", false,-1, 31,0);
        tracep->declBus(c+1185,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i next_remainder", false,-1, 31,0);
        tracep->declQuad(c+1186,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i next_quotient", false,-1, 32,0);
        tracep->declBus(c+282,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i res_adder_h", false,-1, 31,0);
        tracep->declBit(c+555,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_valid", false,-1);
        tracep->declBus(c+1188,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_counter_q", false,-1, 4,0);
        tracep->declBus(c+1189,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_counter_d", false,-1, 4,0);
        tracep->declBit(c+1190,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i multdiv_en", false,-1);
        tracep->declBit(c+1191,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_hold", false,-1);
        tracep->declBit(c+1192,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_hold", false,-1);
        tracep->declBit(c+1193,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_d", false,-1);
        tracep->declBit(c+1194,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_q", false,-1);
        tracep->declBit(c+1195,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_en_internal", false,-1);
        tracep->declBit(c+1196,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_en_internal", false,-1);
        tracep->declBus(c+166,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i md_state_q", false,-1, 2,0);
        tracep->declBus(c+1197,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i md_state_d", false,-1, 2,0);
        tracep->declBit(c+237,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i unused_mult_sel_i", false,-1);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_IDLE", false,-1, 2,0);
        tracep->declBus(c+167,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i unused_imd_val", false,-1, 1,0);
        tracep->declBit(c+1198,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i unused_mac_res_ext", false,-1);
        tracep->declBus(c+3887,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i AHBH", false,-1, 1,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i AHBL", false,-1, 1,0);
        tracep->declBus(c+3886,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ALBH", false,-1, 1,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ALBL", false,-1, 1,0);
        tracep->declBus(c+3901,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MULH", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MULL", false,-1, 0,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ibex_pkg_MD_OP_MULL", false,-1, 1,0);
        tracep->declBus(c+3985,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ibex_pkg_RV32MSingleCycle", false,-1, 31,0);
        tracep->declBus(c+299,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i unused_alu_adder_ext", false,-1, 1,0);
        tracep->declBus(c+3892,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_ABS_A", false,-1, 2,0);
        tracep->declBus(c+3891,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_ABS_B", false,-1, 2,0);
        tracep->declBus(c+3888,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_CHANGE_SIGN", false,-1, 2,0);
        tracep->declBus(c+3890,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_COMP", false,-1, 2,0);
        tracep->declBus(c+3902,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_FINISH", false,-1, 2,0);
        tracep->declBus(c+3889,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_LAST", false,-1, 2,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ibex_pkg_MD_OP_DIV", false,-1, 1,0);
        tracep->declBus(c+1199,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_a", false,-1, 15,0);
        tracep->declBus(c+1200,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_b", false,-1, 15,0);
        tracep->declBus(c+556,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_q", false,-1, 1,0);
        tracep->declBus(c+557,"soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_d", false,-1, 1,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core load_store_unit_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core load_store_unit_i rst_ni", false,-1);
        tracep->declBit(c+245,"soc_top u_top u_core u_ibex_core load_store_unit_i data_req_o", false,-1);
        tracep->declBit(c+2323,"soc_top u_top u_core u_ibex_core load_store_unit_i data_gnt_i", false,-1);
        tracep->declBit(c+2324,"soc_top u_top u_core u_ibex_core load_store_unit_i data_rvalid_i", false,-1);
        tracep->declBit(c+2326,"soc_top u_top u_core u_ibex_core load_store_unit_i data_err_i", false,-1);
        tracep->declBit(c+11,"soc_top u_top u_core u_ibex_core load_store_unit_i data_pmp_err_i", false,-1);
        tracep->declBus(c+278,"soc_top u_top u_core u_ibex_core load_store_unit_i data_addr_o", false,-1, 31,0);
        tracep->declBit(c+234,"soc_top u_top u_core u_ibex_core load_store_unit_i data_we_o", false,-1);
        tracep->declBus(c+277,"soc_top u_top u_core u_ibex_core load_store_unit_i data_be_o", false,-1, 3,0);
        tracep->declBus(c+279,"soc_top u_top u_core u_ibex_core load_store_unit_i data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+2325,"soc_top u_top u_core u_ibex_core load_store_unit_i data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+234,"soc_top u_top u_core u_ibex_core load_store_unit_i lsu_we_i", false,-1);
        tracep->declBus(c+242,"soc_top u_top u_core u_ibex_core load_store_unit_i lsu_type_i", false,-1, 1,0);
        tracep->declBus(c+281,"soc_top u_top u_core u_ibex_core load_store_unit_i lsu_wdata_i", false,-1, 31,0);
        tracep->declBit(c+243,"soc_top u_top u_core u_ibex_core load_store_unit_i lsu_sign_ext_i", false,-1);
        tracep->declBus(c+3301,"soc_top u_top u_core u_ibex_core load_store_unit_i lsu_rdata_o", false,-1, 31,0);
        tracep->declBit(c+3461,"soc_top u_top u_core u_ibex_core load_store_unit_i lsu_rdata_valid_o", false,-1);
        tracep->declBit(c+244,"soc_top u_top u_core u_ibex_core load_store_unit_i lsu_req_i", false,-1);
        tracep->declBus(c+282,"soc_top u_top u_core u_ibex_core load_store_unit_i adder_result_ex_i", false,-1, 31,0);
        tracep->declBit(c+159,"soc_top u_top u_core u_ibex_core load_store_unit_i addr_incr_req_o", false,-1);
        tracep->declBus(c+146,"soc_top u_top u_core u_ibex_core load_store_unit_i addr_last_o", false,-1, 31,0);
        tracep->declBit(c+3468,"soc_top u_top u_core u_ibex_core load_store_unit_i lsu_req_done_o", false,-1);
        tracep->declBit(c+2330,"soc_top u_top u_core u_ibex_core load_store_unit_i lsu_resp_valid_o", false,-1);
        tracep->declBit(c+2327,"soc_top u_top u_core u_ibex_core load_store_unit_i load_err_o", false,-1);
        tracep->declBit(c+2328,"soc_top u_top u_core u_ibex_core load_store_unit_i store_err_o", false,-1);
        tracep->declBit(c+160,"soc_top u_top u_core u_ibex_core load_store_unit_i busy_o", false,-1);
        tracep->declBit(c+537,"soc_top u_top u_core u_ibex_core load_store_unit_i perf_load_o", false,-1);
        tracep->declBit(c+538,"soc_top u_top u_core u_ibex_core load_store_unit_i perf_store_o", false,-1);
        tracep->declBus(c+282,"soc_top u_top u_core u_ibex_core load_store_unit_i data_addr", false,-1, 31,0);
        tracep->declBus(c+278,"soc_top u_top u_core u_ibex_core load_store_unit_i data_addr_w_aligned", false,-1, 31,0);
        tracep->declBus(c+146,"soc_top u_top u_core u_ibex_core load_store_unit_i addr_last_q", false,-1, 31,0);
        tracep->declBit(c+3303,"soc_top u_top u_core u_ibex_core load_store_unit_i addr_update", false,-1);
        tracep->declBit(c+3304,"soc_top u_top u_core u_ibex_core load_store_unit_i ctrl_update", false,-1);
        tracep->declBit(c+3305,"soc_top u_top u_core u_ibex_core load_store_unit_i rdata_update", false,-1);
        tracep->declBus(c+350,"soc_top u_top u_core u_ibex_core load_store_unit_i rdata_q", false,-1, 31,8);
        tracep->declBus(c+149,"soc_top u_top u_core u_ibex_core load_store_unit_i rdata_offset_q", false,-1, 1,0);
        tracep->declBus(c+150,"soc_top u_top u_core u_ibex_core load_store_unit_i data_type_q", false,-1, 1,0);
        tracep->declBit(c+151,"soc_top u_top u_core u_ibex_core load_store_unit_i data_sign_ext_q", false,-1);
        tracep->declBit(c+152,"soc_top u_top u_core u_ibex_core load_store_unit_i data_we_q", false,-1);
        tracep->declBus(c+300,"soc_top u_top u_core u_ibex_core load_store_unit_i data_offset", false,-1, 1,0);
        tracep->declBus(c+277,"soc_top u_top u_core u_ibex_core load_store_unit_i data_be", false,-1, 3,0);
        tracep->declBus(c+279,"soc_top u_top u_core u_ibex_core load_store_unit_i data_wdata", false,-1, 31,0);
        tracep->declBus(c+3301,"soc_top u_top u_core u_ibex_core load_store_unit_i data_rdata_ext", false,-1, 31,0);
        tracep->declBus(c+3528,"soc_top u_top u_core u_ibex_core load_store_unit_i rdata_w_ext", false,-1, 31,0);
        tracep->declBus(c+3529,"soc_top u_top u_core u_ibex_core load_store_unit_i rdata_h_ext", false,-1, 31,0);
        tracep->declBus(c+3530,"soc_top u_top u_core u_ibex_core load_store_unit_i rdata_b_ext", false,-1, 31,0);
        tracep->declBit(c+1201,"soc_top u_top u_core u_ibex_core load_store_unit_i split_misaligned_access", false,-1);
        tracep->declBit(c+168,"soc_top u_top u_core u_ibex_core load_store_unit_i handle_misaligned_q", false,-1);
        tracep->declBit(c+3306,"soc_top u_top u_core u_ibex_core load_store_unit_i handle_misaligned_d", false,-1);
        tracep->declBit(c+351,"soc_top u_top u_core u_ibex_core load_store_unit_i pmp_err_q", false,-1);
        tracep->declBit(c+3307,"soc_top u_top u_core u_ibex_core load_store_unit_i pmp_err_d", false,-1);
        tracep->declBit(c+352,"soc_top u_top u_core u_ibex_core load_store_unit_i lsu_err_q", false,-1);
        tracep->declBit(c+3308,"soc_top u_top u_core u_ibex_core load_store_unit_i lsu_err_d", false,-1);
        tracep->declBit(c+2340,"soc_top u_top u_core u_ibex_core load_store_unit_i data_or_pmp_err", false,-1);
        tracep->declBus(c+169,"soc_top u_top u_core u_ibex_core load_store_unit_i ls_fsm_cs", false,-1, 2,0);
        tracep->declBus(c+3309,"soc_top u_top u_core u_ibex_core load_store_unit_i ls_fsm_ns", false,-1, 2,0);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core load_store_unit_i IDLE", false,-1, 2,0);
        tracep->declBus(c+3890,"soc_top u_top u_core u_ibex_core load_store_unit_i WAIT_GNT", false,-1, 2,0);
        tracep->declBus(c+3892,"soc_top u_top u_core u_ibex_core load_store_unit_i WAIT_GNT_MIS", false,-1, 2,0);
        tracep->declBus(c+3891,"soc_top u_top u_core u_ibex_core load_store_unit_i WAIT_RVALID_MIS", false,-1, 2,0);
        tracep->declBus(c+3889,"soc_top u_top u_core u_ibex_core load_store_unit_i WAIT_RVALID_MIS_GNTS_DONE", false,-1, 2,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core wb_stage_i WritebackStage", false,-1, 0,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core wb_stage_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core wb_stage_i rst_ni", false,-1);
        tracep->declBit(c+2332,"soc_top u_top u_core u_ibex_core wb_stage_i en_wb_i", false,-1);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core wb_stage_i instr_type_wb_i", false,-1, 1,0);
        tracep->declBus(c+137,"soc_top u_top u_core u_ibex_core wb_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+134,"soc_top u_top u_core u_ibex_core wb_stage_i instr_is_compressed_id_i", false,-1);
        tracep->declBit(c+3452,"soc_top u_top u_core u_ibex_core wb_stage_i instr_perf_count_id_i", false,-1);
        tracep->declBit(c+3846,"soc_top u_top u_core u_ibex_core wb_stage_i ready_wb_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core wb_stage_i rf_write_wb_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core wb_stage_i outstanding_load_wb_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core wb_stage_i outstanding_store_wb_o", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core wb_stage_i pc_wb_o", false,-1, 31,0);
        tracep->declBit(c+2333,"soc_top u_top u_core u_ibex_core wb_stage_i perf_instr_ret_wb_o", false,-1);
        tracep->declBit(c+3476,"soc_top u_top u_core u_ibex_core wb_stage_i perf_instr_ret_compressed_wb_o", false,-1);
        tracep->declBus(c+132,"soc_top u_top u_core u_ibex_core wb_stage_i rf_waddr_id_i", false,-1, 4,0);
        tracep->declBus(c+3462,"soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_id_i", false,-1, 31,0);
        tracep->declBit(c+3463,"soc_top u_top u_core u_ibex_core wb_stage_i rf_we_id_i", false,-1);
        tracep->declBus(c+3301,"soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_lsu_i", false,-1, 31,0);
        tracep->declBit(c+3461,"soc_top u_top u_core u_ibex_core wb_stage_i rf_we_lsu_i", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_fwd_wb_o", false,-1, 31,0);
        tracep->declBus(c+132,"soc_top u_top u_core u_ibex_core wb_stage_i rf_waddr_wb_o", false,-1, 4,0);
        tracep->declBus(c+3300,"soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_wb_o", false,-1, 31,0);
        tracep->declBit(c+3449,"soc_top u_top u_core u_ibex_core wb_stage_i rf_we_wb_o", false,-1);
        tracep->declBit(c+2330,"soc_top u_top u_core u_ibex_core wb_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBit(c+2331,"soc_top u_top u_core u_ibex_core wb_stage_i lsu_resp_err_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core wb_stage_i instr_done_wb_o", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3531+i*1,"soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_wb_mux", true,(i+0), 31,0);}}
        tracep->declBus(c+3533,"soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_wb_mux_we", false,-1, 1,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core wb_stage_i ibex_pkg_WB_INSTR_LOAD", false,-1, 1,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core wb_stage_i ibex_pkg_WB_INSTR_OTHER", false,-1, 1,0);
        tracep->declBus(c+3886,"soc_top u_top u_core u_ibex_core wb_stage_i ibex_pkg_WB_INSTR_STORE", false,-1, 1,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core wb_stage_i g_bypass_wb unused_clk", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core wb_stage_i g_bypass_wb unused_rst", false,-1);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core wb_stage_i g_bypass_wb unused_instr_type_wb", false,-1, 1,0);
        tracep->declBus(c+137,"soc_top u_top u_core u_ibex_core wb_stage_i g_bypass_wb unused_pc_id", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i DbgTriggerEn", false,-1, 0,0);
        tracep->declBus(c+3857,"soc_top u_top u_core u_ibex_core cs_registers_i DbgHwBreakNum", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i DataIndTiming", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i DummyInstructions", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i ShadowCSR", false,-1, 0,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i ICache", false,-1, 0,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+3854,"soc_top u_top u_core u_ibex_core cs_registers_i MHPMCounterWidth", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i PMPEnable", false,-1, 0,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+3853,"soc_top u_top u_core u_ibex_core cs_registers_i PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i RV32E", false,-1, 0,0);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+3855,"soc_top u_top u_core u_ibex_core cs_registers_i RV32M", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core cs_registers_i RV32B", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i rst_ni", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i hart_id_i", false,-1, 31,0);
        tracep->declBus(c+335,"soc_top u_top u_core u_ibex_core cs_registers_i priv_mode_id_o", false,-1, 1,0);
        tracep->declBus(c+3473,"soc_top u_top u_core u_ibex_core cs_registers_i priv_mode_if_o", false,-1, 1,0);
        tracep->declBus(c+336,"soc_top u_top u_core u_ibex_core cs_registers_i priv_mode_lsu_o", false,-1, 1,0);
        tracep->declBit(c+334,"soc_top u_top u_core u_ibex_core cs_registers_i csr_mstatus_tw_o", false,-1);
        tracep->declBus(c+445,"soc_top u_top u_core u_ibex_core cs_registers_i csr_mtvec_o", false,-1, 31,0);
        tracep->declBit(c+3102,"soc_top u_top u_core u_ibex_core cs_registers_i csr_mtvec_init_i", false,-1);
        tracep->declBus(c+3849,"soc_top u_top u_core u_ibex_core cs_registers_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+241,"soc_top u_top u_core u_ibex_core cs_registers_i csr_access_i", false,-1);
        tracep->declBus(c+1125,"soc_top u_top u_core u_ibex_core cs_registers_i csr_addr_i", false,-1, 11,0);
        tracep->declBus(c+283,"soc_top u_top u_core u_ibex_core cs_registers_i csr_wdata_i", false,-1, 31,0);
        tracep->declBus(c+535,"soc_top u_top u_core u_ibex_core cs_registers_i csr_op_i", false,-1, 1,0);
        tracep->declBit(c+2329,"soc_top u_top u_core u_ibex_core cs_registers_i csr_op_en_i", false,-1);
        tracep->declBus(c+3467,"soc_top u_top u_core u_ibex_core cs_registers_i csr_rdata_o", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i irq_software_i", false,-1);
        tracep->declBit(c+3832,"soc_top u_top u_core u_ibex_core cs_registers_i irq_timer_i", false,-1);
        tracep->declBit(c+321,"soc_top u_top u_core u_ibex_core cs_registers_i irq_external_i", false,-1);
        tracep->declBus(c+3851,"soc_top u_top u_core u_ibex_core cs_registers_i irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+332,"soc_top u_top u_core u_ibex_core cs_registers_i nmi_mode_i", false,-1);
        tracep->declBit(c+357,"soc_top u_top u_core u_ibex_core cs_registers_i irq_pending_o", false,-1);
        tracep->declBus(c+358,"soc_top u_top u_core u_ibex_core cs_registers_i irqs_o", false,-1, 17,0);
        tracep->declBit(c+333,"soc_top u_top u_core u_ibex_core cs_registers_i csr_mstatus_mie_o", false,-1);
        tracep->declBus(c+467,"soc_top u_top u_core u_ibex_core cs_registers_i csr_mepc_o", false,-1, 31,0);
        tracep->declBus(c+6,"soc_top u_top u_core u_ibex_core cs_registers_i csr_pmp_cfg_o", false,-1, 23,0);
        tracep->declArray(c+1,"soc_top u_top u_core u_ibex_core cs_registers_i csr_pmp_addr_o", false,-1, 135,0);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core cs_registers_i csr_pmp_mseccfg_o", false,-1, 2,0);
        tracep->declBit(c+337,"soc_top u_top u_core u_ibex_core cs_registers_i debug_mode_i", false,-1);
        tracep->declBus(c+3474,"soc_top u_top u_core u_ibex_core cs_registers_i debug_cause_i", false,-1, 2,0);
        tracep->declBit(c+3475,"soc_top u_top u_core u_ibex_core cs_registers_i debug_csr_save_i", false,-1);
        tracep->declBus(c+444,"soc_top u_top u_core u_ibex_core cs_registers_i csr_depc_o", false,-1, 31,0);
        tracep->declBit(c+338,"soc_top u_top u_core u_ibex_core cs_registers_i debug_single_step_o", false,-1);
        tracep->declBit(c+339,"soc_top u_top u_core u_ibex_core cs_registers_i debug_ebreakm_o", false,-1);
        tracep->declBit(c+340,"soc_top u_top u_core u_ibex_core cs_registers_i debug_ebreaku_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i trigger_match_o", false,-1);
        tracep->declBus(c+462,"soc_top u_top u_core u_ibex_core cs_registers_i pc_if_i", false,-1, 31,0);
        tracep->declBus(c+137,"soc_top u_top u_core u_ibex_core cs_registers_i pc_id_i", false,-1, 31,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i pc_wb_i", false,-1, 31,0);
        tracep->declBit(c+328,"soc_top u_top u_core u_ibex_core cs_registers_i data_ind_timing_o", false,-1);
        tracep->declBit(c+329,"soc_top u_top u_core u_ibex_core cs_registers_i dummy_instr_en_o", false,-1);
        tracep->declBus(c+330,"soc_top u_top u_core u_ibex_core cs_registers_i dummy_instr_mask_o", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i dummy_instr_seed_en_o", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i dummy_instr_seed_o", false,-1, 31,0);
        tracep->declBit(c+331,"soc_top u_top u_core u_ibex_core cs_registers_i icache_enable_o", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i csr_shadow_err_o", false,-1);
        tracep->declBit(c+3469,"soc_top u_top u_core u_ibex_core cs_registers_i csr_save_if_i", false,-1);
        tracep->declBit(c+3470,"soc_top u_top u_core u_ibex_core cs_registers_i csr_save_id_i", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i csr_save_wb_i", false,-1);
        tracep->declBit(c+1121,"soc_top u_top u_core u_ibex_core cs_registers_i csr_restore_mret_i", false,-1);
        tracep->declBit(c+1122,"soc_top u_top u_core u_ibex_core cs_registers_i csr_restore_dret_i", false,-1);
        tracep->declBit(c+3471,"soc_top u_top u_core u_ibex_core cs_registers_i csr_save_cause_i", false,-1);
        tracep->declBus(c+3456,"soc_top u_top u_core u_ibex_core cs_registers_i csr_mcause_i", false,-1, 5,0);
        tracep->declBus(c+3472,"soc_top u_top u_core u_ibex_core cs_registers_i csr_mtval_i", false,-1, 31,0);
        tracep->declBit(c+1134,"soc_top u_top u_core u_ibex_core cs_registers_i illegal_csr_insn_o", false,-1);
        tracep->declBit(c+2333,"soc_top u_top u_core u_ibex_core cs_registers_i instr_ret_i", false,-1);
        tracep->declBit(c+3476,"soc_top u_top u_core u_ibex_core cs_registers_i instr_ret_compressed_i", false,-1);
        tracep->declBit(c+3477,"soc_top u_top u_core u_ibex_core cs_registers_i iside_wait_i", false,-1);
        tracep->declBit(c+3481,"soc_top u_top u_core u_ibex_core cs_registers_i jump_i", false,-1);
        tracep->declBit(c+559,"soc_top u_top u_core u_ibex_core cs_registers_i branch_i", false,-1);
        tracep->declBit(c+3482,"soc_top u_top u_core u_ibex_core cs_registers_i branch_taken_i", false,-1);
        tracep->declBit(c+537,"soc_top u_top u_core u_ibex_core cs_registers_i mem_load_i", false,-1);
        tracep->declBit(c+538,"soc_top u_top u_core u_ibex_core cs_registers_i mem_store_i", false,-1);
        tracep->declBit(c+3478,"soc_top u_top u_core u_ibex_core cs_registers_i dside_wait_i", false,-1);
        tracep->declBit(c+3479,"soc_top u_top u_core u_ibex_core cs_registers_i mul_wait_i", false,-1);
        tracep->declBit(c+3480,"soc_top u_top u_core u_ibex_core cs_registers_i div_wait_i", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i RV32BEnabled", false,-1, 31,0);
        tracep->declBus(c+3856,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_RV32MNone", false,-1, 31,0);
        tracep->declBus(c+3857,"soc_top u_top u_core u_ibex_core cs_registers_i RV32MEnabled", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core cs_registers_i PMPAddrWidth", false,-1, 31,0);
        tracep->declBus(c+3886,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MISA_MXL", false,-1, 1,0);
        tracep->declBus(c+3986,"soc_top u_top u_core u_ibex_core cs_registers_i MISA_VALUE", false,-1, 31,0);
        tracep->declBus(c+3282,"soc_top u_top u_core u_ibex_core cs_registers_i exception_pc", false,-1, 31,0);
        tracep->declBus(c+335,"soc_top u_top u_core u_ibex_core cs_registers_i priv_lvl_q", false,-1, 1,0);
        tracep->declBus(c+3473,"soc_top u_top u_core u_ibex_core cs_registers_i priv_lvl_d", false,-1, 1,0);
        tracep->declBus(c+353,"soc_top u_top u_core u_ibex_core cs_registers_i mstatus_q", false,-1, 5,0);
        tracep->declBus(c+3198,"soc_top u_top u_core u_ibex_core cs_registers_i mstatus_d", false,-1, 5,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i mstatus_err", false,-1);
        tracep->declBit(c+2500,"soc_top u_top u_core u_ibex_core cs_registers_i mstatus_en", false,-1);
        tracep->declBus(c+354,"soc_top u_top u_core u_ibex_core cs_registers_i mie_q", false,-1, 17,0);
        tracep->declBus(c+3283,"soc_top u_top u_core u_ibex_core cs_registers_i mie_d", false,-1, 17,0);
        tracep->declBit(c+3199,"soc_top u_top u_core u_ibex_core cs_registers_i mie_en", false,-1);
        tracep->declBus(c+450,"soc_top u_top u_core u_ibex_core cs_registers_i mscratch_q", false,-1, 31,0);
        tracep->declBit(c+2501,"soc_top u_top u_core u_ibex_core cs_registers_i mscratch_en", false,-1);
        tracep->declBus(c+467,"soc_top u_top u_core u_ibex_core cs_registers_i mepc_q", false,-1, 31,0);
        tracep->declBus(c+3284,"soc_top u_top u_core u_ibex_core cs_registers_i mepc_d", false,-1, 31,0);
        tracep->declBit(c+2580,"soc_top u_top u_core u_ibex_core cs_registers_i mepc_en", false,-1);
        tracep->declBus(c+469,"soc_top u_top u_core u_ibex_core cs_registers_i mcause_q", false,-1, 5,0);
        tracep->declBus(c+3285,"soc_top u_top u_core u_ibex_core cs_registers_i mcause_d", false,-1, 5,0);
        tracep->declBit(c+2581,"soc_top u_top u_core u_ibex_core cs_registers_i mcause_en", false,-1);
        tracep->declBus(c+451,"soc_top u_top u_core u_ibex_core cs_registers_i mtval_q", false,-1, 31,0);
        tracep->declBus(c+3286,"soc_top u_top u_core u_ibex_core cs_registers_i mtval_d", false,-1, 31,0);
        tracep->declBit(c+2502,"soc_top u_top u_core u_ibex_core cs_registers_i mtval_en", false,-1);
        tracep->declBus(c+445,"soc_top u_top u_core u_ibex_core cs_registers_i mtvec_q", false,-1, 31,0);
        tracep->declBus(c+3534,"soc_top u_top u_core u_ibex_core cs_registers_i mtvec_d", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i mtvec_err", false,-1);
        tracep->declBit(c+3200,"soc_top u_top u_core u_ibex_core cs_registers_i mtvec_en", false,-1);
        tracep->declBus(c+3535,"soc_top u_top u_core u_ibex_core cs_registers_i mip", false,-1, 17,0);
        tracep->declBus(c+355,"soc_top u_top u_core u_ibex_core cs_registers_i dcsr_q", false,-1, 31,0);
        tracep->declBus(c+3201,"soc_top u_top u_core u_ibex_core cs_registers_i dcsr_d", false,-1, 31,0);
        tracep->declBit(c+2503,"soc_top u_top u_core u_ibex_core cs_registers_i dcsr_en", false,-1);
        tracep->declBus(c+444,"soc_top u_top u_core u_ibex_core cs_registers_i depc_q", false,-1, 31,0);
        tracep->declBus(c+3287,"soc_top u_top u_core u_ibex_core cs_registers_i depc_d", false,-1, 31,0);
        tracep->declBit(c+2504,"soc_top u_top u_core u_ibex_core cs_registers_i depc_en", false,-1);
        tracep->declBus(c+452,"soc_top u_top u_core u_ibex_core cs_registers_i dscratch0_q", false,-1, 31,0);
        tracep->declBus(c+453,"soc_top u_top u_core u_ibex_core cs_registers_i dscratch1_q", false,-1, 31,0);
        tracep->declBit(c+2505,"soc_top u_top u_core u_ibex_core cs_registers_i dscratch0_en", false,-1);
        tracep->declBit(c+2506,"soc_top u_top u_core u_ibex_core cs_registers_i dscratch1_en", false,-1);
        tracep->declBus(c+1115,"soc_top u_top u_core u_ibex_core cs_registers_i mstack_q", false,-1, 2,0);
        tracep->declBus(c+3536,"soc_top u_top u_core u_ibex_core cs_registers_i mstack_d", false,-1, 2,0);
        tracep->declBit(c+3537,"soc_top u_top u_core u_ibex_core cs_registers_i mstack_en", false,-1);
        tracep->declBus(c+454,"soc_top u_top u_core u_ibex_core cs_registers_i mstack_epc_q", false,-1, 31,0);
        tracep->declBus(c+467,"soc_top u_top u_core u_ibex_core cs_registers_i mstack_epc_d", false,-1, 31,0);
        tracep->declBus(c+455,"soc_top u_top u_core u_ibex_core cs_registers_i mstack_cause_q", false,-1, 5,0);
        tracep->declBus(c+469,"soc_top u_top u_core u_ibex_core cs_registers_i mstack_cause_d", false,-1, 5,0);
        tracep->declBus(c+3987,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MAX_REGIONS", false,-1, 31,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+12+i*1,"soc_top u_top u_core u_ibex_core cs_registers_i pmp_addr_rdata", true,(i+0), 31,0);}}
        tracep->declBus(c+3863,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_CFG_W", false,-1, 31,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+28+i*1,"soc_top u_top u_core u_ibex_core cs_registers_i pmp_cfg_rdata", true,(i+0), 7,0);}}
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i pmp_csr_err", false,-1);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core cs_registers_i pmp_mseccfg", false,-1, 2,0);
        tracep->declBus(c+456,"soc_top u_top u_core u_ibex_core cs_registers_i mcountinhibit", false,-1, 31,0);
        tracep->declBus(c+3538,"soc_top u_top u_core u_ibex_core cs_registers_i mcountinhibit_d", false,-1, 2,0);
        tracep->declBus(c+457,"soc_top u_top u_core u_ibex_core cs_registers_i mcountinhibit_q", false,-1, 2,0);
        tracep->declBit(c+3202,"soc_top u_top u_core u_ibex_core cs_registers_i mcountinhibit_we", false,-1);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+470+i*2,"soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounter", true,(i+0), 63,0);}}
        tracep->declBus(c+2582,"soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounter_we", false,-1, 31,0);
        tracep->declBus(c+2583,"soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounterh_we", false,-1, 31,0);
        tracep->declBus(c+2584,"soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounter_incr", false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+44+i*1,"soc_top u_top u_core u_ibex_core cs_registers_i mhpmevent", true,(i+0), 31,0);}}
        tracep->declBus(c+1126,"soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounter_idx", false,-1, 4,0);
        tracep->declBit(c+2585,"soc_top u_top u_core u_ibex_core cs_registers_i unused_mhpmcounter_we_1", false,-1);
        tracep->declBit(c+2586,"soc_top u_top u_core u_ibex_core cs_registers_i unused_mhpmcounterh_we_1", false,-1);
        tracep->declBit(c+2587,"soc_top u_top u_core u_ibex_core cs_registers_i unused_mhpmcounter_incr_1", false,-1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i tselect_rdata", false,-1, 31,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i tmatch_control_rdata", false,-1, 31,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i tmatch_value_rdata", false,-1, 31,0);
        tracep->declBus(c+356,"soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_q", false,-1, 5,0);
        tracep->declBus(c+76,"soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_d", false,-1, 5,0);
        tracep->declBus(c+1128,"soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_wdata", false,-1, 5,0);
        tracep->declBit(c+2507,"soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_we", false,-1);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_err", false,-1);
        tracep->declBus(c+1129,"soc_top u_top u_core u_ibex_core cs_registers_i csr_wdata_int", false,-1, 31,0);
        tracep->declBus(c+3467,"soc_top u_top u_core u_ibex_core cs_registers_i csr_rdata_int", false,-1, 31,0);
        tracep->declBit(c+2341,"soc_top u_top u_core u_ibex_core cs_registers_i csr_we_int", false,-1);
        tracep->declBit(c+558,"soc_top u_top u_core u_ibex_core cs_registers_i csr_wr", false,-1);
        tracep->declBit(c+3539,"soc_top u_top u_core u_ibex_core cs_registers_i illegal_csr", false,-1);
        tracep->declBit(c+3540,"soc_top u_top u_core u_ibex_core cs_registers_i illegal_csr_priv", false,-1);
        tracep->declBit(c+3541,"soc_top u_top u_core u_ibex_core cs_registers_i illegal_csr_write", false,-1);
        tracep->declBus(c+3871,"soc_top u_top u_core u_ibex_core cs_registers_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+1127,"soc_top u_top u_core u_ibex_core cs_registers_i unused_csr_addr", false,-1, 2,0);
        tracep->declBus(c+1125,"soc_top u_top u_core u_ibex_core cs_registers_i csr_addr", false,-1, 11,0);
        tracep->declBus(c+3988,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MEIX_BIT", false,-1, 31,0);
        tracep->declBus(c+3989,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MFIX_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+3987,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MFIX_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFG_MML_BIT", false,-1, 31,0);
        tracep->declBus(c+3857,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFG_MMWP_BIT", false,-1, 31,0);
        tracep->declBus(c+3864,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFG_RLB_BIT", false,-1, 31,0);
        tracep->declBus(c+3867,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSIX_BIT", false,-1, 31,0);
        tracep->declBus(c+3867,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MIE_BIT", false,-1, 31,0);
        tracep->declBus(c+3990,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MPIE_BIT", false,-1, 31,0);
        tracep->declBus(c+3991,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MPP_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+3988,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MPP_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+3992,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MPRV_BIT", false,-1, 31,0);
        tracep->declBus(c+3993,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_TW_BIT", false,-1, 31,0);
        tracep->declBus(c+3990,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MTIX_BIT", false,-1, 31,0);
        tracep->declBus(c+3994,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_CPUCTRL", false,-1, 11,0);
        tracep->declBus(c+3903,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_DCSR", false,-1, 11,0);
        tracep->declBus(c+3904,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_DPC", false,-1, 11,0);
        tracep->declBus(c+3905,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_DSCRATCH0", false,-1, 11,0);
        tracep->declBus(c+3906,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_DSCRATCH1", false,-1, 11,0);
        tracep->declBus(c+3995,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCAUSE", false,-1, 11,0);
        tracep->declBus(c+3996,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCONTEXT", false,-1, 11,0);
        tracep->declBus(c+3997,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCOUNTEREN", false,-1, 11,0);
        tracep->declBus(c+3998,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCOUNTINHIBIT", false,-1, 11,0);
        tracep->declBus(c+3999,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCYCLE", false,-1, 11,0);
        tracep->declBus(c+4000,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCYCLEH", false,-1, 11,0);
        tracep->declBus(c+4001,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MEPC", false,-1, 11,0);
        tracep->declBus(c+4002,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHARTID", false,-1, 11,0);
        tracep->declBus(c+4003,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER10", false,-1, 11,0);
        tracep->declBus(c+4004,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER10H", false,-1, 11,0);
        tracep->declBus(c+4005,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER11", false,-1, 11,0);
        tracep->declBus(c+4006,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER11H", false,-1, 11,0);
        tracep->declBus(c+4007,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER12", false,-1, 11,0);
        tracep->declBus(c+4008,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER12H", false,-1, 11,0);
        tracep->declBus(c+4009,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER13", false,-1, 11,0);
        tracep->declBus(c+4010,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER13H", false,-1, 11,0);
        tracep->declBus(c+4011,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER14", false,-1, 11,0);
        tracep->declBus(c+4012,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER14H", false,-1, 11,0);
        tracep->declBus(c+4013,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER15", false,-1, 11,0);
        tracep->declBus(c+4014,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER15H", false,-1, 11,0);
        tracep->declBus(c+4015,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER16", false,-1, 11,0);
        tracep->declBus(c+4016,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER16H", false,-1, 11,0);
        tracep->declBus(c+4017,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER17", false,-1, 11,0);
        tracep->declBus(c+4018,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER17H", false,-1, 11,0);
        tracep->declBus(c+4019,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER18", false,-1, 11,0);
        tracep->declBus(c+4020,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER18H", false,-1, 11,0);
        tracep->declBus(c+4021,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER19", false,-1, 11,0);
        tracep->declBus(c+4022,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER19H", false,-1, 11,0);
        tracep->declBus(c+4023,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER20", false,-1, 11,0);
        tracep->declBus(c+4024,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER20H", false,-1, 11,0);
        tracep->declBus(c+4025,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER21", false,-1, 11,0);
        tracep->declBus(c+4026,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER21H", false,-1, 11,0);
        tracep->declBus(c+4027,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER22", false,-1, 11,0);
        tracep->declBus(c+4028,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER22H", false,-1, 11,0);
        tracep->declBus(c+4029,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER23", false,-1, 11,0);
        tracep->declBus(c+4030,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER23H", false,-1, 11,0);
        tracep->declBus(c+4031,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER24", false,-1, 11,0);
        tracep->declBus(c+4032,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER24H", false,-1, 11,0);
        tracep->declBus(c+4033,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER25", false,-1, 11,0);
        tracep->declBus(c+4034,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER25H", false,-1, 11,0);
        tracep->declBus(c+4035,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER26", false,-1, 11,0);
        tracep->declBus(c+4036,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER26H", false,-1, 11,0);
        tracep->declBus(c+4037,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER27", false,-1, 11,0);
        tracep->declBus(c+4038,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER27H", false,-1, 11,0);
        tracep->declBus(c+4039,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER28", false,-1, 11,0);
        tracep->declBus(c+4040,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER28H", false,-1, 11,0);
        tracep->declBus(c+4041,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER29", false,-1, 11,0);
        tracep->declBus(c+4042,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER29H", false,-1, 11,0);
        tracep->declBus(c+4043,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER3", false,-1, 11,0);
        tracep->declBus(c+4044,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER30", false,-1, 11,0);
        tracep->declBus(c+4045,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER30H", false,-1, 11,0);
        tracep->declBus(c+4046,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER31", false,-1, 11,0);
        tracep->declBus(c+4047,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER31H", false,-1, 11,0);
        tracep->declBus(c+4048,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER3H", false,-1, 11,0);
        tracep->declBus(c+4049,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER4", false,-1, 11,0);
        tracep->declBus(c+4050,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER4H", false,-1, 11,0);
        tracep->declBus(c+4051,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER5", false,-1, 11,0);
        tracep->declBus(c+4052,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER5H", false,-1, 11,0);
        tracep->declBus(c+4053,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER6", false,-1, 11,0);
        tracep->declBus(c+4054,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER6H", false,-1, 11,0);
        tracep->declBus(c+4055,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER7", false,-1, 11,0);
        tracep->declBus(c+4056,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER7H", false,-1, 11,0);
        tracep->declBus(c+4057,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER8", false,-1, 11,0);
        tracep->declBus(c+4058,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER8H", false,-1, 11,0);
        tracep->declBus(c+4059,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER9", false,-1, 11,0);
        tracep->declBus(c+4060,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER9H", false,-1, 11,0);
        tracep->declBus(c+4061,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT10", false,-1, 11,0);
        tracep->declBus(c+4062,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT11", false,-1, 11,0);
        tracep->declBus(c+4063,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT12", false,-1, 11,0);
        tracep->declBus(c+4064,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT13", false,-1, 11,0);
        tracep->declBus(c+4065,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT14", false,-1, 11,0);
        tracep->declBus(c+4066,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT15", false,-1, 11,0);
        tracep->declBus(c+4067,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT16", false,-1, 11,0);
        tracep->declBus(c+4068,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT17", false,-1, 11,0);
        tracep->declBus(c+4069,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT18", false,-1, 11,0);
        tracep->declBus(c+4070,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT19", false,-1, 11,0);
        tracep->declBus(c+4071,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT20", false,-1, 11,0);
        tracep->declBus(c+4072,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT21", false,-1, 11,0);
        tracep->declBus(c+4073,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT22", false,-1, 11,0);
        tracep->declBus(c+4074,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT23", false,-1, 11,0);
        tracep->declBus(c+4075,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT24", false,-1, 11,0);
        tracep->declBus(c+4076,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT25", false,-1, 11,0);
        tracep->declBus(c+4077,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT26", false,-1, 11,0);
        tracep->declBus(c+4078,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT27", false,-1, 11,0);
        tracep->declBus(c+4079,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT28", false,-1, 11,0);
        tracep->declBus(c+4080,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT29", false,-1, 11,0);
        tracep->declBus(c+4081,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT3", false,-1, 11,0);
        tracep->declBus(c+4082,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT30", false,-1, 11,0);
        tracep->declBus(c+4083,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT31", false,-1, 11,0);
        tracep->declBus(c+4084,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT4", false,-1, 11,0);
        tracep->declBus(c+4085,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT5", false,-1, 11,0);
        tracep->declBus(c+4086,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT6", false,-1, 11,0);
        tracep->declBus(c+4087,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT7", false,-1, 11,0);
        tracep->declBus(c+4088,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT8", false,-1, 11,0);
        tracep->declBus(c+4089,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT9", false,-1, 11,0);
        tracep->declBus(c+3907,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MIE", false,-1, 11,0);
        tracep->declBus(c+4090,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MINSTRET", false,-1, 11,0);
        tracep->declBus(c+4091,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MINSTRETH", false,-1, 11,0);
        tracep->declBus(c+4092,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MIP", false,-1, 11,0);
        tracep->declBus(c+4093,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MISA", false,-1, 11,0);
        tracep->declBus(c+4094,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSCRATCH", false,-1, 11,0);
        tracep->declBus(c+4095,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFG", false,-1, 11,0);
        tracep->declBus(c+4096,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFGH", false,-1, 11,0);
        tracep->declBus(c+3908,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS", false,-1, 11,0);
        tracep->declBus(c+4097,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MTVAL", false,-1, 11,0);
        tracep->declBus(c+4098,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MTVEC", false,-1, 11,0);
        tracep->declBus(c+4099,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR0", false,-1, 11,0);
        tracep->declBus(c+4100,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR1", false,-1, 11,0);
        tracep->declBus(c+4101,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR10", false,-1, 11,0);
        tracep->declBus(c+4102,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR11", false,-1, 11,0);
        tracep->declBus(c+4103,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR12", false,-1, 11,0);
        tracep->declBus(c+4104,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR13", false,-1, 11,0);
        tracep->declBus(c+4105,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR14", false,-1, 11,0);
        tracep->declBus(c+4106,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR15", false,-1, 11,0);
        tracep->declBus(c+4107,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR2", false,-1, 11,0);
        tracep->declBus(c+4108,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR3", false,-1, 11,0);
        tracep->declBus(c+4109,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR4", false,-1, 11,0);
        tracep->declBus(c+4110,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR5", false,-1, 11,0);
        tracep->declBus(c+4111,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR6", false,-1, 11,0);
        tracep->declBus(c+4112,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR7", false,-1, 11,0);
        tracep->declBus(c+4113,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR8", false,-1, 11,0);
        tracep->declBus(c+4114,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR9", false,-1, 11,0);
        tracep->declBus(c+4115,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPCFG0", false,-1, 11,0);
        tracep->declBus(c+4116,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPCFG1", false,-1, 11,0);
        tracep->declBus(c+4117,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPCFG2", false,-1, 11,0);
        tracep->declBus(c+4118,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPCFG3", false,-1, 11,0);
        tracep->declBus(c+4119,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_SCONTEXT", false,-1, 11,0);
        tracep->declBus(c+4120,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_SECURESEED", false,-1, 11,0);
        tracep->declBus(c+4121,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_TDATA1", false,-1, 11,0);
        tracep->declBus(c+4122,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_TDATA2", false,-1, 11,0);
        tracep->declBus(c+4123,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_TDATA3", false,-1, 11,0);
        tracep->declBus(c+4124,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_TSELECT", false,-1, 11,0);
        tracep->declBus(c+3887,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PRIV_LVL_M", false,-1, 1,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PRIV_LVL_U", false,-1, 1,0);
        tracep->declBus(c+3976,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_XDEBUGVER_STD", false,-1, 3,0);
        tracep->declBus(c+3887,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OP_CLEAR", false,-1, 1,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OP_READ", false,-1, 1,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OP_SET", false,-1, 1,0);
        tracep->declBus(c+3886,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OP_WRITE", false,-1, 1,0);
        tracep->declBus(c+3936,"soc_top u_top u_core u_ibex_core cs_registers_i MSTATUS_RST_VAL", false,-1, 5,0);
        tracep->declBus(c+3885,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_DBG_CAUSE_NONE", false,-1, 2,0);
        tracep->declBus(c+4125,"soc_top u_top u_core u_ibex_core cs_registers_i DCSR_RESET_VAL", false,-1, 31,0);
        tracep->declBus(c+3889,"soc_top u_top u_core u_ibex_core cs_registers_i MSTACK_RESET_VAL", false,-1, 2,0);
        tracep->declBus(c+4099,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OFF_PMP_ADDR", false,-1, 11,0);
        tracep->declBus(c+4115,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OFF_PMP_CFG", false,-1, 11,0);
        tracep->declBus(c+3884,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MODE_NA4", false,-1, 1,0);
        tracep->declBus(c+3887,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MODE_NAPOT", false,-1, 1,0);
        tracep->declBus(c+3870,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MODE_OFF", false,-1, 1,0);
        tracep->declBus(c+3886,"soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MODE_TOR", false,-1, 1,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[0] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[1] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[2] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[3] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[4] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[5] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[6] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[7] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[8] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[9] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[10] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[11] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[12] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[13] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[14] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[15] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core cs_registers_i gen_mhpmcounter_incr sv2v_autoblock_7 i", false,-1, 31,0);
        tracep->declBus(c+4126,"soc_top u_top u_core u_ibex_core cs_registers_i gen_mhpmevent sv2v_autoblock_8 i", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core cs_registers_i gen_mhpmevent sv2v_autoblock_9 i", false,-1, 31,0);
        tracep->declBus(c+2588,"soc_top u_top u_core u_ibex_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_we", false,-1, 28,0);
        tracep->declBus(c+2589,"soc_top u_top u_core u_ibex_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounterh_we", false,-1, 28,0);
        tracep->declBus(c+2590,"soc_top u_top u_core u_ibex_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_incr", false,-1, 28,0);
        tracep->declBit(c+1130,"soc_top u_top u_core u_ibex_core cs_registers_i gen_no_dit unused_dit", false,-1);
        tracep->declBit(c+1131,"soc_top u_top u_core u_ibex_core cs_registers_i gen_no_dummy unused_dummy_en", false,-1);
        tracep->declBus(c+1132,"soc_top u_top u_core u_ibex_core cs_registers_i gen_no_dummy unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+1133,"soc_top u_top u_core u_ibex_core cs_registers_i gen_no_icache unused_icen", false,-1);
        tracep->declBus(c+4127,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+3936,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr rst_ni", false,-1);
        tracep->declBus(c+3198,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+2500,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr wr_en_i", false,-1);
        tracep->declBus(c+353,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr rd_error_o", false,-1);
        tracep->declBus(c+353,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr rst_ni", false,-1);
        tracep->declBus(c+3284,"soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+2580,"soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr wr_en_i", false,-1);
        tracep->declBus(c+467,"soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr rd_error_o", false,-1);
        tracep->declBus(c+467,"soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4128,"soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4129,"soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr ResetValue", false,-1, 17,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr rst_ni", false,-1);
        tracep->declBus(c+3283,"soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr wr_data_i", false,-1, 17,0);
        tracep->declBit(c+3199,"soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr wr_en_i", false,-1);
        tracep->declBus(c+354,"soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr rd_data_o", false,-1, 17,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr rd_error_o", false,-1);
        tracep->declBus(c+354,"soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr rdata_q", false,-1, 17,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr rst_ni", false,-1);
        tracep->declBus(c+1129,"soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+2501,"soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr wr_en_i", false,-1);
        tracep->declBus(c+450,"soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr rd_error_o", false,-1);
        tracep->declBus(c+450,"soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4127,"soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+3912,"soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr rst_ni", false,-1);
        tracep->declBus(c+3285,"soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+2581,"soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr wr_en_i", false,-1);
        tracep->declBus(c+469,"soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr rd_error_o", false,-1);
        tracep->declBus(c+469,"soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr rst_ni", false,-1);
        tracep->declBus(c+3286,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+2502,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr wr_en_i", false,-1);
        tracep->declBus(c+451,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr rd_error_o", false,-1);
        tracep->declBus(c+451,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+3857,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr rst_ni", false,-1);
        tracep->declBus(c+3534,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+3200,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr wr_en_i", false,-1);
        tracep->declBus(c+445,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr rd_error_o", false,-1);
        tracep->declBus(c+445,"soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4125,"soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr rst_ni", false,-1);
        tracep->declBus(c+3201,"soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+2503,"soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr wr_en_i", false,-1);
        tracep->declBus(c+355,"soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr rd_error_o", false,-1);
        tracep->declBus(c+355,"soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr rst_ni", false,-1);
        tracep->declBus(c+3287,"soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+2504,"soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr wr_en_i", false,-1);
        tracep->declBus(c+444,"soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr rd_error_o", false,-1);
        tracep->declBus(c+444,"soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr rst_ni", false,-1);
        tracep->declBus(c+1129,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+2505,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr wr_en_i", false,-1);
        tracep->declBus(c+452,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr rd_error_o", false,-1);
        tracep->declBus(c+452,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr rst_ni", false,-1);
        tracep->declBus(c+1129,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+2506,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr wr_en_i", false,-1);
        tracep->declBus(c+453,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr rd_error_o", false,-1);
        tracep->declBus(c+453,"soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+3867,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+3889,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr ResetValue", false,-1, 2,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr rst_ni", false,-1);
        tracep->declBus(c+3536,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr wr_data_i", false,-1, 2,0);
        tracep->declBit(c+3537,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr wr_en_i", false,-1);
        tracep->declBus(c+1115,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr rd_data_o", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr rd_error_o", false,-1);
        tracep->declBus(c+1115,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr rdata_q", false,-1, 2,0);
        tracep->declBus(c+3861,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+3848,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr rst_ni", false,-1);
        tracep->declBus(c+467,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+3537,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr wr_en_i", false,-1);
        tracep->declBus(c+454,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr rd_error_o", false,-1);
        tracep->declBus(c+454,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4127,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+3912,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr rst_ni", false,-1);
        tracep->declBus(c+469,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+3537,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr wr_en_i", false,-1);
        tracep->declBus(c+455,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr rd_error_o", false,-1);
        tracep->declBus(c+455,"soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4130,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i rst_ni", false,-1);
        tracep->declBit(c+3542,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+2591,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+2592,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_we_i", false,-1);
        tracep->declBus(c+1129,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+458,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+458,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+3424,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+3426,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+3428,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i we", false,-1);
        tracep->declQuad(c+3429,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+458,"soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+4130,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i rst_ni", false,-1);
        tracep->declBit(c+3543,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+2593,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+2594,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_we_i", false,-1);
        tracep->declBus(c+1129,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+460,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+460,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+3431,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+3433,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+3435,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i we", false,-1);
        tracep->declQuad(c+3436,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+460,"soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+4127,"soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr Width", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+3912,"soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+3445,"soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr rst_ni", false,-1);
        tracep->declBus(c+76,"soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+2507,"soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr wr_en_i", false,-1);
        tracep->declBus(c+356,"soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+3850,"soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr rd_error_o", false,-1);
        tracep->declBus(c+356,"soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+3852,"soc_top u_top u_core gen_regfile_ff register_file_i RV32E", false,-1, 0,0);
        tracep->declBus(c+3861,"soc_top u_top u_core gen_regfile_ff register_file_i DataWidth", false,-1, 31,0);
        tracep->declBus(c+3852,"soc_top u_top u_core gen_regfile_ff register_file_i DummyInstructions", false,-1, 0,0);
        tracep->declBit(c+3445,"soc_top u_top u_core gen_regfile_ff register_file_i clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top u_core gen_regfile_ff register_file_i rst_ni", false,-1);
        tracep->declBit(c+3846,"soc_top u_top u_core gen_regfile_ff register_file_i test_en_i", false,-1);
        tracep->declBit(c+3869,"soc_top u_top u_core gen_regfile_ff register_file_i dummy_instr_id_i", false,-1);
        tracep->declBus(c+130,"soc_top u_top u_core gen_regfile_ff register_file_i raddr_a_i", false,-1, 4,0);
        tracep->declBus(c+280,"soc_top u_top u_core gen_regfile_ff register_file_i rdata_a_o", false,-1, 31,0);
        tracep->declBus(c+131,"soc_top u_top u_core gen_regfile_ff register_file_i raddr_b_i", false,-1, 4,0);
        tracep->declBus(c+281,"soc_top u_top u_core gen_regfile_ff register_file_i rdata_b_o", false,-1, 31,0);
        tracep->declBus(c+132,"soc_top u_top u_core gen_regfile_ff register_file_i waddr_a_i", false,-1, 4,0);
        tracep->declBus(c+3300,"soc_top u_top u_core gen_regfile_ff register_file_i wdata_a_i", false,-1, 31,0);
        tracep->declBit(c+3449,"soc_top u_top u_core gen_regfile_ff register_file_i we_a_i", false,-1);
        tracep->declBus(c+4131,"soc_top u_top u_core gen_regfile_ff register_file_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top u_top u_core gen_regfile_ff register_file_i NUM_WORDS", false,-1, 31,0);
        tracep->declArray(c+170,"soc_top u_top u_core gen_regfile_ff register_file_i rf_reg", false,-1, 1023,0);
        tracep->declArray(c+202,"soc_top u_top u_core gen_regfile_ff register_file_i rf_reg_q", false,-1, 1023,32);
        tracep->declBus(c+3310,"soc_top u_top u_core gen_regfile_ff register_file_i we_a_dec", false,-1, 31,1);
        tracep->declBit(c+3846,"soc_top u_top u_core gen_regfile_ff register_file_i unused_test_en", false,-1);
        tracep->declBus(c+3861,"soc_top u_top u_core gen_regfile_ff register_file_i we_a_decoder sv2v_autoblock_2 i", false,-1, 31,0);
        tracep->declBit(c+3869,"soc_top u_top u_core gen_regfile_ff register_file_i g_normal_r0 unused_dummy_instr_id", false,-1);
        tracep->declBus(c+4132,"soc_top u_top intr_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top u_top intr_interface clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top intr_interface rst_ni", false,-1);
        tracep->declBit(c+3099,"soc_top u_top intr_interface req_i", false,-1);
        tracep->declBit(c+3046,"soc_top u_top intr_interface gnt_o", false,-1);
        tracep->declBus(c+3100,"soc_top u_top intr_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top u_top intr_interface we_i", false,-1);
        tracep->declBus(c+3848,"soc_top u_top intr_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top u_top intr_interface be_i", false,-1, 3,0);
        tracep->declBit(c+3047,"soc_top u_top intr_interface valid_o", false,-1);
        tracep->declBus(c+3048,"soc_top u_top intr_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+3049,"soc_top u_top intr_interface err_o", false,-1);
        tracep->declBit(c+3090,"soc_top u_top intr_interface tl_h_c_a\014 a_valid", false,-1);
        tracep->declBus(c+3091,"soc_top u_top intr_interface tl_h_c_a\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3092,"soc_top u_top intr_interface tl_h_c_a\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3093,"soc_top u_top intr_interface tl_h_c_a\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3094,"soc_top u_top intr_interface tl_h_c_a\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3095,"soc_top u_top intr_interface tl_h_c_a\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3096,"soc_top u_top intr_interface tl_h_c_a\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3097,"soc_top u_top intr_interface tl_h_c_a\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3098,"soc_top u_top intr_interface tl_h_c_a\014 d_ready", false,-1);
        tracep->declBit(c+3037,"soc_top u_top intr_interface tl_h_c_d\014 d_valid", false,-1);
        tracep->declBus(c+3038,"soc_top u_top intr_interface tl_h_c_d\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3039,"soc_top u_top intr_interface tl_h_c_d\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3040,"soc_top u_top intr_interface tl_h_c_d\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3041,"soc_top u_top intr_interface tl_h_c_d\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3042,"soc_top u_top intr_interface tl_h_c_d\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3043,"soc_top u_top intr_interface tl_h_c_d\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3044,"soc_top u_top intr_interface tl_h_c_d\014 d_error", false,-1);
        tracep->declBit(c+3045,"soc_top u_top intr_interface tl_h_c_d\014 a_ready", false,-1);
        tracep->declBus(c+4134,"soc_top u_top intr_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+1221,"soc_top u_top intr_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+4133,"soc_top u_top intr_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+3048,"soc_top u_top intr_interface rddata", false,-1, 31,0);
        tracep->declBus(c+4135,"soc_top u_top intr_interface genblk1 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+3299,"soc_top u_top intr_interface genblk1 source_d", false,-1, 0,0);
        tracep->declBus(c+1222,"soc_top u_top intr_interface genblk1 source_q", false,-1, 0,0);
        tracep->declBus(c+4132,"soc_top u_top data_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top u_top data_interface clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_top data_interface rst_ni", false,-1);
        tracep->declBit(c+233,"soc_top u_top data_interface req_i", false,-1);
        tracep->declBit(c+2323,"soc_top u_top data_interface gnt_o", false,-1);
        tracep->declBus(c+278,"soc_top u_top data_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+234,"soc_top u_top data_interface we_i", false,-1);
        tracep->declBus(c+279,"soc_top u_top data_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+277,"soc_top u_top data_interface be_i", false,-1, 3,0);
        tracep->declBit(c+2324,"soc_top u_top data_interface valid_o", false,-1);
        tracep->declBus(c+2325,"soc_top u_top data_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+2326,"soc_top u_top data_interface err_o", false,-1);
        tracep->declBit(c+301,"soc_top u_top data_interface tl_h_c_a\014 a_valid", false,-1);
        tracep->declBus(c+302,"soc_top u_top data_interface tl_h_c_a\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+303,"soc_top u_top data_interface tl_h_c_a\014 a_param", false,-1, 2,0);
        tracep->declBus(c+304,"soc_top u_top data_interface tl_h_c_a\014 a_size", false,-1, 1,0);
        tracep->declBus(c+305,"soc_top u_top data_interface tl_h_c_a\014 a_source", false,-1, 7,0);
        tracep->declBus(c+306,"soc_top u_top data_interface tl_h_c_a\014 a_address", false,-1, 31,0);
        tracep->declBus(c+307,"soc_top u_top data_interface tl_h_c_a\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+308,"soc_top u_top data_interface tl_h_c_a\014 a_data", false,-1, 31,0);
        tracep->declBit(c+309,"soc_top u_top data_interface tl_h_c_a\014 d_ready", false,-1);
        tracep->declBit(c+2314,"soc_top u_top data_interface tl_h_c_d\014 d_valid", false,-1);
        tracep->declBus(c+2315,"soc_top u_top data_interface tl_h_c_d\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2316,"soc_top u_top data_interface tl_h_c_d\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2317,"soc_top u_top data_interface tl_h_c_d\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2318,"soc_top u_top data_interface tl_h_c_d\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2319,"soc_top u_top data_interface tl_h_c_d\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2320,"soc_top u_top data_interface tl_h_c_d\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2321,"soc_top u_top data_interface tl_h_c_d\014 d_error", false,-1);
        tracep->declBit(c+2322,"soc_top u_top data_interface tl_h_c_d\014 a_ready", false,-1);
        tracep->declBus(c+4134,"soc_top u_top data_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+3544,"soc_top u_top data_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+3545,"soc_top u_top data_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+2325,"soc_top u_top data_interface rddata", false,-1, 31,0);
        tracep->declBus(c+4135,"soc_top u_top data_interface genblk1 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+2342,"soc_top u_top data_interface genblk1 source_d", false,-1, 0,0);
        tracep->declBus(c+3546,"soc_top u_top data_interface genblk1 source_q", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top periph_switch clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch rst_ni", false,-1);
        tracep->declBit(c+3090,"soc_top periph_switch tl_if_i\014 a_valid", false,-1);
        tracep->declBus(c+3091,"soc_top periph_switch tl_if_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3092,"soc_top periph_switch tl_if_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3093,"soc_top periph_switch tl_if_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3094,"soc_top periph_switch tl_if_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3095,"soc_top periph_switch tl_if_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3096,"soc_top periph_switch tl_if_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3097,"soc_top periph_switch tl_if_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3098,"soc_top periph_switch tl_if_i\014 d_ready", false,-1);
        tracep->declBit(c+3037,"soc_top periph_switch tl_if_o\014 d_valid", false,-1);
        tracep->declBus(c+3038,"soc_top periph_switch tl_if_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3039,"soc_top periph_switch tl_if_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3040,"soc_top periph_switch tl_if_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3041,"soc_top periph_switch tl_if_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3042,"soc_top periph_switch tl_if_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3043,"soc_top periph_switch tl_if_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3044,"soc_top periph_switch tl_if_o\014 d_error", false,-1);
        tracep->declBit(c+3045,"soc_top periph_switch tl_if_o\014 a_ready", false,-1);
        tracep->declBit(c+301,"soc_top periph_switch tl_lsu_i\014 a_valid", false,-1);
        tracep->declBus(c+302,"soc_top periph_switch tl_lsu_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+303,"soc_top periph_switch tl_lsu_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+304,"soc_top periph_switch tl_lsu_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+305,"soc_top periph_switch tl_lsu_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+306,"soc_top periph_switch tl_lsu_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+307,"soc_top periph_switch tl_lsu_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+308,"soc_top periph_switch tl_lsu_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+309,"soc_top periph_switch tl_lsu_i\014 d_ready", false,-1);
        tracep->declBit(c+2314,"soc_top periph_switch tl_lsu_o\014 d_valid", false,-1);
        tracep->declBus(c+2315,"soc_top periph_switch tl_lsu_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2316,"soc_top periph_switch tl_lsu_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2317,"soc_top periph_switch tl_lsu_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2318,"soc_top periph_switch tl_lsu_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2319,"soc_top periph_switch tl_lsu_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2320,"soc_top periph_switch tl_lsu_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2321,"soc_top periph_switch tl_lsu_o\014 d_error", false,-1);
        tracep->declBit(c+2322,"soc_top periph_switch tl_lsu_o\014 a_ready", false,-1);
        tracep->declBit(c+3110,"soc_top periph_switch tl_iccm_o\014 a_valid", false,-1);
        tracep->declBus(c+3111,"soc_top periph_switch tl_iccm_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3112,"soc_top periph_switch tl_iccm_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3113,"soc_top periph_switch tl_iccm_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3114,"soc_top periph_switch tl_iccm_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3115,"soc_top periph_switch tl_iccm_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3116,"soc_top periph_switch tl_iccm_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3117,"soc_top periph_switch tl_iccm_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3118,"soc_top periph_switch tl_iccm_o\014 d_ready", false,-1);
        tracep->declBit(c+2976,"soc_top periph_switch tl_iccm_i\014 d_valid", false,-1);
        tracep->declBus(c+2977,"soc_top periph_switch tl_iccm_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2978,"soc_top periph_switch tl_iccm_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2979,"soc_top periph_switch tl_iccm_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2980,"soc_top periph_switch tl_iccm_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2981,"soc_top periph_switch tl_iccm_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2982,"soc_top periph_switch tl_iccm_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2983,"soc_top periph_switch tl_iccm_i\014 d_error", false,-1);
        tracep->declBit(c+2984,"soc_top periph_switch tl_iccm_i\014 a_ready", false,-1);
        tracep->declBit(c+1806,"soc_top periph_switch tl_dccm_o\014 a_valid", false,-1);
        tracep->declBus(c+1807,"soc_top periph_switch tl_dccm_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1808,"soc_top periph_switch tl_dccm_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1809,"soc_top periph_switch tl_dccm_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1810,"soc_top periph_switch tl_dccm_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1811,"soc_top periph_switch tl_dccm_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1812,"soc_top periph_switch tl_dccm_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1813,"soc_top periph_switch tl_dccm_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1814,"soc_top periph_switch tl_dccm_o\014 d_ready", false,-1);
        tracep->declBit(c+1375,"soc_top periph_switch tl_dccm_i\014 d_valid", false,-1);
        tracep->declBus(c+1376,"soc_top periph_switch tl_dccm_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1377,"soc_top periph_switch tl_dccm_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1378,"soc_top periph_switch tl_dccm_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1379,"soc_top periph_switch tl_dccm_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1380,"soc_top periph_switch tl_dccm_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1381,"soc_top periph_switch tl_dccm_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1382,"soc_top periph_switch tl_dccm_i\014 d_error", false,-1);
        tracep->declBit(c+1383,"soc_top periph_switch tl_dccm_i\014 a_ready", false,-1);
        tracep->declBit(c+1815,"soc_top periph_switch tl_gpio_o\014 a_valid", false,-1);
        tracep->declBus(c+1816,"soc_top periph_switch tl_gpio_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1817,"soc_top periph_switch tl_gpio_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1818,"soc_top periph_switch tl_gpio_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1819,"soc_top periph_switch tl_gpio_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1820,"soc_top periph_switch tl_gpio_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1821,"soc_top periph_switch tl_gpio_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1822,"soc_top periph_switch tl_gpio_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1823,"soc_top periph_switch tl_gpio_o\014 d_ready", false,-1);
        tracep->declBit(c+1237,"soc_top periph_switch tl_gpio_i\014 d_valid", false,-1);
        tracep->declBus(c+1238,"soc_top periph_switch tl_gpio_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1239,"soc_top periph_switch tl_gpio_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1240,"soc_top periph_switch tl_gpio_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1241,"soc_top periph_switch tl_gpio_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1242,"soc_top periph_switch tl_gpio_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1243,"soc_top periph_switch tl_gpio_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1244,"soc_top periph_switch tl_gpio_i\014 d_error", false,-1);
        tracep->declBit(c+1245,"soc_top periph_switch tl_gpio_i\014 a_ready", false,-1);
        tracep->declBit(c+1844,"soc_top periph_switch tl_ldo1_o\014 a_valid", false,-1);
        tracep->declBus(c+1845,"soc_top periph_switch tl_ldo1_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1846,"soc_top periph_switch tl_ldo1_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1847,"soc_top periph_switch tl_ldo1_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1848,"soc_top periph_switch tl_ldo1_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1849,"soc_top periph_switch tl_ldo1_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1850,"soc_top periph_switch tl_ldo1_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1851,"soc_top periph_switch tl_ldo1_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1852,"soc_top periph_switch tl_ldo1_o\014 d_ready", false,-1);
        tracep->declBit(c+4136,"soc_top periph_switch tl_ldo1_i\014 d_valid", false,-1);
        tracep->declBus(c+4137,"soc_top periph_switch tl_ldo1_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4138,"soc_top periph_switch tl_ldo1_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4139,"soc_top periph_switch tl_ldo1_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4140,"soc_top periph_switch tl_ldo1_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4141,"soc_top periph_switch tl_ldo1_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4142,"soc_top periph_switch tl_ldo1_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4143,"soc_top periph_switch tl_ldo1_i\014 d_error", false,-1);
        tracep->declBit(c+4144,"soc_top periph_switch tl_ldo1_i\014 a_ready", false,-1);
        tracep->declBit(c+1853,"soc_top periph_switch tl_ldo2_o\014 a_valid", false,-1);
        tracep->declBus(c+1854,"soc_top periph_switch tl_ldo2_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1855,"soc_top periph_switch tl_ldo2_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1856,"soc_top periph_switch tl_ldo2_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1857,"soc_top periph_switch tl_ldo2_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1858,"soc_top periph_switch tl_ldo2_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1859,"soc_top periph_switch tl_ldo2_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1860,"soc_top periph_switch tl_ldo2_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1861,"soc_top periph_switch tl_ldo2_o\014 d_ready", false,-1);
        tracep->declBit(c+4145,"soc_top periph_switch tl_ldo2_i\014 d_valid", false,-1);
        tracep->declBus(c+4146,"soc_top periph_switch tl_ldo2_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4147,"soc_top periph_switch tl_ldo2_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4148,"soc_top periph_switch tl_ldo2_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4149,"soc_top periph_switch tl_ldo2_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4150,"soc_top periph_switch tl_ldo2_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4151,"soc_top periph_switch tl_ldo2_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4152,"soc_top periph_switch tl_ldo2_i\014 d_error", false,-1);
        tracep->declBit(c+4153,"soc_top periph_switch tl_ldo2_i\014 a_ready", false,-1);
        tracep->declBit(c+1862,"soc_top periph_switch tl_dcdc_o\014 a_valid", false,-1);
        tracep->declBus(c+1863,"soc_top periph_switch tl_dcdc_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1864,"soc_top periph_switch tl_dcdc_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1865,"soc_top periph_switch tl_dcdc_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1866,"soc_top periph_switch tl_dcdc_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1867,"soc_top periph_switch tl_dcdc_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1868,"soc_top periph_switch tl_dcdc_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1869,"soc_top periph_switch tl_dcdc_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1870,"soc_top periph_switch tl_dcdc_o\014 d_ready", false,-1);
        tracep->declBit(c+4154,"soc_top periph_switch tl_dcdc_i\014 d_valid", false,-1);
        tracep->declBus(c+4155,"soc_top periph_switch tl_dcdc_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4156,"soc_top periph_switch tl_dcdc_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4157,"soc_top periph_switch tl_dcdc_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4158,"soc_top periph_switch tl_dcdc_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4159,"soc_top periph_switch tl_dcdc_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4160,"soc_top periph_switch tl_dcdc_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4161,"soc_top periph_switch tl_dcdc_i\014 d_error", false,-1);
        tracep->declBit(c+4162,"soc_top periph_switch tl_dcdc_i\014 a_ready", false,-1);
        tracep->declBit(c+1871,"soc_top periph_switch tl_pll1_o\014 a_valid", false,-1);
        tracep->declBus(c+1872,"soc_top periph_switch tl_pll1_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1873,"soc_top periph_switch tl_pll1_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1874,"soc_top periph_switch tl_pll1_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1875,"soc_top periph_switch tl_pll1_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1876,"soc_top periph_switch tl_pll1_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1877,"soc_top periph_switch tl_pll1_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1878,"soc_top periph_switch tl_pll1_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1879,"soc_top periph_switch tl_pll1_o\014 d_ready", false,-1);
        tracep->declBit(c+4163,"soc_top periph_switch tl_pll1_i\014 d_valid", false,-1);
        tracep->declBus(c+4164,"soc_top periph_switch tl_pll1_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4165,"soc_top periph_switch tl_pll1_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4166,"soc_top periph_switch tl_pll1_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4167,"soc_top periph_switch tl_pll1_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4168,"soc_top periph_switch tl_pll1_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4169,"soc_top periph_switch tl_pll1_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4170,"soc_top periph_switch tl_pll1_i\014 d_error", false,-1);
        tracep->declBit(c+4171,"soc_top periph_switch tl_pll1_i\014 a_ready", false,-1);
        tracep->declBit(c+1824,"soc_top periph_switch tl_tsen1_o\014 a_valid", false,-1);
        tracep->declBus(c+1825,"soc_top periph_switch tl_tsen1_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1826,"soc_top periph_switch tl_tsen1_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1827,"soc_top periph_switch tl_tsen1_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1828,"soc_top periph_switch tl_tsen1_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1829,"soc_top periph_switch tl_tsen1_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1830,"soc_top periph_switch tl_tsen1_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1831,"soc_top periph_switch tl_tsen1_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1832,"soc_top periph_switch tl_tsen1_o\014 d_ready", false,-1);
        tracep->declBit(c+1246,"soc_top periph_switch tl_tsen1_i\014 d_valid", false,-1);
        tracep->declBus(c+1247,"soc_top periph_switch tl_tsen1_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1248,"soc_top periph_switch tl_tsen1_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1249,"soc_top periph_switch tl_tsen1_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1250,"soc_top periph_switch tl_tsen1_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1251,"soc_top periph_switch tl_tsen1_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1252,"soc_top periph_switch tl_tsen1_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1253,"soc_top periph_switch tl_tsen1_i\014 d_error", false,-1);
        tracep->declBit(c+1254,"soc_top periph_switch tl_tsen1_i\014 a_ready", false,-1);
        tracep->declBit(c+1880,"soc_top periph_switch tl_tsen2_o\014 a_valid", false,-1);
        tracep->declBus(c+1881,"soc_top periph_switch tl_tsen2_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1882,"soc_top periph_switch tl_tsen2_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1883,"soc_top periph_switch tl_tsen2_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1884,"soc_top periph_switch tl_tsen2_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1885,"soc_top periph_switch tl_tsen2_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1886,"soc_top periph_switch tl_tsen2_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1887,"soc_top periph_switch tl_tsen2_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1888,"soc_top periph_switch tl_tsen2_o\014 d_ready", false,-1);
        tracep->declBit(c+4172,"soc_top periph_switch tl_tsen2_i\014 d_valid", false,-1);
        tracep->declBus(c+4173,"soc_top periph_switch tl_tsen2_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4174,"soc_top periph_switch tl_tsen2_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4175,"soc_top periph_switch tl_tsen2_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4176,"soc_top periph_switch tl_tsen2_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4177,"soc_top periph_switch tl_tsen2_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4178,"soc_top periph_switch tl_tsen2_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4179,"soc_top periph_switch tl_tsen2_i\014 d_error", false,-1);
        tracep->declBit(c+4180,"soc_top periph_switch tl_tsen2_i\014 a_ready", false,-1);
        tracep->declBit(c+1889,"soc_top periph_switch tl_dap_o\014 a_valid", false,-1);
        tracep->declBus(c+1890,"soc_top periph_switch tl_dap_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1891,"soc_top periph_switch tl_dap_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1892,"soc_top periph_switch tl_dap_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1893,"soc_top periph_switch tl_dap_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1894,"soc_top periph_switch tl_dap_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1895,"soc_top periph_switch tl_dap_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1896,"soc_top periph_switch tl_dap_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1897,"soc_top periph_switch tl_dap_o\014 d_ready", false,-1);
        tracep->declBit(c+4181,"soc_top periph_switch tl_dap_i\014 d_valid", false,-1);
        tracep->declBus(c+4182,"soc_top periph_switch tl_dap_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4183,"soc_top periph_switch tl_dap_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4184,"soc_top periph_switch tl_dap_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4185,"soc_top periph_switch tl_dap_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4186,"soc_top periph_switch tl_dap_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4187,"soc_top periph_switch tl_dap_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4188,"soc_top periph_switch tl_dap_i\014 d_error", false,-1);
        tracep->declBit(c+4189,"soc_top periph_switch tl_dap_i\014 a_ready", false,-1);
        tracep->declBit(c+1833,"soc_top periph_switch tl_plic_o\014 a_valid", false,-1);
        tracep->declBus(c+1834,"soc_top periph_switch tl_plic_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1835,"soc_top periph_switch tl_plic_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1836,"soc_top periph_switch tl_plic_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1837,"soc_top periph_switch tl_plic_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1838,"soc_top periph_switch tl_plic_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1839,"soc_top periph_switch tl_plic_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1840,"soc_top periph_switch tl_plic_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1841,"soc_top periph_switch tl_plic_o\014 d_ready", false,-1);
        tracep->declBit(c+405,"soc_top periph_switch tl_plic_i\014 d_valid", false,-1);
        tracep->declBus(c+406,"soc_top periph_switch tl_plic_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+407,"soc_top periph_switch tl_plic_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+408,"soc_top periph_switch tl_plic_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+409,"soc_top periph_switch tl_plic_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+410,"soc_top periph_switch tl_plic_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+411,"soc_top periph_switch tl_plic_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+412,"soc_top periph_switch tl_plic_i\014 d_error", false,-1);
        tracep->declBit(c+413,"soc_top periph_switch tl_plic_i\014 a_ready", false,-1);
        tracep->declBit(c+301,"soc_top periph_switch tl_s1n_10_us_h2d\014 a_valid", false,-1);
        tracep->declBus(c+302,"soc_top periph_switch tl_s1n_10_us_h2d\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+303,"soc_top periph_switch tl_s1n_10_us_h2d\014 a_param", false,-1, 2,0);
        tracep->declBus(c+304,"soc_top periph_switch tl_s1n_10_us_h2d\014 a_size", false,-1, 1,0);
        tracep->declBus(c+305,"soc_top periph_switch tl_s1n_10_us_h2d\014 a_source", false,-1, 7,0);
        tracep->declBus(c+306,"soc_top periph_switch tl_s1n_10_us_h2d\014 a_address", false,-1, 31,0);
        tracep->declBus(c+307,"soc_top periph_switch tl_s1n_10_us_h2d\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+308,"soc_top periph_switch tl_s1n_10_us_h2d\014 a_data", false,-1, 31,0);
        tracep->declBit(c+309,"soc_top periph_switch tl_s1n_10_us_h2d\014 d_ready", false,-1);
        tracep->declBit(c+2314,"soc_top periph_switch tl_s1n_10_us_d2h\014 d_valid", false,-1);
        tracep->declBus(c+2315,"soc_top periph_switch tl_s1n_10_us_d2h\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2316,"soc_top periph_switch tl_s1n_10_us_d2h\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2317,"soc_top periph_switch tl_s1n_10_us_d2h\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2318,"soc_top periph_switch tl_s1n_10_us_d2h\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2319,"soc_top periph_switch tl_s1n_10_us_d2h\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2320,"soc_top periph_switch tl_s1n_10_us_d2h\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2321,"soc_top periph_switch tl_s1n_10_us_d2h\014 d_error", false,-1);
        tracep->declBit(c+2322,"soc_top periph_switch tl_s1n_10_us_d2h\014 a_ready", false,-1);
        tracep->declBit(c+1898,"soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_valid", false,-1);
        tracep->declBus(c+1899,"soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1900,"soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1901,"soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1902,"soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1903,"soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1904,"soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1905,"soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1906,"soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 d_ready", false,-1);
        tracep->declBit(c+1907,"soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_valid", false,-1);
        tracep->declBus(c+1908,"soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1909,"soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1910,"soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1911,"soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1912,"soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1913,"soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1914,"soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1915,"soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 d_ready", false,-1);
        tracep->declBit(c+1916,"soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_valid", false,-1);
        tracep->declBus(c+1917,"soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1918,"soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1919,"soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1920,"soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1921,"soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1922,"soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1923,"soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1924,"soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 d_ready", false,-1);
        tracep->declBit(c+1925,"soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_valid", false,-1);
        tracep->declBus(c+1926,"soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1927,"soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1928,"soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1929,"soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1930,"soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1931,"soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1932,"soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1933,"soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 d_ready", false,-1);
        tracep->declBit(c+1934,"soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_valid", false,-1);
        tracep->declBus(c+1935,"soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1936,"soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1937,"soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1938,"soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1939,"soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1940,"soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1941,"soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1942,"soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 d_ready", false,-1);
        tracep->declBit(c+1943,"soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_valid", false,-1);
        tracep->declBus(c+1944,"soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1945,"soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1946,"soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1947,"soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1948,"soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1949,"soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1950,"soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1951,"soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 d_ready", false,-1);
        tracep->declBit(c+1952,"soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_valid", false,-1);
        tracep->declBus(c+1953,"soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1954,"soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1955,"soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1956,"soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1957,"soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1958,"soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1959,"soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1960,"soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 d_ready", false,-1);
        tracep->declBit(c+1961,"soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_valid", false,-1);
        tracep->declBus(c+1962,"soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1963,"soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1964,"soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1965,"soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1966,"soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1967,"soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1968,"soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1969,"soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 d_ready", false,-1);
        tracep->declBit(c+1970,"soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_valid", false,-1);
        tracep->declBus(c+1971,"soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1972,"soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1973,"soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1974,"soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1975,"soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1976,"soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1977,"soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1978,"soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 d_ready", false,-1);
        tracep->declBit(c+1979,"soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_valid", false,-1);
        tracep->declBus(c+1980,"soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1981,"soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1982,"soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1983,"soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1984,"soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1985,"soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1986,"soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1987,"soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 d_ready", false,-1);
        tracep->declBit(c+1276,"soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_valid", false,-1);
        tracep->declBus(c+1277,"soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1278,"soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1279,"soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1280,"soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1281,"soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1282,"soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1283,"soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_error", false,-1);
        tracep->declBit(c+1284,"soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 a_ready", false,-1);
        tracep->declBit(c+1285,"soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_valid", false,-1);
        tracep->declBus(c+1286,"soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1287,"soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1288,"soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1289,"soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1290,"soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1291,"soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1292,"soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_error", false,-1);
        tracep->declBit(c+1293,"soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 a_ready", false,-1);
        tracep->declBit(c+1294,"soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_valid", false,-1);
        tracep->declBus(c+1295,"soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1296,"soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1297,"soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1298,"soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1299,"soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1300,"soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1301,"soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_error", false,-1);
        tracep->declBit(c+1302,"soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 a_ready", false,-1);
        tracep->declBit(c+1303,"soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_valid", false,-1);
        tracep->declBus(c+1304,"soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1305,"soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1306,"soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1307,"soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1308,"soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1309,"soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1310,"soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_error", false,-1);
        tracep->declBit(c+1311,"soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 a_ready", false,-1);
        tracep->declBit(c+1312,"soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_valid", false,-1);
        tracep->declBus(c+1313,"soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1314,"soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1315,"soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1316,"soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1317,"soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1318,"soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1319,"soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_error", false,-1);
        tracep->declBit(c+1320,"soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 a_ready", false,-1);
        tracep->declBit(c+1321,"soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_valid", false,-1);
        tracep->declBus(c+1322,"soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1323,"soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1324,"soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1325,"soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1326,"soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1327,"soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1328,"soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_error", false,-1);
        tracep->declBit(c+1329,"soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 a_ready", false,-1);
        tracep->declBit(c+1330,"soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_valid", false,-1);
        tracep->declBus(c+1331,"soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1332,"soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1333,"soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1334,"soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1335,"soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1336,"soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1337,"soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_error", false,-1);
        tracep->declBit(c+1338,"soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 a_ready", false,-1);
        tracep->declBit(c+1339,"soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_valid", false,-1);
        tracep->declBus(c+1340,"soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1341,"soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1342,"soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1343,"soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1344,"soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1345,"soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1346,"soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_error", false,-1);
        tracep->declBit(c+1347,"soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 a_ready", false,-1);
        tracep->declBit(c+1348,"soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_valid", false,-1);
        tracep->declBus(c+1349,"soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1350,"soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1351,"soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1352,"soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1353,"soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1354,"soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1355,"soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_error", false,-1);
        tracep->declBit(c+1356,"soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 a_ready", false,-1);
        tracep->declBit(c+1357,"soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_valid", false,-1);
        tracep->declBus(c+1358,"soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1359,"soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1360,"soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1361,"soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1362,"soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1363,"soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1364,"soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_error", false,-1);
        tracep->declBit(c+1365,"soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 a_ready", false,-1);
        tracep->declBus(c+564,"soc_top periph_switch dev_sel_s1n_10", false,-1, 3,0);
        tracep->declBus(c+4190,"soc_top periph_switch u_s1n_10 N", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 HReqPass", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 HRspPass", false,-1);
        tracep->declBus(c+4191,"soc_top periph_switch u_s1n_10 DReqPass", false,-1, 9,0);
        tracep->declBus(c+4191,"soc_top periph_switch u_s1n_10 DRspPass", false,-1, 9,0);
        tracep->declBus(c+4192,"soc_top periph_switch u_s1n_10 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+4192,"soc_top periph_switch u_s1n_10 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+4193,"soc_top periph_switch u_s1n_10 DReqDepth", false,-1, 39,0);
        tracep->declQuad(c+4193,"soc_top periph_switch u_s1n_10 DRspDepth", false,-1, 39,0);
        tracep->declBus(c+4195,"soc_top periph_switch u_s1n_10 NWD", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 rst_ni", false,-1);
        tracep->declBit(c+301,"soc_top periph_switch u_s1n_10 tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+302,"soc_top periph_switch u_s1n_10 tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+303,"soc_top periph_switch u_s1n_10 tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+304,"soc_top periph_switch u_s1n_10 tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+305,"soc_top periph_switch u_s1n_10 tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+306,"soc_top periph_switch u_s1n_10 tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+307,"soc_top periph_switch u_s1n_10 tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+308,"soc_top periph_switch u_s1n_10 tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+309,"soc_top periph_switch u_s1n_10 tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+2314,"soc_top periph_switch u_s1n_10 tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+2315,"soc_top periph_switch u_s1n_10 tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2316,"soc_top periph_switch u_s1n_10 tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2317,"soc_top periph_switch u_s1n_10 tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2318,"soc_top periph_switch u_s1n_10 tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2319,"soc_top periph_switch u_s1n_10 tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2320,"soc_top periph_switch u_s1n_10 tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2321,"soc_top periph_switch u_s1n_10 tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+2322,"soc_top periph_switch u_s1n_10 tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1988,"soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+1989,"soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1990,"soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1991,"soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1992,"soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1993,"soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1994,"soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1995,"soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1996,"soc_top periph_switch u_s1n_10 tl_d_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+1997,"soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+1998,"soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1999,"soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2000,"soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2001,"soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2002,"soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2003,"soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2004,"soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2005,"soc_top periph_switch u_s1n_10 tl_d_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+2006,"soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_valid", false,-1);
        tracep->declBus(c+2007,"soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2008,"soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2009,"soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2010,"soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2011,"soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2012,"soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2013,"soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2014,"soc_top periph_switch u_s1n_10 tl_d_o(2)\014 d_ready", false,-1);
        tracep->declBit(c+2015,"soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_valid", false,-1);
        tracep->declBus(c+2016,"soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2017,"soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2018,"soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2019,"soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2020,"soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2021,"soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2022,"soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2023,"soc_top periph_switch u_s1n_10 tl_d_o(3)\014 d_ready", false,-1);
        tracep->declBit(c+2024,"soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_valid", false,-1);
        tracep->declBus(c+2025,"soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2026,"soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2027,"soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2028,"soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2029,"soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2030,"soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2031,"soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2032,"soc_top periph_switch u_s1n_10 tl_d_o(4)\014 d_ready", false,-1);
        tracep->declBit(c+2033,"soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_valid", false,-1);
        tracep->declBus(c+2034,"soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2035,"soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2036,"soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2037,"soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2038,"soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2039,"soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2040,"soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2041,"soc_top periph_switch u_s1n_10 tl_d_o(5)\014 d_ready", false,-1);
        tracep->declBit(c+2042,"soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_valid", false,-1);
        tracep->declBus(c+2043,"soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2044,"soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2045,"soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2046,"soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2047,"soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2048,"soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2049,"soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2050,"soc_top periph_switch u_s1n_10 tl_d_o(6)\014 d_ready", false,-1);
        tracep->declBit(c+2051,"soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_valid", false,-1);
        tracep->declBus(c+2052,"soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2053,"soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2054,"soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2055,"soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2056,"soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2057,"soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2058,"soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2059,"soc_top periph_switch u_s1n_10 tl_d_o(7)\014 d_ready", false,-1);
        tracep->declBit(c+2060,"soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_valid", false,-1);
        tracep->declBus(c+2061,"soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2062,"soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2063,"soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2064,"soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2065,"soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2066,"soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2067,"soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2068,"soc_top periph_switch u_s1n_10 tl_d_o(8)\014 d_ready", false,-1);
        tracep->declBit(c+2069,"soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_valid", false,-1);
        tracep->declBus(c+2070,"soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2071,"soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2072,"soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2073,"soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2074,"soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2075,"soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2076,"soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2077,"soc_top periph_switch u_s1n_10 tl_d_o(9)\014 d_ready", false,-1);
        tracep->declBit(c+1384,"soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+1385,"soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1386,"soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1387,"soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1388,"soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1389,"soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1390,"soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1391,"soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_error", false,-1);
        tracep->declBit(c+1392,"soc_top periph_switch u_s1n_10 tl_d_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+1393,"soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+1394,"soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1395,"soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1396,"soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1397,"soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1398,"soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1399,"soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1400,"soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_error", false,-1);
        tracep->declBit(c+1401,"soc_top periph_switch u_s1n_10 tl_d_i(1)\014 a_ready", false,-1);
        tracep->declBit(c+1402,"soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_valid", false,-1);
        tracep->declBus(c+1403,"soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1404,"soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1405,"soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1406,"soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1407,"soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1408,"soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1409,"soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_error", false,-1);
        tracep->declBit(c+1410,"soc_top periph_switch u_s1n_10 tl_d_i(2)\014 a_ready", false,-1);
        tracep->declBit(c+1411,"soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_valid", false,-1);
        tracep->declBus(c+1412,"soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1413,"soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1414,"soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1415,"soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1416,"soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1417,"soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1418,"soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_error", false,-1);
        tracep->declBit(c+1419,"soc_top periph_switch u_s1n_10 tl_d_i(3)\014 a_ready", false,-1);
        tracep->declBit(c+1420,"soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_valid", false,-1);
        tracep->declBus(c+1421,"soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1422,"soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1423,"soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1424,"soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1425,"soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1426,"soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1427,"soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_error", false,-1);
        tracep->declBit(c+1428,"soc_top periph_switch u_s1n_10 tl_d_i(4)\014 a_ready", false,-1);
        tracep->declBit(c+1429,"soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_valid", false,-1);
        tracep->declBus(c+1430,"soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1431,"soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1432,"soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1433,"soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1434,"soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1435,"soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1436,"soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_error", false,-1);
        tracep->declBit(c+1437,"soc_top periph_switch u_s1n_10 tl_d_i(5)\014 a_ready", false,-1);
        tracep->declBit(c+1438,"soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_valid", false,-1);
        tracep->declBus(c+1439,"soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1440,"soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1441,"soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1442,"soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1443,"soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1444,"soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1445,"soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_error", false,-1);
        tracep->declBit(c+1446,"soc_top periph_switch u_s1n_10 tl_d_i(6)\014 a_ready", false,-1);
        tracep->declBit(c+1447,"soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_valid", false,-1);
        tracep->declBus(c+1448,"soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1449,"soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1450,"soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1451,"soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1452,"soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1453,"soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1454,"soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_error", false,-1);
        tracep->declBit(c+1455,"soc_top periph_switch u_s1n_10 tl_d_i(7)\014 a_ready", false,-1);
        tracep->declBit(c+1456,"soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_valid", false,-1);
        tracep->declBus(c+1457,"soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1458,"soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1459,"soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1460,"soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1461,"soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1462,"soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1463,"soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_error", false,-1);
        tracep->declBit(c+1464,"soc_top periph_switch u_s1n_10 tl_d_i(8)\014 a_ready", false,-1);
        tracep->declBit(c+1465,"soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_valid", false,-1);
        tracep->declBus(c+1466,"soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1467,"soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1468,"soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1469,"soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1470,"soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1471,"soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1472,"soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_error", false,-1);
        tracep->declBit(c+1473,"soc_top periph_switch u_s1n_10 tl_d_i(9)\014 a_ready", false,-1);
        tracep->declBus(c+564,"soc_top periph_switch u_s1n_10 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+565,"soc_top periph_switch u_s1n_10 dev_select_t", false,-1, 3,0);
        tracep->declBit(c+312,"soc_top periph_switch u_s1n_10 tl_t_o\014 a_valid", false,-1);
        tracep->declBus(c+313,"soc_top periph_switch u_s1n_10 tl_t_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+314,"soc_top periph_switch u_s1n_10 tl_t_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+315,"soc_top periph_switch u_s1n_10 tl_t_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+316,"soc_top periph_switch u_s1n_10 tl_t_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+317,"soc_top periph_switch u_s1n_10 tl_t_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+318,"soc_top periph_switch u_s1n_10 tl_t_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+319,"soc_top periph_switch u_s1n_10 tl_t_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+320,"soc_top periph_switch u_s1n_10 tl_t_o\014 d_ready", false,-1);
        tracep->declBit(c+2343,"soc_top periph_switch u_s1n_10 tl_t_i\014 d_valid", false,-1);
        tracep->declBus(c+2344,"soc_top periph_switch u_s1n_10 tl_t_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2345,"soc_top periph_switch u_s1n_10 tl_t_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2346,"soc_top periph_switch u_s1n_10 tl_t_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2347,"soc_top periph_switch u_s1n_10 tl_t_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2348,"soc_top periph_switch u_s1n_10 tl_t_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2349,"soc_top periph_switch u_s1n_10 tl_t_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2350,"soc_top periph_switch u_s1n_10 tl_t_i\014 d_error", false,-1);
        tracep->declBit(c+2351,"soc_top periph_switch u_s1n_10 tl_t_i\014 a_ready", false,-1);
        tracep->declBus(c+4196,"soc_top periph_switch u_s1n_10 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+4197,"soc_top periph_switch u_s1n_10 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+365,"soc_top periph_switch u_s1n_10 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+366,"soc_top periph_switch u_s1n_10 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+566,"soc_top periph_switch u_s1n_10 hold_all_requests", false,-1);
        tracep->declBit(c+2352,"soc_top periph_switch u_s1n_10 accept_t_req", false,-1);
        tracep->declBit(c+2353,"soc_top periph_switch u_s1n_10 accept_t_rsp", false,-1);
        tracep->declBit(c+567,"soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+568,"soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+569,"soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+570,"soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+571,"soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+572,"soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+573,"soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+574,"soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+575,"soc_top periph_switch u_s1n_10 tl_u_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+576,"soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+577,"soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+578,"soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+579,"soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+580,"soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+581,"soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+582,"soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+583,"soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+584,"soc_top periph_switch u_s1n_10 tl_u_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+585,"soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_valid", false,-1);
        tracep->declBus(c+586,"soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+587,"soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+588,"soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+589,"soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+590,"soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+591,"soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+592,"soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+593,"soc_top periph_switch u_s1n_10 tl_u_o(2)\014 d_ready", false,-1);
        tracep->declBit(c+594,"soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_valid", false,-1);
        tracep->declBus(c+595,"soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+596,"soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+597,"soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+598,"soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+599,"soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+600,"soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+601,"soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+602,"soc_top periph_switch u_s1n_10 tl_u_o(3)\014 d_ready", false,-1);
        tracep->declBit(c+603,"soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_valid", false,-1);
        tracep->declBus(c+604,"soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+605,"soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+606,"soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+607,"soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+608,"soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+609,"soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+610,"soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+611,"soc_top periph_switch u_s1n_10 tl_u_o(4)\014 d_ready", false,-1);
        tracep->declBit(c+612,"soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_valid", false,-1);
        tracep->declBus(c+613,"soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+614,"soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+615,"soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+616,"soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+617,"soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+618,"soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+619,"soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+620,"soc_top periph_switch u_s1n_10 tl_u_o(5)\014 d_ready", false,-1);
        tracep->declBit(c+621,"soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_valid", false,-1);
        tracep->declBus(c+622,"soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+623,"soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+624,"soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+625,"soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+626,"soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+627,"soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+628,"soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+629,"soc_top periph_switch u_s1n_10 tl_u_o(6)\014 d_ready", false,-1);
        tracep->declBit(c+630,"soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_valid", false,-1);
        tracep->declBus(c+631,"soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+632,"soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+633,"soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+634,"soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+635,"soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+636,"soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+637,"soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+638,"soc_top periph_switch u_s1n_10 tl_u_o(7)\014 d_ready", false,-1);
        tracep->declBit(c+639,"soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_valid", false,-1);
        tracep->declBus(c+640,"soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+641,"soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+642,"soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+643,"soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+644,"soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+645,"soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+646,"soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+647,"soc_top periph_switch u_s1n_10 tl_u_o(8)\014 d_ready", false,-1);
        tracep->declBit(c+648,"soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_valid", false,-1);
        tracep->declBus(c+649,"soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+650,"soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+651,"soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+652,"soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+653,"soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+654,"soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+655,"soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+656,"soc_top periph_switch u_s1n_10 tl_u_o(9)\014 d_ready", false,-1);
        tracep->declBit(c+657,"soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_valid", false,-1);
        tracep->declBus(c+658,"soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+659,"soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+660,"soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+661,"soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+662,"soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+663,"soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+664,"soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+665,"soc_top periph_switch u_s1n_10 tl_u_o(10)\014 d_ready", false,-1);
        tracep->declBit(c+1707,"soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+1708,"soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1709,"soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1710,"soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1711,"soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1712,"soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1713,"soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1714,"soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_error", false,-1);
        tracep->declBit(c+1715,"soc_top periph_switch u_s1n_10 tl_u_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+1716,"soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+1717,"soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1718,"soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1719,"soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1720,"soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1721,"soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1722,"soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1723,"soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_error", false,-1);
        tracep->declBit(c+1724,"soc_top periph_switch u_s1n_10 tl_u_i(1)\014 a_ready", false,-1);
        tracep->declBit(c+1725,"soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_valid", false,-1);
        tracep->declBus(c+1726,"soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1727,"soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1728,"soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1729,"soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1730,"soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1731,"soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1732,"soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_error", false,-1);
        tracep->declBit(c+1733,"soc_top periph_switch u_s1n_10 tl_u_i(2)\014 a_ready", false,-1);
        tracep->declBit(c+1734,"soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_valid", false,-1);
        tracep->declBus(c+1735,"soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1736,"soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1737,"soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1738,"soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1739,"soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1740,"soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1741,"soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_error", false,-1);
        tracep->declBit(c+1742,"soc_top periph_switch u_s1n_10 tl_u_i(3)\014 a_ready", false,-1);
        tracep->declBit(c+1743,"soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_valid", false,-1);
        tracep->declBus(c+1744,"soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1745,"soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1746,"soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1747,"soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1748,"soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1749,"soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1750,"soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_error", false,-1);
        tracep->declBit(c+1751,"soc_top periph_switch u_s1n_10 tl_u_i(4)\014 a_ready", false,-1);
        tracep->declBit(c+1752,"soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_valid", false,-1);
        tracep->declBus(c+1753,"soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1754,"soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1755,"soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1756,"soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1757,"soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1758,"soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1759,"soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_error", false,-1);
        tracep->declBit(c+1760,"soc_top periph_switch u_s1n_10 tl_u_i(5)\014 a_ready", false,-1);
        tracep->declBit(c+1761,"soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_valid", false,-1);
        tracep->declBus(c+1762,"soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1763,"soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1764,"soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1765,"soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1766,"soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1767,"soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1768,"soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_error", false,-1);
        tracep->declBit(c+1769,"soc_top periph_switch u_s1n_10 tl_u_i(6)\014 a_ready", false,-1);
        tracep->declBit(c+1770,"soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_valid", false,-1);
        tracep->declBus(c+1771,"soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1772,"soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1773,"soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1774,"soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1775,"soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1776,"soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1777,"soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_error", false,-1);
        tracep->declBit(c+1778,"soc_top periph_switch u_s1n_10 tl_u_i(7)\014 a_ready", false,-1);
        tracep->declBit(c+1779,"soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_valid", false,-1);
        tracep->declBus(c+1780,"soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1781,"soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1782,"soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1783,"soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1784,"soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1785,"soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1786,"soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_error", false,-1);
        tracep->declBit(c+1787,"soc_top periph_switch u_s1n_10 tl_u_i(8)\014 a_ready", false,-1);
        tracep->declBit(c+1788,"soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_valid", false,-1);
        tracep->declBus(c+1789,"soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1790,"soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1791,"soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1792,"soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1793,"soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1794,"soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1795,"soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_error", false,-1);
        tracep->declBit(c+1796,"soc_top periph_switch u_s1n_10 tl_u_i(9)\014 a_ready", false,-1);
        tracep->declBit(c+1797,"soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_valid", false,-1);
        tracep->declBus(c+1798,"soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1799,"soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1800,"soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1801,"soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1802,"soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1803,"soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1804,"soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_error", false,-1);
        tracep->declBit(c+1805,"soc_top periph_switch u_s1n_10 tl_u_i(10)\014 a_ready", false,-1);
        tracep->declBit(c+2354,"soc_top periph_switch u_s1n_10 tl_t_p\014 d_valid", false,-1);
        tracep->declBus(c+2355,"soc_top periph_switch u_s1n_10 tl_t_p\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2356,"soc_top periph_switch u_s1n_10 tl_t_p\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2357,"soc_top periph_switch u_s1n_10 tl_t_p\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2358,"soc_top periph_switch u_s1n_10 tl_t_p\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2359,"soc_top periph_switch u_s1n_10 tl_t_p\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2360,"soc_top periph_switch u_s1n_10 tl_t_p\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2361,"soc_top periph_switch u_s1n_10 tl_t_p\014 d_error", false,-1);
        tracep->declBit(c+2362,"soc_top periph_switch u_s1n_10 tl_t_p\014 a_ready", false,-1);
        tracep->declBit(c+2363,"soc_top periph_switch u_s1n_10 hfifo_reqready", false,-1);
        tracep->declBus(c+4198,"soc_top periph_switch u_s1n_10 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+4198,"soc_top periph_switch u_s1n_10 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 fifo_h ReqPass", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 fifo_h RspPass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+4195,"soc_top periph_switch u_s1n_10 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 fifo_h clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 fifo_h rst_ni", false,-1);
        tracep->declBit(c+301,"soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+302,"soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+303,"soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+304,"soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+305,"soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+306,"soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+307,"soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+308,"soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+309,"soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+2314,"soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+2315,"soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2316,"soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2317,"soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2318,"soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2319,"soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2320,"soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2321,"soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+2322,"soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+312,"soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+313,"soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+314,"soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+315,"soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+316,"soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+317,"soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+318,"soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+319,"soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+320,"soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+2343,"soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+2344,"soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2345,"soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2346,"soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2347,"soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2348,"soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2349,"soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2350,"soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+2351,"soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+564,"soc_top periph_switch u_s1n_10 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+565,"soc_top periph_switch u_s1n_10 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4199,"soc_top periph_switch u_s1n_10 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"soc_top periph_switch u_s1n_10 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+310,"soc_top periph_switch u_s1n_10 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2364,"soc_top periph_switch u_s1n_10 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+666,"soc_top periph_switch u_s1n_10 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+310,"soc_top periph_switch u_s1n_10 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2364,"soc_top periph_switch u_s1n_10 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+666,"soc_top periph_switch u_s1n_10 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+2365,"soc_top periph_switch u_s1n_10 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+311,"soc_top periph_switch u_s1n_10 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+2366,"soc_top periph_switch u_s1n_10 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2365,"soc_top periph_switch u_s1n_10 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+311,"soc_top periph_switch u_s1n_10 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+2366,"soc_top periph_switch u_s1n_10 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 err_resp clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 err_resp rst_ni", false,-1);
        tracep->declBit(c+669,"soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+670,"soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+671,"soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+672,"soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+673,"soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+674,"soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+675,"soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+676,"soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+677,"soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1366,"soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1367,"soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1368,"soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1369,"soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1370,"soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1371,"soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1372,"soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1373,"soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1374,"soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 a_ready", false,-1);
        tracep->declBus(c+367,"soc_top periph_switch u_s1n_10 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+368,"soc_top periph_switch u_s1n_10 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+369,"soc_top periph_switch u_s1n_10 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+370,"soc_top periph_switch u_s1n_10 err_resp err_req_pending", false,-1);
        tracep->declBit(c+1266,"soc_top periph_switch u_s1n_10 err_resp err_rsp_pending", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declBit(c+678,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+679,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+680,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+681,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+682,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+683,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+684,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+685,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+686,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1474,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1475,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1476,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1477,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1478,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1479,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1480,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1481,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1482,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+890,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+891,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+892,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+893,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+894,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+895,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+896,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+897,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+898,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1483,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1484,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1485,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1486,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1487,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1488,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1489,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1490,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1491,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+687,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1492,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+688,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+687,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1492,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+688,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1493,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+691,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1494,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1493,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+691,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1494,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declBit(c+692,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+693,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+694,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+695,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+696,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+697,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+698,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+699,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+700,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1496,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1497,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1498,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1499,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1500,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1501,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1502,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1503,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1504,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+818,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+819,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+820,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+821,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+822,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+823,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+824,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+825,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+826,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1505,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1506,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1507,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1508,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1509,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1510,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1511,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1512,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1513,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+701,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1514,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+702,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+701,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1514,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+702,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1515,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+705,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1516,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1515,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+705,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1516,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declBit(c+706,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+707,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+708,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+709,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+710,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+711,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+712,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+713,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+714,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1518,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1519,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1520,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1521,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1522,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1523,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1524,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1525,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1526,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+827,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+828,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+829,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+830,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+831,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+832,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+833,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+834,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+835,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1527,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1528,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1529,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1530,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1531,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1532,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1533,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1534,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1535,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+715,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1536,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+716,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+715,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1536,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+716,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1537,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+719,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1538,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1537,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+719,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1538,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declBit(c+720,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+721,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+722,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+723,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+724,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+725,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+726,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+727,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+728,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1540,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1541,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1542,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1543,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1544,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1545,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1546,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1547,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1548,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+836,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+837,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+838,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+839,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+840,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+841,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+842,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+843,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+844,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1549,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1550,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1551,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1552,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1553,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1554,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1555,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1556,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1557,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+729,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1558,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+730,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+729,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1558,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+730,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1559,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+733,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1560,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1559,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+733,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1560,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declBit(c+734,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+735,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+736,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+737,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+738,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+739,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+740,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+741,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+742,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1562,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1563,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1564,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1565,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1566,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1567,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1568,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1569,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1570,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+845,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+846,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+847,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+848,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+849,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+850,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+851,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+852,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+853,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1571,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1572,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1573,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1574,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1575,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1576,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1577,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1578,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1579,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+743,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1580,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+744,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+743,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1580,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+744,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1581,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+747,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1582,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1581,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+747,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1582,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declBit(c+748,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+749,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+750,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+751,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+752,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+753,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+754,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+755,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+756,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1584,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1585,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1586,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1587,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1588,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1589,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1590,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1591,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1592,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+854,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+855,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+856,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+857,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+858,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+859,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+860,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+861,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+862,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1593,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1594,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1595,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1596,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1597,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1598,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1599,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1600,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1601,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+757,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1602,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+758,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+757,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1602,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+758,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1603,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+761,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1604,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1603,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+761,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1604,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declBit(c+762,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+763,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+764,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+765,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+766,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+767,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+768,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+769,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+770,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1606,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1607,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1608,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1609,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1610,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1611,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1612,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1613,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1614,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+863,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+864,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+865,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+866,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+867,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+868,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+869,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+870,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+871,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1615,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1616,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1617,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1618,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1619,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1620,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1621,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1622,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1623,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+771,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1624,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+772,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+771,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1624,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+772,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1625,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+775,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1626,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1625,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+775,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1626,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declBit(c+776,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+777,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+778,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+779,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+780,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+781,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+782,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+783,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+784,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1628,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1629,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1630,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1631,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1632,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1633,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1634,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1635,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1636,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+872,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+873,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+874,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+875,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+876,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+877,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+878,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+879,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+880,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1637,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1638,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1639,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1640,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1641,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1642,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1643,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1644,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1645,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+785,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1646,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+786,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+785,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1646,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+786,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1647,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+789,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1648,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1647,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+789,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1648,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declBit(c+790,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+791,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+792,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+793,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+794,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+795,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+796,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+797,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+798,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1650,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1651,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1652,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1653,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1654,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1655,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1656,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1657,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1658,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+881,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+882,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+883,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+884,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+885,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+886,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+887,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+888,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+889,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1659,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1660,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1661,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1662,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1663,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1664,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1665,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1666,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1667,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+799,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1668,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+800,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+799,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1668,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+800,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1669,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+803,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1670,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1669,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+803,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1670,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d ReqPass", false,-1);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d RspPass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+3845,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rst_ni", false,-1);
        tracep->declBit(c+804,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+805,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+806,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+807,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+808,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+809,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+810,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+811,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+812,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1672,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1673,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1674,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1675,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1676,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1677,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1678,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1679,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1680,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+899,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+900,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+901,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+902,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+903,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+904,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+905,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+906,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+907,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1681,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1682,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1683,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1684,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1685,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1686,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1687,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1688,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1689,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+3833,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4201,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+813,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1690,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+814,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+813,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1690,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+814,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4200,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+3839,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4135,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1691,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+817,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1692,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1691,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+817,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1692,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3438,"soc_top gpio_32 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 rst_ni", false,-1);
        tracep->declBit(c+1815,"soc_top gpio_32 tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1816,"soc_top gpio_32 tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1817,"soc_top gpio_32 tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1818,"soc_top gpio_32 tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1819,"soc_top gpio_32 tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1820,"soc_top gpio_32 tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1821,"soc_top gpio_32 tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1822,"soc_top gpio_32 tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1823,"soc_top gpio_32 tl_i\014 d_ready", false,-1);
        tracep->declBit(c+1237,"soc_top gpio_32 tl_o\014 d_valid", false,-1);
        tracep->declBus(c+1238,"soc_top gpio_32 tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1239,"soc_top gpio_32 tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1240,"soc_top gpio_32 tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1241,"soc_top gpio_32 tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1242,"soc_top gpio_32 tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1243,"soc_top gpio_32 tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1244,"soc_top gpio_32 tl_o\014 d_error", false,-1);
        tracep->declBit(c+1245,"soc_top gpio_32 tl_o\014 a_ready", false,-1);
        tracep->declBus(c+3547,"soc_top gpio_32 cio_gpio_i", false,-1, 31,0);
        tracep->declBus(c+3026,"soc_top gpio_32 cio_gpio_o", false,-1, 31,0);
        tracep->declBus(c+3027,"soc_top gpio_32 cio_gpio_en_o", false,-1, 31,0);
        tracep->declBus(c+2999,"soc_top gpio_32 intr_gpio_o", false,-1, 31,0);
        tracep->declBus(c+3129,"soc_top gpio_32 reg2hw\014 intr_state\014 q", false,-1, 31,0);
        tracep->declBus(c+3130,"soc_top gpio_32 reg2hw\014 intr_enable\014 q", false,-1, 31,0);
        tracep->declBus(c+3131,"soc_top gpio_32 reg2hw\014 intr_test\014 q", false,-1, 31,0);
        tracep->declBit(c+3132,"soc_top gpio_32 reg2hw\014 intr_test\014 qe", false,-1);
        tracep->declBus(c+3133,"soc_top gpio_32 reg2hw\014 direct_out\014 q", false,-1, 31,0);
        tracep->declBit(c+3134,"soc_top gpio_32 reg2hw\014 direct_out\014 qe", false,-1);
        tracep->declBus(c+3135,"soc_top gpio_32 reg2hw\014 masked_out_lower\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3136,"soc_top gpio_32 reg2hw\014 masked_out_lower\014 data\014 qe", false,-1);
        tracep->declBus(c+3137,"soc_top gpio_32 reg2hw\014 masked_out_lower\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3138,"soc_top gpio_32 reg2hw\014 masked_out_lower\014 mask\014 qe", false,-1);
        tracep->declBus(c+3139,"soc_top gpio_32 reg2hw\014 masked_out_upper\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3140,"soc_top gpio_32 reg2hw\014 masked_out_upper\014 data\014 qe", false,-1);
        tracep->declBus(c+3141,"soc_top gpio_32 reg2hw\014 masked_out_upper\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3142,"soc_top gpio_32 reg2hw\014 masked_out_upper\014 mask\014 qe", false,-1);
        tracep->declBus(c+3143,"soc_top gpio_32 reg2hw\014 direct_oe\014 q", false,-1, 31,0);
        tracep->declBit(c+3144,"soc_top gpio_32 reg2hw\014 direct_oe\014 qe", false,-1);
        tracep->declBus(c+3145,"soc_top gpio_32 reg2hw\014 masked_oe_lower\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3146,"soc_top gpio_32 reg2hw\014 masked_oe_lower\014 data\014 qe", false,-1);
        tracep->declBus(c+3147,"soc_top gpio_32 reg2hw\014 masked_oe_lower\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3148,"soc_top gpio_32 reg2hw\014 masked_oe_lower\014 mask\014 qe", false,-1);
        tracep->declBus(c+3149,"soc_top gpio_32 reg2hw\014 masked_oe_upper\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3150,"soc_top gpio_32 reg2hw\014 masked_oe_upper\014 data\014 qe", false,-1);
        tracep->declBus(c+3151,"soc_top gpio_32 reg2hw\014 masked_oe_upper\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3152,"soc_top gpio_32 reg2hw\014 masked_oe_upper\014 mask\014 qe", false,-1);
        tracep->declBus(c+3153,"soc_top gpio_32 reg2hw\014 intr_ctrl_en_rising\014 q", false,-1, 31,0);
        tracep->declBus(c+3154,"soc_top gpio_32 reg2hw\014 intr_ctrl_en_falling\014 q", false,-1, 31,0);
        tracep->declBus(c+3155,"soc_top gpio_32 reg2hw\014 intr_ctrl_en_lvlhigh\014 q", false,-1, 31,0);
        tracep->declBus(c+3156,"soc_top gpio_32 reg2hw\014 intr_ctrl_en_lvllow\014 q", false,-1, 31,0);
        tracep->declBus(c+3157,"soc_top gpio_32 reg2hw\014 ctrl_en_input_filter\014 q", false,-1, 31,0);
        tracep->declBus(c+3061,"soc_top gpio_32 hw2reg\014 intr_state\014 d", false,-1, 31,0);
        tracep->declBit(c+3062,"soc_top gpio_32 hw2reg\014 intr_state\014 de", false,-1);
        tracep->declBus(c+3063,"soc_top gpio_32 hw2reg\014 data_in\014 d", false,-1, 31,0);
        tracep->declBit(c+3064,"soc_top gpio_32 hw2reg\014 data_in\014 de", false,-1);
        tracep->declBus(c+3065,"soc_top gpio_32 hw2reg\014 direct_out\014 d", false,-1, 31,0);
        tracep->declBus(c+3066,"soc_top gpio_32 hw2reg\014 masked_out_lower\014 data\014 d", false,-1, 9,0);
        tracep->declBus(c+3067,"soc_top gpio_32 hw2reg\014 masked_out_lower\014 mask\014 d", false,-1, 9,0);
        tracep->declBus(c+3068,"soc_top gpio_32 hw2reg\014 masked_out_upper\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+3069,"soc_top gpio_32 hw2reg\014 masked_out_upper\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+3070,"soc_top gpio_32 hw2reg\014 direct_oe\014 d", false,-1, 31,0);
        tracep->declBus(c+3071,"soc_top gpio_32 hw2reg\014 masked_oe_lower\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+3072,"soc_top gpio_32 hw2reg\014 masked_oe_lower\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+3073,"soc_top gpio_32 hw2reg\014 masked_oe_upper\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+3074,"soc_top gpio_32 hw2reg\014 masked_oe_upper\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+3026,"soc_top gpio_32 cio_gpio_q", false,-1, 31,0);
        tracep->declBus(c+3027,"soc_top gpio_32 cio_gpio_en_q", false,-1, 31,0);
        tracep->declBus(c+3194,"soc_top gpio_32 data_in_d", false,-1, 31,0);
        tracep->declBus(c+3548,"soc_top gpio_32 data_in_q", false,-1, 31,0);
        tracep->declBus(c+3549,"soc_top gpio_32 event_intr_rise", false,-1, 31,0);
        tracep->declBus(c+3550,"soc_top gpio_32 event_intr_fall", false,-1, 31,0);
        tracep->declBus(c+3551,"soc_top gpio_32 event_intr_actlow", false,-1, 31,0);
        tracep->declBus(c+3552,"soc_top gpio_32 event_intr_acthigh", false,-1, 31,0);
        tracep->declBus(c+3553,"soc_top gpio_32 event_intr_combined", false,-1, 31,0);
        tracep->declBus(c+4202,"soc_top gpio_32 intr_hw Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top gpio_32 intr_hw FlopOutput", false,-1);
        tracep->declBit(c+3438,"soc_top gpio_32 intr_hw clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 intr_hw rst_ni", false,-1);
        tracep->declBus(c+3553,"soc_top gpio_32 intr_hw event_intr_i", false,-1, 31,0);
        tracep->declBus(c+3158,"soc_top gpio_32 intr_hw reg2hw_intr_enable_q_i", false,-1, 31,0);
        tracep->declBus(c+3159,"soc_top gpio_32 intr_hw reg2hw_intr_test_q_i", false,-1, 31,0);
        tracep->declBit(c+3160,"soc_top gpio_32 intr_hw reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+3161,"soc_top gpio_32 intr_hw reg2hw_intr_state_q_i", false,-1, 31,0);
        tracep->declBit(c+3195,"soc_top gpio_32 intr_hw hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+3554,"soc_top gpio_32 intr_hw hw2reg_intr_state_d_o", false,-1, 31,0);
        tracep->declBus(c+2999,"soc_top gpio_32 intr_hw intr_o", false,-1, 31,0);
        tracep->declBus(c+3196,"soc_top gpio_32 intr_hw new_event", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 u_reg clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 u_reg rst_ni", false,-1);
        tracep->declBit(c+1815,"soc_top gpio_32 u_reg tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1816,"soc_top gpio_32 u_reg tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1817,"soc_top gpio_32 u_reg tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1818,"soc_top gpio_32 u_reg tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1819,"soc_top gpio_32 u_reg tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1820,"soc_top gpio_32 u_reg tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1821,"soc_top gpio_32 u_reg tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1822,"soc_top gpio_32 u_reg tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1823,"soc_top gpio_32 u_reg tl_i\014 d_ready", false,-1);
        tracep->declBit(c+1237,"soc_top gpio_32 u_reg tl_o\014 d_valid", false,-1);
        tracep->declBus(c+1238,"soc_top gpio_32 u_reg tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1239,"soc_top gpio_32 u_reg tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1240,"soc_top gpio_32 u_reg tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1241,"soc_top gpio_32 u_reg tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1242,"soc_top gpio_32 u_reg tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1243,"soc_top gpio_32 u_reg tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1244,"soc_top gpio_32 u_reg tl_o\014 d_error", false,-1);
        tracep->declBit(c+1245,"soc_top gpio_32 u_reg tl_o\014 a_ready", false,-1);
        tracep->declBus(c+3129,"soc_top gpio_32 u_reg reg2hw\014 intr_state\014 q", false,-1, 31,0);
        tracep->declBus(c+3130,"soc_top gpio_32 u_reg reg2hw\014 intr_enable\014 q", false,-1, 31,0);
        tracep->declBus(c+3131,"soc_top gpio_32 u_reg reg2hw\014 intr_test\014 q", false,-1, 31,0);
        tracep->declBit(c+3132,"soc_top gpio_32 u_reg reg2hw\014 intr_test\014 qe", false,-1);
        tracep->declBus(c+3133,"soc_top gpio_32 u_reg reg2hw\014 direct_out\014 q", false,-1, 31,0);
        tracep->declBit(c+3134,"soc_top gpio_32 u_reg reg2hw\014 direct_out\014 qe", false,-1);
        tracep->declBus(c+3135,"soc_top gpio_32 u_reg reg2hw\014 masked_out_lower\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3136,"soc_top gpio_32 u_reg reg2hw\014 masked_out_lower\014 data\014 qe", false,-1);
        tracep->declBus(c+3137,"soc_top gpio_32 u_reg reg2hw\014 masked_out_lower\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3138,"soc_top gpio_32 u_reg reg2hw\014 masked_out_lower\014 mask\014 qe", false,-1);
        tracep->declBus(c+3139,"soc_top gpio_32 u_reg reg2hw\014 masked_out_upper\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3140,"soc_top gpio_32 u_reg reg2hw\014 masked_out_upper\014 data\014 qe", false,-1);
        tracep->declBus(c+3141,"soc_top gpio_32 u_reg reg2hw\014 masked_out_upper\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3142,"soc_top gpio_32 u_reg reg2hw\014 masked_out_upper\014 mask\014 qe", false,-1);
        tracep->declBus(c+3143,"soc_top gpio_32 u_reg reg2hw\014 direct_oe\014 q", false,-1, 31,0);
        tracep->declBit(c+3144,"soc_top gpio_32 u_reg reg2hw\014 direct_oe\014 qe", false,-1);
        tracep->declBus(c+3145,"soc_top gpio_32 u_reg reg2hw\014 masked_oe_lower\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3146,"soc_top gpio_32 u_reg reg2hw\014 masked_oe_lower\014 data\014 qe", false,-1);
        tracep->declBus(c+3147,"soc_top gpio_32 u_reg reg2hw\014 masked_oe_lower\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3148,"soc_top gpio_32 u_reg reg2hw\014 masked_oe_lower\014 mask\014 qe", false,-1);
        tracep->declBus(c+3149,"soc_top gpio_32 u_reg reg2hw\014 masked_oe_upper\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3150,"soc_top gpio_32 u_reg reg2hw\014 masked_oe_upper\014 data\014 qe", false,-1);
        tracep->declBus(c+3151,"soc_top gpio_32 u_reg reg2hw\014 masked_oe_upper\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3152,"soc_top gpio_32 u_reg reg2hw\014 masked_oe_upper\014 mask\014 qe", false,-1);
        tracep->declBus(c+3153,"soc_top gpio_32 u_reg reg2hw\014 intr_ctrl_en_rising\014 q", false,-1, 31,0);
        tracep->declBus(c+3154,"soc_top gpio_32 u_reg reg2hw\014 intr_ctrl_en_falling\014 q", false,-1, 31,0);
        tracep->declBus(c+3155,"soc_top gpio_32 u_reg reg2hw\014 intr_ctrl_en_lvlhigh\014 q", false,-1, 31,0);
        tracep->declBus(c+3156,"soc_top gpio_32 u_reg reg2hw\014 intr_ctrl_en_lvllow\014 q", false,-1, 31,0);
        tracep->declBus(c+3157,"soc_top gpio_32 u_reg reg2hw\014 ctrl_en_input_filter\014 q", false,-1, 31,0);
        tracep->declBus(c+3061,"soc_top gpio_32 u_reg hw2reg\014 intr_state\014 d", false,-1, 31,0);
        tracep->declBit(c+3062,"soc_top gpio_32 u_reg hw2reg\014 intr_state\014 de", false,-1);
        tracep->declBus(c+3063,"soc_top gpio_32 u_reg hw2reg\014 data_in\014 d", false,-1, 31,0);
        tracep->declBit(c+3064,"soc_top gpio_32 u_reg hw2reg\014 data_in\014 de", false,-1);
        tracep->declBus(c+3065,"soc_top gpio_32 u_reg hw2reg\014 direct_out\014 d", false,-1, 31,0);
        tracep->declBus(c+3066,"soc_top gpio_32 u_reg hw2reg\014 masked_out_lower\014 data\014 d", false,-1, 9,0);
        tracep->declBus(c+3067,"soc_top gpio_32 u_reg hw2reg\014 masked_out_lower\014 mask\014 d", false,-1, 9,0);
        tracep->declBus(c+3068,"soc_top gpio_32 u_reg hw2reg\014 masked_out_upper\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+3069,"soc_top gpio_32 u_reg hw2reg\014 masked_out_upper\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+3070,"soc_top gpio_32 u_reg hw2reg\014 direct_oe\014 d", false,-1, 31,0);
        tracep->declBus(c+3071,"soc_top gpio_32 u_reg hw2reg\014 masked_oe_lower\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+3072,"soc_top gpio_32 u_reg hw2reg\014 masked_oe_lower\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+3073,"soc_top gpio_32 u_reg hw2reg\014 masked_oe_upper\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+3074,"soc_top gpio_32 u_reg hw2reg\014 masked_oe_upper\014 mask\014 d", false,-1, 15,0);
        tracep->declBit(c+3846,"soc_top gpio_32 u_reg devmode_i", false,-1);
        tracep->declBus(c+4203,"soc_top gpio_32 u_reg AW", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg DW", false,-1, 31,0);
        tracep->declBus(c+4205,"soc_top gpio_32 u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+2290,"soc_top gpio_32 u_reg reg_we", false,-1);
        tracep->declBit(c+3555,"soc_top gpio_32 u_reg reg_re", false,-1);
        tracep->declBus(c+2078,"soc_top gpio_32 u_reg reg_addr", false,-1, 5,0);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+2080,"soc_top gpio_32 u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+3197,"soc_top gpio_32 u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+2306,"soc_top gpio_32 u_reg reg_error", false,-1);
        tracep->declBit(c+2307,"soc_top gpio_32 u_reg addrmiss", false,-1);
        tracep->declBit(c+2291,"soc_top gpio_32 u_reg wr_err", false,-1);
        tracep->declBus(c+3197,"soc_top gpio_32 u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+1815,"soc_top gpio_32 u_reg tl_reg_h2d\014 a_valid", false,-1);
        tracep->declBus(c+1816,"soc_top gpio_32 u_reg tl_reg_h2d\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1817,"soc_top gpio_32 u_reg tl_reg_h2d\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1818,"soc_top gpio_32 u_reg tl_reg_h2d\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1819,"soc_top gpio_32 u_reg tl_reg_h2d\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1820,"soc_top gpio_32 u_reg tl_reg_h2d\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1821,"soc_top gpio_32 u_reg tl_reg_h2d\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1822,"soc_top gpio_32 u_reg tl_reg_h2d\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1823,"soc_top gpio_32 u_reg tl_reg_h2d\014 d_ready", false,-1);
        tracep->declBit(c+1237,"soc_top gpio_32 u_reg tl_reg_d2h\014 d_valid", false,-1);
        tracep->declBus(c+1238,"soc_top gpio_32 u_reg tl_reg_d2h\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1239,"soc_top gpio_32 u_reg tl_reg_d2h\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1240,"soc_top gpio_32 u_reg tl_reg_d2h\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1241,"soc_top gpio_32 u_reg tl_reg_d2h\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1242,"soc_top gpio_32 u_reg tl_reg_d2h\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1243,"soc_top gpio_32 u_reg tl_reg_d2h\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1244,"soc_top gpio_32 u_reg tl_reg_d2h\014 d_error", false,-1);
        tracep->declBit(c+1245,"soc_top gpio_32 u_reg tl_reg_d2h\014 a_ready", false,-1);
        tracep->declBus(c+2935,"soc_top gpio_32 u_reg intr_state_qs", false,-1, 31,0);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg intr_state_wd", false,-1, 31,0);
        tracep->declBit(c+3376,"soc_top gpio_32 u_reg intr_state_we", false,-1);
        tracep->declBus(c+974,"soc_top gpio_32 u_reg intr_enable_qs", false,-1, 31,0);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg intr_enable_wd", false,-1, 31,0);
        tracep->declBit(c+3377,"soc_top gpio_32 u_reg intr_enable_we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg intr_test_wd", false,-1, 31,0);
        tracep->declBit(c+2292,"soc_top gpio_32 u_reg intr_test_we", false,-1);
        tracep->declBus(c+3028,"soc_top gpio_32 u_reg data_in_qs", false,-1, 31,0);
        tracep->declBus(c+3075,"soc_top gpio_32 u_reg direct_out_qs", false,-1, 31,0);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg direct_out_wd", false,-1, 31,0);
        tracep->declBit(c+2293,"soc_top gpio_32 u_reg direct_out_we", false,-1);
        tracep->declBit(c+2308,"soc_top gpio_32 u_reg direct_out_re", false,-1);
        tracep->declBus(c+3076,"soc_top gpio_32 u_reg masked_out_lower_data_qs", false,-1, 9,0);
        tracep->declBus(c+2081,"soc_top gpio_32 u_reg masked_out_lower_data_wd", false,-1, 9,0);
        tracep->declBit(c+2294,"soc_top gpio_32 u_reg masked_out_lower_data_we", false,-1);
        tracep->declBit(c+2309,"soc_top gpio_32 u_reg masked_out_lower_data_re", false,-1);
        tracep->declBus(c+2082,"soc_top gpio_32 u_reg masked_out_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+2294,"soc_top gpio_32 u_reg masked_out_lower_mask_we", false,-1);
        tracep->declBus(c+3077,"soc_top gpio_32 u_reg masked_out_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+2083,"soc_top gpio_32 u_reg masked_out_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+2295,"soc_top gpio_32 u_reg masked_out_upper_data_we", false,-1);
        tracep->declBit(c+2310,"soc_top gpio_32 u_reg masked_out_upper_data_re", false,-1);
        tracep->declBus(c+2084,"soc_top gpio_32 u_reg masked_out_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+2295,"soc_top gpio_32 u_reg masked_out_upper_mask_we", false,-1);
        tracep->declBus(c+3078,"soc_top gpio_32 u_reg direct_oe_qs", false,-1, 31,0);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg direct_oe_wd", false,-1, 31,0);
        tracep->declBit(c+2296,"soc_top gpio_32 u_reg direct_oe_we", false,-1);
        tracep->declBit(c+2311,"soc_top gpio_32 u_reg direct_oe_re", false,-1);
        tracep->declBus(c+3079,"soc_top gpio_32 u_reg masked_oe_lower_data_qs", false,-1, 15,0);
        tracep->declBus(c+2083,"soc_top gpio_32 u_reg masked_oe_lower_data_wd", false,-1, 15,0);
        tracep->declBit(c+2297,"soc_top gpio_32 u_reg masked_oe_lower_data_we", false,-1);
        tracep->declBit(c+2312,"soc_top gpio_32 u_reg masked_oe_lower_data_re", false,-1);
        tracep->declBus(c+3080,"soc_top gpio_32 u_reg masked_oe_lower_mask_qs", false,-1, 15,0);
        tracep->declBus(c+2084,"soc_top gpio_32 u_reg masked_oe_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+2297,"soc_top gpio_32 u_reg masked_oe_lower_mask_we", false,-1);
        tracep->declBit(c+2312,"soc_top gpio_32 u_reg masked_oe_lower_mask_re", false,-1);
        tracep->declBus(c+3081,"soc_top gpio_32 u_reg masked_oe_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+2083,"soc_top gpio_32 u_reg masked_oe_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+2298,"soc_top gpio_32 u_reg masked_oe_upper_data_we", false,-1);
        tracep->declBit(c+2313,"soc_top gpio_32 u_reg masked_oe_upper_data_re", false,-1);
        tracep->declBus(c+3082,"soc_top gpio_32 u_reg masked_oe_upper_mask_qs", false,-1, 15,0);
        tracep->declBus(c+2084,"soc_top gpio_32 u_reg masked_oe_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+2298,"soc_top gpio_32 u_reg masked_oe_upper_mask_we", false,-1);
        tracep->declBit(c+2313,"soc_top gpio_32 u_reg masked_oe_upper_mask_re", false,-1);
        tracep->declBus(c+371,"soc_top gpio_32 u_reg intr_ctrl_en_rising_qs", false,-1, 31,0);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg intr_ctrl_en_rising_wd", false,-1, 31,0);
        tracep->declBit(c+3378,"soc_top gpio_32 u_reg intr_ctrl_en_rising_we", false,-1);
        tracep->declBus(c+975,"soc_top gpio_32 u_reg intr_ctrl_en_falling_qs", false,-1, 31,0);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg intr_ctrl_en_falling_wd", false,-1, 31,0);
        tracep->declBit(c+3379,"soc_top gpio_32 u_reg intr_ctrl_en_falling_we", false,-1);
        tracep->declBus(c+976,"soc_top gpio_32 u_reg intr_ctrl_en_lvlhigh_qs", false,-1, 31,0);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg intr_ctrl_en_lvlhigh_wd", false,-1, 31,0);
        tracep->declBit(c+3380,"soc_top gpio_32 u_reg intr_ctrl_en_lvlhigh_we", false,-1);
        tracep->declBus(c+977,"soc_top gpio_32 u_reg intr_ctrl_en_lvllow_qs", false,-1, 31,0);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg intr_ctrl_en_lvllow_wd", false,-1, 31,0);
        tracep->declBit(c+3381,"soc_top gpio_32 u_reg intr_ctrl_en_lvllow_we", false,-1);
        tracep->declBus(c+978,"soc_top gpio_32 u_reg ctrl_en_input_filter_qs", false,-1, 31,0);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg ctrl_en_input_filter_wd", false,-1, 31,0);
        tracep->declBit(c+3382,"soc_top gpio_32 u_reg ctrl_en_input_filter_we", false,-1);
        tracep->declBus(c+2299,"soc_top gpio_32 u_reg addr_hit", false,-1, 14,0);
        tracep->declBus(c+4203,"soc_top gpio_32 u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+4205,"soc_top gpio_32 u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+1815,"soc_top gpio_32 u_reg u_reg_if tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1816,"soc_top gpio_32 u_reg u_reg_if tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1817,"soc_top gpio_32 u_reg u_reg_if tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1818,"soc_top gpio_32 u_reg u_reg_if tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1819,"soc_top gpio_32 u_reg u_reg_if tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1820,"soc_top gpio_32 u_reg u_reg_if tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1821,"soc_top gpio_32 u_reg u_reg_if tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1822,"soc_top gpio_32 u_reg u_reg_if tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1823,"soc_top gpio_32 u_reg u_reg_if tl_i\014 d_ready", false,-1);
        tracep->declBit(c+1237,"soc_top gpio_32 u_reg u_reg_if tl_o\014 d_valid", false,-1);
        tracep->declBus(c+1238,"soc_top gpio_32 u_reg u_reg_if tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1239,"soc_top gpio_32 u_reg u_reg_if tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1240,"soc_top gpio_32 u_reg u_reg_if tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1241,"soc_top gpio_32 u_reg u_reg_if tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1242,"soc_top gpio_32 u_reg u_reg_if tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1243,"soc_top gpio_32 u_reg u_reg_if tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1244,"soc_top gpio_32 u_reg u_reg_if tl_o\014 d_error", false,-1);
        tracep->declBit(c+1245,"soc_top gpio_32 u_reg u_reg_if tl_o\014 a_ready", false,-1);
        tracep->declBit(c+3555,"soc_top gpio_32 u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+2290,"soc_top gpio_32 u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+2078,"soc_top gpio_32 u_reg u_reg_if addr_o", false,-1, 5,0);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+2080,"soc_top gpio_32 u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+3197,"soc_top gpio_32 u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+2306,"soc_top gpio_32 u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+4206,"soc_top gpio_32 u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top gpio_32 u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+908,"soc_top gpio_32 u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+2300,"soc_top gpio_32 u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+3556,"soc_top gpio_32 u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+1203,"soc_top gpio_32 u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+1204,"soc_top gpio_32 u_reg u_reg_if error", false,-1);
        tracep->declBit(c+2301,"soc_top gpio_32 u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+3557,"soc_top gpio_32 u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+3558,"soc_top gpio_32 u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+414,"soc_top gpio_32 u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+415,"soc_top gpio_32 u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+1205,"soc_top gpio_32 u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+3559,"soc_top gpio_32 u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+2302,"soc_top gpio_32 u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+3438,"soc_top gpio_32 u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+1815,"soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1816,"soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1817,"soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1818,"soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1819,"soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1820,"soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1821,"soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1822,"soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1823,"soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+3558,"soc_top gpio_32 u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+4206,"soc_top gpio_32 u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top gpio_32 u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+4205,"soc_top gpio_32 u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top gpio_32 u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+2085,"soc_top gpio_32 u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+3560,"soc_top gpio_32 u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+2086,"soc_top gpio_32 u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+2087,"soc_top gpio_32 u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+2088,"soc_top gpio_32 u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+2303,"soc_top gpio_32 u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+2304,"soc_top gpio_32 u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+2305,"soc_top gpio_32 u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+2089,"soc_top gpio_32 u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_intr_state DW", false,-1, 31,0);
        tracep->declBus(c+4207,"soc_top gpio_32 u_reg u_intr_state SWACCESS", false,-1, 23,0);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_state RESVAL", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 u_reg u_intr_state clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 u_reg u_intr_state rst_ni", false,-1);
        tracep->declBit(c+3376,"soc_top gpio_32 u_reg u_intr_state we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_state wd", false,-1, 31,0);
        tracep->declBit(c+3083,"soc_top gpio_32 u_reg u_intr_state de", false,-1);
        tracep->declBus(c+3084,"soc_top gpio_32 u_reg u_intr_state d", false,-1, 31,0);
        tracep->declBit(c+3029,"soc_top gpio_32 u_reg u_intr_state qe", false,-1);
        tracep->declBus(c+2935,"soc_top gpio_32 u_reg u_intr_state q", false,-1, 31,0);
        tracep->declBus(c+2935,"soc_top gpio_32 u_reg u_intr_state qs", false,-1, 31,0);
        tracep->declBit(c+3561,"soc_top gpio_32 u_reg u_intr_state wr_en", false,-1);
        tracep->declBus(c+3562,"soc_top gpio_32 u_reg u_intr_state wr_data", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_intr_state wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4207,"soc_top gpio_32 u_reg u_intr_state wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+3376,"soc_top gpio_32 u_reg u_intr_state wr_en_data_arb we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_state wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+3083,"soc_top gpio_32 u_reg u_intr_state wr_en_data_arb de", false,-1);
        tracep->declBus(c+3084,"soc_top gpio_32 u_reg u_intr_state wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2935,"soc_top gpio_32 u_reg u_intr_state wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3561,"soc_top gpio_32 u_reg u_intr_state wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+3562,"soc_top gpio_32 u_reg u_intr_state wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_intr_enable DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top gpio_32 u_reg u_intr_enable SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_enable RESVAL", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 u_reg u_intr_enable clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 u_reg u_intr_enable rst_ni", false,-1);
        tracep->declBit(c+3377,"soc_top gpio_32 u_reg u_intr_enable we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_enable wd", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_intr_enable de", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_enable d", false,-1, 31,0);
        tracep->declBit(c+2595,"soc_top gpio_32 u_reg u_intr_enable qe", false,-1);
        tracep->declBus(c+974,"soc_top gpio_32 u_reg u_intr_enable q", false,-1, 31,0);
        tracep->declBus(c+974,"soc_top gpio_32 u_reg u_intr_enable qs", false,-1, 31,0);
        tracep->declBit(c+3377,"soc_top gpio_32 u_reg u_intr_enable wr_en", false,-1);
        tracep->declBus(c+2221,"soc_top gpio_32 u_reg u_intr_enable wr_data", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3377,"soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb de", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+974,"soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3377,"soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2221,"soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+974,"soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4202,"soc_top gpio_32 u_reg u_intr_test DW", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_intr_test re", false,-1);
        tracep->declBit(c+2292,"soc_top gpio_32 u_reg u_intr_test we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_test wd", false,-1, 31,0);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_test d", false,-1, 31,0);
        tracep->declBit(c+2292,"soc_top gpio_32 u_reg u_intr_test qe", false,-1);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_intr_test qre", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_test q", false,-1, 31,0);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_test qs", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_data_in DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top gpio_32 u_reg u_data_in SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_data_in RESVAL", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 u_reg u_data_in clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 u_reg u_data_in rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_data_in we", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_data_in wd", false,-1, 31,0);
        tracep->declBit(c+3085,"soc_top gpio_32 u_reg u_data_in de", false,-1);
        tracep->declBus(c+3086,"soc_top gpio_32 u_reg u_data_in d", false,-1, 31,0);
        tracep->declBit(c+3563,"soc_top gpio_32 u_reg u_data_in qe", false,-1);
        tracep->declBus(c+3028,"soc_top gpio_32 u_reg u_data_in q", false,-1, 31,0);
        tracep->declBus(c+3028,"soc_top gpio_32 u_reg u_data_in qs", false,-1, 31,0);
        tracep->declBit(c+3085,"soc_top gpio_32 u_reg u_data_in wr_en", false,-1);
        tracep->declBus(c+3086,"soc_top gpio_32 u_reg u_data_in wr_data", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_data_in wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top gpio_32 u_reg u_data_in wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_data_in wr_en_data_arb we", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_data_in wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+3085,"soc_top gpio_32 u_reg u_data_in wr_en_data_arb de", false,-1);
        tracep->declBus(c+3086,"soc_top gpio_32 u_reg u_data_in wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+3028,"soc_top gpio_32 u_reg u_data_in wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3085,"soc_top gpio_32 u_reg u_data_in wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+3086,"soc_top gpio_32 u_reg u_data_in wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_data_in wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_data_in wr_en_data_arb gen_ro unused_wd", false,-1, 31,0);
        tracep->declBus(c+3028,"soc_top gpio_32 u_reg u_data_in wr_en_data_arb gen_ro unused_q", false,-1, 31,0);
        tracep->declBus(c+4202,"soc_top gpio_32 u_reg u_direct_out DW", false,-1, 31,0);
        tracep->declBit(c+2308,"soc_top gpio_32 u_reg u_direct_out re", false,-1);
        tracep->declBit(c+2293,"soc_top gpio_32 u_reg u_direct_out we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_direct_out wd", false,-1, 31,0);
        tracep->declBus(c+3075,"soc_top gpio_32 u_reg u_direct_out d", false,-1, 31,0);
        tracep->declBit(c+2293,"soc_top gpio_32 u_reg u_direct_out qe", false,-1);
        tracep->declBit(c+2308,"soc_top gpio_32 u_reg u_direct_out qre", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_direct_out q", false,-1, 31,0);
        tracep->declBus(c+3075,"soc_top gpio_32 u_reg u_direct_out qs", false,-1, 31,0);
        tracep->declBus(c+4210,"soc_top gpio_32 u_reg u_masked_out_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+2309,"soc_top gpio_32 u_reg u_masked_out_lower_data re", false,-1);
        tracep->declBit(c+2294,"soc_top gpio_32 u_reg u_masked_out_lower_data we", false,-1);
        tracep->declBus(c+2090,"soc_top gpio_32 u_reg u_masked_out_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+3087,"soc_top gpio_32 u_reg u_masked_out_lower_data d", false,-1, 15,0);
        tracep->declBit(c+2294,"soc_top gpio_32 u_reg u_masked_out_lower_data qe", false,-1);
        tracep->declBit(c+2309,"soc_top gpio_32 u_reg u_masked_out_lower_data qre", false,-1);
        tracep->declBus(c+2090,"soc_top gpio_32 u_reg u_masked_out_lower_data q", false,-1, 15,0);
        tracep->declBus(c+3087,"soc_top gpio_32 u_reg u_masked_out_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+4210,"soc_top gpio_32 u_reg u_masked_out_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_masked_out_lower_mask re", false,-1);
        tracep->declBit(c+2294,"soc_top gpio_32 u_reg u_masked_out_lower_mask we", false,-1);
        tracep->declBus(c+2082,"soc_top gpio_32 u_reg u_masked_out_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+3088,"soc_top gpio_32 u_reg u_masked_out_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+2294,"soc_top gpio_32 u_reg u_masked_out_lower_mask qe", false,-1);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_masked_out_lower_mask qre", false,-1);
        tracep->declBus(c+2082,"soc_top gpio_32 u_reg u_masked_out_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+3088,"soc_top gpio_32 u_reg u_masked_out_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+4210,"soc_top gpio_32 u_reg u_masked_out_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+2310,"soc_top gpio_32 u_reg u_masked_out_upper_data re", false,-1);
        tracep->declBit(c+2295,"soc_top gpio_32 u_reg u_masked_out_upper_data we", false,-1);
        tracep->declBus(c+2083,"soc_top gpio_32 u_reg u_masked_out_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+3077,"soc_top gpio_32 u_reg u_masked_out_upper_data d", false,-1, 15,0);
        tracep->declBit(c+2295,"soc_top gpio_32 u_reg u_masked_out_upper_data qe", false,-1);
        tracep->declBit(c+2310,"soc_top gpio_32 u_reg u_masked_out_upper_data qre", false,-1);
        tracep->declBus(c+2083,"soc_top gpio_32 u_reg u_masked_out_upper_data q", false,-1, 15,0);
        tracep->declBus(c+3077,"soc_top gpio_32 u_reg u_masked_out_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+4210,"soc_top gpio_32 u_reg u_masked_out_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_masked_out_upper_mask re", false,-1);
        tracep->declBit(c+2295,"soc_top gpio_32 u_reg u_masked_out_upper_mask we", false,-1);
        tracep->declBus(c+2084,"soc_top gpio_32 u_reg u_masked_out_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+3089,"soc_top gpio_32 u_reg u_masked_out_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+2295,"soc_top gpio_32 u_reg u_masked_out_upper_mask qe", false,-1);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_masked_out_upper_mask qre", false,-1);
        tracep->declBus(c+2084,"soc_top gpio_32 u_reg u_masked_out_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+3089,"soc_top gpio_32 u_reg u_masked_out_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+4202,"soc_top gpio_32 u_reg u_direct_oe DW", false,-1, 31,0);
        tracep->declBit(c+2311,"soc_top gpio_32 u_reg u_direct_oe re", false,-1);
        tracep->declBit(c+2296,"soc_top gpio_32 u_reg u_direct_oe we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_direct_oe wd", false,-1, 31,0);
        tracep->declBus(c+3078,"soc_top gpio_32 u_reg u_direct_oe d", false,-1, 31,0);
        tracep->declBit(c+2296,"soc_top gpio_32 u_reg u_direct_oe qe", false,-1);
        tracep->declBit(c+2311,"soc_top gpio_32 u_reg u_direct_oe qre", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_direct_oe q", false,-1, 31,0);
        tracep->declBus(c+3078,"soc_top gpio_32 u_reg u_direct_oe qs", false,-1, 31,0);
        tracep->declBus(c+4210,"soc_top gpio_32 u_reg u_masked_oe_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+2312,"soc_top gpio_32 u_reg u_masked_oe_lower_data re", false,-1);
        tracep->declBit(c+2297,"soc_top gpio_32 u_reg u_masked_oe_lower_data we", false,-1);
        tracep->declBus(c+2083,"soc_top gpio_32 u_reg u_masked_oe_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+3079,"soc_top gpio_32 u_reg u_masked_oe_lower_data d", false,-1, 15,0);
        tracep->declBit(c+2297,"soc_top gpio_32 u_reg u_masked_oe_lower_data qe", false,-1);
        tracep->declBit(c+2312,"soc_top gpio_32 u_reg u_masked_oe_lower_data qre", false,-1);
        tracep->declBus(c+2083,"soc_top gpio_32 u_reg u_masked_oe_lower_data q", false,-1, 15,0);
        tracep->declBus(c+3079,"soc_top gpio_32 u_reg u_masked_oe_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+4210,"soc_top gpio_32 u_reg u_masked_oe_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+2312,"soc_top gpio_32 u_reg u_masked_oe_lower_mask re", false,-1);
        tracep->declBit(c+2297,"soc_top gpio_32 u_reg u_masked_oe_lower_mask we", false,-1);
        tracep->declBus(c+2084,"soc_top gpio_32 u_reg u_masked_oe_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+3080,"soc_top gpio_32 u_reg u_masked_oe_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+2297,"soc_top gpio_32 u_reg u_masked_oe_lower_mask qe", false,-1);
        tracep->declBit(c+2312,"soc_top gpio_32 u_reg u_masked_oe_lower_mask qre", false,-1);
        tracep->declBus(c+2084,"soc_top gpio_32 u_reg u_masked_oe_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+3080,"soc_top gpio_32 u_reg u_masked_oe_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+4210,"soc_top gpio_32 u_reg u_masked_oe_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+2313,"soc_top gpio_32 u_reg u_masked_oe_upper_data re", false,-1);
        tracep->declBit(c+2298,"soc_top gpio_32 u_reg u_masked_oe_upper_data we", false,-1);
        tracep->declBus(c+2083,"soc_top gpio_32 u_reg u_masked_oe_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+3081,"soc_top gpio_32 u_reg u_masked_oe_upper_data d", false,-1, 15,0);
        tracep->declBit(c+2298,"soc_top gpio_32 u_reg u_masked_oe_upper_data qe", false,-1);
        tracep->declBit(c+2313,"soc_top gpio_32 u_reg u_masked_oe_upper_data qre", false,-1);
        tracep->declBus(c+2083,"soc_top gpio_32 u_reg u_masked_oe_upper_data q", false,-1, 15,0);
        tracep->declBus(c+3081,"soc_top gpio_32 u_reg u_masked_oe_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+4210,"soc_top gpio_32 u_reg u_masked_oe_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+2313,"soc_top gpio_32 u_reg u_masked_oe_upper_mask re", false,-1);
        tracep->declBit(c+2298,"soc_top gpio_32 u_reg u_masked_oe_upper_mask we", false,-1);
        tracep->declBus(c+2084,"soc_top gpio_32 u_reg u_masked_oe_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+3082,"soc_top gpio_32 u_reg u_masked_oe_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+2298,"soc_top gpio_32 u_reg u_masked_oe_upper_mask qe", false,-1);
        tracep->declBit(c+2313,"soc_top gpio_32 u_reg u_masked_oe_upper_mask qre", false,-1);
        tracep->declBus(c+2084,"soc_top gpio_32 u_reg u_masked_oe_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+3082,"soc_top gpio_32 u_reg u_masked_oe_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising RESVAL", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising rst_ni", false,-1);
        tracep->declBit(c+3378,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising wd", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising de", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising d", false,-1, 31,0);
        tracep->declBit(c+3203,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising qe", false,-1);
        tracep->declBus(c+371,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising q", false,-1, 31,0);
        tracep->declBus(c+371,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising qs", false,-1, 31,0);
        tracep->declBit(c+3378,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en", false,-1);
        tracep->declBus(c+2222,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_data", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3378,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb de", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+371,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3378,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2222,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+371,"soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling RESVAL", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling rst_ni", false,-1);
        tracep->declBit(c+3379,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling wd", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling de", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling d", false,-1, 31,0);
        tracep->declBit(c+3204,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling qe", false,-1);
        tracep->declBus(c+975,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling q", false,-1, 31,0);
        tracep->declBus(c+975,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling qs", false,-1, 31,0);
        tracep->declBit(c+3379,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en", false,-1);
        tracep->declBus(c+2223,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_data", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3379,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb de", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+975,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3379,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2223,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+975,"soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh RESVAL", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh rst_ni", false,-1);
        tracep->declBit(c+3380,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wd", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh de", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh d", false,-1, 31,0);
        tracep->declBit(c+3205,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh qe", false,-1);
        tracep->declBus(c+976,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh q", false,-1, 31,0);
        tracep->declBus(c+976,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh qs", false,-1, 31,0);
        tracep->declBit(c+3380,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en", false,-1);
        tracep->declBus(c+2224,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_data", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3380,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb de", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+976,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3380,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2224,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+976,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow RESVAL", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow rst_ni", false,-1);
        tracep->declBit(c+3381,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wd", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow de", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow d", false,-1, 31,0);
        tracep->declBit(c+3206,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow qe", false,-1);
        tracep->declBus(c+977,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow q", false,-1, 31,0);
        tracep->declBus(c+977,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow qs", false,-1, 31,0);
        tracep->declBit(c+3381,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en", false,-1);
        tracep->declBus(c+2225,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_data", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3381,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb de", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+977,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3381,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2225,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+977,"soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_ctrl_en_input_filter DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top gpio_32 u_reg u_ctrl_en_input_filter SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_ctrl_en_input_filter RESVAL", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 u_reg u_ctrl_en_input_filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 u_reg u_ctrl_en_input_filter rst_ni", false,-1);
        tracep->declBit(c+3382,"soc_top gpio_32 u_reg u_ctrl_en_input_filter we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_ctrl_en_input_filter wd", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_ctrl_en_input_filter de", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_ctrl_en_input_filter d", false,-1, 31,0);
        tracep->declBit(c+3207,"soc_top gpio_32 u_reg u_ctrl_en_input_filter qe", false,-1);
        tracep->declBus(c+978,"soc_top gpio_32 u_reg u_ctrl_en_input_filter q", false,-1, 31,0);
        tracep->declBus(c+978,"soc_top gpio_32 u_reg u_ctrl_en_input_filter qs", false,-1, 31,0);
        tracep->declBit(c+3382,"soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en", false,-1);
        tracep->declBus(c+2226,"soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_data", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3382,"soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb we", false,-1);
        tracep->declBus(c+2079,"soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb de", false,-1);
        tracep->declBus(c+3848,"soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+978,"soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3382,"soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2226,"soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+978,"soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[0] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[0] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[0] filter rst_ni", false,-1);
        tracep->declBit(c+3162,"soc_top gpio_32 gen_filter[0] filter enable_i", false,-1);
        tracep->declBit(c+3564,"soc_top gpio_32 gen_filter[0] filter filter_i", false,-1);
        tracep->declBit(c+3565,"soc_top gpio_32 gen_filter[0] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[0] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[0] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3208,"soc_top gpio_32 gen_filter[0] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3249,"soc_top gpio_32 gen_filter[0] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3209,"soc_top gpio_32 gen_filter[0] filter filter_q", false,-1);
        tracep->declBit(c+3030,"soc_top gpio_32 gen_filter[0] filter stored_value_q", false,-1);
        tracep->declBit(c+3250,"soc_top gpio_32 gen_filter[0] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[1] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[1] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[1] filter rst_ni", false,-1);
        tracep->declBit(c+3163,"soc_top gpio_32 gen_filter[1] filter enable_i", false,-1);
        tracep->declBit(c+3566,"soc_top gpio_32 gen_filter[1] filter filter_i", false,-1);
        tracep->declBit(c+3567,"soc_top gpio_32 gen_filter[1] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[1] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[1] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3210,"soc_top gpio_32 gen_filter[1] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3251,"soc_top gpio_32 gen_filter[1] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3211,"soc_top gpio_32 gen_filter[1] filter filter_q", false,-1);
        tracep->declBit(c+2596,"soc_top gpio_32 gen_filter[1] filter stored_value_q", false,-1);
        tracep->declBit(c+3252,"soc_top gpio_32 gen_filter[1] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[2] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[2] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[2] filter rst_ni", false,-1);
        tracep->declBit(c+3164,"soc_top gpio_32 gen_filter[2] filter enable_i", false,-1);
        tracep->declBit(c+3568,"soc_top gpio_32 gen_filter[2] filter filter_i", false,-1);
        tracep->declBit(c+3569,"soc_top gpio_32 gen_filter[2] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[2] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[2] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2683,"soc_top gpio_32 gen_filter[2] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2752,"soc_top gpio_32 gen_filter[2] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2684,"soc_top gpio_32 gen_filter[2] filter filter_q", false,-1);
        tracep->declBit(c+2685,"soc_top gpio_32 gen_filter[2] filter stored_value_q", false,-1);
        tracep->declBit(c+2753,"soc_top gpio_32 gen_filter[2] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[3] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[3] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[3] filter rst_ni", false,-1);
        tracep->declBit(c+3165,"soc_top gpio_32 gen_filter[3] filter enable_i", false,-1);
        tracep->declBit(c+3570,"soc_top gpio_32 gen_filter[3] filter filter_i", false,-1);
        tracep->declBit(c+3571,"soc_top gpio_32 gen_filter[3] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[3] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[3] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2686,"soc_top gpio_32 gen_filter[3] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2754,"soc_top gpio_32 gen_filter[3] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2687,"soc_top gpio_32 gen_filter[3] filter filter_q", false,-1);
        tracep->declBit(c+2688,"soc_top gpio_32 gen_filter[3] filter stored_value_q", false,-1);
        tracep->declBit(c+2755,"soc_top gpio_32 gen_filter[3] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[4] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[4] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[4] filter rst_ni", false,-1);
        tracep->declBit(c+3166,"soc_top gpio_32 gen_filter[4] filter enable_i", false,-1);
        tracep->declBit(c+3572,"soc_top gpio_32 gen_filter[4] filter filter_i", false,-1);
        tracep->declBit(c+3573,"soc_top gpio_32 gen_filter[4] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[4] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[4] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2689,"soc_top gpio_32 gen_filter[4] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2756,"soc_top gpio_32 gen_filter[4] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2690,"soc_top gpio_32 gen_filter[4] filter filter_q", false,-1);
        tracep->declBit(c+2691,"soc_top gpio_32 gen_filter[4] filter stored_value_q", false,-1);
        tracep->declBit(c+2757,"soc_top gpio_32 gen_filter[4] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[5] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[5] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[5] filter rst_ni", false,-1);
        tracep->declBit(c+3167,"soc_top gpio_32 gen_filter[5] filter enable_i", false,-1);
        tracep->declBit(c+3574,"soc_top gpio_32 gen_filter[5] filter filter_i", false,-1);
        tracep->declBit(c+3575,"soc_top gpio_32 gen_filter[5] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[5] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[5] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2692,"soc_top gpio_32 gen_filter[5] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2758,"soc_top gpio_32 gen_filter[5] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2693,"soc_top gpio_32 gen_filter[5] filter filter_q", false,-1);
        tracep->declBit(c+2694,"soc_top gpio_32 gen_filter[5] filter stored_value_q", false,-1);
        tracep->declBit(c+2759,"soc_top gpio_32 gen_filter[5] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[6] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[6] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[6] filter rst_ni", false,-1);
        tracep->declBit(c+3168,"soc_top gpio_32 gen_filter[6] filter enable_i", false,-1);
        tracep->declBit(c+3576,"soc_top gpio_32 gen_filter[6] filter filter_i", false,-1);
        tracep->declBit(c+3577,"soc_top gpio_32 gen_filter[6] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[6] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[6] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2695,"soc_top gpio_32 gen_filter[6] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2760,"soc_top gpio_32 gen_filter[6] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2696,"soc_top gpio_32 gen_filter[6] filter filter_q", false,-1);
        tracep->declBit(c+2697,"soc_top gpio_32 gen_filter[6] filter stored_value_q", false,-1);
        tracep->declBit(c+2761,"soc_top gpio_32 gen_filter[6] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[7] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[7] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[7] filter rst_ni", false,-1);
        tracep->declBit(c+3169,"soc_top gpio_32 gen_filter[7] filter enable_i", false,-1);
        tracep->declBit(c+3578,"soc_top gpio_32 gen_filter[7] filter filter_i", false,-1);
        tracep->declBit(c+3579,"soc_top gpio_32 gen_filter[7] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[7] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[7] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2698,"soc_top gpio_32 gen_filter[7] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2762,"soc_top gpio_32 gen_filter[7] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2699,"soc_top gpio_32 gen_filter[7] filter filter_q", false,-1);
        tracep->declBit(c+2700,"soc_top gpio_32 gen_filter[7] filter stored_value_q", false,-1);
        tracep->declBit(c+2763,"soc_top gpio_32 gen_filter[7] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[8] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[8] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[8] filter rst_ni", false,-1);
        tracep->declBit(c+3170,"soc_top gpio_32 gen_filter[8] filter enable_i", false,-1);
        tracep->declBit(c+3580,"soc_top gpio_32 gen_filter[8] filter filter_i", false,-1);
        tracep->declBit(c+3581,"soc_top gpio_32 gen_filter[8] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[8] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[8] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2597,"soc_top gpio_32 gen_filter[8] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2663,"soc_top gpio_32 gen_filter[8] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2598,"soc_top gpio_32 gen_filter[8] filter filter_q", false,-1);
        tracep->declBit(c+2599,"soc_top gpio_32 gen_filter[8] filter stored_value_q", false,-1);
        tracep->declBit(c+2664,"soc_top gpio_32 gen_filter[8] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[9] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[9] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[9] filter rst_ni", false,-1);
        tracep->declBit(c+3171,"soc_top gpio_32 gen_filter[9] filter enable_i", false,-1);
        tracep->declBit(c+3582,"soc_top gpio_32 gen_filter[9] filter filter_i", false,-1);
        tracep->declBit(c+3583,"soc_top gpio_32 gen_filter[9] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[9] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[9] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2600,"soc_top gpio_32 gen_filter[9] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2665,"soc_top gpio_32 gen_filter[9] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2601,"soc_top gpio_32 gen_filter[9] filter filter_q", false,-1);
        tracep->declBit(c+2602,"soc_top gpio_32 gen_filter[9] filter stored_value_q", false,-1);
        tracep->declBit(c+2666,"soc_top gpio_32 gen_filter[9] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[10] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[10] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[10] filter rst_ni", false,-1);
        tracep->declBit(c+3172,"soc_top gpio_32 gen_filter[10] filter enable_i", false,-1);
        tracep->declBit(c+3584,"soc_top gpio_32 gen_filter[10] filter filter_i", false,-1);
        tracep->declBit(c+3585,"soc_top gpio_32 gen_filter[10] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[10] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[10] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2603,"soc_top gpio_32 gen_filter[10] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2667,"soc_top gpio_32 gen_filter[10] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2604,"soc_top gpio_32 gen_filter[10] filter filter_q", false,-1);
        tracep->declBit(c+2605,"soc_top gpio_32 gen_filter[10] filter stored_value_q", false,-1);
        tracep->declBit(c+2668,"soc_top gpio_32 gen_filter[10] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[11] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[11] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[11] filter rst_ni", false,-1);
        tracep->declBit(c+3173,"soc_top gpio_32 gen_filter[11] filter enable_i", false,-1);
        tracep->declBit(c+3586,"soc_top gpio_32 gen_filter[11] filter filter_i", false,-1);
        tracep->declBit(c+3587,"soc_top gpio_32 gen_filter[11] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[11] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[11] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2606,"soc_top gpio_32 gen_filter[11] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2669,"soc_top gpio_32 gen_filter[11] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2607,"soc_top gpio_32 gen_filter[11] filter filter_q", false,-1);
        tracep->declBit(c+2608,"soc_top gpio_32 gen_filter[11] filter stored_value_q", false,-1);
        tracep->declBit(c+2670,"soc_top gpio_32 gen_filter[11] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[12] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[12] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[12] filter rst_ni", false,-1);
        tracep->declBit(c+3174,"soc_top gpio_32 gen_filter[12] filter enable_i", false,-1);
        tracep->declBit(c+3588,"soc_top gpio_32 gen_filter[12] filter filter_i", false,-1);
        tracep->declBit(c+3589,"soc_top gpio_32 gen_filter[12] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[12] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[12] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3031,"soc_top gpio_32 gen_filter[12] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3057,"soc_top gpio_32 gen_filter[12] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3032,"soc_top gpio_32 gen_filter[12] filter filter_q", false,-1);
        tracep->declBit(c+2936,"soc_top gpio_32 gen_filter[12] filter stored_value_q", false,-1);
        tracep->declBit(c+3058,"soc_top gpio_32 gen_filter[12] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[13] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[13] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[13] filter rst_ni", false,-1);
        tracep->declBit(c+3175,"soc_top gpio_32 gen_filter[13] filter enable_i", false,-1);
        tracep->declBit(c+3590,"soc_top gpio_32 gen_filter[13] filter filter_i", false,-1);
        tracep->declBit(c+3591,"soc_top gpio_32 gen_filter[13] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[13] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[13] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3033,"soc_top gpio_32 gen_filter[13] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3059,"soc_top gpio_32 gen_filter[13] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3034,"soc_top gpio_32 gen_filter[13] filter filter_q", false,-1);
        tracep->declBit(c+2937,"soc_top gpio_32 gen_filter[13] filter stored_value_q", false,-1);
        tracep->declBit(c+3060,"soc_top gpio_32 gen_filter[13] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[14] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[14] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[14] filter rst_ni", false,-1);
        tracep->declBit(c+3176,"soc_top gpio_32 gen_filter[14] filter enable_i", false,-1);
        tracep->declBit(c+3592,"soc_top gpio_32 gen_filter[14] filter filter_i", false,-1);
        tracep->declBit(c+3593,"soc_top gpio_32 gen_filter[14] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[14] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[14] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2938,"soc_top gpio_32 gen_filter[14] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2985,"soc_top gpio_32 gen_filter[14] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2939,"soc_top gpio_32 gen_filter[14] filter filter_q", false,-1);
        tracep->declBit(c+2940,"soc_top gpio_32 gen_filter[14] filter stored_value_q", false,-1);
        tracep->declBit(c+2986,"soc_top gpio_32 gen_filter[14] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[15] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[15] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[15] filter rst_ni", false,-1);
        tracep->declBit(c+3177,"soc_top gpio_32 gen_filter[15] filter enable_i", false,-1);
        tracep->declBit(c+3594,"soc_top gpio_32 gen_filter[15] filter filter_i", false,-1);
        tracep->declBit(c+3595,"soc_top gpio_32 gen_filter[15] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[15] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[15] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2941,"soc_top gpio_32 gen_filter[15] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2987,"soc_top gpio_32 gen_filter[15] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2942,"soc_top gpio_32 gen_filter[15] filter filter_q", false,-1);
        tracep->declBit(c+2943,"soc_top gpio_32 gen_filter[15] filter stored_value_q", false,-1);
        tracep->declBit(c+2988,"soc_top gpio_32 gen_filter[15] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[16] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[16] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[16] filter rst_ni", false,-1);
        tracep->declBit(c+3178,"soc_top gpio_32 gen_filter[16] filter enable_i", false,-1);
        tracep->declBit(c+3596,"soc_top gpio_32 gen_filter[16] filter filter_i", false,-1);
        tracep->declBit(c+3597,"soc_top gpio_32 gen_filter[16] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[16] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[16] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2609,"soc_top gpio_32 gen_filter[16] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2671,"soc_top gpio_32 gen_filter[16] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2610,"soc_top gpio_32 gen_filter[16] filter filter_q", false,-1);
        tracep->declBit(c+2611,"soc_top gpio_32 gen_filter[16] filter stored_value_q", false,-1);
        tracep->declBit(c+2672,"soc_top gpio_32 gen_filter[16] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[17] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[17] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[17] filter rst_ni", false,-1);
        tracep->declBit(c+3179,"soc_top gpio_32 gen_filter[17] filter enable_i", false,-1);
        tracep->declBit(c+3598,"soc_top gpio_32 gen_filter[17] filter filter_i", false,-1);
        tracep->declBit(c+3599,"soc_top gpio_32 gen_filter[17] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[17] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[17] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2612,"soc_top gpio_32 gen_filter[17] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2673,"soc_top gpio_32 gen_filter[17] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2613,"soc_top gpio_32 gen_filter[17] filter filter_q", false,-1);
        tracep->declBit(c+2614,"soc_top gpio_32 gen_filter[17] filter stored_value_q", false,-1);
        tracep->declBit(c+2674,"soc_top gpio_32 gen_filter[17] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[18] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[18] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[18] filter rst_ni", false,-1);
        tracep->declBit(c+3180,"soc_top gpio_32 gen_filter[18] filter enable_i", false,-1);
        tracep->declBit(c+3600,"soc_top gpio_32 gen_filter[18] filter filter_i", false,-1);
        tracep->declBit(c+3601,"soc_top gpio_32 gen_filter[18] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[18] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[18] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3212,"soc_top gpio_32 gen_filter[18] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3253,"soc_top gpio_32 gen_filter[18] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3213,"soc_top gpio_32 gen_filter[18] filter filter_q", false,-1);
        tracep->declBit(c+2615,"soc_top gpio_32 gen_filter[18] filter stored_value_q", false,-1);
        tracep->declBit(c+3254,"soc_top gpio_32 gen_filter[18] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[19] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[19] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[19] filter rst_ni", false,-1);
        tracep->declBit(c+3181,"soc_top gpio_32 gen_filter[19] filter enable_i", false,-1);
        tracep->declBit(c+3602,"soc_top gpio_32 gen_filter[19] filter filter_i", false,-1);
        tracep->declBit(c+3603,"soc_top gpio_32 gen_filter[19] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[19] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[19] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3214,"soc_top gpio_32 gen_filter[19] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3255,"soc_top gpio_32 gen_filter[19] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3215,"soc_top gpio_32 gen_filter[19] filter filter_q", false,-1);
        tracep->declBit(c+2616,"soc_top gpio_32 gen_filter[19] filter stored_value_q", false,-1);
        tracep->declBit(c+3256,"soc_top gpio_32 gen_filter[19] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[20] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[20] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[20] filter rst_ni", false,-1);
        tracep->declBit(c+3182,"soc_top gpio_32 gen_filter[20] filter enable_i", false,-1);
        tracep->declBit(c+3604,"soc_top gpio_32 gen_filter[20] filter filter_i", false,-1);
        tracep->declBit(c+3605,"soc_top gpio_32 gen_filter[20] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[20] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[20] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3216,"soc_top gpio_32 gen_filter[20] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3257,"soc_top gpio_32 gen_filter[20] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3217,"soc_top gpio_32 gen_filter[20] filter filter_q", false,-1);
        tracep->declBit(c+2617,"soc_top gpio_32 gen_filter[20] filter stored_value_q", false,-1);
        tracep->declBit(c+3258,"soc_top gpio_32 gen_filter[20] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[21] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[21] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[21] filter rst_ni", false,-1);
        tracep->declBit(c+3183,"soc_top gpio_32 gen_filter[21] filter enable_i", false,-1);
        tracep->declBit(c+3606,"soc_top gpio_32 gen_filter[21] filter filter_i", false,-1);
        tracep->declBit(c+3607,"soc_top gpio_32 gen_filter[21] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[21] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[21] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3218,"soc_top gpio_32 gen_filter[21] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3259,"soc_top gpio_32 gen_filter[21] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3219,"soc_top gpio_32 gen_filter[21] filter filter_q", false,-1);
        tracep->declBit(c+2618,"soc_top gpio_32 gen_filter[21] filter stored_value_q", false,-1);
        tracep->declBit(c+3260,"soc_top gpio_32 gen_filter[21] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[22] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[22] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[22] filter rst_ni", false,-1);
        tracep->declBit(c+3184,"soc_top gpio_32 gen_filter[22] filter enable_i", false,-1);
        tracep->declBit(c+3608,"soc_top gpio_32 gen_filter[22] filter filter_i", false,-1);
        tracep->declBit(c+3609,"soc_top gpio_32 gen_filter[22] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[22] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[22] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3220,"soc_top gpio_32 gen_filter[22] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3261,"soc_top gpio_32 gen_filter[22] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3221,"soc_top gpio_32 gen_filter[22] filter filter_q", false,-1);
        tracep->declBit(c+2619,"soc_top gpio_32 gen_filter[22] filter stored_value_q", false,-1);
        tracep->declBit(c+3262,"soc_top gpio_32 gen_filter[22] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[23] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[23] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[23] filter rst_ni", false,-1);
        tracep->declBit(c+3185,"soc_top gpio_32 gen_filter[23] filter enable_i", false,-1);
        tracep->declBit(c+3610,"soc_top gpio_32 gen_filter[23] filter filter_i", false,-1);
        tracep->declBit(c+3611,"soc_top gpio_32 gen_filter[23] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[23] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[23] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2620,"soc_top gpio_32 gen_filter[23] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2675,"soc_top gpio_32 gen_filter[23] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2621,"soc_top gpio_32 gen_filter[23] filter filter_q", false,-1);
        tracep->declBit(c+2622,"soc_top gpio_32 gen_filter[23] filter stored_value_q", false,-1);
        tracep->declBit(c+2676,"soc_top gpio_32 gen_filter[23] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[24] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[24] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[24] filter rst_ni", false,-1);
        tracep->declBit(c+3186,"soc_top gpio_32 gen_filter[24] filter enable_i", false,-1);
        tracep->declBit(c+3612,"soc_top gpio_32 gen_filter[24] filter filter_i", false,-1);
        tracep->declBit(c+3613,"soc_top gpio_32 gen_filter[24] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[24] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[24] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2623,"soc_top gpio_32 gen_filter[24] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2677,"soc_top gpio_32 gen_filter[24] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2624,"soc_top gpio_32 gen_filter[24] filter filter_q", false,-1);
        tracep->declBit(c+2625,"soc_top gpio_32 gen_filter[24] filter stored_value_q", false,-1);
        tracep->declBit(c+2678,"soc_top gpio_32 gen_filter[24] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[25] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[25] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[25] filter rst_ni", false,-1);
        tracep->declBit(c+3187,"soc_top gpio_32 gen_filter[25] filter enable_i", false,-1);
        tracep->declBit(c+3614,"soc_top gpio_32 gen_filter[25] filter filter_i", false,-1);
        tracep->declBit(c+3615,"soc_top gpio_32 gen_filter[25] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[25] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[25] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2626,"soc_top gpio_32 gen_filter[25] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2679,"soc_top gpio_32 gen_filter[25] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2627,"soc_top gpio_32 gen_filter[25] filter filter_q", false,-1);
        tracep->declBit(c+2628,"soc_top gpio_32 gen_filter[25] filter stored_value_q", false,-1);
        tracep->declBit(c+2680,"soc_top gpio_32 gen_filter[25] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[26] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[26] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[26] filter rst_ni", false,-1);
        tracep->declBit(c+3188,"soc_top gpio_32 gen_filter[26] filter enable_i", false,-1);
        tracep->declBit(c+3616,"soc_top gpio_32 gen_filter[26] filter filter_i", false,-1);
        tracep->declBit(c+3617,"soc_top gpio_32 gen_filter[26] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[26] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[26] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2629,"soc_top gpio_32 gen_filter[26] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2681,"soc_top gpio_32 gen_filter[26] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2630,"soc_top gpio_32 gen_filter[26] filter filter_q", false,-1);
        tracep->declBit(c+2631,"soc_top gpio_32 gen_filter[26] filter stored_value_q", false,-1);
        tracep->declBit(c+2682,"soc_top gpio_32 gen_filter[26] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[27] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[27] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[27] filter rst_ni", false,-1);
        tracep->declBit(c+3189,"soc_top gpio_32 gen_filter[27] filter enable_i", false,-1);
        tracep->declBit(c+3618,"soc_top gpio_32 gen_filter[27] filter filter_i", false,-1);
        tracep->declBit(c+3619,"soc_top gpio_32 gen_filter[27] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[27] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[27] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2701,"soc_top gpio_32 gen_filter[27] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2764,"soc_top gpio_32 gen_filter[27] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2702,"soc_top gpio_32 gen_filter[27] filter filter_q", false,-1);
        tracep->declBit(c+2703,"soc_top gpio_32 gen_filter[27] filter stored_value_q", false,-1);
        tracep->declBit(c+2765,"soc_top gpio_32 gen_filter[27] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[28] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[28] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[28] filter rst_ni", false,-1);
        tracep->declBit(c+3190,"soc_top gpio_32 gen_filter[28] filter enable_i", false,-1);
        tracep->declBit(c+3620,"soc_top gpio_32 gen_filter[28] filter filter_i", false,-1);
        tracep->declBit(c+3621,"soc_top gpio_32 gen_filter[28] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[28] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[28] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2704,"soc_top gpio_32 gen_filter[28] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2766,"soc_top gpio_32 gen_filter[28] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2705,"soc_top gpio_32 gen_filter[28] filter filter_q", false,-1);
        tracep->declBit(c+2706,"soc_top gpio_32 gen_filter[28] filter stored_value_q", false,-1);
        tracep->declBit(c+2767,"soc_top gpio_32 gen_filter[28] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[29] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[29] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[29] filter rst_ni", false,-1);
        tracep->declBit(c+3191,"soc_top gpio_32 gen_filter[29] filter enable_i", false,-1);
        tracep->declBit(c+3622,"soc_top gpio_32 gen_filter[29] filter filter_i", false,-1);
        tracep->declBit(c+3623,"soc_top gpio_32 gen_filter[29] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[29] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[29] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2707,"soc_top gpio_32 gen_filter[29] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2768,"soc_top gpio_32 gen_filter[29] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2708,"soc_top gpio_32 gen_filter[29] filter filter_q", false,-1);
        tracep->declBit(c+2709,"soc_top gpio_32 gen_filter[29] filter stored_value_q", false,-1);
        tracep->declBit(c+2769,"soc_top gpio_32 gen_filter[29] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[30] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[30] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[30] filter rst_ni", false,-1);
        tracep->declBit(c+3192,"soc_top gpio_32 gen_filter[30] filter enable_i", false,-1);
        tracep->declBit(c+3624,"soc_top gpio_32 gen_filter[30] filter filter_i", false,-1);
        tracep->declBit(c+3625,"soc_top gpio_32 gen_filter[30] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[30] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[30] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2710,"soc_top gpio_32 gen_filter[30] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2770,"soc_top gpio_32 gen_filter[30] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2711,"soc_top gpio_32 gen_filter[30] filter filter_q", false,-1);
        tracep->declBit(c+2712,"soc_top gpio_32 gen_filter[30] filter stored_value_q", false,-1);
        tracep->declBit(c+2771,"soc_top gpio_32 gen_filter[30] filter update_stored_value", false,-1);
        tracep->declBus(c+4210,"soc_top gpio_32 gen_filter[31] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top gpio_32 gen_filter[31] filter clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top gpio_32 gen_filter[31] filter rst_ni", false,-1);
        tracep->declBit(c+3193,"soc_top gpio_32 gen_filter[31] filter enable_i", false,-1);
        tracep->declBit(c+3626,"soc_top gpio_32 gen_filter[31] filter filter_i", false,-1);
        tracep->declBit(c+3627,"soc_top gpio_32 gen_filter[31] filter filter_o", false,-1);
        tracep->declBus(c+4195,"soc_top gpio_32 gen_filter[31] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4133,"soc_top gpio_32 gen_filter[31] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2713,"soc_top gpio_32 gen_filter[31] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2772,"soc_top gpio_32 gen_filter[31] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2714,"soc_top gpio_32 gen_filter[31] filter filter_q", false,-1);
        tracep->declBit(c+2715,"soc_top gpio_32 gen_filter[31] filter stored_value_q", false,-1);
        tracep->declBit(c+2773,"soc_top gpio_32 gen_filter[31] filter update_stored_value", false,-1);
        tracep->declBit(c+3438,"soc_top iccm clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top iccm rst_ni", false,-1);
        tracep->declBit(c+3110,"soc_top iccm tl_d_i\014 a_valid", false,-1);
        tracep->declBus(c+3111,"soc_top iccm tl_d_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3112,"soc_top iccm tl_d_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3113,"soc_top iccm tl_d_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3114,"soc_top iccm tl_d_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3115,"soc_top iccm tl_d_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3116,"soc_top iccm tl_d_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3117,"soc_top iccm tl_d_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3118,"soc_top iccm tl_d_i\014 d_ready", false,-1);
        tracep->declBit(c+2976,"soc_top iccm tl_d_o\014 d_valid", false,-1);
        tracep->declBus(c+2977,"soc_top iccm tl_d_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2978,"soc_top iccm tl_d_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2979,"soc_top iccm tl_d_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2980,"soc_top iccm tl_d_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2981,"soc_top iccm tl_d_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2982,"soc_top iccm tl_d_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2983,"soc_top iccm tl_d_o\014 d_error", false,-1);
        tracep->declBit(c+2984,"soc_top iccm tl_d_o\014 a_ready", false,-1);
        tracep->declBit(c+4211,"soc_top iccm we", false,-1);
        tracep->declBit(c+3628,"soc_top iccm req", false,-1);
        tracep->declBus(c+3272,"soc_top iccm addr", false,-1, 11,0);
        tracep->declBus(c+4212,"soc_top iccm wdata", false,-1, 31,0);
        tracep->declBus(c+4213,"soc_top iccm wmask", false,-1, 31,0);
        tracep->declBus(c+3629,"soc_top iccm rdata", false,-1, 31,0);
        tracep->declBit(c+4214,"soc_top iccm rvalid", false,-1);
        tracep->declBus(c+4215,"soc_top iccm data_we", false,-1, 3,0);
        tracep->declBit(c+2957,"soc_top iccm instr_valid", false,-1);
        tracep->declBit(c+3438,"soc_top iccm inst_memory CLK", false,-1);
        tracep->declBit(c+3628,"soc_top iccm inst_memory EN", false,-1);
        tracep->declBus(c+4216,"soc_top iccm inst_memory WE", false,-1, 3,0);
        tracep->declBus(c+4212,"soc_top iccm inst_memory DI", false,-1, 31,0);
        tracep->declBus(c+3629,"soc_top iccm inst_memory DO", false,-1, 31,0);
        tracep->declBus(c+3272,"soc_top iccm inst_memory A", false,-1, 11,0);
        tracep->declBus(c+4217,"soc_top iccm inst_memory DEPTH", false,-1, 31,0);
        tracep->declBus(c+4218,"soc_top iccm inst_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top iccm inst_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top iccm inst_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top iccm inst_mem ByteAccess", false,-1);
        tracep->declBit(c+3838,"soc_top iccm inst_mem ErrOnWrite", false,-1);
        tracep->declBit(c+3838,"soc_top iccm inst_mem ErrOnRead", false,-1);
        tracep->declBit(c+3438,"soc_top iccm inst_mem clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top iccm inst_mem rst_ni", false,-1);
        tracep->declBit(c+3110,"soc_top iccm inst_mem tl_i\014 a_valid", false,-1);
        tracep->declBus(c+3111,"soc_top iccm inst_mem tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3112,"soc_top iccm inst_mem tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3113,"soc_top iccm inst_mem tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3114,"soc_top iccm inst_mem tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3115,"soc_top iccm inst_mem tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3116,"soc_top iccm inst_mem tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3117,"soc_top iccm inst_mem tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3118,"soc_top iccm inst_mem tl_i\014 d_ready", false,-1);
        tracep->declBit(c+2976,"soc_top iccm inst_mem tl_o\014 d_valid", false,-1);
        tracep->declBus(c+2977,"soc_top iccm inst_mem tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2978,"soc_top iccm inst_mem tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2979,"soc_top iccm inst_mem tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2980,"soc_top iccm inst_mem tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2981,"soc_top iccm inst_mem tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2982,"soc_top iccm inst_mem tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2983,"soc_top iccm inst_mem tl_o\014 d_error", false,-1);
        tracep->declBit(c+2984,"soc_top iccm inst_mem tl_o\014 a_ready", false,-1);
        tracep->declBit(c+3628,"soc_top iccm inst_mem req_o", false,-1);
        tracep->declBit(c+3846,"soc_top iccm inst_mem gnt_i", false,-1);
        tracep->declBit(c+3630,"soc_top iccm inst_mem we_o", false,-1);
        tracep->declBus(c+3272,"soc_top iccm inst_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+3278,"soc_top iccm inst_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+3273,"soc_top iccm inst_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+3631,"soc_top iccm inst_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+2957,"soc_top iccm inst_mem rvalid_i", false,-1);
        tracep->declBus(c+3870,"soc_top iccm inst_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+4205,"soc_top iccm inst_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top iccm inst_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+4135,"soc_top iccm inst_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+4135,"soc_top iccm inst_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+4219,"soc_top iccm inst_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4220,"soc_top iccm inst_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4221,"soc_top iccm inst_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+3632,"soc_top iccm inst_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+3000,"soc_top iccm inst_mem reqfifo_wready", false,-1);
        tracep->declBit(c+3001,"soc_top iccm inst_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+3270,"soc_top iccm inst_mem reqfifo_rready", false,-1);
        tracep->declBus(c+3119,"soc_top iccm inst_mem reqfifo_wdata\014 op", false,-1, 1,0);
        tracep->declBit(c+3279,"soc_top iccm inst_mem reqfifo_wdata\014 error", false,-1);
        tracep->declBus(c+3120,"soc_top iccm inst_mem reqfifo_wdata\014 size", false,-1, 1,0);
        tracep->declBus(c+3121,"soc_top iccm inst_mem reqfifo_wdata\014 source", false,-1, 7,0);
        tracep->declBus(c+3012,"soc_top iccm inst_mem reqfifo_rdata\014 op", false,-1, 1,0);
        tracep->declBit(c+3013,"soc_top iccm inst_mem reqfifo_rdata\014 error", false,-1);
        tracep->declBus(c+3014,"soc_top iccm inst_mem reqfifo_rdata\014 size", false,-1, 1,0);
        tracep->declBus(c+3015,"soc_top iccm inst_mem reqfifo_rdata\014 source", false,-1, 7,0);
        tracep->declBit(c+3633,"soc_top iccm inst_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+3002,"soc_top iccm inst_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+3016,"soc_top iccm inst_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+3122,"soc_top iccm inst_mem sramreqfifo_wdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+3833,"soc_top iccm inst_mem sramreqfifo_wdata\014 woffset", false,-1, 0,0);
        tracep->declBus(c+3017,"soc_top iccm inst_mem sramreqfifo_rdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+3018,"soc_top iccm inst_mem sramreqfifo_rdata\014 woffset", false,-1, 0,0);
        tracep->declBit(c+3016,"soc_top iccm inst_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+3003,"soc_top iccm inst_mem rspfifo_wready", false,-1);
        tracep->declBit(c+3021,"soc_top iccm inst_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+3634,"soc_top iccm inst_mem rspfifo_rready", false,-1);
        tracep->declBus(c+2989,"soc_top iccm inst_mem rspfifo_wdata\014 data", false,-1, 31,0);
        tracep->declBit(c+3833,"soc_top iccm inst_mem rspfifo_wdata\014 error", false,-1);
        tracep->declBus(c+2990,"soc_top iccm inst_mem rspfifo_rdata\014 data", false,-1, 31,0);
        tracep->declBit(c+2991,"soc_top iccm inst_mem rspfifo_rdata\014 error", false,-1);
        tracep->declBit(c+3280,"soc_top iccm inst_mem error_internal", false,-1);
        tracep->declBit(c+3850,"soc_top iccm inst_mem wr_attr_error", false,-1);
        tracep->declBit(c+3850,"soc_top iccm inst_mem wr_vld_error", false,-1);
        tracep->declBit(c+3850,"soc_top iccm inst_mem rd_vld_error", false,-1);
        tracep->declBit(c+3280,"soc_top iccm inst_mem tlul_error", false,-1);
        tracep->declBit(c+3632,"soc_top iccm inst_mem a_ack", false,-1);
        tracep->declBit(c+3270,"soc_top iccm inst_mem d_ack", false,-1);
        tracep->declBit(c+3628,"soc_top iccm inst_mem sram_ack", false,-1);
        tracep->declBit(c+3635,"soc_top iccm inst_mem d_valid", false,-1);
        tracep->declBit(c+3636,"soc_top iccm inst_mem d_error", false,-1);
        tracep->declBus(c+3850,"soc_top iccm inst_mem woffset", false,-1, 0,0);
        tracep->declBus(c+3274,"soc_top iccm inst_mem wmask_int(0)", false,-1, 31,0);
        tracep->declBus(c+3281,"soc_top iccm inst_mem wdata_int(0)", false,-1, 31,0);
        tracep->declBus(c+3637,"soc_top iccm inst_mem rdata(0)", false,-1, 31,0);
        tracep->declBus(c+3022,"soc_top iccm inst_mem rmask(0)", false,-1, 31,0);
        tracep->declBus(c+2992,"soc_top iccm inst_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top iccm inst_mem unused_rerror", false,-1);
        tracep->declBus(c+3275,"soc_top iccm inst_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+3853,"soc_top iccm inst_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top iccm inst_mem u_err clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top iccm inst_mem u_err rst_ni", false,-1);
        tracep->declBit(c+3110,"soc_top iccm inst_mem u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+3111,"soc_top iccm inst_mem u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3112,"soc_top iccm inst_mem u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3113,"soc_top iccm inst_mem u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3114,"soc_top iccm inst_mem u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3115,"soc_top iccm inst_mem u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3116,"soc_top iccm inst_mem u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3117,"soc_top iccm inst_mem u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3118,"soc_top iccm inst_mem u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+3280,"soc_top iccm inst_mem u_err err_o", false,-1);
        tracep->declBus(c+4206,"soc_top iccm inst_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top iccm inst_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top iccm inst_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+4205,"soc_top iccm inst_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top iccm inst_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+3123,"soc_top iccm inst_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+3638,"soc_top iccm inst_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+3124,"soc_top iccm inst_mem u_err op_full", false,-1);
        tracep->declBit(c+3125,"soc_top iccm inst_mem u_err op_partial", false,-1);
        tracep->declBit(c+3126,"soc_top iccm inst_mem u_err op_get", false,-1);
        tracep->declBit(c+3276,"soc_top iccm inst_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+3639,"soc_top iccm inst_mem u_err mask_chk", false,-1);
        tracep->declBit(c+3277,"soc_top iccm inst_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+3127,"soc_top iccm inst_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+4222,"soc_top iccm inst_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3838,"soc_top iccm inst_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+4132,"soc_top iccm inst_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top iccm inst_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4134,"soc_top iccm inst_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top iccm inst_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top iccm inst_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top iccm inst_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+3632,"soc_top iccm inst_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3000,"soc_top iccm inst_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+3640,"soc_top iccm inst_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+3001,"soc_top iccm inst_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3270,"soc_top iccm inst_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+3019,"soc_top iccm inst_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+3641,"soc_top iccm inst_mem u_reqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+3845,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4132,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2966,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2944,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+3271,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3642,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3004,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3005,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3004,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2967,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2945,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2968,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2946,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+2958,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+2959,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo storage(1)", false,-1, 12,0);
        tracep->declBus(c+3643,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+3643,"soc_top iccm inst_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+4223,"soc_top iccm inst_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3838,"soc_top iccm inst_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+4132,"soc_top iccm inst_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top iccm inst_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4134,"soc_top iccm inst_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top iccm inst_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top iccm inst_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top iccm inst_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+3633,"soc_top iccm inst_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+3002,"soc_top iccm inst_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+3128,"soc_top iccm inst_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+3006,"soc_top iccm inst_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+3016,"soc_top iccm inst_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+3020,"soc_top iccm inst_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+3644,"soc_top iccm inst_mem u_sramreqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+3845,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4132,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2969,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2947,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+3645,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3646,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3007,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3008,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3007,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2970,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2948,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2971,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2949,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+2960,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo storage(0)", false,-1, 4,0);
        tracep->declBus(c+2961,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo storage(1)", false,-1, 4,0);
        tracep->declBus(c+3647,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+3647,"soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+4224,"soc_top iccm inst_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top iccm inst_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+4132,"soc_top iccm inst_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top iccm inst_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4134,"soc_top iccm inst_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top iccm inst_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top iccm inst_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top iccm inst_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+3016,"soc_top iccm inst_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3003,"soc_top iccm inst_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+2993,"soc_top iccm inst_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+3021,"soc_top iccm inst_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3634,"soc_top iccm inst_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+2995,"soc_top iccm inst_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+3648,"soc_top iccm inst_mem u_rspfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+3845,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4132,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2972,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2950,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+3023,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3649,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3009,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3010,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3024,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2973,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2951,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2974,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2952,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declQuad(c+2962,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo storage(0)", false,-1, 32,0);
        tracep->declQuad(c+2964,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo storage(1)", false,-1, 32,0);
        tracep->declQuad(c+3650,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+3652,"soc_top iccm inst_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+3438,"soc_top dccm clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top dccm rst_ni", false,-1);
        tracep->declBit(c+1806,"soc_top dccm tl_d_i\014 a_valid", false,-1);
        tracep->declBus(c+1807,"soc_top dccm tl_d_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1808,"soc_top dccm tl_d_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1809,"soc_top dccm tl_d_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1810,"soc_top dccm tl_d_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1811,"soc_top dccm tl_d_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1812,"soc_top dccm tl_d_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1813,"soc_top dccm tl_d_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1814,"soc_top dccm tl_d_i\014 d_ready", false,-1);
        tracep->declBit(c+1375,"soc_top dccm tl_d_o\014 d_valid", false,-1);
        tracep->declBus(c+1376,"soc_top dccm tl_d_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1377,"soc_top dccm tl_d_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1378,"soc_top dccm tl_d_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1379,"soc_top dccm tl_d_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1380,"soc_top dccm tl_d_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1381,"soc_top dccm tl_d_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1382,"soc_top dccm tl_d_o\014 d_error", false,-1);
        tracep->declBit(c+1383,"soc_top dccm tl_d_o\014 a_ready", false,-1);
        tracep->declBit(c+2267,"soc_top dccm we", false,-1);
        tracep->declBit(c+2268,"soc_top dccm req", false,-1);
        tracep->declBus(c+2269,"soc_top dccm addr", false,-1, 11,0);
        tracep->declBus(c+2270,"soc_top dccm wdata", false,-1, 31,0);
        tracep->declBus(c+2271,"soc_top dccm wmask", false,-1, 31,0);
        tracep->declBus(c+3654,"soc_top dccm rdata", false,-1, 31,0);
        tracep->declBit(c+1223,"soc_top dccm rvalid", false,-1);
        tracep->declBus(c+2272,"soc_top dccm data_we", false,-1, 3,0);
        tracep->declBit(c+3438,"soc_top dccm dccm CLK", false,-1);
        tracep->declBit(c+2268,"soc_top dccm dccm EN", false,-1);
        tracep->declBus(c+2272,"soc_top dccm dccm WE", false,-1, 3,0);
        tracep->declBus(c+2270,"soc_top dccm dccm DI", false,-1, 31,0);
        tracep->declBus(c+3654,"soc_top dccm dccm DO", false,-1, 31,0);
        tracep->declBus(c+2269,"soc_top dccm dccm A", false,-1, 11,0);
        tracep->declBus(c+4217,"soc_top dccm dccm DEPTH", false,-1, 31,0);
        tracep->declBus(c+4218,"soc_top dccm data_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top dccm data_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+4205,"soc_top dccm data_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top dccm data_mem ByteAccess", false,-1);
        tracep->declBit(c+3838,"soc_top dccm data_mem ErrOnWrite", false,-1);
        tracep->declBit(c+3838,"soc_top dccm data_mem ErrOnRead", false,-1);
        tracep->declBit(c+3438,"soc_top dccm data_mem clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top dccm data_mem rst_ni", false,-1);
        tracep->declBit(c+1806,"soc_top dccm data_mem tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1807,"soc_top dccm data_mem tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1808,"soc_top dccm data_mem tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1809,"soc_top dccm data_mem tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1810,"soc_top dccm data_mem tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1811,"soc_top dccm data_mem tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1812,"soc_top dccm data_mem tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1813,"soc_top dccm data_mem tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1814,"soc_top dccm data_mem tl_i\014 d_ready", false,-1);
        tracep->declBit(c+1375,"soc_top dccm data_mem tl_o\014 d_valid", false,-1);
        tracep->declBus(c+1376,"soc_top dccm data_mem tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1377,"soc_top dccm data_mem tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1378,"soc_top dccm data_mem tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1379,"soc_top dccm data_mem tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1380,"soc_top dccm data_mem tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1381,"soc_top dccm data_mem tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1382,"soc_top dccm data_mem tl_o\014 d_error", false,-1);
        tracep->declBit(c+1383,"soc_top dccm data_mem tl_o\014 a_ready", false,-1);
        tracep->declBit(c+2268,"soc_top dccm data_mem req_o", false,-1);
        tracep->declBit(c+3846,"soc_top dccm data_mem gnt_i", false,-1);
        tracep->declBit(c+2267,"soc_top dccm data_mem we_o", false,-1);
        tracep->declBus(c+2269,"soc_top dccm data_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+2270,"soc_top dccm data_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+2271,"soc_top dccm data_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+3654,"soc_top dccm data_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+1223,"soc_top dccm data_mem rvalid_i", false,-1);
        tracep->declBus(c+3870,"soc_top dccm data_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+4205,"soc_top dccm data_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top dccm data_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+4135,"soc_top dccm data_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+4135,"soc_top dccm data_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+4219,"soc_top dccm data_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4220,"soc_top dccm data_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4221,"soc_top dccm data_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+3655,"soc_top dccm data_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+1255,"soc_top dccm data_mem reqfifo_wready", false,-1);
        tracep->declBit(c+1256,"soc_top dccm data_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+3656,"soc_top dccm data_mem reqfifo_rready", false,-1);
        tracep->declBus(c+2091,"soc_top dccm data_mem reqfifo_wdata\014 op", false,-1, 1,0);
        tracep->declBit(c+2273,"soc_top dccm data_mem reqfifo_wdata\014 error", false,-1);
        tracep->declBus(c+2092,"soc_top dccm data_mem reqfifo_wdata\014 size", false,-1, 1,0);
        tracep->declBus(c+2093,"soc_top dccm data_mem reqfifo_wdata\014 source", false,-1, 7,0);
        tracep->declBus(c+1267,"soc_top dccm data_mem reqfifo_rdata\014 op", false,-1, 1,0);
        tracep->declBit(c+1268,"soc_top dccm data_mem reqfifo_rdata\014 error", false,-1);
        tracep->declBus(c+1269,"soc_top dccm data_mem reqfifo_rdata\014 size", false,-1, 1,0);
        tracep->declBus(c+1270,"soc_top dccm data_mem reqfifo_rdata\014 source", false,-1, 7,0);
        tracep->declBit(c+2274,"soc_top dccm data_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+1257,"soc_top dccm data_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+1271,"soc_top dccm data_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+2094,"soc_top dccm data_mem sramreqfifo_wdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+3833,"soc_top dccm data_mem sramreqfifo_wdata\014 woffset", false,-1, 0,0);
        tracep->declBus(c+1272,"soc_top dccm data_mem sramreqfifo_rdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+1273,"soc_top dccm data_mem sramreqfifo_rdata\014 woffset", false,-1, 0,0);
        tracep->declBit(c+1271,"soc_top dccm data_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+1258,"soc_top dccm data_mem rspfifo_wready", false,-1);
        tracep->declBit(c+1694,"soc_top dccm data_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+3657,"soc_top dccm data_mem rspfifo_rready", false,-1);
        tracep->declBus(c+1695,"soc_top dccm data_mem rspfifo_wdata\014 data", false,-1, 31,0);
        tracep->declBit(c+3833,"soc_top dccm data_mem rspfifo_wdata\014 error", false,-1);
        tracep->declBus(c+1696,"soc_top dccm data_mem rspfifo_rdata\014 data", false,-1, 31,0);
        tracep->declBit(c+1697,"soc_top dccm data_mem rspfifo_rdata\014 error", false,-1);
        tracep->declBit(c+2275,"soc_top dccm data_mem error_internal", false,-1);
        tracep->declBit(c+3850,"soc_top dccm data_mem wr_attr_error", false,-1);
        tracep->declBit(c+3850,"soc_top dccm data_mem wr_vld_error", false,-1);
        tracep->declBit(c+3850,"soc_top dccm data_mem rd_vld_error", false,-1);
        tracep->declBit(c+2275,"soc_top dccm data_mem tlul_error", false,-1);
        tracep->declBit(c+3655,"soc_top dccm data_mem a_ack", false,-1);
        tracep->declBit(c+3656,"soc_top dccm data_mem d_ack", false,-1);
        tracep->declBit(c+2268,"soc_top dccm data_mem sram_ack", false,-1);
        tracep->declBit(c+1698,"soc_top dccm data_mem d_valid", false,-1);
        tracep->declBit(c+3658,"soc_top dccm data_mem d_error", false,-1);
        tracep->declBus(c+3850,"soc_top dccm data_mem woffset", false,-1, 0,0);
        tracep->declBus(c+2276,"soc_top dccm data_mem wmask_int(0)", false,-1, 31,0);
        tracep->declBus(c+2277,"soc_top dccm data_mem wdata_int(0)", false,-1, 31,0);
        tracep->declBus(c+3659,"soc_top dccm data_mem rdata(0)", false,-1, 31,0);
        tracep->declBus(c+1699,"soc_top dccm data_mem rmask(0)", false,-1, 31,0);
        tracep->declBus(c+1700,"soc_top dccm data_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+3850,"soc_top dccm data_mem unused_rerror", false,-1);
        tracep->declBus(c+3660,"soc_top dccm data_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+3853,"soc_top dccm data_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top dccm data_mem u_err clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top dccm data_mem u_err rst_ni", false,-1);
        tracep->declBit(c+1806,"soc_top dccm data_mem u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1807,"soc_top dccm data_mem u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1808,"soc_top dccm data_mem u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1809,"soc_top dccm data_mem u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1810,"soc_top dccm data_mem u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1811,"soc_top dccm data_mem u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1812,"soc_top dccm data_mem u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1813,"soc_top dccm data_mem u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1814,"soc_top dccm data_mem u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+2275,"soc_top dccm data_mem u_err err_o", false,-1);
        tracep->declBus(c+4206,"soc_top dccm data_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top dccm data_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top dccm data_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+4205,"soc_top dccm data_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top dccm data_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+2095,"soc_top dccm data_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+3661,"soc_top dccm data_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+2096,"soc_top dccm data_mem u_err op_full", false,-1);
        tracep->declBit(c+2097,"soc_top dccm data_mem u_err op_partial", false,-1);
        tracep->declBit(c+2098,"soc_top dccm data_mem u_err op_get", false,-1);
        tracep->declBit(c+2278,"soc_top dccm data_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+2279,"soc_top dccm data_mem u_err mask_chk", false,-1);
        tracep->declBit(c+2280,"soc_top dccm data_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+2099,"soc_top dccm data_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+4222,"soc_top dccm data_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3838,"soc_top dccm data_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+4195,"soc_top dccm data_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top dccm data_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4225,"soc_top dccm data_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top dccm data_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top dccm data_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top dccm data_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+3655,"soc_top dccm data_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1255,"soc_top dccm data_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+3662,"soc_top dccm data_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+1256,"soc_top dccm data_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3656,"soc_top dccm data_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+1274,"soc_top dccm data_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+3663,"soc_top dccm data_mem u_reqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+4132,"soc_top dccm data_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4226,"soc_top dccm data_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+1206,"soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+1207,"soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+2281,"soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3664,"soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+1259,"soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+1260,"soc_top dccm data_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+1259,"soc_top dccm data_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+1208,"soc_top dccm data_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+1209,"soc_top dccm data_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+1210,"soc_top dccm data_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+1211,"soc_top dccm data_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declBus(c+928,"soc_top dccm data_mem u_reqfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+929,"soc_top dccm data_mem u_reqfifo gen_normal_fifo storage(1)", false,-1, 12,0);
        tracep->declBus(c+930,"soc_top dccm data_mem u_reqfifo gen_normal_fifo storage(2)", false,-1, 12,0);
        tracep->declBus(c+931,"soc_top dccm data_mem u_reqfifo gen_normal_fifo storage(3)", false,-1, 12,0);
        tracep->declBus(c+3665,"soc_top dccm data_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+3665,"soc_top dccm data_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+4223,"soc_top dccm data_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+3838,"soc_top dccm data_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+4195,"soc_top dccm data_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top dccm data_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4225,"soc_top dccm data_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top dccm data_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top dccm data_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top dccm data_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+2274,"soc_top dccm data_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+1257,"soc_top dccm data_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+2100,"soc_top dccm data_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+1261,"soc_top dccm data_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+1271,"soc_top dccm data_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+1275,"soc_top dccm data_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+3666,"soc_top dccm data_mem u_sramreqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+4132,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4226,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+1212,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+1213,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+2282,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3667,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+1262,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+1263,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+1262,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+1214,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+1215,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+1216,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+1217,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declBus(c+932,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage(0)", false,-1, 4,0);
        tracep->declBus(c+933,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage(1)", false,-1, 4,0);
        tracep->declBus(c+934,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage(2)", false,-1, 4,0);
        tracep->declBus(c+935,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage(3)", false,-1, 4,0);
        tracep->declBus(c+3668,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+3668,"soc_top dccm data_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+4224,"soc_top dccm data_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top dccm data_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+4195,"soc_top dccm data_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+3844,"soc_top dccm data_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4225,"soc_top dccm data_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top dccm data_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top dccm data_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top dccm data_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+1271,"soc_top dccm data_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1258,"soc_top dccm data_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+1701,"soc_top dccm data_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+1694,"soc_top dccm data_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3657,"soc_top dccm data_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+1703,"soc_top dccm data_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+3669,"soc_top dccm data_mem u_rspfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+4132,"soc_top dccm data_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4226,"soc_top dccm data_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+1232,"soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+1218,"soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+1705,"soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3670,"soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+1264,"soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+1265,"soc_top dccm data_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+1706,"soc_top dccm data_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+1233,"soc_top dccm data_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+1219,"soc_top dccm data_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+1234,"soc_top dccm data_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+1220,"soc_top dccm data_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declQuad(c+1224,"soc_top dccm data_mem u_rspfifo gen_normal_fifo storage(0)", false,-1, 32,0);
        tracep->declQuad(c+1226,"soc_top dccm data_mem u_rspfifo gen_normal_fifo storage(1)", false,-1, 32,0);
        tracep->declQuad(c+1228,"soc_top dccm data_mem u_rspfifo gen_normal_fifo storage(2)", false,-1, 32,0);
        tracep->declQuad(c+1230,"soc_top dccm data_mem u_rspfifo gen_normal_fifo storage(3)", false,-1, 32,0);
        tracep->declQuad(c+3671,"soc_top dccm data_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+3673,"soc_top dccm data_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBus(c+4219,"soc_top intr_controller SRCW", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top intr_controller clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller rst_ni", false,-1);
        tracep->declBit(c+1833,"soc_top intr_controller tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1834,"soc_top intr_controller tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1835,"soc_top intr_controller tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1836,"soc_top intr_controller tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1837,"soc_top intr_controller tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1838,"soc_top intr_controller tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1839,"soc_top intr_controller tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1840,"soc_top intr_controller tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1841,"soc_top intr_controller tl_i\014 d_ready", false,-1);
        tracep->declBit(c+405,"soc_top intr_controller tl_o\014 d_valid", false,-1);
        tracep->declBus(c+406,"soc_top intr_controller tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+407,"soc_top intr_controller tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+408,"soc_top intr_controller tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+409,"soc_top intr_controller tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+410,"soc_top intr_controller tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+411,"soc_top intr_controller tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+412,"soc_top intr_controller tl_o\014 d_error", false,-1);
        tracep->declBit(c+413,"soc_top intr_controller tl_o\014 a_ready", false,-1);
        tracep->declBus(c+3011,"soc_top intr_controller intr_src_i", false,-1, 31,0);
        tracep->declBus(c+321,"soc_top intr_controller irq_o", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2774+i*1,"soc_top intr_controller irq_id_o", true,(i+0), 4,0);}}
        tracep->declBus(c+1006,"soc_top intr_controller msip_o", false,-1, 0,0);
        tracep->declBit(c+1007,"soc_top intr_controller reg2hw\014 le(0)\014 q", false,-1);
        tracep->declBit(c+1008,"soc_top intr_controller reg2hw\014 le(1)\014 q", false,-1);
        tracep->declBit(c+1009,"soc_top intr_controller reg2hw\014 le(2)\014 q", false,-1);
        tracep->declBit(c+1010,"soc_top intr_controller reg2hw\014 le(3)\014 q", false,-1);
        tracep->declBit(c+1011,"soc_top intr_controller reg2hw\014 le(4)\014 q", false,-1);
        tracep->declBit(c+1012,"soc_top intr_controller reg2hw\014 le(5)\014 q", false,-1);
        tracep->declBit(c+1013,"soc_top intr_controller reg2hw\014 le(6)\014 q", false,-1);
        tracep->declBit(c+1014,"soc_top intr_controller reg2hw\014 le(7)\014 q", false,-1);
        tracep->declBit(c+1015,"soc_top intr_controller reg2hw\014 le(8)\014 q", false,-1);
        tracep->declBit(c+1016,"soc_top intr_controller reg2hw\014 le(9)\014 q", false,-1);
        tracep->declBit(c+1017,"soc_top intr_controller reg2hw\014 le(10)\014 q", false,-1);
        tracep->declBit(c+1018,"soc_top intr_controller reg2hw\014 le(11)\014 q", false,-1);
        tracep->declBit(c+1019,"soc_top intr_controller reg2hw\014 le(12)\014 q", false,-1);
        tracep->declBit(c+1020,"soc_top intr_controller reg2hw\014 le(13)\014 q", false,-1);
        tracep->declBit(c+1021,"soc_top intr_controller reg2hw\014 le(14)\014 q", false,-1);
        tracep->declBit(c+1022,"soc_top intr_controller reg2hw\014 le(15)\014 q", false,-1);
        tracep->declBit(c+1023,"soc_top intr_controller reg2hw\014 le(16)\014 q", false,-1);
        tracep->declBit(c+1024,"soc_top intr_controller reg2hw\014 le(17)\014 q", false,-1);
        tracep->declBit(c+1025,"soc_top intr_controller reg2hw\014 le(18)\014 q", false,-1);
        tracep->declBit(c+1026,"soc_top intr_controller reg2hw\014 le(19)\014 q", false,-1);
        tracep->declBit(c+1027,"soc_top intr_controller reg2hw\014 le(20)\014 q", false,-1);
        tracep->declBit(c+1028,"soc_top intr_controller reg2hw\014 le(21)\014 q", false,-1);
        tracep->declBit(c+1029,"soc_top intr_controller reg2hw\014 le(22)\014 q", false,-1);
        tracep->declBit(c+1030,"soc_top intr_controller reg2hw\014 le(23)\014 q", false,-1);
        tracep->declBit(c+1031,"soc_top intr_controller reg2hw\014 le(24)\014 q", false,-1);
        tracep->declBit(c+1032,"soc_top intr_controller reg2hw\014 le(25)\014 q", false,-1);
        tracep->declBit(c+1033,"soc_top intr_controller reg2hw\014 le(26)\014 q", false,-1);
        tracep->declBit(c+1034,"soc_top intr_controller reg2hw\014 le(27)\014 q", false,-1);
        tracep->declBit(c+1035,"soc_top intr_controller reg2hw\014 le(28)\014 q", false,-1);
        tracep->declBit(c+1036,"soc_top intr_controller reg2hw\014 le(29)\014 q", false,-1);
        tracep->declBit(c+1037,"soc_top intr_controller reg2hw\014 le(30)\014 q", false,-1);
        tracep->declBit(c+1038,"soc_top intr_controller reg2hw\014 le(31)\014 q", false,-1);
        tracep->declBus(c+1039,"soc_top intr_controller reg2hw\014 prio0\014 q", false,-1, 2,0);
        tracep->declBus(c+1040,"soc_top intr_controller reg2hw\014 prio1\014 q", false,-1, 2,0);
        tracep->declBus(c+1041,"soc_top intr_controller reg2hw\014 prio2\014 q", false,-1, 2,0);
        tracep->declBus(c+1042,"soc_top intr_controller reg2hw\014 prio3\014 q", false,-1, 2,0);
        tracep->declBus(c+1043,"soc_top intr_controller reg2hw\014 prio4\014 q", false,-1, 2,0);
        tracep->declBus(c+1044,"soc_top intr_controller reg2hw\014 prio5\014 q", false,-1, 2,0);
        tracep->declBus(c+1045,"soc_top intr_controller reg2hw\014 prio6\014 q", false,-1, 2,0);
        tracep->declBus(c+1046,"soc_top intr_controller reg2hw\014 prio7\014 q", false,-1, 2,0);
        tracep->declBus(c+1047,"soc_top intr_controller reg2hw\014 prio8\014 q", false,-1, 2,0);
        tracep->declBus(c+1048,"soc_top intr_controller reg2hw\014 prio9\014 q", false,-1, 2,0);
        tracep->declBus(c+1049,"soc_top intr_controller reg2hw\014 prio10\014 q", false,-1, 2,0);
        tracep->declBus(c+1050,"soc_top intr_controller reg2hw\014 prio11\014 q", false,-1, 2,0);
        tracep->declBus(c+1051,"soc_top intr_controller reg2hw\014 prio12\014 q", false,-1, 2,0);
        tracep->declBus(c+1052,"soc_top intr_controller reg2hw\014 prio13\014 q", false,-1, 2,0);
        tracep->declBus(c+1053,"soc_top intr_controller reg2hw\014 prio14\014 q", false,-1, 2,0);
        tracep->declBus(c+1054,"soc_top intr_controller reg2hw\014 prio15\014 q", false,-1, 2,0);
        tracep->declBus(c+1055,"soc_top intr_controller reg2hw\014 prio16\014 q", false,-1, 2,0);
        tracep->declBus(c+1056,"soc_top intr_controller reg2hw\014 prio17\014 q", false,-1, 2,0);
        tracep->declBus(c+1057,"soc_top intr_controller reg2hw\014 prio18\014 q", false,-1, 2,0);
        tracep->declBus(c+1058,"soc_top intr_controller reg2hw\014 prio19\014 q", false,-1, 2,0);
        tracep->declBus(c+1059,"soc_top intr_controller reg2hw\014 prio20\014 q", false,-1, 2,0);
        tracep->declBus(c+1060,"soc_top intr_controller reg2hw\014 prio21\014 q", false,-1, 2,0);
        tracep->declBus(c+1061,"soc_top intr_controller reg2hw\014 prio22\014 q", false,-1, 2,0);
        tracep->declBus(c+1062,"soc_top intr_controller reg2hw\014 prio23\014 q", false,-1, 2,0);
        tracep->declBus(c+1063,"soc_top intr_controller reg2hw\014 prio24\014 q", false,-1, 2,0);
        tracep->declBus(c+1064,"soc_top intr_controller reg2hw\014 prio25\014 q", false,-1, 2,0);
        tracep->declBus(c+1065,"soc_top intr_controller reg2hw\014 prio26\014 q", false,-1, 2,0);
        tracep->declBus(c+1066,"soc_top intr_controller reg2hw\014 prio27\014 q", false,-1, 2,0);
        tracep->declBus(c+1067,"soc_top intr_controller reg2hw\014 prio28\014 q", false,-1, 2,0);
        tracep->declBus(c+1068,"soc_top intr_controller reg2hw\014 prio29\014 q", false,-1, 2,0);
        tracep->declBus(c+1069,"soc_top intr_controller reg2hw\014 prio30\014 q", false,-1, 2,0);
        tracep->declBus(c+1070,"soc_top intr_controller reg2hw\014 prio31\014 q", false,-1, 2,0);
        tracep->declBit(c+1071,"soc_top intr_controller reg2hw\014 ie0(0)\014 q", false,-1);
        tracep->declBit(c+1072,"soc_top intr_controller reg2hw\014 ie0(1)\014 q", false,-1);
        tracep->declBit(c+1073,"soc_top intr_controller reg2hw\014 ie0(2)\014 q", false,-1);
        tracep->declBit(c+1074,"soc_top intr_controller reg2hw\014 ie0(3)\014 q", false,-1);
        tracep->declBit(c+1075,"soc_top intr_controller reg2hw\014 ie0(4)\014 q", false,-1);
        tracep->declBit(c+1076,"soc_top intr_controller reg2hw\014 ie0(5)\014 q", false,-1);
        tracep->declBit(c+1077,"soc_top intr_controller reg2hw\014 ie0(6)\014 q", false,-1);
        tracep->declBit(c+1078,"soc_top intr_controller reg2hw\014 ie0(7)\014 q", false,-1);
        tracep->declBit(c+1079,"soc_top intr_controller reg2hw\014 ie0(8)\014 q", false,-1);
        tracep->declBit(c+1080,"soc_top intr_controller reg2hw\014 ie0(9)\014 q", false,-1);
        tracep->declBit(c+1081,"soc_top intr_controller reg2hw\014 ie0(10)\014 q", false,-1);
        tracep->declBit(c+1082,"soc_top intr_controller reg2hw\014 ie0(11)\014 q", false,-1);
        tracep->declBit(c+1083,"soc_top intr_controller reg2hw\014 ie0(12)\014 q", false,-1);
        tracep->declBit(c+1084,"soc_top intr_controller reg2hw\014 ie0(13)\014 q", false,-1);
        tracep->declBit(c+1085,"soc_top intr_controller reg2hw\014 ie0(14)\014 q", false,-1);
        tracep->declBit(c+1086,"soc_top intr_controller reg2hw\014 ie0(15)\014 q", false,-1);
        tracep->declBit(c+1087,"soc_top intr_controller reg2hw\014 ie0(16)\014 q", false,-1);
        tracep->declBit(c+1088,"soc_top intr_controller reg2hw\014 ie0(17)\014 q", false,-1);
        tracep->declBit(c+1089,"soc_top intr_controller reg2hw\014 ie0(18)\014 q", false,-1);
        tracep->declBit(c+1090,"soc_top intr_controller reg2hw\014 ie0(19)\014 q", false,-1);
        tracep->declBit(c+1091,"soc_top intr_controller reg2hw\014 ie0(20)\014 q", false,-1);
        tracep->declBit(c+1092,"soc_top intr_controller reg2hw\014 ie0(21)\014 q", false,-1);
        tracep->declBit(c+1093,"soc_top intr_controller reg2hw\014 ie0(22)\014 q", false,-1);
        tracep->declBit(c+1094,"soc_top intr_controller reg2hw\014 ie0(23)\014 q", false,-1);
        tracep->declBit(c+1095,"soc_top intr_controller reg2hw\014 ie0(24)\014 q", false,-1);
        tracep->declBit(c+1096,"soc_top intr_controller reg2hw\014 ie0(25)\014 q", false,-1);
        tracep->declBit(c+1097,"soc_top intr_controller reg2hw\014 ie0(26)\014 q", false,-1);
        tracep->declBit(c+1098,"soc_top intr_controller reg2hw\014 ie0(27)\014 q", false,-1);
        tracep->declBit(c+1099,"soc_top intr_controller reg2hw\014 ie0(28)\014 q", false,-1);
        tracep->declBit(c+1100,"soc_top intr_controller reg2hw\014 ie0(29)\014 q", false,-1);
        tracep->declBit(c+1101,"soc_top intr_controller reg2hw\014 ie0(30)\014 q", false,-1);
        tracep->declBit(c+1102,"soc_top intr_controller reg2hw\014 ie0(31)\014 q", false,-1);
    }
}

void Vsoc_top::traceInitSub1(void* userp, VerilatedVcd* tracep) {
    Vsoc_top__Syms* __restrict vlSymsp = static_cast<Vsoc_top__Syms*>(userp);
    Vsoc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+1103,"soc_top intr_controller reg2hw\014 threshold0\014 q", false,-1, 2,0);
        tracep->declBus(c+1104,"soc_top intr_controller reg2hw\014 cc0\014 q", false,-1, 5,0);
        tracep->declBit(c+1105,"soc_top intr_controller reg2hw\014 cc0\014 qe", false,-1);
        tracep->declBit(c+1106,"soc_top intr_controller reg2hw\014 cc0\014 re", false,-1);
        tracep->declBit(c+1107,"soc_top intr_controller reg2hw\014 msip0\014 q", false,-1);
        tracep->declBit(c+2775,"soc_top intr_controller hw2reg\014 ip(0)\014 d", false,-1);
        tracep->declBit(c+2776,"soc_top intr_controller hw2reg\014 ip(0)\014 de", false,-1);
        tracep->declBit(c+2777,"soc_top intr_controller hw2reg\014 ip(1)\014 d", false,-1);
        tracep->declBit(c+2778,"soc_top intr_controller hw2reg\014 ip(1)\014 de", false,-1);
        tracep->declBit(c+2779,"soc_top intr_controller hw2reg\014 ip(2)\014 d", false,-1);
        tracep->declBit(c+2780,"soc_top intr_controller hw2reg\014 ip(2)\014 de", false,-1);
        tracep->declBit(c+2781,"soc_top intr_controller hw2reg\014 ip(3)\014 d", false,-1);
        tracep->declBit(c+2782,"soc_top intr_controller hw2reg\014 ip(3)\014 de", false,-1);
        tracep->declBit(c+2783,"soc_top intr_controller hw2reg\014 ip(4)\014 d", false,-1);
        tracep->declBit(c+2784,"soc_top intr_controller hw2reg\014 ip(4)\014 de", false,-1);
        tracep->declBit(c+2785,"soc_top intr_controller hw2reg\014 ip(5)\014 d", false,-1);
        tracep->declBit(c+2786,"soc_top intr_controller hw2reg\014 ip(5)\014 de", false,-1);
        tracep->declBit(c+2787,"soc_top intr_controller hw2reg\014 ip(6)\014 d", false,-1);
        tracep->declBit(c+2788,"soc_top intr_controller hw2reg\014 ip(6)\014 de", false,-1);
        tracep->declBit(c+2789,"soc_top intr_controller hw2reg\014 ip(7)\014 d", false,-1);
        tracep->declBit(c+2790,"soc_top intr_controller hw2reg\014 ip(7)\014 de", false,-1);
        tracep->declBit(c+2791,"soc_top intr_controller hw2reg\014 ip(8)\014 d", false,-1);
        tracep->declBit(c+2792,"soc_top intr_controller hw2reg\014 ip(8)\014 de", false,-1);
        tracep->declBit(c+2793,"soc_top intr_controller hw2reg\014 ip(9)\014 d", false,-1);
        tracep->declBit(c+2794,"soc_top intr_controller hw2reg\014 ip(9)\014 de", false,-1);
        tracep->declBit(c+2795,"soc_top intr_controller hw2reg\014 ip(10)\014 d", false,-1);
        tracep->declBit(c+2796,"soc_top intr_controller hw2reg\014 ip(10)\014 de", false,-1);
        tracep->declBit(c+2797,"soc_top intr_controller hw2reg\014 ip(11)\014 d", false,-1);
        tracep->declBit(c+2798,"soc_top intr_controller hw2reg\014 ip(11)\014 de", false,-1);
        tracep->declBit(c+2799,"soc_top intr_controller hw2reg\014 ip(12)\014 d", false,-1);
        tracep->declBit(c+2800,"soc_top intr_controller hw2reg\014 ip(12)\014 de", false,-1);
        tracep->declBit(c+2801,"soc_top intr_controller hw2reg\014 ip(13)\014 d", false,-1);
        tracep->declBit(c+2802,"soc_top intr_controller hw2reg\014 ip(13)\014 de", false,-1);
        tracep->declBit(c+2803,"soc_top intr_controller hw2reg\014 ip(14)\014 d", false,-1);
        tracep->declBit(c+2804,"soc_top intr_controller hw2reg\014 ip(14)\014 de", false,-1);
        tracep->declBit(c+2805,"soc_top intr_controller hw2reg\014 ip(15)\014 d", false,-1);
        tracep->declBit(c+2806,"soc_top intr_controller hw2reg\014 ip(15)\014 de", false,-1);
        tracep->declBit(c+2807,"soc_top intr_controller hw2reg\014 ip(16)\014 d", false,-1);
        tracep->declBit(c+2808,"soc_top intr_controller hw2reg\014 ip(16)\014 de", false,-1);
        tracep->declBit(c+2809,"soc_top intr_controller hw2reg\014 ip(17)\014 d", false,-1);
        tracep->declBit(c+2810,"soc_top intr_controller hw2reg\014 ip(17)\014 de", false,-1);
        tracep->declBit(c+2811,"soc_top intr_controller hw2reg\014 ip(18)\014 d", false,-1);
        tracep->declBit(c+2812,"soc_top intr_controller hw2reg\014 ip(18)\014 de", false,-1);
        tracep->declBit(c+2813,"soc_top intr_controller hw2reg\014 ip(19)\014 d", false,-1);
        tracep->declBit(c+2814,"soc_top intr_controller hw2reg\014 ip(19)\014 de", false,-1);
        tracep->declBit(c+2815,"soc_top intr_controller hw2reg\014 ip(20)\014 d", false,-1);
        tracep->declBit(c+2816,"soc_top intr_controller hw2reg\014 ip(20)\014 de", false,-1);
        tracep->declBit(c+2817,"soc_top intr_controller hw2reg\014 ip(21)\014 d", false,-1);
        tracep->declBit(c+2818,"soc_top intr_controller hw2reg\014 ip(21)\014 de", false,-1);
        tracep->declBit(c+2819,"soc_top intr_controller hw2reg\014 ip(22)\014 d", false,-1);
        tracep->declBit(c+2820,"soc_top intr_controller hw2reg\014 ip(22)\014 de", false,-1);
        tracep->declBit(c+2821,"soc_top intr_controller hw2reg\014 ip(23)\014 d", false,-1);
        tracep->declBit(c+2822,"soc_top intr_controller hw2reg\014 ip(23)\014 de", false,-1);
        tracep->declBit(c+2823,"soc_top intr_controller hw2reg\014 ip(24)\014 d", false,-1);
        tracep->declBit(c+2824,"soc_top intr_controller hw2reg\014 ip(24)\014 de", false,-1);
        tracep->declBit(c+2825,"soc_top intr_controller hw2reg\014 ip(25)\014 d", false,-1);
        tracep->declBit(c+2826,"soc_top intr_controller hw2reg\014 ip(25)\014 de", false,-1);
        tracep->declBit(c+2827,"soc_top intr_controller hw2reg\014 ip(26)\014 d", false,-1);
        tracep->declBit(c+2828,"soc_top intr_controller hw2reg\014 ip(26)\014 de", false,-1);
        tracep->declBit(c+2829,"soc_top intr_controller hw2reg\014 ip(27)\014 d", false,-1);
        tracep->declBit(c+2830,"soc_top intr_controller hw2reg\014 ip(27)\014 de", false,-1);
        tracep->declBit(c+2831,"soc_top intr_controller hw2reg\014 ip(28)\014 d", false,-1);
        tracep->declBit(c+2832,"soc_top intr_controller hw2reg\014 ip(28)\014 de", false,-1);
        tracep->declBit(c+2833,"soc_top intr_controller hw2reg\014 ip(29)\014 d", false,-1);
        tracep->declBit(c+2834,"soc_top intr_controller hw2reg\014 ip(29)\014 de", false,-1);
        tracep->declBit(c+2835,"soc_top intr_controller hw2reg\014 ip(30)\014 d", false,-1);
        tracep->declBit(c+2836,"soc_top intr_controller hw2reg\014 ip(30)\014 de", false,-1);
        tracep->declBit(c+2837,"soc_top intr_controller hw2reg\014 ip(31)\014 d", false,-1);
        tracep->declBit(c+2838,"soc_top intr_controller hw2reg\014 ip(31)\014 de", false,-1);
        tracep->declBus(c+2839,"soc_top intr_controller hw2reg\014 cc0\014 d", false,-1, 5,0);
        tracep->declBus(c+4227,"soc_top intr_controller MAX_PRIO", false,-1, 31,0);
        tracep->declBus(c+4225,"soc_top intr_controller PRIOW", false,-1, 31,0);
        tracep->declBus(c+3675,"soc_top intr_controller le", false,-1, 31,0);
        tracep->declBus(c+322,"soc_top intr_controller ip", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3676+i*1,"soc_top intr_controller ie", true,(i+0), 31,0);}}
        tracep->declBus(c+1108,"soc_top intr_controller claim_re", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2840+i*1,"soc_top intr_controller claim_id", true,(i+0), 4,0);}}
        tracep->declBus(c+3383,"soc_top intr_controller claim", false,-1, 31,0);
        tracep->declBus(c+1109,"soc_top intr_controller complete_we", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3384+i*1,"soc_top intr_controller complete_id", true,(i+0), 4,0);}}
        tracep->declBus(c+3385,"soc_top intr_controller complete", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2841+i*1,"soc_top intr_controller cc_id", true,(i+0), 4,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+2373+i*1,"soc_top intr_controller prio", true,(i+0), 2,0);}}
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3386+i*1,"soc_top intr_controller threshold", true,(i+0), 2,0);}}
        tracep->declBus(c+3857,"soc_top intr_controller unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+3857,"soc_top intr_controller unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top intr_controller u_gateway N_SOURCE", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_gateway clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_gateway rst_ni", false,-1);
        tracep->declBus(c+3011,"soc_top intr_controller u_gateway src_i", false,-1, 31,0);
        tracep->declBus(c+3675,"soc_top intr_controller u_gateway le_i", false,-1, 31,0);
        tracep->declBus(c+3383,"soc_top intr_controller u_gateway claim_i", false,-1, 31,0);
        tracep->declBus(c+3385,"soc_top intr_controller u_gateway complete_i", false,-1, 31,0);
        tracep->declBus(c+322,"soc_top intr_controller u_gateway ip_o", false,-1, 31,0);
        tracep->declBus(c+2975,"soc_top intr_controller u_gateway ia", false,-1, 31,0);
        tracep->declBus(c+3677,"soc_top intr_controller u_gateway set", false,-1, 31,0);
        tracep->declBus(c+2953,"soc_top intr_controller u_gateway src_q", false,-1, 31,0);
        tracep->declBus(c+3861,"soc_top intr_controller u_gateway unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg rst_ni", false,-1);
        tracep->declBit(c+1833,"soc_top intr_controller u_reg tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1834,"soc_top intr_controller u_reg tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1835,"soc_top intr_controller u_reg tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1836,"soc_top intr_controller u_reg tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1837,"soc_top intr_controller u_reg tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1838,"soc_top intr_controller u_reg tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1839,"soc_top intr_controller u_reg tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1840,"soc_top intr_controller u_reg tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1841,"soc_top intr_controller u_reg tl_i\014 d_ready", false,-1);
        tracep->declBit(c+405,"soc_top intr_controller u_reg tl_o\014 d_valid", false,-1);
        tracep->declBus(c+406,"soc_top intr_controller u_reg tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+407,"soc_top intr_controller u_reg tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+408,"soc_top intr_controller u_reg tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+409,"soc_top intr_controller u_reg tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+410,"soc_top intr_controller u_reg tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+411,"soc_top intr_controller u_reg tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+412,"soc_top intr_controller u_reg tl_o\014 d_error", false,-1);
        tracep->declBit(c+413,"soc_top intr_controller u_reg tl_o\014 a_ready", false,-1);
        tracep->declBit(c+1007,"soc_top intr_controller u_reg reg2hw\014 le(0)\014 q", false,-1);
        tracep->declBit(c+1008,"soc_top intr_controller u_reg reg2hw\014 le(1)\014 q", false,-1);
        tracep->declBit(c+1009,"soc_top intr_controller u_reg reg2hw\014 le(2)\014 q", false,-1);
        tracep->declBit(c+1010,"soc_top intr_controller u_reg reg2hw\014 le(3)\014 q", false,-1);
        tracep->declBit(c+1011,"soc_top intr_controller u_reg reg2hw\014 le(4)\014 q", false,-1);
        tracep->declBit(c+1012,"soc_top intr_controller u_reg reg2hw\014 le(5)\014 q", false,-1);
        tracep->declBit(c+1013,"soc_top intr_controller u_reg reg2hw\014 le(6)\014 q", false,-1);
        tracep->declBit(c+1014,"soc_top intr_controller u_reg reg2hw\014 le(7)\014 q", false,-1);
        tracep->declBit(c+1015,"soc_top intr_controller u_reg reg2hw\014 le(8)\014 q", false,-1);
        tracep->declBit(c+1016,"soc_top intr_controller u_reg reg2hw\014 le(9)\014 q", false,-1);
        tracep->declBit(c+1017,"soc_top intr_controller u_reg reg2hw\014 le(10)\014 q", false,-1);
        tracep->declBit(c+1018,"soc_top intr_controller u_reg reg2hw\014 le(11)\014 q", false,-1);
        tracep->declBit(c+1019,"soc_top intr_controller u_reg reg2hw\014 le(12)\014 q", false,-1);
        tracep->declBit(c+1020,"soc_top intr_controller u_reg reg2hw\014 le(13)\014 q", false,-1);
        tracep->declBit(c+1021,"soc_top intr_controller u_reg reg2hw\014 le(14)\014 q", false,-1);
        tracep->declBit(c+1022,"soc_top intr_controller u_reg reg2hw\014 le(15)\014 q", false,-1);
        tracep->declBit(c+1023,"soc_top intr_controller u_reg reg2hw\014 le(16)\014 q", false,-1);
        tracep->declBit(c+1024,"soc_top intr_controller u_reg reg2hw\014 le(17)\014 q", false,-1);
        tracep->declBit(c+1025,"soc_top intr_controller u_reg reg2hw\014 le(18)\014 q", false,-1);
        tracep->declBit(c+1026,"soc_top intr_controller u_reg reg2hw\014 le(19)\014 q", false,-1);
        tracep->declBit(c+1027,"soc_top intr_controller u_reg reg2hw\014 le(20)\014 q", false,-1);
        tracep->declBit(c+1028,"soc_top intr_controller u_reg reg2hw\014 le(21)\014 q", false,-1);
        tracep->declBit(c+1029,"soc_top intr_controller u_reg reg2hw\014 le(22)\014 q", false,-1);
        tracep->declBit(c+1030,"soc_top intr_controller u_reg reg2hw\014 le(23)\014 q", false,-1);
        tracep->declBit(c+1031,"soc_top intr_controller u_reg reg2hw\014 le(24)\014 q", false,-1);
        tracep->declBit(c+1032,"soc_top intr_controller u_reg reg2hw\014 le(25)\014 q", false,-1);
        tracep->declBit(c+1033,"soc_top intr_controller u_reg reg2hw\014 le(26)\014 q", false,-1);
        tracep->declBit(c+1034,"soc_top intr_controller u_reg reg2hw\014 le(27)\014 q", false,-1);
        tracep->declBit(c+1035,"soc_top intr_controller u_reg reg2hw\014 le(28)\014 q", false,-1);
        tracep->declBit(c+1036,"soc_top intr_controller u_reg reg2hw\014 le(29)\014 q", false,-1);
        tracep->declBit(c+1037,"soc_top intr_controller u_reg reg2hw\014 le(30)\014 q", false,-1);
        tracep->declBit(c+1038,"soc_top intr_controller u_reg reg2hw\014 le(31)\014 q", false,-1);
        tracep->declBus(c+1039,"soc_top intr_controller u_reg reg2hw\014 prio0\014 q", false,-1, 2,0);
        tracep->declBus(c+1040,"soc_top intr_controller u_reg reg2hw\014 prio1\014 q", false,-1, 2,0);
        tracep->declBus(c+1041,"soc_top intr_controller u_reg reg2hw\014 prio2\014 q", false,-1, 2,0);
        tracep->declBus(c+1042,"soc_top intr_controller u_reg reg2hw\014 prio3\014 q", false,-1, 2,0);
        tracep->declBus(c+1043,"soc_top intr_controller u_reg reg2hw\014 prio4\014 q", false,-1, 2,0);
        tracep->declBus(c+1044,"soc_top intr_controller u_reg reg2hw\014 prio5\014 q", false,-1, 2,0);
        tracep->declBus(c+1045,"soc_top intr_controller u_reg reg2hw\014 prio6\014 q", false,-1, 2,0);
        tracep->declBus(c+1046,"soc_top intr_controller u_reg reg2hw\014 prio7\014 q", false,-1, 2,0);
        tracep->declBus(c+1047,"soc_top intr_controller u_reg reg2hw\014 prio8\014 q", false,-1, 2,0);
        tracep->declBus(c+1048,"soc_top intr_controller u_reg reg2hw\014 prio9\014 q", false,-1, 2,0);
        tracep->declBus(c+1049,"soc_top intr_controller u_reg reg2hw\014 prio10\014 q", false,-1, 2,0);
        tracep->declBus(c+1050,"soc_top intr_controller u_reg reg2hw\014 prio11\014 q", false,-1, 2,0);
        tracep->declBus(c+1051,"soc_top intr_controller u_reg reg2hw\014 prio12\014 q", false,-1, 2,0);
        tracep->declBus(c+1052,"soc_top intr_controller u_reg reg2hw\014 prio13\014 q", false,-1, 2,0);
        tracep->declBus(c+1053,"soc_top intr_controller u_reg reg2hw\014 prio14\014 q", false,-1, 2,0);
        tracep->declBus(c+1054,"soc_top intr_controller u_reg reg2hw\014 prio15\014 q", false,-1, 2,0);
        tracep->declBus(c+1055,"soc_top intr_controller u_reg reg2hw\014 prio16\014 q", false,-1, 2,0);
        tracep->declBus(c+1056,"soc_top intr_controller u_reg reg2hw\014 prio17\014 q", false,-1, 2,0);
        tracep->declBus(c+1057,"soc_top intr_controller u_reg reg2hw\014 prio18\014 q", false,-1, 2,0);
        tracep->declBus(c+1058,"soc_top intr_controller u_reg reg2hw\014 prio19\014 q", false,-1, 2,0);
        tracep->declBus(c+1059,"soc_top intr_controller u_reg reg2hw\014 prio20\014 q", false,-1, 2,0);
        tracep->declBus(c+1060,"soc_top intr_controller u_reg reg2hw\014 prio21\014 q", false,-1, 2,0);
        tracep->declBus(c+1061,"soc_top intr_controller u_reg reg2hw\014 prio22\014 q", false,-1, 2,0);
        tracep->declBus(c+1062,"soc_top intr_controller u_reg reg2hw\014 prio23\014 q", false,-1, 2,0);
        tracep->declBus(c+1063,"soc_top intr_controller u_reg reg2hw\014 prio24\014 q", false,-1, 2,0);
        tracep->declBus(c+1064,"soc_top intr_controller u_reg reg2hw\014 prio25\014 q", false,-1, 2,0);
        tracep->declBus(c+1065,"soc_top intr_controller u_reg reg2hw\014 prio26\014 q", false,-1, 2,0);
        tracep->declBus(c+1066,"soc_top intr_controller u_reg reg2hw\014 prio27\014 q", false,-1, 2,0);
        tracep->declBus(c+1067,"soc_top intr_controller u_reg reg2hw\014 prio28\014 q", false,-1, 2,0);
        tracep->declBus(c+1068,"soc_top intr_controller u_reg reg2hw\014 prio29\014 q", false,-1, 2,0);
        tracep->declBus(c+1069,"soc_top intr_controller u_reg reg2hw\014 prio30\014 q", false,-1, 2,0);
        tracep->declBus(c+1070,"soc_top intr_controller u_reg reg2hw\014 prio31\014 q", false,-1, 2,0);
        tracep->declBit(c+1071,"soc_top intr_controller u_reg reg2hw\014 ie0(0)\014 q", false,-1);
        tracep->declBit(c+1072,"soc_top intr_controller u_reg reg2hw\014 ie0(1)\014 q", false,-1);
        tracep->declBit(c+1073,"soc_top intr_controller u_reg reg2hw\014 ie0(2)\014 q", false,-1);
        tracep->declBit(c+1074,"soc_top intr_controller u_reg reg2hw\014 ie0(3)\014 q", false,-1);
        tracep->declBit(c+1075,"soc_top intr_controller u_reg reg2hw\014 ie0(4)\014 q", false,-1);
        tracep->declBit(c+1076,"soc_top intr_controller u_reg reg2hw\014 ie0(5)\014 q", false,-1);
        tracep->declBit(c+1077,"soc_top intr_controller u_reg reg2hw\014 ie0(6)\014 q", false,-1);
        tracep->declBit(c+1078,"soc_top intr_controller u_reg reg2hw\014 ie0(7)\014 q", false,-1);
        tracep->declBit(c+1079,"soc_top intr_controller u_reg reg2hw\014 ie0(8)\014 q", false,-1);
        tracep->declBit(c+1080,"soc_top intr_controller u_reg reg2hw\014 ie0(9)\014 q", false,-1);
        tracep->declBit(c+1081,"soc_top intr_controller u_reg reg2hw\014 ie0(10)\014 q", false,-1);
        tracep->declBit(c+1082,"soc_top intr_controller u_reg reg2hw\014 ie0(11)\014 q", false,-1);
        tracep->declBit(c+1083,"soc_top intr_controller u_reg reg2hw\014 ie0(12)\014 q", false,-1);
        tracep->declBit(c+1084,"soc_top intr_controller u_reg reg2hw\014 ie0(13)\014 q", false,-1);
        tracep->declBit(c+1085,"soc_top intr_controller u_reg reg2hw\014 ie0(14)\014 q", false,-1);
        tracep->declBit(c+1086,"soc_top intr_controller u_reg reg2hw\014 ie0(15)\014 q", false,-1);
        tracep->declBit(c+1087,"soc_top intr_controller u_reg reg2hw\014 ie0(16)\014 q", false,-1);
        tracep->declBit(c+1088,"soc_top intr_controller u_reg reg2hw\014 ie0(17)\014 q", false,-1);
        tracep->declBit(c+1089,"soc_top intr_controller u_reg reg2hw\014 ie0(18)\014 q", false,-1);
        tracep->declBit(c+1090,"soc_top intr_controller u_reg reg2hw\014 ie0(19)\014 q", false,-1);
        tracep->declBit(c+1091,"soc_top intr_controller u_reg reg2hw\014 ie0(20)\014 q", false,-1);
        tracep->declBit(c+1092,"soc_top intr_controller u_reg reg2hw\014 ie0(21)\014 q", false,-1);
        tracep->declBit(c+1093,"soc_top intr_controller u_reg reg2hw\014 ie0(22)\014 q", false,-1);
        tracep->declBit(c+1094,"soc_top intr_controller u_reg reg2hw\014 ie0(23)\014 q", false,-1);
        tracep->declBit(c+1095,"soc_top intr_controller u_reg reg2hw\014 ie0(24)\014 q", false,-1);
        tracep->declBit(c+1096,"soc_top intr_controller u_reg reg2hw\014 ie0(25)\014 q", false,-1);
        tracep->declBit(c+1097,"soc_top intr_controller u_reg reg2hw\014 ie0(26)\014 q", false,-1);
        tracep->declBit(c+1098,"soc_top intr_controller u_reg reg2hw\014 ie0(27)\014 q", false,-1);
        tracep->declBit(c+1099,"soc_top intr_controller u_reg reg2hw\014 ie0(28)\014 q", false,-1);
        tracep->declBit(c+1100,"soc_top intr_controller u_reg reg2hw\014 ie0(29)\014 q", false,-1);
        tracep->declBit(c+1101,"soc_top intr_controller u_reg reg2hw\014 ie0(30)\014 q", false,-1);
        tracep->declBit(c+1102,"soc_top intr_controller u_reg reg2hw\014 ie0(31)\014 q", false,-1);
        tracep->declBus(c+1103,"soc_top intr_controller u_reg reg2hw\014 threshold0\014 q", false,-1, 2,0);
        tracep->declBus(c+1104,"soc_top intr_controller u_reg reg2hw\014 cc0\014 q", false,-1, 5,0);
        tracep->declBit(c+1105,"soc_top intr_controller u_reg reg2hw\014 cc0\014 qe", false,-1);
        tracep->declBit(c+1106,"soc_top intr_controller u_reg reg2hw\014 cc0\014 re", false,-1);
        tracep->declBit(c+1107,"soc_top intr_controller u_reg reg2hw\014 msip0\014 q", false,-1);
        tracep->declBit(c+2775,"soc_top intr_controller u_reg hw2reg\014 ip(0)\014 d", false,-1);
        tracep->declBit(c+2776,"soc_top intr_controller u_reg hw2reg\014 ip(0)\014 de", false,-1);
        tracep->declBit(c+2777,"soc_top intr_controller u_reg hw2reg\014 ip(1)\014 d", false,-1);
        tracep->declBit(c+2778,"soc_top intr_controller u_reg hw2reg\014 ip(1)\014 de", false,-1);
        tracep->declBit(c+2779,"soc_top intr_controller u_reg hw2reg\014 ip(2)\014 d", false,-1);
        tracep->declBit(c+2780,"soc_top intr_controller u_reg hw2reg\014 ip(2)\014 de", false,-1);
        tracep->declBit(c+2781,"soc_top intr_controller u_reg hw2reg\014 ip(3)\014 d", false,-1);
        tracep->declBit(c+2782,"soc_top intr_controller u_reg hw2reg\014 ip(3)\014 de", false,-1);
        tracep->declBit(c+2783,"soc_top intr_controller u_reg hw2reg\014 ip(4)\014 d", false,-1);
        tracep->declBit(c+2784,"soc_top intr_controller u_reg hw2reg\014 ip(4)\014 de", false,-1);
        tracep->declBit(c+2785,"soc_top intr_controller u_reg hw2reg\014 ip(5)\014 d", false,-1);
        tracep->declBit(c+2786,"soc_top intr_controller u_reg hw2reg\014 ip(5)\014 de", false,-1);
        tracep->declBit(c+2787,"soc_top intr_controller u_reg hw2reg\014 ip(6)\014 d", false,-1);
        tracep->declBit(c+2788,"soc_top intr_controller u_reg hw2reg\014 ip(6)\014 de", false,-1);
        tracep->declBit(c+2789,"soc_top intr_controller u_reg hw2reg\014 ip(7)\014 d", false,-1);
        tracep->declBit(c+2790,"soc_top intr_controller u_reg hw2reg\014 ip(7)\014 de", false,-1);
        tracep->declBit(c+2791,"soc_top intr_controller u_reg hw2reg\014 ip(8)\014 d", false,-1);
        tracep->declBit(c+2792,"soc_top intr_controller u_reg hw2reg\014 ip(8)\014 de", false,-1);
        tracep->declBit(c+2793,"soc_top intr_controller u_reg hw2reg\014 ip(9)\014 d", false,-1);
        tracep->declBit(c+2794,"soc_top intr_controller u_reg hw2reg\014 ip(9)\014 de", false,-1);
        tracep->declBit(c+2795,"soc_top intr_controller u_reg hw2reg\014 ip(10)\014 d", false,-1);
        tracep->declBit(c+2796,"soc_top intr_controller u_reg hw2reg\014 ip(10)\014 de", false,-1);
        tracep->declBit(c+2797,"soc_top intr_controller u_reg hw2reg\014 ip(11)\014 d", false,-1);
        tracep->declBit(c+2798,"soc_top intr_controller u_reg hw2reg\014 ip(11)\014 de", false,-1);
        tracep->declBit(c+2799,"soc_top intr_controller u_reg hw2reg\014 ip(12)\014 d", false,-1);
        tracep->declBit(c+2800,"soc_top intr_controller u_reg hw2reg\014 ip(12)\014 de", false,-1);
        tracep->declBit(c+2801,"soc_top intr_controller u_reg hw2reg\014 ip(13)\014 d", false,-1);
        tracep->declBit(c+2802,"soc_top intr_controller u_reg hw2reg\014 ip(13)\014 de", false,-1);
        tracep->declBit(c+2803,"soc_top intr_controller u_reg hw2reg\014 ip(14)\014 d", false,-1);
        tracep->declBit(c+2804,"soc_top intr_controller u_reg hw2reg\014 ip(14)\014 de", false,-1);
        tracep->declBit(c+2805,"soc_top intr_controller u_reg hw2reg\014 ip(15)\014 d", false,-1);
        tracep->declBit(c+2806,"soc_top intr_controller u_reg hw2reg\014 ip(15)\014 de", false,-1);
        tracep->declBit(c+2807,"soc_top intr_controller u_reg hw2reg\014 ip(16)\014 d", false,-1);
        tracep->declBit(c+2808,"soc_top intr_controller u_reg hw2reg\014 ip(16)\014 de", false,-1);
        tracep->declBit(c+2809,"soc_top intr_controller u_reg hw2reg\014 ip(17)\014 d", false,-1);
        tracep->declBit(c+2810,"soc_top intr_controller u_reg hw2reg\014 ip(17)\014 de", false,-1);
        tracep->declBit(c+2811,"soc_top intr_controller u_reg hw2reg\014 ip(18)\014 d", false,-1);
        tracep->declBit(c+2812,"soc_top intr_controller u_reg hw2reg\014 ip(18)\014 de", false,-1);
        tracep->declBit(c+2813,"soc_top intr_controller u_reg hw2reg\014 ip(19)\014 d", false,-1);
        tracep->declBit(c+2814,"soc_top intr_controller u_reg hw2reg\014 ip(19)\014 de", false,-1);
        tracep->declBit(c+2815,"soc_top intr_controller u_reg hw2reg\014 ip(20)\014 d", false,-1);
        tracep->declBit(c+2816,"soc_top intr_controller u_reg hw2reg\014 ip(20)\014 de", false,-1);
        tracep->declBit(c+2817,"soc_top intr_controller u_reg hw2reg\014 ip(21)\014 d", false,-1);
        tracep->declBit(c+2818,"soc_top intr_controller u_reg hw2reg\014 ip(21)\014 de", false,-1);
        tracep->declBit(c+2819,"soc_top intr_controller u_reg hw2reg\014 ip(22)\014 d", false,-1);
        tracep->declBit(c+2820,"soc_top intr_controller u_reg hw2reg\014 ip(22)\014 de", false,-1);
        tracep->declBit(c+2821,"soc_top intr_controller u_reg hw2reg\014 ip(23)\014 d", false,-1);
        tracep->declBit(c+2822,"soc_top intr_controller u_reg hw2reg\014 ip(23)\014 de", false,-1);
        tracep->declBit(c+2823,"soc_top intr_controller u_reg hw2reg\014 ip(24)\014 d", false,-1);
        tracep->declBit(c+2824,"soc_top intr_controller u_reg hw2reg\014 ip(24)\014 de", false,-1);
        tracep->declBit(c+2825,"soc_top intr_controller u_reg hw2reg\014 ip(25)\014 d", false,-1);
        tracep->declBit(c+2826,"soc_top intr_controller u_reg hw2reg\014 ip(25)\014 de", false,-1);
        tracep->declBit(c+2827,"soc_top intr_controller u_reg hw2reg\014 ip(26)\014 d", false,-1);
        tracep->declBit(c+2828,"soc_top intr_controller u_reg hw2reg\014 ip(26)\014 de", false,-1);
        tracep->declBit(c+2829,"soc_top intr_controller u_reg hw2reg\014 ip(27)\014 d", false,-1);
        tracep->declBit(c+2830,"soc_top intr_controller u_reg hw2reg\014 ip(27)\014 de", false,-1);
        tracep->declBit(c+2831,"soc_top intr_controller u_reg hw2reg\014 ip(28)\014 d", false,-1);
        tracep->declBit(c+2832,"soc_top intr_controller u_reg hw2reg\014 ip(28)\014 de", false,-1);
        tracep->declBit(c+2833,"soc_top intr_controller u_reg hw2reg\014 ip(29)\014 d", false,-1);
        tracep->declBit(c+2834,"soc_top intr_controller u_reg hw2reg\014 ip(29)\014 de", false,-1);
        tracep->declBit(c+2835,"soc_top intr_controller u_reg hw2reg\014 ip(30)\014 d", false,-1);
        tracep->declBit(c+2836,"soc_top intr_controller u_reg hw2reg\014 ip(30)\014 de", false,-1);
        tracep->declBit(c+2837,"soc_top intr_controller u_reg hw2reg\014 ip(31)\014 d", false,-1);
        tracep->declBit(c+2838,"soc_top intr_controller u_reg hw2reg\014 ip(31)\014 de", false,-1);
        tracep->declBus(c+2839,"soc_top intr_controller u_reg hw2reg\014 cc0\014 d", false,-1, 5,0);
        tracep->declBit(c+3846,"soc_top intr_controller u_reg devmode_i", false,-1);
        tracep->declBus(c+4228,"soc_top intr_controller u_reg AW", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top intr_controller u_reg DW", false,-1, 31,0);
        tracep->declBus(c+4205,"soc_top intr_controller u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+2368,"soc_top intr_controller u_reg reg_we", false,-1);
        tracep->declBit(c+2369,"soc_top intr_controller u_reg reg_re", false,-1);
        tracep->declBus(c+2101,"soc_top intr_controller u_reg reg_addr", false,-1, 8,0);
        tracep->declBus(c+2102,"soc_top intr_controller u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+2103,"soc_top intr_controller u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+3678,"soc_top intr_controller u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+2285,"soc_top intr_controller u_reg reg_error", false,-1);
        tracep->declBit(c+2286,"soc_top intr_controller u_reg addrmiss", false,-1);
        tracep->declBit(c+2370,"soc_top intr_controller u_reg wr_err", false,-1);
        tracep->declBus(c+3678,"soc_top intr_controller u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+1833,"soc_top intr_controller u_reg tl_reg_h2d\014 a_valid", false,-1);
        tracep->declBus(c+1834,"soc_top intr_controller u_reg tl_reg_h2d\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1835,"soc_top intr_controller u_reg tl_reg_h2d\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1836,"soc_top intr_controller u_reg tl_reg_h2d\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1837,"soc_top intr_controller u_reg tl_reg_h2d\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1838,"soc_top intr_controller u_reg tl_reg_h2d\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1839,"soc_top intr_controller u_reg tl_reg_h2d\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1840,"soc_top intr_controller u_reg tl_reg_h2d\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1841,"soc_top intr_controller u_reg tl_reg_h2d\014 d_ready", false,-1);
        tracep->declBit(c+405,"soc_top intr_controller u_reg tl_reg_d2h\014 d_valid", false,-1);
        tracep->declBus(c+406,"soc_top intr_controller u_reg tl_reg_d2h\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+407,"soc_top intr_controller u_reg tl_reg_d2h\014 d_param", false,-1, 2,0);
        tracep->declBus(c+408,"soc_top intr_controller u_reg tl_reg_d2h\014 d_size", false,-1, 1,0);
        tracep->declBus(c+409,"soc_top intr_controller u_reg tl_reg_d2h\014 d_source", false,-1, 7,0);
        tracep->declBus(c+410,"soc_top intr_controller u_reg tl_reg_d2h\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+411,"soc_top intr_controller u_reg tl_reg_d2h\014 d_data", false,-1, 31,0);
        tracep->declBit(c+412,"soc_top intr_controller u_reg tl_reg_d2h\014 d_error", false,-1);
        tracep->declBit(c+413,"soc_top intr_controller u_reg tl_reg_d2h\014 a_ready", false,-1);
        tracep->declBit(c+323,"soc_top intr_controller u_reg ip_p_0_qs", false,-1);
        tracep->declBit(c+324,"soc_top intr_controller u_reg ip_p_1_qs", false,-1);
        tracep->declBit(c+325,"soc_top intr_controller u_reg ip_p_2_qs", false,-1);
        tracep->declBit(c+326,"soc_top intr_controller u_reg ip_p_3_qs", false,-1);
        tracep->declBit(c+2842,"soc_top intr_controller u_reg ip_p_4_qs", false,-1);
        tracep->declBit(c+2843,"soc_top intr_controller u_reg ip_p_5_qs", false,-1);
        tracep->declBit(c+2844,"soc_top intr_controller u_reg ip_p_6_qs", false,-1);
        tracep->declBit(c+2845,"soc_top intr_controller u_reg ip_p_7_qs", false,-1);
        tracep->declBit(c+2846,"soc_top intr_controller u_reg ip_p_8_qs", false,-1);
        tracep->declBit(c+2847,"soc_top intr_controller u_reg ip_p_9_qs", false,-1);
        tracep->declBit(c+2848,"soc_top intr_controller u_reg ip_p_10_qs", false,-1);
        tracep->declBit(c+2849,"soc_top intr_controller u_reg ip_p_11_qs", false,-1);
        tracep->declBit(c+2850,"soc_top intr_controller u_reg ip_p_12_qs", false,-1);
        tracep->declBit(c+2851,"soc_top intr_controller u_reg ip_p_13_qs", false,-1);
        tracep->declBit(c+2852,"soc_top intr_controller u_reg ip_p_14_qs", false,-1);
        tracep->declBit(c+2853,"soc_top intr_controller u_reg ip_p_15_qs", false,-1);
        tracep->declBit(c+2854,"soc_top intr_controller u_reg ip_p_16_qs", false,-1);
        tracep->declBit(c+2855,"soc_top intr_controller u_reg ip_p_17_qs", false,-1);
        tracep->declBit(c+2856,"soc_top intr_controller u_reg ip_p_18_qs", false,-1);
        tracep->declBit(c+2857,"soc_top intr_controller u_reg ip_p_19_qs", false,-1);
        tracep->declBit(c+2858,"soc_top intr_controller u_reg ip_p_20_qs", false,-1);
        tracep->declBit(c+2859,"soc_top intr_controller u_reg ip_p_21_qs", false,-1);
        tracep->declBit(c+2860,"soc_top intr_controller u_reg ip_p_22_qs", false,-1);
        tracep->declBit(c+2861,"soc_top intr_controller u_reg ip_p_23_qs", false,-1);
        tracep->declBit(c+2862,"soc_top intr_controller u_reg ip_p_24_qs", false,-1);
        tracep->declBit(c+2863,"soc_top intr_controller u_reg ip_p_25_qs", false,-1);
        tracep->declBit(c+2864,"soc_top intr_controller u_reg ip_p_26_qs", false,-1);
        tracep->declBit(c+2865,"soc_top intr_controller u_reg ip_p_27_qs", false,-1);
        tracep->declBit(c+2866,"soc_top intr_controller u_reg ip_p_28_qs", false,-1);
        tracep->declBit(c+2867,"soc_top intr_controller u_reg ip_p_29_qs", false,-1);
        tracep->declBit(c+2868,"soc_top intr_controller u_reg ip_p_30_qs", false,-1);
        tracep->declBit(c+2869,"soc_top intr_controller u_reg ip_p_31_qs", false,-1);
        tracep->declBit(c+416,"soc_top intr_controller u_reg le_le_0_qs", false,-1);
        tracep->declBit(c+2104,"soc_top intr_controller u_reg le_le_0_wd", false,-1);
        tracep->declBit(c+3311,"soc_top intr_controller u_reg le_le_0_we", false,-1);
        tracep->declBit(c+936,"soc_top intr_controller u_reg le_le_1_qs", false,-1);
        tracep->declBit(c+2105,"soc_top intr_controller u_reg le_le_1_wd", false,-1);
        tracep->declBit(c+3312,"soc_top intr_controller u_reg le_le_1_we", false,-1);
        tracep->declBit(c+937,"soc_top intr_controller u_reg le_le_2_qs", false,-1);
        tracep->declBit(c+2106,"soc_top intr_controller u_reg le_le_2_wd", false,-1);
        tracep->declBit(c+3313,"soc_top intr_controller u_reg le_le_2_we", false,-1);
        tracep->declBit(c+909,"soc_top intr_controller u_reg le_le_3_qs", false,-1);
        tracep->declBit(c+2107,"soc_top intr_controller u_reg le_le_3_wd", false,-1);
        tracep->declBit(c+3314,"soc_top intr_controller u_reg le_le_3_we", false,-1);
        tracep->declBit(c+910,"soc_top intr_controller u_reg le_le_4_qs", false,-1);
        tracep->declBit(c+2108,"soc_top intr_controller u_reg le_le_4_wd", false,-1);
        tracep->declBit(c+3315,"soc_top intr_controller u_reg le_le_4_we", false,-1);
        tracep->declBit(c+911,"soc_top intr_controller u_reg le_le_5_qs", false,-1);
        tracep->declBit(c+2109,"soc_top intr_controller u_reg le_le_5_wd", false,-1);
        tracep->declBit(c+3316,"soc_top intr_controller u_reg le_le_5_we", false,-1);
        tracep->declBit(c+912,"soc_top intr_controller u_reg le_le_6_qs", false,-1);
        tracep->declBit(c+2110,"soc_top intr_controller u_reg le_le_6_wd", false,-1);
        tracep->declBit(c+3317,"soc_top intr_controller u_reg le_le_6_we", false,-1);
        tracep->declBit(c+417,"soc_top intr_controller u_reg le_le_7_qs", false,-1);
        tracep->declBit(c+2111,"soc_top intr_controller u_reg le_le_7_wd", false,-1);
        tracep->declBit(c+3318,"soc_top intr_controller u_reg le_le_7_we", false,-1);
        tracep->declBit(c+418,"soc_top intr_controller u_reg le_le_8_qs", false,-1);
        tracep->declBit(c+2112,"soc_top intr_controller u_reg le_le_8_wd", false,-1);
        tracep->declBit(c+3319,"soc_top intr_controller u_reg le_le_8_we", false,-1);
        tracep->declBit(c+913,"soc_top intr_controller u_reg le_le_9_qs", false,-1);
        tracep->declBit(c+2113,"soc_top intr_controller u_reg le_le_9_wd", false,-1);
        tracep->declBit(c+3320,"soc_top intr_controller u_reg le_le_9_we", false,-1);
        tracep->declBit(c+914,"soc_top intr_controller u_reg le_le_10_qs", false,-1);
        tracep->declBit(c+2114,"soc_top intr_controller u_reg le_le_10_wd", false,-1);
        tracep->declBit(c+3321,"soc_top intr_controller u_reg le_le_10_we", false,-1);
        tracep->declBit(c+915,"soc_top intr_controller u_reg le_le_11_qs", false,-1);
        tracep->declBit(c+2115,"soc_top intr_controller u_reg le_le_11_wd", false,-1);
        tracep->declBit(c+3322,"soc_top intr_controller u_reg le_le_11_we", false,-1);
        tracep->declBit(c+916,"soc_top intr_controller u_reg le_le_12_qs", false,-1);
        tracep->declBit(c+2116,"soc_top intr_controller u_reg le_le_12_wd", false,-1);
        tracep->declBit(c+3323,"soc_top intr_controller u_reg le_le_12_we", false,-1);
        tracep->declBit(c+917,"soc_top intr_controller u_reg le_le_13_qs", false,-1);
        tracep->declBit(c+2117,"soc_top intr_controller u_reg le_le_13_wd", false,-1);
        tracep->declBit(c+3324,"soc_top intr_controller u_reg le_le_13_we", false,-1);
        tracep->declBit(c+918,"soc_top intr_controller u_reg le_le_14_qs", false,-1);
        tracep->declBit(c+2118,"soc_top intr_controller u_reg le_le_14_wd", false,-1);
        tracep->declBit(c+3325,"soc_top intr_controller u_reg le_le_14_we", false,-1);
        tracep->declBit(c+919,"soc_top intr_controller u_reg le_le_15_qs", false,-1);
        tracep->declBit(c+2119,"soc_top intr_controller u_reg le_le_15_wd", false,-1);
        tracep->declBit(c+3326,"soc_top intr_controller u_reg le_le_15_we", false,-1);
        tracep->declBit(c+920,"soc_top intr_controller u_reg le_le_16_qs", false,-1);
        tracep->declBit(c+2120,"soc_top intr_controller u_reg le_le_16_wd", false,-1);
        tracep->declBit(c+3387,"soc_top intr_controller u_reg le_le_16_we", false,-1);
        tracep->declBit(c+938,"soc_top intr_controller u_reg le_le_17_qs", false,-1);
        tracep->declBit(c+2121,"soc_top intr_controller u_reg le_le_17_wd", false,-1);
        tracep->declBit(c+3388,"soc_top intr_controller u_reg le_le_17_we", false,-1);
        tracep->declBit(c+939,"soc_top intr_controller u_reg le_le_18_qs", false,-1);
        tracep->declBit(c+2122,"soc_top intr_controller u_reg le_le_18_wd", false,-1);
        tracep->declBit(c+3389,"soc_top intr_controller u_reg le_le_18_we", false,-1);
        tracep->declBit(c+979,"soc_top intr_controller u_reg le_le_19_qs", false,-1);
        tracep->declBit(c+2123,"soc_top intr_controller u_reg le_le_19_wd", false,-1);
        tracep->declBit(c+3390,"soc_top intr_controller u_reg le_le_19_we", false,-1);
        tracep->declBit(c+419,"soc_top intr_controller u_reg le_le_20_qs", false,-1);
        tracep->declBit(c+2124,"soc_top intr_controller u_reg le_le_20_wd", false,-1);
        tracep->declBit(c+3391,"soc_top intr_controller u_reg le_le_20_we", false,-1);
        tracep->declBit(c+420,"soc_top intr_controller u_reg le_le_21_qs", false,-1);
        tracep->declBit(c+2125,"soc_top intr_controller u_reg le_le_21_wd", false,-1);
        tracep->declBit(c+3392,"soc_top intr_controller u_reg le_le_21_we", false,-1);
        tracep->declBit(c+421,"soc_top intr_controller u_reg le_le_22_qs", false,-1);
        tracep->declBit(c+2126,"soc_top intr_controller u_reg le_le_22_wd", false,-1);
        tracep->declBit(c+3327,"soc_top intr_controller u_reg le_le_22_we", false,-1);
        tracep->declBit(c+422,"soc_top intr_controller u_reg le_le_23_qs", false,-1);
        tracep->declBit(c+2127,"soc_top intr_controller u_reg le_le_23_wd", false,-1);
        tracep->declBit(c+3328,"soc_top intr_controller u_reg le_le_23_we", false,-1);
        tracep->declBit(c+423,"soc_top intr_controller u_reg le_le_24_qs", false,-1);
        tracep->declBit(c+2128,"soc_top intr_controller u_reg le_le_24_wd", false,-1);
        tracep->declBit(c+3329,"soc_top intr_controller u_reg le_le_24_we", false,-1);
        tracep->declBit(c+424,"soc_top intr_controller u_reg le_le_25_qs", false,-1);
        tracep->declBit(c+2129,"soc_top intr_controller u_reg le_le_25_wd", false,-1);
        tracep->declBit(c+3330,"soc_top intr_controller u_reg le_le_25_we", false,-1);
        tracep->declBit(c+980,"soc_top intr_controller u_reg le_le_26_qs", false,-1);
        tracep->declBit(c+2130,"soc_top intr_controller u_reg le_le_26_wd", false,-1);
        tracep->declBit(c+3331,"soc_top intr_controller u_reg le_le_26_we", false,-1);
        tracep->declBit(c+940,"soc_top intr_controller u_reg le_le_27_qs", false,-1);
        tracep->declBit(c+2131,"soc_top intr_controller u_reg le_le_27_wd", false,-1);
        tracep->declBit(c+3332,"soc_top intr_controller u_reg le_le_27_we", false,-1);
        tracep->declBit(c+941,"soc_top intr_controller u_reg le_le_28_qs", false,-1);
        tracep->declBit(c+2132,"soc_top intr_controller u_reg le_le_28_wd", false,-1);
        tracep->declBit(c+3333,"soc_top intr_controller u_reg le_le_28_we", false,-1);
        tracep->declBit(c+942,"soc_top intr_controller u_reg le_le_29_qs", false,-1);
        tracep->declBit(c+2133,"soc_top intr_controller u_reg le_le_29_wd", false,-1);
        tracep->declBit(c+3334,"soc_top intr_controller u_reg le_le_29_we", false,-1);
        tracep->declBit(c+943,"soc_top intr_controller u_reg le_le_30_qs", false,-1);
        tracep->declBit(c+2134,"soc_top intr_controller u_reg le_le_30_wd", false,-1);
        tracep->declBit(c+3393,"soc_top intr_controller u_reg le_le_30_we", false,-1);
        tracep->declBit(c+425,"soc_top intr_controller u_reg le_le_31_qs", false,-1);
        tracep->declBit(c+2135,"soc_top intr_controller u_reg le_le_31_wd", false,-1);
        tracep->declBit(c+3394,"soc_top intr_controller u_reg le_le_31_we", false,-1);
        tracep->declBus(c+944,"soc_top intr_controller u_reg prio0_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio0_wd", false,-1, 2,0);
        tracep->declBit(c+3395,"soc_top intr_controller u_reg prio0_we", false,-1);
        tracep->declBus(c+945,"soc_top intr_controller u_reg prio1_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio1_wd", false,-1, 2,0);
        tracep->declBit(c+3396,"soc_top intr_controller u_reg prio1_we", false,-1);
        tracep->declBus(c+946,"soc_top intr_controller u_reg prio2_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio2_wd", false,-1, 2,0);
        tracep->declBit(c+3397,"soc_top intr_controller u_reg prio2_we", false,-1);
        tracep->declBus(c+947,"soc_top intr_controller u_reg prio3_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio3_wd", false,-1, 2,0);
        tracep->declBit(c+3398,"soc_top intr_controller u_reg prio3_we", false,-1);
        tracep->declBus(c+948,"soc_top intr_controller u_reg prio4_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio4_wd", false,-1, 2,0);
        tracep->declBit(c+3399,"soc_top intr_controller u_reg prio4_we", false,-1);
        tracep->declBus(c+949,"soc_top intr_controller u_reg prio5_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio5_wd", false,-1, 2,0);
        tracep->declBit(c+3335,"soc_top intr_controller u_reg prio5_we", false,-1);
        tracep->declBus(c+950,"soc_top intr_controller u_reg prio6_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio6_wd", false,-1, 2,0);
        tracep->declBit(c+3336,"soc_top intr_controller u_reg prio6_we", false,-1);
        tracep->declBus(c+3679,"soc_top intr_controller u_reg prio7_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio7_wd", false,-1, 2,0);
        tracep->declBit(c+2287,"soc_top intr_controller u_reg prio7_we", false,-1);
        tracep->declBus(c+981,"soc_top intr_controller u_reg prio8_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio8_wd", false,-1, 2,0);
        tracep->declBit(c+3337,"soc_top intr_controller u_reg prio8_we", false,-1);
        tracep->declBus(c+951,"soc_top intr_controller u_reg prio9_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio9_wd", false,-1, 2,0);
        tracep->declBit(c+3338,"soc_top intr_controller u_reg prio9_we", false,-1);
        tracep->declBus(c+372,"soc_top intr_controller u_reg prio10_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio10_wd", false,-1, 2,0);
        tracep->declBit(c+3339,"soc_top intr_controller u_reg prio10_we", false,-1);
        tracep->declBus(c+952,"soc_top intr_controller u_reg prio11_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio11_wd", false,-1, 2,0);
        tracep->declBit(c+3340,"soc_top intr_controller u_reg prio11_we", false,-1);
        tracep->declBus(c+953,"soc_top intr_controller u_reg prio12_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio12_wd", false,-1, 2,0);
        tracep->declBit(c+3341,"soc_top intr_controller u_reg prio12_we", false,-1);
        tracep->declBus(c+954,"soc_top intr_controller u_reg prio13_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio13_wd", false,-1, 2,0);
        tracep->declBit(c+3400,"soc_top intr_controller u_reg prio13_we", false,-1);
        tracep->declBus(c+955,"soc_top intr_controller u_reg prio14_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio14_wd", false,-1, 2,0);
        tracep->declBit(c+3401,"soc_top intr_controller u_reg prio14_we", false,-1);
        tracep->declBus(c+956,"soc_top intr_controller u_reg prio15_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio15_wd", false,-1, 2,0);
        tracep->declBit(c+3402,"soc_top intr_controller u_reg prio15_we", false,-1);
        tracep->declBus(c+957,"soc_top intr_controller u_reg prio16_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio16_wd", false,-1, 2,0);
        tracep->declBit(c+3403,"soc_top intr_controller u_reg prio16_we", false,-1);
        tracep->declBus(c+958,"soc_top intr_controller u_reg prio17_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio17_wd", false,-1, 2,0);
        tracep->declBit(c+3404,"soc_top intr_controller u_reg prio17_we", false,-1);
        tracep->declBus(c+959,"soc_top intr_controller u_reg prio18_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio18_wd", false,-1, 2,0);
        tracep->declBit(c+3405,"soc_top intr_controller u_reg prio18_we", false,-1);
        tracep->declBus(c+921,"soc_top intr_controller u_reg prio19_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio19_wd", false,-1, 2,0);
        tracep->declBit(c+3406,"soc_top intr_controller u_reg prio19_we", false,-1);
        tracep->declBus(c+922,"soc_top intr_controller u_reg prio20_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio20_wd", false,-1, 2,0);
        tracep->declBit(c+3407,"soc_top intr_controller u_reg prio20_we", false,-1);
        tracep->declBus(c+923,"soc_top intr_controller u_reg prio21_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio21_wd", false,-1, 2,0);
        tracep->declBit(c+3342,"soc_top intr_controller u_reg prio21_we", false,-1);
        tracep->declBus(c+924,"soc_top intr_controller u_reg prio22_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio22_wd", false,-1, 2,0);
        tracep->declBit(c+3408,"soc_top intr_controller u_reg prio22_we", false,-1);
        tracep->declBus(c+925,"soc_top intr_controller u_reg prio23_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio23_wd", false,-1, 2,0);
        tracep->declBit(c+3409,"soc_top intr_controller u_reg prio23_we", false,-1);
        tracep->declBus(c+426,"soc_top intr_controller u_reg prio24_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio24_wd", false,-1, 2,0);
        tracep->declBit(c+3343,"soc_top intr_controller u_reg prio24_we", false,-1);
        tracep->declBus(c+427,"soc_top intr_controller u_reg prio25_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio25_wd", false,-1, 2,0);
        tracep->declBit(c+3344,"soc_top intr_controller u_reg prio25_we", false,-1);
        tracep->declBus(c+960,"soc_top intr_controller u_reg prio26_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio26_wd", false,-1, 2,0);
        tracep->declBit(c+3345,"soc_top intr_controller u_reg prio26_we", false,-1);
        tracep->declBus(c+961,"soc_top intr_controller u_reg prio27_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio27_wd", false,-1, 2,0);
        tracep->declBit(c+3410,"soc_top intr_controller u_reg prio27_we", false,-1);
        tracep->declBus(c+926,"soc_top intr_controller u_reg prio28_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio28_wd", false,-1, 2,0);
        tracep->declBit(c+3411,"soc_top intr_controller u_reg prio28_we", false,-1);
        tracep->declBus(c+962,"soc_top intr_controller u_reg prio29_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio29_wd", false,-1, 2,0);
        tracep->declBit(c+3412,"soc_top intr_controller u_reg prio29_we", false,-1);
        tracep->declBus(c+963,"soc_top intr_controller u_reg prio30_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio30_wd", false,-1, 2,0);
        tracep->declBit(c+3346,"soc_top intr_controller u_reg prio30_we", false,-1);
        tracep->declBus(c+964,"soc_top intr_controller u_reg prio31_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg prio31_wd", false,-1, 2,0);
        tracep->declBit(c+3347,"soc_top intr_controller u_reg prio31_we", false,-1);
        tracep->declBit(c+428,"soc_top intr_controller u_reg ie0_e_0_qs", false,-1);
        tracep->declBit(c+2104,"soc_top intr_controller u_reg ie0_e_0_wd", false,-1);
        tracep->declBit(c+3348,"soc_top intr_controller u_reg ie0_e_0_we", false,-1);
        tracep->declBit(c+429,"soc_top intr_controller u_reg ie0_e_1_qs", false,-1);
        tracep->declBit(c+2105,"soc_top intr_controller u_reg ie0_e_1_wd", false,-1);
        tracep->declBit(c+3349,"soc_top intr_controller u_reg ie0_e_1_we", false,-1);
        tracep->declBit(c+982,"soc_top intr_controller u_reg ie0_e_2_qs", false,-1);
        tracep->declBit(c+2106,"soc_top intr_controller u_reg ie0_e_2_wd", false,-1);
        tracep->declBit(c+3350,"soc_top intr_controller u_reg ie0_e_2_we", false,-1);
        tracep->declBit(c+983,"soc_top intr_controller u_reg ie0_e_3_qs", false,-1);
        tracep->declBit(c+2107,"soc_top intr_controller u_reg ie0_e_3_wd", false,-1);
        tracep->declBit(c+3351,"soc_top intr_controller u_reg ie0_e_3_we", false,-1);
        tracep->declBit(c+965,"soc_top intr_controller u_reg ie0_e_4_qs", false,-1);
        tracep->declBit(c+2108,"soc_top intr_controller u_reg ie0_e_4_wd", false,-1);
        tracep->declBit(c+3352,"soc_top intr_controller u_reg ie0_e_4_we", false,-1);
        tracep->declBit(c+966,"soc_top intr_controller u_reg ie0_e_5_qs", false,-1);
        tracep->declBit(c+2109,"soc_top intr_controller u_reg ie0_e_5_wd", false,-1);
        tracep->declBit(c+3353,"soc_top intr_controller u_reg ie0_e_5_we", false,-1);
        tracep->declBit(c+967,"soc_top intr_controller u_reg ie0_e_6_qs", false,-1);
        tracep->declBit(c+2110,"soc_top intr_controller u_reg ie0_e_6_wd", false,-1);
        tracep->declBit(c+3354,"soc_top intr_controller u_reg ie0_e_6_we", false,-1);
        tracep->declBit(c+984,"soc_top intr_controller u_reg ie0_e_7_qs", false,-1);
        tracep->declBit(c+2111,"soc_top intr_controller u_reg ie0_e_7_wd", false,-1);
        tracep->declBit(c+3355,"soc_top intr_controller u_reg ie0_e_7_we", false,-1);
        tracep->declBit(c+985,"soc_top intr_controller u_reg ie0_e_8_qs", false,-1);
        tracep->declBit(c+2112,"soc_top intr_controller u_reg ie0_e_8_wd", false,-1);
        tracep->declBit(c+3356,"soc_top intr_controller u_reg ie0_e_8_we", false,-1);
        tracep->declBit(c+986,"soc_top intr_controller u_reg ie0_e_9_qs", false,-1);
        tracep->declBit(c+2113,"soc_top intr_controller u_reg ie0_e_9_wd", false,-1);
        tracep->declBit(c+3413,"soc_top intr_controller u_reg ie0_e_9_we", false,-1);
        tracep->declBit(c+987,"soc_top intr_controller u_reg ie0_e_10_qs", false,-1);
        tracep->declBit(c+2114,"soc_top intr_controller u_reg ie0_e_10_wd", false,-1);
        tracep->declBit(c+3357,"soc_top intr_controller u_reg ie0_e_10_we", false,-1);
        tracep->declBit(c+988,"soc_top intr_controller u_reg ie0_e_11_qs", false,-1);
        tracep->declBit(c+2115,"soc_top intr_controller u_reg ie0_e_11_wd", false,-1);
        tracep->declBit(c+3414,"soc_top intr_controller u_reg ie0_e_11_we", false,-1);
        tracep->declBit(c+989,"soc_top intr_controller u_reg ie0_e_12_qs", false,-1);
        tracep->declBit(c+2116,"soc_top intr_controller u_reg ie0_e_12_wd", false,-1);
        tracep->declBit(c+3415,"soc_top intr_controller u_reg ie0_e_12_we", false,-1);
        tracep->declBit(c+990,"soc_top intr_controller u_reg ie0_e_13_qs", false,-1);
        tracep->declBit(c+2117,"soc_top intr_controller u_reg ie0_e_13_wd", false,-1);
        tracep->declBit(c+3358,"soc_top intr_controller u_reg ie0_e_13_we", false,-1);
        tracep->declBit(c+991,"soc_top intr_controller u_reg ie0_e_14_qs", false,-1);
        tracep->declBit(c+2118,"soc_top intr_controller u_reg ie0_e_14_wd", false,-1);
        tracep->declBit(c+3359,"soc_top intr_controller u_reg ie0_e_14_we", false,-1);
        tracep->declBit(c+992,"soc_top intr_controller u_reg ie0_e_15_qs", false,-1);
        tracep->declBit(c+2119,"soc_top intr_controller u_reg ie0_e_15_wd", false,-1);
        tracep->declBit(c+3360,"soc_top intr_controller u_reg ie0_e_15_we", false,-1);
        tracep->declBit(c+993,"soc_top intr_controller u_reg ie0_e_16_qs", false,-1);
        tracep->declBit(c+2120,"soc_top intr_controller u_reg ie0_e_16_wd", false,-1);
        tracep->declBit(c+3416,"soc_top intr_controller u_reg ie0_e_16_we", false,-1);
        tracep->declBit(c+994,"soc_top intr_controller u_reg ie0_e_17_qs", false,-1);
        tracep->declBit(c+2121,"soc_top intr_controller u_reg ie0_e_17_wd", false,-1);
        tracep->declBit(c+3417,"soc_top intr_controller u_reg ie0_e_17_we", false,-1);
        tracep->declBit(c+995,"soc_top intr_controller u_reg ie0_e_18_qs", false,-1);
        tracep->declBit(c+2122,"soc_top intr_controller u_reg ie0_e_18_wd", false,-1);
        tracep->declBit(c+3418,"soc_top intr_controller u_reg ie0_e_18_we", false,-1);
        tracep->declBit(c+996,"soc_top intr_controller u_reg ie0_e_19_qs", false,-1);
        tracep->declBit(c+2123,"soc_top intr_controller u_reg ie0_e_19_wd", false,-1);
        tracep->declBit(c+3361,"soc_top intr_controller u_reg ie0_e_19_we", false,-1);
        tracep->declBit(c+997,"soc_top intr_controller u_reg ie0_e_20_qs", false,-1);
        tracep->declBit(c+2124,"soc_top intr_controller u_reg ie0_e_20_wd", false,-1);
        tracep->declBit(c+3362,"soc_top intr_controller u_reg ie0_e_20_we", false,-1);
        tracep->declBit(c+998,"soc_top intr_controller u_reg ie0_e_21_qs", false,-1);
        tracep->declBit(c+2125,"soc_top intr_controller u_reg ie0_e_21_wd", false,-1);
        tracep->declBit(c+3363,"soc_top intr_controller u_reg ie0_e_21_we", false,-1);
        tracep->declBit(c+968,"soc_top intr_controller u_reg ie0_e_22_qs", false,-1);
        tracep->declBit(c+2126,"soc_top intr_controller u_reg ie0_e_22_wd", false,-1);
        tracep->declBit(c+3364,"soc_top intr_controller u_reg ie0_e_22_we", false,-1);
        tracep->declBit(c+969,"soc_top intr_controller u_reg ie0_e_23_qs", false,-1);
        tracep->declBit(c+2127,"soc_top intr_controller u_reg ie0_e_23_wd", false,-1);
        tracep->declBit(c+3365,"soc_top intr_controller u_reg ie0_e_23_we", false,-1);
        tracep->declBit(c+999,"soc_top intr_controller u_reg ie0_e_24_qs", false,-1);
        tracep->declBit(c+2128,"soc_top intr_controller u_reg ie0_e_24_wd", false,-1);
        tracep->declBit(c+3366,"soc_top intr_controller u_reg ie0_e_24_we", false,-1);
        tracep->declBit(c+1000,"soc_top intr_controller u_reg ie0_e_25_qs", false,-1);
        tracep->declBit(c+2129,"soc_top intr_controller u_reg ie0_e_25_wd", false,-1);
        tracep->declBit(c+3367,"soc_top intr_controller u_reg ie0_e_25_we", false,-1);
        tracep->declBit(c+970,"soc_top intr_controller u_reg ie0_e_26_qs", false,-1);
        tracep->declBit(c+2130,"soc_top intr_controller u_reg ie0_e_26_wd", false,-1);
        tracep->declBit(c+3368,"soc_top intr_controller u_reg ie0_e_26_we", false,-1);
        tracep->declBit(c+971,"soc_top intr_controller u_reg ie0_e_27_qs", false,-1);
        tracep->declBit(c+2131,"soc_top intr_controller u_reg ie0_e_27_wd", false,-1);
        tracep->declBit(c+3369,"soc_top intr_controller u_reg ie0_e_27_we", false,-1);
        tracep->declBit(c+1001,"soc_top intr_controller u_reg ie0_e_28_qs", false,-1);
        tracep->declBit(c+2132,"soc_top intr_controller u_reg ie0_e_28_wd", false,-1);
        tracep->declBit(c+3370,"soc_top intr_controller u_reg ie0_e_28_we", false,-1);
        tracep->declBit(c+1002,"soc_top intr_controller u_reg ie0_e_29_qs", false,-1);
        tracep->declBit(c+2133,"soc_top intr_controller u_reg ie0_e_29_wd", false,-1);
        tracep->declBit(c+3371,"soc_top intr_controller u_reg ie0_e_29_we", false,-1);
        tracep->declBit(c+1003,"soc_top intr_controller u_reg ie0_e_30_qs", false,-1);
        tracep->declBit(c+2134,"soc_top intr_controller u_reg ie0_e_30_wd", false,-1);
        tracep->declBit(c+3372,"soc_top intr_controller u_reg ie0_e_30_we", false,-1);
        tracep->declBit(c+1004,"soc_top intr_controller u_reg ie0_e_31_qs", false,-1);
        tracep->declBit(c+2135,"soc_top intr_controller u_reg ie0_e_31_wd", false,-1);
        tracep->declBit(c+3373,"soc_top intr_controller u_reg ie0_e_31_we", false,-1);
        tracep->declBus(c+1005,"soc_top intr_controller u_reg threshold0_qs", false,-1, 2,0);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg threshold0_wd", false,-1, 2,0);
        tracep->declBit(c+3374,"soc_top intr_controller u_reg threshold0_we", false,-1);
        tracep->declBus(c+2870,"soc_top intr_controller u_reg cc0_qs", false,-1, 5,0);
        tracep->declBus(c+2137,"soc_top intr_controller u_reg cc0_wd", false,-1, 5,0);
        tracep->declBit(c+2288,"soc_top intr_controller u_reg cc0_we", false,-1);
        tracep->declBit(c+2289,"soc_top intr_controller u_reg cc0_re", false,-1);
        tracep->declBit(c+972,"soc_top intr_controller u_reg msip0_qs", false,-1);
        tracep->declBit(c+2104,"soc_top intr_controller u_reg msip0_wd", false,-1);
        tracep->declBit(c+3375,"soc_top intr_controller u_reg msip0_we", false,-1);
        tracep->declQuad(c+3680,"soc_top intr_controller u_reg addr_hit", false,-1, 37,0);
        tracep->declBus(c+4228,"soc_top intr_controller u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top intr_controller u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+4205,"soc_top intr_controller u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+1833,"soc_top intr_controller u_reg u_reg_if tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1834,"soc_top intr_controller u_reg u_reg_if tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1835,"soc_top intr_controller u_reg u_reg_if tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1836,"soc_top intr_controller u_reg u_reg_if tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1837,"soc_top intr_controller u_reg u_reg_if tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1838,"soc_top intr_controller u_reg u_reg_if tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1839,"soc_top intr_controller u_reg u_reg_if tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1840,"soc_top intr_controller u_reg u_reg_if tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1841,"soc_top intr_controller u_reg u_reg_if tl_i\014 d_ready", false,-1);
        tracep->declBit(c+405,"soc_top intr_controller u_reg u_reg_if tl_o\014 d_valid", false,-1);
        tracep->declBus(c+406,"soc_top intr_controller u_reg u_reg_if tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+407,"soc_top intr_controller u_reg u_reg_if tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+408,"soc_top intr_controller u_reg u_reg_if tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+409,"soc_top intr_controller u_reg u_reg_if tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+410,"soc_top intr_controller u_reg u_reg_if tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+411,"soc_top intr_controller u_reg u_reg_if tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+412,"soc_top intr_controller u_reg u_reg_if tl_o\014 d_error", false,-1);
        tracep->declBit(c+413,"soc_top intr_controller u_reg u_reg_if tl_o\014 a_ready", false,-1);
        tracep->declBit(c+2369,"soc_top intr_controller u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+2368,"soc_top intr_controller u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+2101,"soc_top intr_controller u_reg u_reg_if addr_o", false,-1, 8,0);
        tracep->declBus(c+2102,"soc_top intr_controller u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+2103,"soc_top intr_controller u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+3678,"soc_top intr_controller u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+2285,"soc_top intr_controller u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+4206,"soc_top intr_controller u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top intr_controller u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+430,"soc_top intr_controller u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+2259,"soc_top intr_controller u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+3682,"soc_top intr_controller u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+431,"soc_top intr_controller u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+432,"soc_top intr_controller u_reg u_reg_if error", false,-1);
        tracep->declBit(c+2371,"soc_top intr_controller u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+2151,"soc_top intr_controller u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+2152,"soc_top intr_controller u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+433,"soc_top intr_controller u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+434,"soc_top intr_controller u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+435,"soc_top intr_controller u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+2372,"soc_top intr_controller u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+2260,"soc_top intr_controller u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+1833,"soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1834,"soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1835,"soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1836,"soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1837,"soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1838,"soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1839,"soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1840,"soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1841,"soc_top intr_controller u_reg u_reg_if u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+2152,"soc_top intr_controller u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+4206,"soc_top intr_controller u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top intr_controller u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top intr_controller u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+4205,"soc_top intr_controller u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top intr_controller u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+2138,"soc_top intr_controller u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+2153,"soc_top intr_controller u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+2139,"soc_top intr_controller u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+2140,"soc_top intr_controller u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+2141,"soc_top intr_controller u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+2261,"soc_top intr_controller u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+2262,"soc_top intr_controller u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+2263,"soc_top intr_controller u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+2142,"soc_top intr_controller u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_0 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_0 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_0 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_0 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_0 wd", false,-1, 0,0);
        tracep->declBit(c+2871,"soc_top intr_controller u_reg u_ip_p_0 de", false,-1);
        tracep->declBus(c+2872,"soc_top intr_controller u_reg u_ip_p_0 d", false,-1, 0,0);
        tracep->declBit(c+373,"soc_top intr_controller u_reg u_ip_p_0 qe", false,-1);
        tracep->declBus(c+323,"soc_top intr_controller u_reg u_ip_p_0 q", false,-1, 0,0);
        tracep->declBus(c+323,"soc_top intr_controller u_reg u_ip_p_0 qs", false,-1, 0,0);
        tracep->declBit(c+2871,"soc_top intr_controller u_reg u_ip_p_0 wr_en", false,-1);
        tracep->declBus(c+2872,"soc_top intr_controller u_reg u_ip_p_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2871,"soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2872,"soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+323,"soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2871,"soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2872,"soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+323,"soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_1 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_1 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_1 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_1 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_1 wd", false,-1, 0,0);
        tracep->declBit(c+2873,"soc_top intr_controller u_reg u_ip_p_1 de", false,-1);
        tracep->declBus(c+2874,"soc_top intr_controller u_reg u_ip_p_1 d", false,-1, 0,0);
        tracep->declBit(c+374,"soc_top intr_controller u_reg u_ip_p_1 qe", false,-1);
        tracep->declBus(c+324,"soc_top intr_controller u_reg u_ip_p_1 q", false,-1, 0,0);
        tracep->declBus(c+324,"soc_top intr_controller u_reg u_ip_p_1 qs", false,-1, 0,0);
        tracep->declBit(c+2873,"soc_top intr_controller u_reg u_ip_p_1 wr_en", false,-1);
        tracep->declBus(c+2874,"soc_top intr_controller u_reg u_ip_p_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2873,"soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2874,"soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+324,"soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2873,"soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2874,"soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+324,"soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_2 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_2 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_2 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_2 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_2 wd", false,-1, 0,0);
        tracep->declBit(c+2875,"soc_top intr_controller u_reg u_ip_p_2 de", false,-1);
        tracep->declBus(c+2876,"soc_top intr_controller u_reg u_ip_p_2 d", false,-1, 0,0);
        tracep->declBit(c+375,"soc_top intr_controller u_reg u_ip_p_2 qe", false,-1);
        tracep->declBus(c+325,"soc_top intr_controller u_reg u_ip_p_2 q", false,-1, 0,0);
        tracep->declBus(c+325,"soc_top intr_controller u_reg u_ip_p_2 qs", false,-1, 0,0);
        tracep->declBit(c+2875,"soc_top intr_controller u_reg u_ip_p_2 wr_en", false,-1);
        tracep->declBus(c+2876,"soc_top intr_controller u_reg u_ip_p_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2875,"soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2876,"soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+325,"soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2875,"soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2876,"soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+325,"soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_3 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_3 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_3 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_3 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_3 wd", false,-1, 0,0);
        tracep->declBit(c+2877,"soc_top intr_controller u_reg u_ip_p_3 de", false,-1);
        tracep->declBus(c+2878,"soc_top intr_controller u_reg u_ip_p_3 d", false,-1, 0,0);
        tracep->declBit(c+376,"soc_top intr_controller u_reg u_ip_p_3 qe", false,-1);
        tracep->declBus(c+326,"soc_top intr_controller u_reg u_ip_p_3 q", false,-1, 0,0);
        tracep->declBus(c+326,"soc_top intr_controller u_reg u_ip_p_3 qs", false,-1, 0,0);
        tracep->declBit(c+2877,"soc_top intr_controller u_reg u_ip_p_3 wr_en", false,-1);
        tracep->declBus(c+2878,"soc_top intr_controller u_reg u_ip_p_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2877,"soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2878,"soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+326,"soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2877,"soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2878,"soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+326,"soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_4 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_4 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_4 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_4 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_4 wd", false,-1, 0,0);
        tracep->declBit(c+2879,"soc_top intr_controller u_reg u_ip_p_4 de", false,-1);
        tracep->declBus(c+2880,"soc_top intr_controller u_reg u_ip_p_4 d", false,-1, 0,0);
        tracep->declBit(c+377,"soc_top intr_controller u_reg u_ip_p_4 qe", false,-1);
        tracep->declBus(c+2842,"soc_top intr_controller u_reg u_ip_p_4 q", false,-1, 0,0);
        tracep->declBus(c+2842,"soc_top intr_controller u_reg u_ip_p_4 qs", false,-1, 0,0);
        tracep->declBit(c+2879,"soc_top intr_controller u_reg u_ip_p_4 wr_en", false,-1);
        tracep->declBus(c+2880,"soc_top intr_controller u_reg u_ip_p_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2879,"soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2880,"soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2842,"soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2879,"soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2880,"soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2842,"soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_5 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_5 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_5 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_5 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_5 wd", false,-1, 0,0);
        tracep->declBit(c+2881,"soc_top intr_controller u_reg u_ip_p_5 de", false,-1);
        tracep->declBus(c+2882,"soc_top intr_controller u_reg u_ip_p_5 d", false,-1, 0,0);
        tracep->declBit(c+378,"soc_top intr_controller u_reg u_ip_p_5 qe", false,-1);
        tracep->declBus(c+2843,"soc_top intr_controller u_reg u_ip_p_5 q", false,-1, 0,0);
        tracep->declBus(c+2843,"soc_top intr_controller u_reg u_ip_p_5 qs", false,-1, 0,0);
        tracep->declBit(c+2881,"soc_top intr_controller u_reg u_ip_p_5 wr_en", false,-1);
        tracep->declBus(c+2882,"soc_top intr_controller u_reg u_ip_p_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2881,"soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2882,"soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2843,"soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2881,"soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2882,"soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2843,"soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_6 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_6 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_6 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_6 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_6 wd", false,-1, 0,0);
        tracep->declBit(c+2883,"soc_top intr_controller u_reg u_ip_p_6 de", false,-1);
        tracep->declBus(c+2884,"soc_top intr_controller u_reg u_ip_p_6 d", false,-1, 0,0);
        tracep->declBit(c+379,"soc_top intr_controller u_reg u_ip_p_6 qe", false,-1);
        tracep->declBus(c+2844,"soc_top intr_controller u_reg u_ip_p_6 q", false,-1, 0,0);
        tracep->declBus(c+2844,"soc_top intr_controller u_reg u_ip_p_6 qs", false,-1, 0,0);
        tracep->declBit(c+2883,"soc_top intr_controller u_reg u_ip_p_6 wr_en", false,-1);
        tracep->declBus(c+2884,"soc_top intr_controller u_reg u_ip_p_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2883,"soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2884,"soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2844,"soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2883,"soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2884,"soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2844,"soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_7 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_7 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_7 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_7 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_7 wd", false,-1, 0,0);
        tracep->declBit(c+2885,"soc_top intr_controller u_reg u_ip_p_7 de", false,-1);
        tracep->declBus(c+2886,"soc_top intr_controller u_reg u_ip_p_7 d", false,-1, 0,0);
        tracep->declBit(c+380,"soc_top intr_controller u_reg u_ip_p_7 qe", false,-1);
        tracep->declBus(c+2845,"soc_top intr_controller u_reg u_ip_p_7 q", false,-1, 0,0);
        tracep->declBus(c+2845,"soc_top intr_controller u_reg u_ip_p_7 qs", false,-1, 0,0);
        tracep->declBit(c+2885,"soc_top intr_controller u_reg u_ip_p_7 wr_en", false,-1);
        tracep->declBus(c+2886,"soc_top intr_controller u_reg u_ip_p_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2885,"soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2886,"soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2845,"soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2885,"soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2886,"soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2845,"soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_8 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_8 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_8 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_8 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_8 wd", false,-1, 0,0);
        tracep->declBit(c+2887,"soc_top intr_controller u_reg u_ip_p_8 de", false,-1);
        tracep->declBus(c+2888,"soc_top intr_controller u_reg u_ip_p_8 d", false,-1, 0,0);
        tracep->declBit(c+381,"soc_top intr_controller u_reg u_ip_p_8 qe", false,-1);
        tracep->declBus(c+2846,"soc_top intr_controller u_reg u_ip_p_8 q", false,-1, 0,0);
        tracep->declBus(c+2846,"soc_top intr_controller u_reg u_ip_p_8 qs", false,-1, 0,0);
        tracep->declBit(c+2887,"soc_top intr_controller u_reg u_ip_p_8 wr_en", false,-1);
        tracep->declBus(c+2888,"soc_top intr_controller u_reg u_ip_p_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2887,"soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2888,"soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2846,"soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2887,"soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2888,"soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2846,"soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_9 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_9 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_9 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_9 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_9 wd", false,-1, 0,0);
        tracep->declBit(c+2889,"soc_top intr_controller u_reg u_ip_p_9 de", false,-1);
        tracep->declBus(c+2890,"soc_top intr_controller u_reg u_ip_p_9 d", false,-1, 0,0);
        tracep->declBit(c+382,"soc_top intr_controller u_reg u_ip_p_9 qe", false,-1);
        tracep->declBus(c+2847,"soc_top intr_controller u_reg u_ip_p_9 q", false,-1, 0,0);
        tracep->declBus(c+2847,"soc_top intr_controller u_reg u_ip_p_9 qs", false,-1, 0,0);
        tracep->declBit(c+2889,"soc_top intr_controller u_reg u_ip_p_9 wr_en", false,-1);
        tracep->declBus(c+2890,"soc_top intr_controller u_reg u_ip_p_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2889,"soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2890,"soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2847,"soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2889,"soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2890,"soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2847,"soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_10 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_10 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_10 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_10 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_10 wd", false,-1, 0,0);
        tracep->declBit(c+2891,"soc_top intr_controller u_reg u_ip_p_10 de", false,-1);
        tracep->declBus(c+2892,"soc_top intr_controller u_reg u_ip_p_10 d", false,-1, 0,0);
        tracep->declBit(c+383,"soc_top intr_controller u_reg u_ip_p_10 qe", false,-1);
        tracep->declBus(c+2848,"soc_top intr_controller u_reg u_ip_p_10 q", false,-1, 0,0);
        tracep->declBus(c+2848,"soc_top intr_controller u_reg u_ip_p_10 qs", false,-1, 0,0);
        tracep->declBit(c+2891,"soc_top intr_controller u_reg u_ip_p_10 wr_en", false,-1);
        tracep->declBus(c+2892,"soc_top intr_controller u_reg u_ip_p_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2891,"soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2892,"soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2848,"soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2891,"soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2892,"soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2848,"soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_11 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_11 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_11 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_11 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_11 wd", false,-1, 0,0);
        tracep->declBit(c+2893,"soc_top intr_controller u_reg u_ip_p_11 de", false,-1);
        tracep->declBus(c+2894,"soc_top intr_controller u_reg u_ip_p_11 d", false,-1, 0,0);
        tracep->declBit(c+384,"soc_top intr_controller u_reg u_ip_p_11 qe", false,-1);
        tracep->declBus(c+2849,"soc_top intr_controller u_reg u_ip_p_11 q", false,-1, 0,0);
        tracep->declBus(c+2849,"soc_top intr_controller u_reg u_ip_p_11 qs", false,-1, 0,0);
        tracep->declBit(c+2893,"soc_top intr_controller u_reg u_ip_p_11 wr_en", false,-1);
        tracep->declBus(c+2894,"soc_top intr_controller u_reg u_ip_p_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2893,"soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2894,"soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2849,"soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2893,"soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2894,"soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2849,"soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_12 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_12 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_12 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_12 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_12 wd", false,-1, 0,0);
        tracep->declBit(c+2895,"soc_top intr_controller u_reg u_ip_p_12 de", false,-1);
        tracep->declBus(c+2896,"soc_top intr_controller u_reg u_ip_p_12 d", false,-1, 0,0);
        tracep->declBit(c+385,"soc_top intr_controller u_reg u_ip_p_12 qe", false,-1);
        tracep->declBus(c+2850,"soc_top intr_controller u_reg u_ip_p_12 q", false,-1, 0,0);
        tracep->declBus(c+2850,"soc_top intr_controller u_reg u_ip_p_12 qs", false,-1, 0,0);
        tracep->declBit(c+2895,"soc_top intr_controller u_reg u_ip_p_12 wr_en", false,-1);
        tracep->declBus(c+2896,"soc_top intr_controller u_reg u_ip_p_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2895,"soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2896,"soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2850,"soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2895,"soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2896,"soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2850,"soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_13 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_13 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_13 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_13 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_13 wd", false,-1, 0,0);
        tracep->declBit(c+2897,"soc_top intr_controller u_reg u_ip_p_13 de", false,-1);
        tracep->declBus(c+2898,"soc_top intr_controller u_reg u_ip_p_13 d", false,-1, 0,0);
        tracep->declBit(c+386,"soc_top intr_controller u_reg u_ip_p_13 qe", false,-1);
        tracep->declBus(c+2851,"soc_top intr_controller u_reg u_ip_p_13 q", false,-1, 0,0);
        tracep->declBus(c+2851,"soc_top intr_controller u_reg u_ip_p_13 qs", false,-1, 0,0);
        tracep->declBit(c+2897,"soc_top intr_controller u_reg u_ip_p_13 wr_en", false,-1);
        tracep->declBus(c+2898,"soc_top intr_controller u_reg u_ip_p_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2897,"soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2898,"soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2851,"soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2897,"soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2898,"soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2851,"soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_14 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_14 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_14 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_14 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_14 wd", false,-1, 0,0);
        tracep->declBit(c+2899,"soc_top intr_controller u_reg u_ip_p_14 de", false,-1);
        tracep->declBus(c+2900,"soc_top intr_controller u_reg u_ip_p_14 d", false,-1, 0,0);
        tracep->declBit(c+387,"soc_top intr_controller u_reg u_ip_p_14 qe", false,-1);
        tracep->declBus(c+2852,"soc_top intr_controller u_reg u_ip_p_14 q", false,-1, 0,0);
        tracep->declBus(c+2852,"soc_top intr_controller u_reg u_ip_p_14 qs", false,-1, 0,0);
        tracep->declBit(c+2899,"soc_top intr_controller u_reg u_ip_p_14 wr_en", false,-1);
        tracep->declBus(c+2900,"soc_top intr_controller u_reg u_ip_p_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2899,"soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2900,"soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2852,"soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2899,"soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2900,"soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2852,"soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_15 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_15 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_15 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_15 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_15 wd", false,-1, 0,0);
        tracep->declBit(c+2901,"soc_top intr_controller u_reg u_ip_p_15 de", false,-1);
        tracep->declBus(c+2902,"soc_top intr_controller u_reg u_ip_p_15 d", false,-1, 0,0);
        tracep->declBit(c+388,"soc_top intr_controller u_reg u_ip_p_15 qe", false,-1);
        tracep->declBus(c+2853,"soc_top intr_controller u_reg u_ip_p_15 q", false,-1, 0,0);
        tracep->declBus(c+2853,"soc_top intr_controller u_reg u_ip_p_15 qs", false,-1, 0,0);
        tracep->declBit(c+2901,"soc_top intr_controller u_reg u_ip_p_15 wr_en", false,-1);
        tracep->declBus(c+2902,"soc_top intr_controller u_reg u_ip_p_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2901,"soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2902,"soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2853,"soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2901,"soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2902,"soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2853,"soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_16 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_16 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_16 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_16 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_16 wd", false,-1, 0,0);
        tracep->declBit(c+2903,"soc_top intr_controller u_reg u_ip_p_16 de", false,-1);
        tracep->declBus(c+2904,"soc_top intr_controller u_reg u_ip_p_16 d", false,-1, 0,0);
        tracep->declBit(c+389,"soc_top intr_controller u_reg u_ip_p_16 qe", false,-1);
        tracep->declBus(c+2854,"soc_top intr_controller u_reg u_ip_p_16 q", false,-1, 0,0);
        tracep->declBus(c+2854,"soc_top intr_controller u_reg u_ip_p_16 qs", false,-1, 0,0);
        tracep->declBit(c+2903,"soc_top intr_controller u_reg u_ip_p_16 wr_en", false,-1);
        tracep->declBus(c+2904,"soc_top intr_controller u_reg u_ip_p_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2903,"soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2904,"soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2854,"soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2903,"soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2904,"soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2854,"soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_17 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_17 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_17 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_17 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_17 wd", false,-1, 0,0);
        tracep->declBit(c+2905,"soc_top intr_controller u_reg u_ip_p_17 de", false,-1);
        tracep->declBus(c+2906,"soc_top intr_controller u_reg u_ip_p_17 d", false,-1, 0,0);
        tracep->declBit(c+390,"soc_top intr_controller u_reg u_ip_p_17 qe", false,-1);
        tracep->declBus(c+2855,"soc_top intr_controller u_reg u_ip_p_17 q", false,-1, 0,0);
        tracep->declBus(c+2855,"soc_top intr_controller u_reg u_ip_p_17 qs", false,-1, 0,0);
        tracep->declBit(c+2905,"soc_top intr_controller u_reg u_ip_p_17 wr_en", false,-1);
        tracep->declBus(c+2906,"soc_top intr_controller u_reg u_ip_p_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2905,"soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2906,"soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2855,"soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2905,"soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2906,"soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2855,"soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_18 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_18 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_18 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_18 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_18 wd", false,-1, 0,0);
        tracep->declBit(c+2907,"soc_top intr_controller u_reg u_ip_p_18 de", false,-1);
        tracep->declBus(c+2908,"soc_top intr_controller u_reg u_ip_p_18 d", false,-1, 0,0);
        tracep->declBit(c+391,"soc_top intr_controller u_reg u_ip_p_18 qe", false,-1);
        tracep->declBus(c+2856,"soc_top intr_controller u_reg u_ip_p_18 q", false,-1, 0,0);
        tracep->declBus(c+2856,"soc_top intr_controller u_reg u_ip_p_18 qs", false,-1, 0,0);
        tracep->declBit(c+2907,"soc_top intr_controller u_reg u_ip_p_18 wr_en", false,-1);
        tracep->declBus(c+2908,"soc_top intr_controller u_reg u_ip_p_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2907,"soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2908,"soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2856,"soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2907,"soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2908,"soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2856,"soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_19 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_19 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_19 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_19 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_19 wd", false,-1, 0,0);
        tracep->declBit(c+2909,"soc_top intr_controller u_reg u_ip_p_19 de", false,-1);
        tracep->declBus(c+2910,"soc_top intr_controller u_reg u_ip_p_19 d", false,-1, 0,0);
        tracep->declBit(c+392,"soc_top intr_controller u_reg u_ip_p_19 qe", false,-1);
        tracep->declBus(c+2857,"soc_top intr_controller u_reg u_ip_p_19 q", false,-1, 0,0);
        tracep->declBus(c+2857,"soc_top intr_controller u_reg u_ip_p_19 qs", false,-1, 0,0);
        tracep->declBit(c+2909,"soc_top intr_controller u_reg u_ip_p_19 wr_en", false,-1);
        tracep->declBus(c+2910,"soc_top intr_controller u_reg u_ip_p_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2909,"soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2910,"soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2857,"soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2909,"soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2910,"soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2857,"soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_20 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_20 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_20 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_20 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_20 wd", false,-1, 0,0);
        tracep->declBit(c+2911,"soc_top intr_controller u_reg u_ip_p_20 de", false,-1);
        tracep->declBus(c+2912,"soc_top intr_controller u_reg u_ip_p_20 d", false,-1, 0,0);
        tracep->declBit(c+393,"soc_top intr_controller u_reg u_ip_p_20 qe", false,-1);
        tracep->declBus(c+2858,"soc_top intr_controller u_reg u_ip_p_20 q", false,-1, 0,0);
        tracep->declBus(c+2858,"soc_top intr_controller u_reg u_ip_p_20 qs", false,-1, 0,0);
        tracep->declBit(c+2911,"soc_top intr_controller u_reg u_ip_p_20 wr_en", false,-1);
        tracep->declBus(c+2912,"soc_top intr_controller u_reg u_ip_p_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2911,"soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2912,"soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2858,"soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2911,"soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2912,"soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2858,"soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_21 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_21 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_21 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_21 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_21 wd", false,-1, 0,0);
        tracep->declBit(c+2913,"soc_top intr_controller u_reg u_ip_p_21 de", false,-1);
        tracep->declBus(c+2914,"soc_top intr_controller u_reg u_ip_p_21 d", false,-1, 0,0);
        tracep->declBit(c+394,"soc_top intr_controller u_reg u_ip_p_21 qe", false,-1);
        tracep->declBus(c+2859,"soc_top intr_controller u_reg u_ip_p_21 q", false,-1, 0,0);
        tracep->declBus(c+2859,"soc_top intr_controller u_reg u_ip_p_21 qs", false,-1, 0,0);
        tracep->declBit(c+2913,"soc_top intr_controller u_reg u_ip_p_21 wr_en", false,-1);
        tracep->declBus(c+2914,"soc_top intr_controller u_reg u_ip_p_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2913,"soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2914,"soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2859,"soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2913,"soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2914,"soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2859,"soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_22 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_22 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_22 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_22 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_22 wd", false,-1, 0,0);
        tracep->declBit(c+2915,"soc_top intr_controller u_reg u_ip_p_22 de", false,-1);
        tracep->declBus(c+2916,"soc_top intr_controller u_reg u_ip_p_22 d", false,-1, 0,0);
        tracep->declBit(c+395,"soc_top intr_controller u_reg u_ip_p_22 qe", false,-1);
        tracep->declBus(c+2860,"soc_top intr_controller u_reg u_ip_p_22 q", false,-1, 0,0);
        tracep->declBus(c+2860,"soc_top intr_controller u_reg u_ip_p_22 qs", false,-1, 0,0);
        tracep->declBit(c+2915,"soc_top intr_controller u_reg u_ip_p_22 wr_en", false,-1);
        tracep->declBus(c+2916,"soc_top intr_controller u_reg u_ip_p_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2915,"soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2916,"soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2860,"soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2915,"soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2916,"soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2860,"soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_23 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_23 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_23 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_23 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_23 wd", false,-1, 0,0);
        tracep->declBit(c+2917,"soc_top intr_controller u_reg u_ip_p_23 de", false,-1);
        tracep->declBus(c+2918,"soc_top intr_controller u_reg u_ip_p_23 d", false,-1, 0,0);
        tracep->declBit(c+396,"soc_top intr_controller u_reg u_ip_p_23 qe", false,-1);
        tracep->declBus(c+2861,"soc_top intr_controller u_reg u_ip_p_23 q", false,-1, 0,0);
        tracep->declBus(c+2861,"soc_top intr_controller u_reg u_ip_p_23 qs", false,-1, 0,0);
        tracep->declBit(c+2917,"soc_top intr_controller u_reg u_ip_p_23 wr_en", false,-1);
        tracep->declBus(c+2918,"soc_top intr_controller u_reg u_ip_p_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2917,"soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2918,"soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2861,"soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2917,"soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2918,"soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2861,"soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_24 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_24 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_24 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_24 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_24 wd", false,-1, 0,0);
        tracep->declBit(c+2919,"soc_top intr_controller u_reg u_ip_p_24 de", false,-1);
        tracep->declBus(c+2920,"soc_top intr_controller u_reg u_ip_p_24 d", false,-1, 0,0);
        tracep->declBit(c+397,"soc_top intr_controller u_reg u_ip_p_24 qe", false,-1);
        tracep->declBus(c+2862,"soc_top intr_controller u_reg u_ip_p_24 q", false,-1, 0,0);
        tracep->declBus(c+2862,"soc_top intr_controller u_reg u_ip_p_24 qs", false,-1, 0,0);
        tracep->declBit(c+2919,"soc_top intr_controller u_reg u_ip_p_24 wr_en", false,-1);
        tracep->declBus(c+2920,"soc_top intr_controller u_reg u_ip_p_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2919,"soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2920,"soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2862,"soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2919,"soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2920,"soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2862,"soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_25 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_25 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_25 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_25 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_25 wd", false,-1, 0,0);
        tracep->declBit(c+2921,"soc_top intr_controller u_reg u_ip_p_25 de", false,-1);
        tracep->declBus(c+2922,"soc_top intr_controller u_reg u_ip_p_25 d", false,-1, 0,0);
        tracep->declBit(c+398,"soc_top intr_controller u_reg u_ip_p_25 qe", false,-1);
        tracep->declBus(c+2863,"soc_top intr_controller u_reg u_ip_p_25 q", false,-1, 0,0);
        tracep->declBus(c+2863,"soc_top intr_controller u_reg u_ip_p_25 qs", false,-1, 0,0);
        tracep->declBit(c+2921,"soc_top intr_controller u_reg u_ip_p_25 wr_en", false,-1);
        tracep->declBus(c+2922,"soc_top intr_controller u_reg u_ip_p_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2921,"soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2922,"soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2863,"soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2921,"soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2922,"soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2863,"soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_26 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_26 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_26 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_26 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_26 wd", false,-1, 0,0);
        tracep->declBit(c+2923,"soc_top intr_controller u_reg u_ip_p_26 de", false,-1);
        tracep->declBus(c+2924,"soc_top intr_controller u_reg u_ip_p_26 d", false,-1, 0,0);
        tracep->declBit(c+399,"soc_top intr_controller u_reg u_ip_p_26 qe", false,-1);
        tracep->declBus(c+2864,"soc_top intr_controller u_reg u_ip_p_26 q", false,-1, 0,0);
        tracep->declBus(c+2864,"soc_top intr_controller u_reg u_ip_p_26 qs", false,-1, 0,0);
        tracep->declBit(c+2923,"soc_top intr_controller u_reg u_ip_p_26 wr_en", false,-1);
        tracep->declBus(c+2924,"soc_top intr_controller u_reg u_ip_p_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2923,"soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2924,"soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2864,"soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2923,"soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2924,"soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2864,"soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_27 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_27 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_27 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_27 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_27 wd", false,-1, 0,0);
        tracep->declBit(c+2925,"soc_top intr_controller u_reg u_ip_p_27 de", false,-1);
        tracep->declBus(c+2926,"soc_top intr_controller u_reg u_ip_p_27 d", false,-1, 0,0);
        tracep->declBit(c+400,"soc_top intr_controller u_reg u_ip_p_27 qe", false,-1);
        tracep->declBus(c+2865,"soc_top intr_controller u_reg u_ip_p_27 q", false,-1, 0,0);
        tracep->declBus(c+2865,"soc_top intr_controller u_reg u_ip_p_27 qs", false,-1, 0,0);
        tracep->declBit(c+2925,"soc_top intr_controller u_reg u_ip_p_27 wr_en", false,-1);
        tracep->declBus(c+2926,"soc_top intr_controller u_reg u_ip_p_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2925,"soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2926,"soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2865,"soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2925,"soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2926,"soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2865,"soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_28 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_28 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_28 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_28 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_28 wd", false,-1, 0,0);
        tracep->declBit(c+2927,"soc_top intr_controller u_reg u_ip_p_28 de", false,-1);
        tracep->declBus(c+2928,"soc_top intr_controller u_reg u_ip_p_28 d", false,-1, 0,0);
        tracep->declBit(c+401,"soc_top intr_controller u_reg u_ip_p_28 qe", false,-1);
        tracep->declBus(c+2866,"soc_top intr_controller u_reg u_ip_p_28 q", false,-1, 0,0);
        tracep->declBus(c+2866,"soc_top intr_controller u_reg u_ip_p_28 qs", false,-1, 0,0);
        tracep->declBit(c+2927,"soc_top intr_controller u_reg u_ip_p_28 wr_en", false,-1);
        tracep->declBus(c+2928,"soc_top intr_controller u_reg u_ip_p_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2927,"soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2928,"soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2866,"soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2927,"soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2928,"soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2866,"soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_29 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_29 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_29 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_29 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_29 wd", false,-1, 0,0);
        tracep->declBit(c+2929,"soc_top intr_controller u_reg u_ip_p_29 de", false,-1);
        tracep->declBus(c+2930,"soc_top intr_controller u_reg u_ip_p_29 d", false,-1, 0,0);
        tracep->declBit(c+402,"soc_top intr_controller u_reg u_ip_p_29 qe", false,-1);
        tracep->declBus(c+2867,"soc_top intr_controller u_reg u_ip_p_29 q", false,-1, 0,0);
        tracep->declBus(c+2867,"soc_top intr_controller u_reg u_ip_p_29 qs", false,-1, 0,0);
        tracep->declBit(c+2929,"soc_top intr_controller u_reg u_ip_p_29 wr_en", false,-1);
        tracep->declBus(c+2930,"soc_top intr_controller u_reg u_ip_p_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2929,"soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2930,"soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2867,"soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2929,"soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2930,"soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2867,"soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_30 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_30 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_30 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_30 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_30 wd", false,-1, 0,0);
        tracep->declBit(c+2931,"soc_top intr_controller u_reg u_ip_p_30 de", false,-1);
        tracep->declBus(c+2932,"soc_top intr_controller u_reg u_ip_p_30 d", false,-1, 0,0);
        tracep->declBit(c+403,"soc_top intr_controller u_reg u_ip_p_30 qe", false,-1);
        tracep->declBus(c+2868,"soc_top intr_controller u_reg u_ip_p_30 q", false,-1, 0,0);
        tracep->declBus(c+2868,"soc_top intr_controller u_reg u_ip_p_30 qs", false,-1, 0,0);
        tracep->declBit(c+2931,"soc_top intr_controller u_reg u_ip_p_30 wr_en", false,-1);
        tracep->declBus(c+2932,"soc_top intr_controller u_reg u_ip_p_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2931,"soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2932,"soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2868,"soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2931,"soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2932,"soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2868,"soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_31 DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ip_p_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ip_p_31 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ip_p_31 rst_ni", false,-1);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_31 we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_31 wd", false,-1, 0,0);
        tracep->declBit(c+2933,"soc_top intr_controller u_reg u_ip_p_31 de", false,-1);
        tracep->declBus(c+2934,"soc_top intr_controller u_reg u_ip_p_31 d", false,-1, 0,0);
        tracep->declBit(c+404,"soc_top intr_controller u_reg u_ip_p_31 qe", false,-1);
        tracep->declBus(c+2869,"soc_top intr_controller u_reg u_ip_p_31 q", false,-1, 0,0);
        tracep->declBus(c+2869,"soc_top intr_controller u_reg u_ip_p_31 qs", false,-1, 0,0);
        tracep->declBit(c+2933,"soc_top intr_controller u_reg u_ip_p_31 wr_en", false,-1);
        tracep->declBus(c+2934,"soc_top intr_controller u_reg u_ip_p_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4209,"soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2933,"soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2934,"soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2869,"soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2933,"soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2934,"soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2869,"soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_0 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_0 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_0 rst_ni", false,-1);
        tracep->declBit(c+3311,"soc_top intr_controller u_reg u_le_le_0 we", false,-1);
        tracep->declBus(c+2104,"soc_top intr_controller u_reg u_le_le_0 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_0 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_0 d", false,-1, 0,0);
        tracep->declBit(c+2954,"soc_top intr_controller u_reg u_le_le_0 qe", false,-1);
        tracep->declBus(c+416,"soc_top intr_controller u_reg u_le_le_0 q", false,-1, 0,0);
        tracep->declBus(c+416,"soc_top intr_controller u_reg u_le_le_0 qs", false,-1, 0,0);
        tracep->declBit(c+3311,"soc_top intr_controller u_reg u_le_le_0 wr_en", false,-1);
        tracep->declBus(c+2156,"soc_top intr_controller u_reg u_le_le_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3311,"soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2104,"soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+416,"soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3311,"soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2156,"soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+416,"soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_1 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_1 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_1 rst_ni", false,-1);
        tracep->declBit(c+3312,"soc_top intr_controller u_reg u_le_le_1 we", false,-1);
        tracep->declBus(c+2105,"soc_top intr_controller u_reg u_le_le_1 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_1 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_1 d", false,-1, 0,0);
        tracep->declBit(c+2632,"soc_top intr_controller u_reg u_le_le_1 qe", false,-1);
        tracep->declBus(c+936,"soc_top intr_controller u_reg u_le_le_1 q", false,-1, 0,0);
        tracep->declBus(c+936,"soc_top intr_controller u_reg u_le_le_1 qs", false,-1, 0,0);
        tracep->declBit(c+3312,"soc_top intr_controller u_reg u_le_le_1 wr_en", false,-1);
        tracep->declBus(c+2157,"soc_top intr_controller u_reg u_le_le_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3312,"soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2105,"soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+936,"soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3312,"soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2157,"soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+936,"soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_2 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_2 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_2 rst_ni", false,-1);
        tracep->declBit(c+3313,"soc_top intr_controller u_reg u_le_le_2 we", false,-1);
        tracep->declBus(c+2106,"soc_top intr_controller u_reg u_le_le_2 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_2 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_2 d", false,-1, 0,0);
        tracep->declBit(c+2633,"soc_top intr_controller u_reg u_le_le_2 qe", false,-1);
        tracep->declBus(c+937,"soc_top intr_controller u_reg u_le_le_2 q", false,-1, 0,0);
        tracep->declBus(c+937,"soc_top intr_controller u_reg u_le_le_2 qs", false,-1, 0,0);
        tracep->declBit(c+3313,"soc_top intr_controller u_reg u_le_le_2 wr_en", false,-1);
        tracep->declBus(c+2158,"soc_top intr_controller u_reg u_le_le_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3313,"soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2106,"soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+937,"soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3313,"soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2158,"soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+937,"soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_3 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_3 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_3 rst_ni", false,-1);
        tracep->declBit(c+3314,"soc_top intr_controller u_reg u_le_le_3 we", false,-1);
        tracep->declBus(c+2107,"soc_top intr_controller u_reg u_le_le_3 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_3 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_3 d", false,-1, 0,0);
        tracep->declBit(c+2634,"soc_top intr_controller u_reg u_le_le_3 qe", false,-1);
        tracep->declBus(c+909,"soc_top intr_controller u_reg u_le_le_3 q", false,-1, 0,0);
        tracep->declBus(c+909,"soc_top intr_controller u_reg u_le_le_3 qs", false,-1, 0,0);
        tracep->declBit(c+3314,"soc_top intr_controller u_reg u_le_le_3 wr_en", false,-1);
        tracep->declBus(c+2159,"soc_top intr_controller u_reg u_le_le_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3314,"soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2107,"soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+909,"soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3314,"soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2159,"soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+909,"soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_4 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_4 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_4 rst_ni", false,-1);
        tracep->declBit(c+3315,"soc_top intr_controller u_reg u_le_le_4 we", false,-1);
        tracep->declBus(c+2108,"soc_top intr_controller u_reg u_le_le_4 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_4 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_4 d", false,-1, 0,0);
        tracep->declBit(c+2716,"soc_top intr_controller u_reg u_le_le_4 qe", false,-1);
        tracep->declBus(c+910,"soc_top intr_controller u_reg u_le_le_4 q", false,-1, 0,0);
        tracep->declBus(c+910,"soc_top intr_controller u_reg u_le_le_4 qs", false,-1, 0,0);
        tracep->declBit(c+3315,"soc_top intr_controller u_reg u_le_le_4 wr_en", false,-1);
        tracep->declBus(c+2160,"soc_top intr_controller u_reg u_le_le_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3315,"soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2108,"soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+910,"soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3315,"soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2160,"soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+910,"soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_5 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_5 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_5 rst_ni", false,-1);
        tracep->declBit(c+3316,"soc_top intr_controller u_reg u_le_le_5 we", false,-1);
        tracep->declBus(c+2109,"soc_top intr_controller u_reg u_le_le_5 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_5 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_5 d", false,-1, 0,0);
        tracep->declBit(c+2717,"soc_top intr_controller u_reg u_le_le_5 qe", false,-1);
        tracep->declBus(c+911,"soc_top intr_controller u_reg u_le_le_5 q", false,-1, 0,0);
        tracep->declBus(c+911,"soc_top intr_controller u_reg u_le_le_5 qs", false,-1, 0,0);
        tracep->declBit(c+3316,"soc_top intr_controller u_reg u_le_le_5 wr_en", false,-1);
        tracep->declBus(c+2161,"soc_top intr_controller u_reg u_le_le_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3316,"soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2109,"soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+911,"soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3316,"soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2161,"soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+911,"soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_6 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_6 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_6 rst_ni", false,-1);
        tracep->declBit(c+3317,"soc_top intr_controller u_reg u_le_le_6 we", false,-1);
        tracep->declBus(c+2110,"soc_top intr_controller u_reg u_le_le_6 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_6 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_6 d", false,-1, 0,0);
        tracep->declBit(c+2718,"soc_top intr_controller u_reg u_le_le_6 qe", false,-1);
        tracep->declBus(c+912,"soc_top intr_controller u_reg u_le_le_6 q", false,-1, 0,0);
        tracep->declBus(c+912,"soc_top intr_controller u_reg u_le_le_6 qs", false,-1, 0,0);
        tracep->declBit(c+3317,"soc_top intr_controller u_reg u_le_le_6 wr_en", false,-1);
        tracep->declBus(c+2162,"soc_top intr_controller u_reg u_le_le_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3317,"soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2110,"soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+912,"soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3317,"soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2162,"soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+912,"soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_7 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_7 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_7 rst_ni", false,-1);
        tracep->declBit(c+3318,"soc_top intr_controller u_reg u_le_le_7 we", false,-1);
        tracep->declBus(c+2111,"soc_top intr_controller u_reg u_le_le_7 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_7 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_7 d", false,-1, 0,0);
        tracep->declBit(c+2719,"soc_top intr_controller u_reg u_le_le_7 qe", false,-1);
        tracep->declBus(c+417,"soc_top intr_controller u_reg u_le_le_7 q", false,-1, 0,0);
        tracep->declBus(c+417,"soc_top intr_controller u_reg u_le_le_7 qs", false,-1, 0,0);
        tracep->declBit(c+3318,"soc_top intr_controller u_reg u_le_le_7 wr_en", false,-1);
        tracep->declBus(c+2163,"soc_top intr_controller u_reg u_le_le_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3318,"soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2111,"soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+417,"soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3318,"soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2163,"soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+417,"soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_8 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_8 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_8 rst_ni", false,-1);
        tracep->declBit(c+3319,"soc_top intr_controller u_reg u_le_le_8 we", false,-1);
        tracep->declBus(c+2112,"soc_top intr_controller u_reg u_le_le_8 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_8 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_8 d", false,-1, 0,0);
        tracep->declBit(c+2720,"soc_top intr_controller u_reg u_le_le_8 qe", false,-1);
        tracep->declBus(c+418,"soc_top intr_controller u_reg u_le_le_8 q", false,-1, 0,0);
        tracep->declBus(c+418,"soc_top intr_controller u_reg u_le_le_8 qs", false,-1, 0,0);
        tracep->declBit(c+3319,"soc_top intr_controller u_reg u_le_le_8 wr_en", false,-1);
        tracep->declBus(c+2164,"soc_top intr_controller u_reg u_le_le_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3319,"soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2112,"soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+418,"soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3319,"soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2164,"soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+418,"soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_9 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_9 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_9 rst_ni", false,-1);
        tracep->declBit(c+3320,"soc_top intr_controller u_reg u_le_le_9 we", false,-1);
        tracep->declBus(c+2113,"soc_top intr_controller u_reg u_le_le_9 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_9 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_9 d", false,-1, 0,0);
        tracep->declBit(c+2635,"soc_top intr_controller u_reg u_le_le_9 qe", false,-1);
        tracep->declBus(c+913,"soc_top intr_controller u_reg u_le_le_9 q", false,-1, 0,0);
        tracep->declBus(c+913,"soc_top intr_controller u_reg u_le_le_9 qs", false,-1, 0,0);
        tracep->declBit(c+3320,"soc_top intr_controller u_reg u_le_le_9 wr_en", false,-1);
        tracep->declBus(c+2165,"soc_top intr_controller u_reg u_le_le_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3320,"soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2113,"soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+913,"soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3320,"soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2165,"soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+913,"soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_10 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_10 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_10 rst_ni", false,-1);
        tracep->declBit(c+3321,"soc_top intr_controller u_reg u_le_le_10 we", false,-1);
        tracep->declBus(c+2114,"soc_top intr_controller u_reg u_le_le_10 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_10 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_10 d", false,-1, 0,0);
        tracep->declBit(c+2636,"soc_top intr_controller u_reg u_le_le_10 qe", false,-1);
        tracep->declBus(c+914,"soc_top intr_controller u_reg u_le_le_10 q", false,-1, 0,0);
        tracep->declBus(c+914,"soc_top intr_controller u_reg u_le_le_10 qs", false,-1, 0,0);
        tracep->declBit(c+3321,"soc_top intr_controller u_reg u_le_le_10 wr_en", false,-1);
        tracep->declBus(c+2166,"soc_top intr_controller u_reg u_le_le_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3321,"soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2114,"soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+914,"soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3321,"soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2166,"soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+914,"soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_11 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_11 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_11 rst_ni", false,-1);
        tracep->declBit(c+3322,"soc_top intr_controller u_reg u_le_le_11 we", false,-1);
        tracep->declBus(c+2115,"soc_top intr_controller u_reg u_le_le_11 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_11 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_11 d", false,-1, 0,0);
        tracep->declBit(c+2637,"soc_top intr_controller u_reg u_le_le_11 qe", false,-1);
        tracep->declBus(c+915,"soc_top intr_controller u_reg u_le_le_11 q", false,-1, 0,0);
        tracep->declBus(c+915,"soc_top intr_controller u_reg u_le_le_11 qs", false,-1, 0,0);
        tracep->declBit(c+3322,"soc_top intr_controller u_reg u_le_le_11 wr_en", false,-1);
        tracep->declBus(c+2167,"soc_top intr_controller u_reg u_le_le_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3322,"soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2115,"soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+915,"soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3322,"soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2167,"soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+915,"soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_12 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_12 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_12 rst_ni", false,-1);
        tracep->declBit(c+3323,"soc_top intr_controller u_reg u_le_le_12 we", false,-1);
        tracep->declBus(c+2116,"soc_top intr_controller u_reg u_le_le_12 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_12 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_12 d", false,-1, 0,0);
        tracep->declBit(c+2721,"soc_top intr_controller u_reg u_le_le_12 qe", false,-1);
        tracep->declBus(c+916,"soc_top intr_controller u_reg u_le_le_12 q", false,-1, 0,0);
        tracep->declBus(c+916,"soc_top intr_controller u_reg u_le_le_12 qs", false,-1, 0,0);
        tracep->declBit(c+3323,"soc_top intr_controller u_reg u_le_le_12 wr_en", false,-1);
        tracep->declBus(c+2168,"soc_top intr_controller u_reg u_le_le_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3323,"soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2116,"soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+916,"soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3323,"soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2168,"soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+916,"soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_13 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_13 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_13 rst_ni", false,-1);
        tracep->declBit(c+3324,"soc_top intr_controller u_reg u_le_le_13 we", false,-1);
        tracep->declBus(c+2117,"soc_top intr_controller u_reg u_le_le_13 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_13 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_13 d", false,-1, 0,0);
        tracep->declBit(c+2722,"soc_top intr_controller u_reg u_le_le_13 qe", false,-1);
        tracep->declBus(c+917,"soc_top intr_controller u_reg u_le_le_13 q", false,-1, 0,0);
        tracep->declBus(c+917,"soc_top intr_controller u_reg u_le_le_13 qs", false,-1, 0,0);
        tracep->declBit(c+3324,"soc_top intr_controller u_reg u_le_le_13 wr_en", false,-1);
        tracep->declBus(c+2169,"soc_top intr_controller u_reg u_le_le_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3324,"soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2117,"soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+917,"soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3324,"soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2169,"soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+917,"soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_14 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_14 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_14 rst_ni", false,-1);
        tracep->declBit(c+3325,"soc_top intr_controller u_reg u_le_le_14 we", false,-1);
        tracep->declBus(c+2118,"soc_top intr_controller u_reg u_le_le_14 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_14 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_14 d", false,-1, 0,0);
        tracep->declBit(c+2723,"soc_top intr_controller u_reg u_le_le_14 qe", false,-1);
        tracep->declBus(c+918,"soc_top intr_controller u_reg u_le_le_14 q", false,-1, 0,0);
        tracep->declBus(c+918,"soc_top intr_controller u_reg u_le_le_14 qs", false,-1, 0,0);
        tracep->declBit(c+3325,"soc_top intr_controller u_reg u_le_le_14 wr_en", false,-1);
        tracep->declBus(c+2170,"soc_top intr_controller u_reg u_le_le_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3325,"soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2118,"soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+918,"soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3325,"soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2170,"soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+918,"soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_15 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_15 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_15 rst_ni", false,-1);
        tracep->declBit(c+3326,"soc_top intr_controller u_reg u_le_le_15 we", false,-1);
        tracep->declBus(c+2119,"soc_top intr_controller u_reg u_le_le_15 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_15 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_15 d", false,-1, 0,0);
        tracep->declBit(c+2724,"soc_top intr_controller u_reg u_le_le_15 qe", false,-1);
        tracep->declBus(c+919,"soc_top intr_controller u_reg u_le_le_15 q", false,-1, 0,0);
        tracep->declBus(c+919,"soc_top intr_controller u_reg u_le_le_15 qs", false,-1, 0,0);
        tracep->declBit(c+3326,"soc_top intr_controller u_reg u_le_le_15 wr_en", false,-1);
        tracep->declBus(c+2171,"soc_top intr_controller u_reg u_le_le_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3326,"soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2119,"soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+919,"soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3326,"soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2171,"soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+919,"soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_16 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_16 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_16 rst_ni", false,-1);
        tracep->declBit(c+3387,"soc_top intr_controller u_reg u_le_le_16 we", false,-1);
        tracep->declBus(c+2120,"soc_top intr_controller u_reg u_le_le_16 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_16 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_16 d", false,-1, 0,0);
        tracep->declBit(c+2725,"soc_top intr_controller u_reg u_le_le_16 qe", false,-1);
        tracep->declBus(c+920,"soc_top intr_controller u_reg u_le_le_16 q", false,-1, 0,0);
        tracep->declBus(c+920,"soc_top intr_controller u_reg u_le_le_16 qs", false,-1, 0,0);
        tracep->declBit(c+3387,"soc_top intr_controller u_reg u_le_le_16 wr_en", false,-1);
        tracep->declBus(c+2227,"soc_top intr_controller u_reg u_le_le_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3387,"soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2120,"soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+920,"soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3387,"soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2227,"soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+920,"soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_17 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_17 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_17 rst_ni", false,-1);
        tracep->declBit(c+3388,"soc_top intr_controller u_reg u_le_le_17 we", false,-1);
        tracep->declBus(c+2121,"soc_top intr_controller u_reg u_le_le_17 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_17 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_17 d", false,-1, 0,0);
        tracep->declBit(c+3222,"soc_top intr_controller u_reg u_le_le_17 qe", false,-1);
        tracep->declBus(c+938,"soc_top intr_controller u_reg u_le_le_17 q", false,-1, 0,0);
        tracep->declBus(c+938,"soc_top intr_controller u_reg u_le_le_17 qs", false,-1, 0,0);
        tracep->declBit(c+3388,"soc_top intr_controller u_reg u_le_le_17 wr_en", false,-1);
        tracep->declBus(c+2228,"soc_top intr_controller u_reg u_le_le_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3388,"soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2121,"soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+938,"soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3388,"soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2228,"soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+938,"soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_18 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_18 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_18 rst_ni", false,-1);
        tracep->declBit(c+3389,"soc_top intr_controller u_reg u_le_le_18 we", false,-1);
        tracep->declBus(c+2122,"soc_top intr_controller u_reg u_le_le_18 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_18 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_18 d", false,-1, 0,0);
        tracep->declBit(c+3223,"soc_top intr_controller u_reg u_le_le_18 qe", false,-1);
        tracep->declBus(c+939,"soc_top intr_controller u_reg u_le_le_18 q", false,-1, 0,0);
        tracep->declBus(c+939,"soc_top intr_controller u_reg u_le_le_18 qs", false,-1, 0,0);
        tracep->declBit(c+3389,"soc_top intr_controller u_reg u_le_le_18 wr_en", false,-1);
        tracep->declBus(c+2229,"soc_top intr_controller u_reg u_le_le_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3389,"soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2122,"soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+939,"soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3389,"soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2229,"soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+939,"soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_19 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_19 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_19 rst_ni", false,-1);
        tracep->declBit(c+3390,"soc_top intr_controller u_reg u_le_le_19 we", false,-1);
        tracep->declBus(c+2123,"soc_top intr_controller u_reg u_le_le_19 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_19 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_19 d", false,-1, 0,0);
        tracep->declBit(c+3224,"soc_top intr_controller u_reg u_le_le_19 qe", false,-1);
        tracep->declBus(c+979,"soc_top intr_controller u_reg u_le_le_19 q", false,-1, 0,0);
        tracep->declBus(c+979,"soc_top intr_controller u_reg u_le_le_19 qs", false,-1, 0,0);
        tracep->declBit(c+3390,"soc_top intr_controller u_reg u_le_le_19 wr_en", false,-1);
        tracep->declBus(c+2230,"soc_top intr_controller u_reg u_le_le_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3390,"soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2123,"soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+979,"soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3390,"soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2230,"soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+979,"soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_20 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_20 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_20 rst_ni", false,-1);
        tracep->declBit(c+3391,"soc_top intr_controller u_reg u_le_le_20 we", false,-1);
        tracep->declBus(c+2124,"soc_top intr_controller u_reg u_le_le_20 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_20 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_20 d", false,-1, 0,0);
        tracep->declBit(c+3225,"soc_top intr_controller u_reg u_le_le_20 qe", false,-1);
        tracep->declBus(c+419,"soc_top intr_controller u_reg u_le_le_20 q", false,-1, 0,0);
        tracep->declBus(c+419,"soc_top intr_controller u_reg u_le_le_20 qs", false,-1, 0,0);
        tracep->declBit(c+3391,"soc_top intr_controller u_reg u_le_le_20 wr_en", false,-1);
        tracep->declBus(c+2231,"soc_top intr_controller u_reg u_le_le_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3391,"soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2124,"soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+419,"soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3391,"soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2231,"soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+419,"soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_21 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_21 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_21 rst_ni", false,-1);
        tracep->declBit(c+3392,"soc_top intr_controller u_reg u_le_le_21 we", false,-1);
        tracep->declBus(c+2125,"soc_top intr_controller u_reg u_le_le_21 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_21 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_21 d", false,-1, 0,0);
        tracep->declBit(c+3226,"soc_top intr_controller u_reg u_le_le_21 qe", false,-1);
        tracep->declBus(c+420,"soc_top intr_controller u_reg u_le_le_21 q", false,-1, 0,0);
        tracep->declBus(c+420,"soc_top intr_controller u_reg u_le_le_21 qs", false,-1, 0,0);
        tracep->declBit(c+3392,"soc_top intr_controller u_reg u_le_le_21 wr_en", false,-1);
        tracep->declBus(c+2232,"soc_top intr_controller u_reg u_le_le_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3392,"soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2125,"soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+420,"soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3392,"soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2232,"soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+420,"soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_22 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_22 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_22 rst_ni", false,-1);
        tracep->declBit(c+3327,"soc_top intr_controller u_reg u_le_le_22 we", false,-1);
        tracep->declBus(c+2126,"soc_top intr_controller u_reg u_le_le_22 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_22 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_22 d", false,-1, 0,0);
        tracep->declBit(c+2638,"soc_top intr_controller u_reg u_le_le_22 qe", false,-1);
        tracep->declBus(c+421,"soc_top intr_controller u_reg u_le_le_22 q", false,-1, 0,0);
        tracep->declBus(c+421,"soc_top intr_controller u_reg u_le_le_22 qs", false,-1, 0,0);
        tracep->declBit(c+3327,"soc_top intr_controller u_reg u_le_le_22 wr_en", false,-1);
        tracep->declBus(c+2172,"soc_top intr_controller u_reg u_le_le_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3327,"soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2126,"soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+421,"soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3327,"soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2172,"soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+421,"soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_23 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_23 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_23 rst_ni", false,-1);
        tracep->declBit(c+3328,"soc_top intr_controller u_reg u_le_le_23 we", false,-1);
        tracep->declBus(c+2127,"soc_top intr_controller u_reg u_le_le_23 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_23 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_23 d", false,-1, 0,0);
        tracep->declBit(c+2639,"soc_top intr_controller u_reg u_le_le_23 qe", false,-1);
        tracep->declBus(c+422,"soc_top intr_controller u_reg u_le_le_23 q", false,-1, 0,0);
        tracep->declBus(c+422,"soc_top intr_controller u_reg u_le_le_23 qs", false,-1, 0,0);
        tracep->declBit(c+3328,"soc_top intr_controller u_reg u_le_le_23 wr_en", false,-1);
        tracep->declBus(c+2173,"soc_top intr_controller u_reg u_le_le_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3328,"soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2127,"soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+422,"soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3328,"soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2173,"soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+422,"soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_24 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_24 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_24 rst_ni", false,-1);
        tracep->declBit(c+3329,"soc_top intr_controller u_reg u_le_le_24 we", false,-1);
        tracep->declBus(c+2128,"soc_top intr_controller u_reg u_le_le_24 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_24 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_24 d", false,-1, 0,0);
        tracep->declBit(c+2640,"soc_top intr_controller u_reg u_le_le_24 qe", false,-1);
        tracep->declBus(c+423,"soc_top intr_controller u_reg u_le_le_24 q", false,-1, 0,0);
        tracep->declBus(c+423,"soc_top intr_controller u_reg u_le_le_24 qs", false,-1, 0,0);
        tracep->declBit(c+3329,"soc_top intr_controller u_reg u_le_le_24 wr_en", false,-1);
        tracep->declBus(c+2174,"soc_top intr_controller u_reg u_le_le_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3329,"soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2128,"soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+423,"soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3329,"soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2174,"soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+423,"soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_25 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_25 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_25 rst_ni", false,-1);
        tracep->declBit(c+3330,"soc_top intr_controller u_reg u_le_le_25 we", false,-1);
        tracep->declBus(c+2129,"soc_top intr_controller u_reg u_le_le_25 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_25 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_25 d", false,-1, 0,0);
        tracep->declBit(c+2641,"soc_top intr_controller u_reg u_le_le_25 qe", false,-1);
        tracep->declBus(c+424,"soc_top intr_controller u_reg u_le_le_25 q", false,-1, 0,0);
        tracep->declBus(c+424,"soc_top intr_controller u_reg u_le_le_25 qs", false,-1, 0,0);
        tracep->declBit(c+3330,"soc_top intr_controller u_reg u_le_le_25 wr_en", false,-1);
        tracep->declBus(c+2175,"soc_top intr_controller u_reg u_le_le_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3330,"soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2129,"soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+424,"soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3330,"soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2175,"soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+424,"soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_26 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_26 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_26 rst_ni", false,-1);
        tracep->declBit(c+3331,"soc_top intr_controller u_reg u_le_le_26 we", false,-1);
        tracep->declBus(c+2130,"soc_top intr_controller u_reg u_le_le_26 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_26 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_26 d", false,-1, 0,0);
        tracep->declBit(c+2726,"soc_top intr_controller u_reg u_le_le_26 qe", false,-1);
        tracep->declBus(c+980,"soc_top intr_controller u_reg u_le_le_26 q", false,-1, 0,0);
        tracep->declBus(c+980,"soc_top intr_controller u_reg u_le_le_26 qs", false,-1, 0,0);
        tracep->declBit(c+3331,"soc_top intr_controller u_reg u_le_le_26 wr_en", false,-1);
        tracep->declBus(c+2176,"soc_top intr_controller u_reg u_le_le_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3331,"soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2130,"soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+980,"soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3331,"soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2176,"soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+980,"soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_27 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_27 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_27 rst_ni", false,-1);
        tracep->declBit(c+3332,"soc_top intr_controller u_reg u_le_le_27 we", false,-1);
        tracep->declBus(c+2131,"soc_top intr_controller u_reg u_le_le_27 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_27 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_27 d", false,-1, 0,0);
        tracep->declBit(c+2727,"soc_top intr_controller u_reg u_le_le_27 qe", false,-1);
        tracep->declBus(c+940,"soc_top intr_controller u_reg u_le_le_27 q", false,-1, 0,0);
        tracep->declBus(c+940,"soc_top intr_controller u_reg u_le_le_27 qs", false,-1, 0,0);
        tracep->declBit(c+3332,"soc_top intr_controller u_reg u_le_le_27 wr_en", false,-1);
        tracep->declBus(c+2177,"soc_top intr_controller u_reg u_le_le_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3332,"soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2131,"soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+940,"soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3332,"soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2177,"soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+940,"soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_28 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_28 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_28 rst_ni", false,-1);
        tracep->declBit(c+3333,"soc_top intr_controller u_reg u_le_le_28 we", false,-1);
        tracep->declBus(c+2132,"soc_top intr_controller u_reg u_le_le_28 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_28 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_28 d", false,-1, 0,0);
        tracep->declBit(c+2728,"soc_top intr_controller u_reg u_le_le_28 qe", false,-1);
        tracep->declBus(c+941,"soc_top intr_controller u_reg u_le_le_28 q", false,-1, 0,0);
        tracep->declBus(c+941,"soc_top intr_controller u_reg u_le_le_28 qs", false,-1, 0,0);
        tracep->declBit(c+3333,"soc_top intr_controller u_reg u_le_le_28 wr_en", false,-1);
        tracep->declBus(c+2178,"soc_top intr_controller u_reg u_le_le_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3333,"soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2132,"soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+941,"soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3333,"soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2178,"soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+941,"soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_29 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_29 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_29 rst_ni", false,-1);
        tracep->declBit(c+3334,"soc_top intr_controller u_reg u_le_le_29 we", false,-1);
        tracep->declBus(c+2133,"soc_top intr_controller u_reg u_le_le_29 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_29 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_29 d", false,-1, 0,0);
        tracep->declBit(c+2729,"soc_top intr_controller u_reg u_le_le_29 qe", false,-1);
        tracep->declBus(c+942,"soc_top intr_controller u_reg u_le_le_29 q", false,-1, 0,0);
        tracep->declBus(c+942,"soc_top intr_controller u_reg u_le_le_29 qs", false,-1, 0,0);
        tracep->declBit(c+3334,"soc_top intr_controller u_reg u_le_le_29 wr_en", false,-1);
        tracep->declBus(c+2179,"soc_top intr_controller u_reg u_le_le_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3334,"soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2133,"soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+942,"soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3334,"soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2179,"soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+942,"soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_30 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_30 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_30 rst_ni", false,-1);
        tracep->declBit(c+3393,"soc_top intr_controller u_reg u_le_le_30 we", false,-1);
        tracep->declBus(c+2134,"soc_top intr_controller u_reg u_le_le_30 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_30 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_30 d", false,-1, 0,0);
        tracep->declBit(c+2730,"soc_top intr_controller u_reg u_le_le_30 qe", false,-1);
        tracep->declBus(c+943,"soc_top intr_controller u_reg u_le_le_30 q", false,-1, 0,0);
        tracep->declBus(c+943,"soc_top intr_controller u_reg u_le_le_30 qs", false,-1, 0,0);
        tracep->declBit(c+3393,"soc_top intr_controller u_reg u_le_le_30 wr_en", false,-1);
        tracep->declBus(c+2233,"soc_top intr_controller u_reg u_le_le_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3393,"soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2134,"soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+943,"soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3393,"soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2233,"soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+943,"soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_31 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_le_le_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_le_le_31 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_le_le_31 rst_ni", false,-1);
        tracep->declBit(c+3394,"soc_top intr_controller u_reg u_le_le_31 we", false,-1);
        tracep->declBus(c+2135,"soc_top intr_controller u_reg u_le_le_31 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_31 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_31 d", false,-1, 0,0);
        tracep->declBit(c+3227,"soc_top intr_controller u_reg u_le_le_31 qe", false,-1);
        tracep->declBus(c+425,"soc_top intr_controller u_reg u_le_le_31 q", false,-1, 0,0);
        tracep->declBus(c+425,"soc_top intr_controller u_reg u_le_le_31 qs", false,-1, 0,0);
        tracep->declBit(c+3394,"soc_top intr_controller u_reg u_le_le_31 wr_en", false,-1);
        tracep->declBus(c+2234,"soc_top intr_controller u_reg u_le_le_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3394,"soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2135,"soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+425,"soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3394,"soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2234,"soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+425,"soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio0 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio0 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio0 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio0 rst_ni", false,-1);
        tracep->declBit(c+3395,"soc_top intr_controller u_reg u_prio0 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio0 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio0 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio0 d", false,-1, 2,0);
        tracep->declBit(c+3228,"soc_top intr_controller u_reg u_prio0 qe", false,-1);
        tracep->declBus(c+944,"soc_top intr_controller u_reg u_prio0 q", false,-1, 2,0);
        tracep->declBus(c+944,"soc_top intr_controller u_reg u_prio0 qs", false,-1, 2,0);
        tracep->declBit(c+3395,"soc_top intr_controller u_reg u_prio0 wr_en", false,-1);
        tracep->declBus(c+2235,"soc_top intr_controller u_reg u_prio0 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3395,"soc_top intr_controller u_reg u_prio0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio0 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio0 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+944,"soc_top intr_controller u_reg u_prio0 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3395,"soc_top intr_controller u_reg u_prio0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2235,"soc_top intr_controller u_reg u_prio0 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+944,"soc_top intr_controller u_reg u_prio0 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio1 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio1 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio1 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio1 rst_ni", false,-1);
        tracep->declBit(c+3396,"soc_top intr_controller u_reg u_prio1 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio1 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio1 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio1 d", false,-1, 2,0);
        tracep->declBit(c+3229,"soc_top intr_controller u_reg u_prio1 qe", false,-1);
        tracep->declBus(c+945,"soc_top intr_controller u_reg u_prio1 q", false,-1, 2,0);
        tracep->declBus(c+945,"soc_top intr_controller u_reg u_prio1 qs", false,-1, 2,0);
        tracep->declBit(c+3396,"soc_top intr_controller u_reg u_prio1 wr_en", false,-1);
        tracep->declBus(c+2236,"soc_top intr_controller u_reg u_prio1 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3396,"soc_top intr_controller u_reg u_prio1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio1 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio1 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+945,"soc_top intr_controller u_reg u_prio1 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3396,"soc_top intr_controller u_reg u_prio1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2236,"soc_top intr_controller u_reg u_prio1 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+945,"soc_top intr_controller u_reg u_prio1 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio2 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio2 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio2 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio2 rst_ni", false,-1);
        tracep->declBit(c+3397,"soc_top intr_controller u_reg u_prio2 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio2 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio2 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio2 d", false,-1, 2,0);
        tracep->declBit(c+3230,"soc_top intr_controller u_reg u_prio2 qe", false,-1);
        tracep->declBus(c+946,"soc_top intr_controller u_reg u_prio2 q", false,-1, 2,0);
        tracep->declBus(c+946,"soc_top intr_controller u_reg u_prio2 qs", false,-1, 2,0);
        tracep->declBit(c+3397,"soc_top intr_controller u_reg u_prio2 wr_en", false,-1);
        tracep->declBus(c+2237,"soc_top intr_controller u_reg u_prio2 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3397,"soc_top intr_controller u_reg u_prio2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio2 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio2 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+946,"soc_top intr_controller u_reg u_prio2 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3397,"soc_top intr_controller u_reg u_prio2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2237,"soc_top intr_controller u_reg u_prio2 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+946,"soc_top intr_controller u_reg u_prio2 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio3 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio3 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio3 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio3 rst_ni", false,-1);
        tracep->declBit(c+3398,"soc_top intr_controller u_reg u_prio3 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio3 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio3 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio3 d", false,-1, 2,0);
        tracep->declBit(c+3231,"soc_top intr_controller u_reg u_prio3 qe", false,-1);
        tracep->declBus(c+947,"soc_top intr_controller u_reg u_prio3 q", false,-1, 2,0);
        tracep->declBus(c+947,"soc_top intr_controller u_reg u_prio3 qs", false,-1, 2,0);
        tracep->declBit(c+3398,"soc_top intr_controller u_reg u_prio3 wr_en", false,-1);
        tracep->declBus(c+2238,"soc_top intr_controller u_reg u_prio3 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3398,"soc_top intr_controller u_reg u_prio3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio3 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio3 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+947,"soc_top intr_controller u_reg u_prio3 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3398,"soc_top intr_controller u_reg u_prio3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2238,"soc_top intr_controller u_reg u_prio3 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+947,"soc_top intr_controller u_reg u_prio3 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio4 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio4 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio4 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio4 rst_ni", false,-1);
        tracep->declBit(c+3399,"soc_top intr_controller u_reg u_prio4 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio4 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio4 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio4 d", false,-1, 2,0);
        tracep->declBit(c+2642,"soc_top intr_controller u_reg u_prio4 qe", false,-1);
        tracep->declBus(c+948,"soc_top intr_controller u_reg u_prio4 q", false,-1, 2,0);
        tracep->declBus(c+948,"soc_top intr_controller u_reg u_prio4 qs", false,-1, 2,0);
        tracep->declBit(c+3399,"soc_top intr_controller u_reg u_prio4 wr_en", false,-1);
        tracep->declBus(c+2239,"soc_top intr_controller u_reg u_prio4 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3399,"soc_top intr_controller u_reg u_prio4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio4 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio4 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+948,"soc_top intr_controller u_reg u_prio4 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3399,"soc_top intr_controller u_reg u_prio4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2239,"soc_top intr_controller u_reg u_prio4 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+948,"soc_top intr_controller u_reg u_prio4 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio5 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio5 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio5 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio5 rst_ni", false,-1);
        tracep->declBit(c+3335,"soc_top intr_controller u_reg u_prio5 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio5 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio5 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio5 d", false,-1, 2,0);
        tracep->declBit(c+2643,"soc_top intr_controller u_reg u_prio5 qe", false,-1);
        tracep->declBus(c+949,"soc_top intr_controller u_reg u_prio5 q", false,-1, 2,0);
        tracep->declBus(c+949,"soc_top intr_controller u_reg u_prio5 qs", false,-1, 2,0);
        tracep->declBit(c+3335,"soc_top intr_controller u_reg u_prio5 wr_en", false,-1);
        tracep->declBus(c+2180,"soc_top intr_controller u_reg u_prio5 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3335,"soc_top intr_controller u_reg u_prio5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio5 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio5 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+949,"soc_top intr_controller u_reg u_prio5 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3335,"soc_top intr_controller u_reg u_prio5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2180,"soc_top intr_controller u_reg u_prio5 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+949,"soc_top intr_controller u_reg u_prio5 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio6 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio6 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio6 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio6 rst_ni", false,-1);
        tracep->declBit(c+3336,"soc_top intr_controller u_reg u_prio6 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio6 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio6 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio6 d", false,-1, 2,0);
        tracep->declBit(c+2644,"soc_top intr_controller u_reg u_prio6 qe", false,-1);
        tracep->declBus(c+950,"soc_top intr_controller u_reg u_prio6 q", false,-1, 2,0);
        tracep->declBus(c+950,"soc_top intr_controller u_reg u_prio6 qs", false,-1, 2,0);
        tracep->declBit(c+3336,"soc_top intr_controller u_reg u_prio6 wr_en", false,-1);
        tracep->declBus(c+2181,"soc_top intr_controller u_reg u_prio6 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3336,"soc_top intr_controller u_reg u_prio6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio6 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio6 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+950,"soc_top intr_controller u_reg u_prio6 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3336,"soc_top intr_controller u_reg u_prio6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2181,"soc_top intr_controller u_reg u_prio6 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+950,"soc_top intr_controller u_reg u_prio6 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio7 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio7 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio7 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio7 rst_ni", false,-1);
        tracep->declBit(c+4229,"soc_top intr_controller u_reg u_prio7 we", false,-1);
        tracep->declBus(c+4230,"soc_top intr_controller u_reg u_prio7 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio7 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio7 d", false,-1, 2,0);
        tracep->declBit(c+3232,"soc_top intr_controller u_reg u_prio7 qe", false,-1);
        tracep->declBus(c+3679,"soc_top intr_controller u_reg u_prio7 q", false,-1, 2,0);
        tracep->declBus(c+3679,"soc_top intr_controller u_reg u_prio7 qs", false,-1, 2,0);
        tracep->declBit(c+4229,"soc_top intr_controller u_reg u_prio7 wr_en", false,-1);
        tracep->declBus(c+4231,"soc_top intr_controller u_reg u_prio7 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4229,"soc_top intr_controller u_reg u_prio7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4230,"soc_top intr_controller u_reg u_prio7 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio7 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3679,"soc_top intr_controller u_reg u_prio7 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+4229,"soc_top intr_controller u_reg u_prio7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+4231,"soc_top intr_controller u_reg u_prio7 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3679,"soc_top intr_controller u_reg u_prio7 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio8 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio8 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio8 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio8 rst_ni", false,-1);
        tracep->declBit(c+3337,"soc_top intr_controller u_reg u_prio8 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio8 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio8 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio8 d", false,-1, 2,0);
        tracep->declBit(c+2645,"soc_top intr_controller u_reg u_prio8 qe", false,-1);
        tracep->declBus(c+981,"soc_top intr_controller u_reg u_prio8 q", false,-1, 2,0);
        tracep->declBus(c+981,"soc_top intr_controller u_reg u_prio8 qs", false,-1, 2,0);
        tracep->declBit(c+3337,"soc_top intr_controller u_reg u_prio8 wr_en", false,-1);
        tracep->declBus(c+2182,"soc_top intr_controller u_reg u_prio8 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3337,"soc_top intr_controller u_reg u_prio8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio8 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio8 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+981,"soc_top intr_controller u_reg u_prio8 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3337,"soc_top intr_controller u_reg u_prio8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2182,"soc_top intr_controller u_reg u_prio8 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+981,"soc_top intr_controller u_reg u_prio8 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio9 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio9 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio9 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio9 rst_ni", false,-1);
        tracep->declBit(c+3338,"soc_top intr_controller u_reg u_prio9 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio9 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio9 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio9 d", false,-1, 2,0);
        tracep->declBit(c+2731,"soc_top intr_controller u_reg u_prio9 qe", false,-1);
        tracep->declBus(c+951,"soc_top intr_controller u_reg u_prio9 q", false,-1, 2,0);
        tracep->declBus(c+951,"soc_top intr_controller u_reg u_prio9 qs", false,-1, 2,0);
        tracep->declBit(c+3338,"soc_top intr_controller u_reg u_prio9 wr_en", false,-1);
        tracep->declBus(c+2183,"soc_top intr_controller u_reg u_prio9 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3338,"soc_top intr_controller u_reg u_prio9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio9 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio9 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+951,"soc_top intr_controller u_reg u_prio9 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3338,"soc_top intr_controller u_reg u_prio9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2183,"soc_top intr_controller u_reg u_prio9 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+951,"soc_top intr_controller u_reg u_prio9 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio10 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio10 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio10 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio10 rst_ni", false,-1);
        tracep->declBit(c+3339,"soc_top intr_controller u_reg u_prio10 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio10 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio10 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio10 d", false,-1, 2,0);
        tracep->declBit(c+2732,"soc_top intr_controller u_reg u_prio10 qe", false,-1);
        tracep->declBus(c+372,"soc_top intr_controller u_reg u_prio10 q", false,-1, 2,0);
        tracep->declBus(c+372,"soc_top intr_controller u_reg u_prio10 qs", false,-1, 2,0);
        tracep->declBit(c+3339,"soc_top intr_controller u_reg u_prio10 wr_en", false,-1);
        tracep->declBus(c+2184,"soc_top intr_controller u_reg u_prio10 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3339,"soc_top intr_controller u_reg u_prio10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio10 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio10 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+372,"soc_top intr_controller u_reg u_prio10 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3339,"soc_top intr_controller u_reg u_prio10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2184,"soc_top intr_controller u_reg u_prio10 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+372,"soc_top intr_controller u_reg u_prio10 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio11 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio11 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio11 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio11 rst_ni", false,-1);
        tracep->declBit(c+3340,"soc_top intr_controller u_reg u_prio11 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio11 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio11 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio11 d", false,-1, 2,0);
        tracep->declBit(c+2733,"soc_top intr_controller u_reg u_prio11 qe", false,-1);
        tracep->declBus(c+952,"soc_top intr_controller u_reg u_prio11 q", false,-1, 2,0);
        tracep->declBus(c+952,"soc_top intr_controller u_reg u_prio11 qs", false,-1, 2,0);
        tracep->declBit(c+3340,"soc_top intr_controller u_reg u_prio11 wr_en", false,-1);
        tracep->declBus(c+2185,"soc_top intr_controller u_reg u_prio11 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3340,"soc_top intr_controller u_reg u_prio11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio11 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio11 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+952,"soc_top intr_controller u_reg u_prio11 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3340,"soc_top intr_controller u_reg u_prio11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2185,"soc_top intr_controller u_reg u_prio11 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+952,"soc_top intr_controller u_reg u_prio11 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio12 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio12 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio12 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio12 rst_ni", false,-1);
        tracep->declBit(c+3341,"soc_top intr_controller u_reg u_prio12 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio12 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio12 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio12 d", false,-1, 2,0);
        tracep->declBit(c+2734,"soc_top intr_controller u_reg u_prio12 qe", false,-1);
        tracep->declBus(c+953,"soc_top intr_controller u_reg u_prio12 q", false,-1, 2,0);
        tracep->declBus(c+953,"soc_top intr_controller u_reg u_prio12 qs", false,-1, 2,0);
        tracep->declBit(c+3341,"soc_top intr_controller u_reg u_prio12 wr_en", false,-1);
        tracep->declBus(c+2186,"soc_top intr_controller u_reg u_prio12 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3341,"soc_top intr_controller u_reg u_prio12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio12 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio12 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+953,"soc_top intr_controller u_reg u_prio12 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3341,"soc_top intr_controller u_reg u_prio12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2186,"soc_top intr_controller u_reg u_prio12 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+953,"soc_top intr_controller u_reg u_prio12 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio13 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio13 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio13 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio13 rst_ni", false,-1);
        tracep->declBit(c+3400,"soc_top intr_controller u_reg u_prio13 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio13 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio13 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio13 d", false,-1, 2,0);
        tracep->declBit(c+2735,"soc_top intr_controller u_reg u_prio13 qe", false,-1);
        tracep->declBus(c+954,"soc_top intr_controller u_reg u_prio13 q", false,-1, 2,0);
        tracep->declBus(c+954,"soc_top intr_controller u_reg u_prio13 qs", false,-1, 2,0);
        tracep->declBit(c+3400,"soc_top intr_controller u_reg u_prio13 wr_en", false,-1);
        tracep->declBus(c+2240,"soc_top intr_controller u_reg u_prio13 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3400,"soc_top intr_controller u_reg u_prio13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio13 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio13 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+954,"soc_top intr_controller u_reg u_prio13 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3400,"soc_top intr_controller u_reg u_prio13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2240,"soc_top intr_controller u_reg u_prio13 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+954,"soc_top intr_controller u_reg u_prio13 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio14 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio14 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio14 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio14 rst_ni", false,-1);
        tracep->declBit(c+3401,"soc_top intr_controller u_reg u_prio14 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio14 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio14 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio14 d", false,-1, 2,0);
        tracep->declBit(c+3233,"soc_top intr_controller u_reg u_prio14 qe", false,-1);
        tracep->declBus(c+955,"soc_top intr_controller u_reg u_prio14 q", false,-1, 2,0);
        tracep->declBus(c+955,"soc_top intr_controller u_reg u_prio14 qs", false,-1, 2,0);
        tracep->declBit(c+3401,"soc_top intr_controller u_reg u_prio14 wr_en", false,-1);
        tracep->declBus(c+2241,"soc_top intr_controller u_reg u_prio14 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3401,"soc_top intr_controller u_reg u_prio14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio14 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio14 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+955,"soc_top intr_controller u_reg u_prio14 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3401,"soc_top intr_controller u_reg u_prio14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2241,"soc_top intr_controller u_reg u_prio14 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+955,"soc_top intr_controller u_reg u_prio14 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio15 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio15 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio15 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio15 rst_ni", false,-1);
        tracep->declBit(c+3402,"soc_top intr_controller u_reg u_prio15 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio15 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio15 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio15 d", false,-1, 2,0);
        tracep->declBit(c+3234,"soc_top intr_controller u_reg u_prio15 qe", false,-1);
        tracep->declBus(c+956,"soc_top intr_controller u_reg u_prio15 q", false,-1, 2,0);
        tracep->declBus(c+956,"soc_top intr_controller u_reg u_prio15 qs", false,-1, 2,0);
        tracep->declBit(c+3402,"soc_top intr_controller u_reg u_prio15 wr_en", false,-1);
        tracep->declBus(c+2242,"soc_top intr_controller u_reg u_prio15 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3402,"soc_top intr_controller u_reg u_prio15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio15 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio15 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+956,"soc_top intr_controller u_reg u_prio15 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3402,"soc_top intr_controller u_reg u_prio15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2242,"soc_top intr_controller u_reg u_prio15 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+956,"soc_top intr_controller u_reg u_prio15 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio16 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio16 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio16 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio16 rst_ni", false,-1);
        tracep->declBit(c+3403,"soc_top intr_controller u_reg u_prio16 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio16 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio16 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio16 d", false,-1, 2,0);
        tracep->declBit(c+3235,"soc_top intr_controller u_reg u_prio16 qe", false,-1);
        tracep->declBus(c+957,"soc_top intr_controller u_reg u_prio16 q", false,-1, 2,0);
        tracep->declBus(c+957,"soc_top intr_controller u_reg u_prio16 qs", false,-1, 2,0);
        tracep->declBit(c+3403,"soc_top intr_controller u_reg u_prio16 wr_en", false,-1);
        tracep->declBus(c+2243,"soc_top intr_controller u_reg u_prio16 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3403,"soc_top intr_controller u_reg u_prio16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio16 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio16 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+957,"soc_top intr_controller u_reg u_prio16 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3403,"soc_top intr_controller u_reg u_prio16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2243,"soc_top intr_controller u_reg u_prio16 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+957,"soc_top intr_controller u_reg u_prio16 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio17 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio17 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio17 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio17 rst_ni", false,-1);
        tracep->declBit(c+3404,"soc_top intr_controller u_reg u_prio17 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio17 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio17 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio17 d", false,-1, 2,0);
        tracep->declBit(c+3236,"soc_top intr_controller u_reg u_prio17 qe", false,-1);
        tracep->declBus(c+958,"soc_top intr_controller u_reg u_prio17 q", false,-1, 2,0);
        tracep->declBus(c+958,"soc_top intr_controller u_reg u_prio17 qs", false,-1, 2,0);
        tracep->declBit(c+3404,"soc_top intr_controller u_reg u_prio17 wr_en", false,-1);
        tracep->declBus(c+2244,"soc_top intr_controller u_reg u_prio17 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3404,"soc_top intr_controller u_reg u_prio17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio17 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio17 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+958,"soc_top intr_controller u_reg u_prio17 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3404,"soc_top intr_controller u_reg u_prio17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2244,"soc_top intr_controller u_reg u_prio17 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+958,"soc_top intr_controller u_reg u_prio17 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio18 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio18 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio18 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio18 rst_ni", false,-1);
        tracep->declBit(c+3405,"soc_top intr_controller u_reg u_prio18 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio18 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio18 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio18 d", false,-1, 2,0);
        tracep->declBit(c+3237,"soc_top intr_controller u_reg u_prio18 qe", false,-1);
        tracep->declBus(c+959,"soc_top intr_controller u_reg u_prio18 q", false,-1, 2,0);
        tracep->declBus(c+959,"soc_top intr_controller u_reg u_prio18 qs", false,-1, 2,0);
        tracep->declBit(c+3405,"soc_top intr_controller u_reg u_prio18 wr_en", false,-1);
        tracep->declBus(c+2245,"soc_top intr_controller u_reg u_prio18 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3405,"soc_top intr_controller u_reg u_prio18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio18 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio18 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+959,"soc_top intr_controller u_reg u_prio18 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3405,"soc_top intr_controller u_reg u_prio18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2245,"soc_top intr_controller u_reg u_prio18 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+959,"soc_top intr_controller u_reg u_prio18 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio19 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio19 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio19 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio19 rst_ni", false,-1);
        tracep->declBit(c+3406,"soc_top intr_controller u_reg u_prio19 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio19 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio19 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio19 d", false,-1, 2,0);
        tracep->declBit(c+2646,"soc_top intr_controller u_reg u_prio19 qe", false,-1);
        tracep->declBus(c+921,"soc_top intr_controller u_reg u_prio19 q", false,-1, 2,0);
        tracep->declBus(c+921,"soc_top intr_controller u_reg u_prio19 qs", false,-1, 2,0);
        tracep->declBit(c+3406,"soc_top intr_controller u_reg u_prio19 wr_en", false,-1);
        tracep->declBus(c+2246,"soc_top intr_controller u_reg u_prio19 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3406,"soc_top intr_controller u_reg u_prio19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio19 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio19 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+921,"soc_top intr_controller u_reg u_prio19 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3406,"soc_top intr_controller u_reg u_prio19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2246,"soc_top intr_controller u_reg u_prio19 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+921,"soc_top intr_controller u_reg u_prio19 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio20 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio20 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio20 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio20 rst_ni", false,-1);
        tracep->declBit(c+3407,"soc_top intr_controller u_reg u_prio20 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio20 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio20 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio20 d", false,-1, 2,0);
        tracep->declBit(c+2736,"soc_top intr_controller u_reg u_prio20 qe", false,-1);
        tracep->declBus(c+922,"soc_top intr_controller u_reg u_prio20 q", false,-1, 2,0);
        tracep->declBus(c+922,"soc_top intr_controller u_reg u_prio20 qs", false,-1, 2,0);
        tracep->declBit(c+3407,"soc_top intr_controller u_reg u_prio20 wr_en", false,-1);
        tracep->declBus(c+2247,"soc_top intr_controller u_reg u_prio20 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3407,"soc_top intr_controller u_reg u_prio20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio20 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio20 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+922,"soc_top intr_controller u_reg u_prio20 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3407,"soc_top intr_controller u_reg u_prio20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2247,"soc_top intr_controller u_reg u_prio20 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+922,"soc_top intr_controller u_reg u_prio20 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio21 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio21 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio21 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio21 rst_ni", false,-1);
        tracep->declBit(c+3342,"soc_top intr_controller u_reg u_prio21 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio21 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio21 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio21 d", false,-1, 2,0);
        tracep->declBit(c+2737,"soc_top intr_controller u_reg u_prio21 qe", false,-1);
        tracep->declBus(c+923,"soc_top intr_controller u_reg u_prio21 q", false,-1, 2,0);
        tracep->declBus(c+923,"soc_top intr_controller u_reg u_prio21 qs", false,-1, 2,0);
        tracep->declBit(c+3342,"soc_top intr_controller u_reg u_prio21 wr_en", false,-1);
        tracep->declBus(c+2187,"soc_top intr_controller u_reg u_prio21 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3342,"soc_top intr_controller u_reg u_prio21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio21 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio21 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+923,"soc_top intr_controller u_reg u_prio21 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3342,"soc_top intr_controller u_reg u_prio21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2187,"soc_top intr_controller u_reg u_prio21 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+923,"soc_top intr_controller u_reg u_prio21 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio22 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio22 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio22 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio22 rst_ni", false,-1);
        tracep->declBit(c+3408,"soc_top intr_controller u_reg u_prio22 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio22 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio22 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio22 d", false,-1, 2,0);
        tracep->declBit(c+2647,"soc_top intr_controller u_reg u_prio22 qe", false,-1);
        tracep->declBus(c+924,"soc_top intr_controller u_reg u_prio22 q", false,-1, 2,0);
        tracep->declBus(c+924,"soc_top intr_controller u_reg u_prio22 qs", false,-1, 2,0);
        tracep->declBit(c+3408,"soc_top intr_controller u_reg u_prio22 wr_en", false,-1);
        tracep->declBus(c+2248,"soc_top intr_controller u_reg u_prio22 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3408,"soc_top intr_controller u_reg u_prio22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio22 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio22 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+924,"soc_top intr_controller u_reg u_prio22 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3408,"soc_top intr_controller u_reg u_prio22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2248,"soc_top intr_controller u_reg u_prio22 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+924,"soc_top intr_controller u_reg u_prio22 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio23 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio23 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio23 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio23 rst_ni", false,-1);
        tracep->declBit(c+3409,"soc_top intr_controller u_reg u_prio23 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio23 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio23 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio23 d", false,-1, 2,0);
        tracep->declBit(c+2648,"soc_top intr_controller u_reg u_prio23 qe", false,-1);
        tracep->declBus(c+925,"soc_top intr_controller u_reg u_prio23 q", false,-1, 2,0);
        tracep->declBus(c+925,"soc_top intr_controller u_reg u_prio23 qs", false,-1, 2,0);
        tracep->declBit(c+3409,"soc_top intr_controller u_reg u_prio23 wr_en", false,-1);
        tracep->declBus(c+2249,"soc_top intr_controller u_reg u_prio23 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3409,"soc_top intr_controller u_reg u_prio23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio23 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio23 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+925,"soc_top intr_controller u_reg u_prio23 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3409,"soc_top intr_controller u_reg u_prio23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2249,"soc_top intr_controller u_reg u_prio23 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+925,"soc_top intr_controller u_reg u_prio23 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio24 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio24 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio24 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio24 rst_ni", false,-1);
        tracep->declBit(c+3343,"soc_top intr_controller u_reg u_prio24 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio24 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio24 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio24 d", false,-1, 2,0);
        tracep->declBit(c+3035,"soc_top intr_controller u_reg u_prio24 qe", false,-1);
        tracep->declBus(c+426,"soc_top intr_controller u_reg u_prio24 q", false,-1, 2,0);
        tracep->declBus(c+426,"soc_top intr_controller u_reg u_prio24 qs", false,-1, 2,0);
        tracep->declBit(c+3343,"soc_top intr_controller u_reg u_prio24 wr_en", false,-1);
        tracep->declBus(c+2188,"soc_top intr_controller u_reg u_prio24 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3343,"soc_top intr_controller u_reg u_prio24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio24 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio24 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+426,"soc_top intr_controller u_reg u_prio24 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3343,"soc_top intr_controller u_reg u_prio24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2188,"soc_top intr_controller u_reg u_prio24 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+426,"soc_top intr_controller u_reg u_prio24 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio25 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio25 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio25 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio25 rst_ni", false,-1);
        tracep->declBit(c+3344,"soc_top intr_controller u_reg u_prio25 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio25 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio25 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio25 d", false,-1, 2,0);
        tracep->declBit(c+2955,"soc_top intr_controller u_reg u_prio25 qe", false,-1);
        tracep->declBus(c+427,"soc_top intr_controller u_reg u_prio25 q", false,-1, 2,0);
        tracep->declBus(c+427,"soc_top intr_controller u_reg u_prio25 qs", false,-1, 2,0);
        tracep->declBit(c+3344,"soc_top intr_controller u_reg u_prio25 wr_en", false,-1);
        tracep->declBus(c+2189,"soc_top intr_controller u_reg u_prio25 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3344,"soc_top intr_controller u_reg u_prio25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio25 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio25 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+427,"soc_top intr_controller u_reg u_prio25 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3344,"soc_top intr_controller u_reg u_prio25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2189,"soc_top intr_controller u_reg u_prio25 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+427,"soc_top intr_controller u_reg u_prio25 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio26 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio26 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio26 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio26 rst_ni", false,-1);
        tracep->declBit(c+3345,"soc_top intr_controller u_reg u_prio26 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio26 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio26 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio26 d", false,-1, 2,0);
        tracep->declBit(c+2649,"soc_top intr_controller u_reg u_prio26 qe", false,-1);
        tracep->declBus(c+960,"soc_top intr_controller u_reg u_prio26 q", false,-1, 2,0);
        tracep->declBus(c+960,"soc_top intr_controller u_reg u_prio26 qs", false,-1, 2,0);
        tracep->declBit(c+3345,"soc_top intr_controller u_reg u_prio26 wr_en", false,-1);
        tracep->declBus(c+2190,"soc_top intr_controller u_reg u_prio26 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3345,"soc_top intr_controller u_reg u_prio26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio26 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio26 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+960,"soc_top intr_controller u_reg u_prio26 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3345,"soc_top intr_controller u_reg u_prio26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2190,"soc_top intr_controller u_reg u_prio26 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+960,"soc_top intr_controller u_reg u_prio26 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio27 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio27 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio27 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio27 rst_ni", false,-1);
        tracep->declBit(c+3410,"soc_top intr_controller u_reg u_prio27 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio27 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio27 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio27 d", false,-1, 2,0);
        tracep->declBit(c+3238,"soc_top intr_controller u_reg u_prio27 qe", false,-1);
        tracep->declBus(c+961,"soc_top intr_controller u_reg u_prio27 q", false,-1, 2,0);
        tracep->declBus(c+961,"soc_top intr_controller u_reg u_prio27 qs", false,-1, 2,0);
        tracep->declBit(c+3410,"soc_top intr_controller u_reg u_prio27 wr_en", false,-1);
        tracep->declBus(c+2250,"soc_top intr_controller u_reg u_prio27 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3410,"soc_top intr_controller u_reg u_prio27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio27 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio27 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+961,"soc_top intr_controller u_reg u_prio27 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3410,"soc_top intr_controller u_reg u_prio27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2250,"soc_top intr_controller u_reg u_prio27 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+961,"soc_top intr_controller u_reg u_prio27 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio28 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio28 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio28 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio28 rst_ni", false,-1);
        tracep->declBit(c+3411,"soc_top intr_controller u_reg u_prio28 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio28 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio28 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio28 d", false,-1, 2,0);
        tracep->declBit(c+3239,"soc_top intr_controller u_reg u_prio28 qe", false,-1);
        tracep->declBus(c+926,"soc_top intr_controller u_reg u_prio28 q", false,-1, 2,0);
        tracep->declBus(c+926,"soc_top intr_controller u_reg u_prio28 qs", false,-1, 2,0);
        tracep->declBit(c+3411,"soc_top intr_controller u_reg u_prio28 wr_en", false,-1);
        tracep->declBus(c+2251,"soc_top intr_controller u_reg u_prio28 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3411,"soc_top intr_controller u_reg u_prio28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio28 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio28 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+926,"soc_top intr_controller u_reg u_prio28 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3411,"soc_top intr_controller u_reg u_prio28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2251,"soc_top intr_controller u_reg u_prio28 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+926,"soc_top intr_controller u_reg u_prio28 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio29 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio29 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio29 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio29 rst_ni", false,-1);
        tracep->declBit(c+3412,"soc_top intr_controller u_reg u_prio29 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio29 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio29 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio29 d", false,-1, 2,0);
        tracep->declBit(c+3240,"soc_top intr_controller u_reg u_prio29 qe", false,-1);
        tracep->declBus(c+962,"soc_top intr_controller u_reg u_prio29 q", false,-1, 2,0);
        tracep->declBus(c+962,"soc_top intr_controller u_reg u_prio29 qs", false,-1, 2,0);
        tracep->declBit(c+3412,"soc_top intr_controller u_reg u_prio29 wr_en", false,-1);
        tracep->declBus(c+2252,"soc_top intr_controller u_reg u_prio29 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3412,"soc_top intr_controller u_reg u_prio29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio29 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio29 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+962,"soc_top intr_controller u_reg u_prio29 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3412,"soc_top intr_controller u_reg u_prio29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2252,"soc_top intr_controller u_reg u_prio29 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+962,"soc_top intr_controller u_reg u_prio29 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio30 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio30 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio30 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio30 rst_ni", false,-1);
        tracep->declBit(c+3346,"soc_top intr_controller u_reg u_prio30 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio30 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio30 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio30 d", false,-1, 2,0);
        tracep->declBit(c+3241,"soc_top intr_controller u_reg u_prio30 qe", false,-1);
        tracep->declBus(c+963,"soc_top intr_controller u_reg u_prio30 q", false,-1, 2,0);
        tracep->declBus(c+963,"soc_top intr_controller u_reg u_prio30 qs", false,-1, 2,0);
        tracep->declBit(c+3346,"soc_top intr_controller u_reg u_prio30 wr_en", false,-1);
        tracep->declBus(c+2191,"soc_top intr_controller u_reg u_prio30 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3346,"soc_top intr_controller u_reg u_prio30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio30 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio30 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+963,"soc_top intr_controller u_reg u_prio30 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3346,"soc_top intr_controller u_reg u_prio30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2191,"soc_top intr_controller u_reg u_prio30 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+963,"soc_top intr_controller u_reg u_prio30 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio31 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio31 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_prio31 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_prio31 rst_ni", false,-1);
        tracep->declBit(c+3347,"soc_top intr_controller u_reg u_prio31 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio31 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio31 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio31 d", false,-1, 2,0);
        tracep->declBit(c+3242,"soc_top intr_controller u_reg u_prio31 qe", false,-1);
        tracep->declBus(c+964,"soc_top intr_controller u_reg u_prio31 q", false,-1, 2,0);
        tracep->declBus(c+964,"soc_top intr_controller u_reg u_prio31 qs", false,-1, 2,0);
        tracep->declBit(c+3347,"soc_top intr_controller u_reg u_prio31 wr_en", false,-1);
        tracep->declBus(c+2192,"soc_top intr_controller u_reg u_prio31 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_prio31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_prio31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3347,"soc_top intr_controller u_reg u_prio31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_prio31 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_prio31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_prio31 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+964,"soc_top intr_controller u_reg u_prio31 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3347,"soc_top intr_controller u_reg u_prio31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2192,"soc_top intr_controller u_reg u_prio31 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+964,"soc_top intr_controller u_reg u_prio31 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_0 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_0 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_0 rst_ni", false,-1);
        tracep->declBit(c+3348,"soc_top intr_controller u_reg u_ie0_e_0 we", false,-1);
        tracep->declBus(c+2104,"soc_top intr_controller u_reg u_ie0_e_0 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_0 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_0 d", false,-1, 0,0);
        tracep->declBit(c+2650,"soc_top intr_controller u_reg u_ie0_e_0 qe", false,-1);
        tracep->declBus(c+428,"soc_top intr_controller u_reg u_ie0_e_0 q", false,-1, 0,0);
        tracep->declBus(c+428,"soc_top intr_controller u_reg u_ie0_e_0 qs", false,-1, 0,0);
        tracep->declBit(c+3348,"soc_top intr_controller u_reg u_ie0_e_0 wr_en", false,-1);
        tracep->declBus(c+2193,"soc_top intr_controller u_reg u_ie0_e_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3348,"soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2104,"soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+428,"soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3348,"soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2193,"soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+428,"soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_1 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_1 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_1 rst_ni", false,-1);
        tracep->declBit(c+3349,"soc_top intr_controller u_reg u_ie0_e_1 we", false,-1);
        tracep->declBus(c+2105,"soc_top intr_controller u_reg u_ie0_e_1 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_1 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_1 d", false,-1, 0,0);
        tracep->declBit(c+2651,"soc_top intr_controller u_reg u_ie0_e_1 qe", false,-1);
        tracep->declBus(c+429,"soc_top intr_controller u_reg u_ie0_e_1 q", false,-1, 0,0);
        tracep->declBus(c+429,"soc_top intr_controller u_reg u_ie0_e_1 qs", false,-1, 0,0);
        tracep->declBit(c+3349,"soc_top intr_controller u_reg u_ie0_e_1 wr_en", false,-1);
        tracep->declBus(c+2194,"soc_top intr_controller u_reg u_ie0_e_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3349,"soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2105,"soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+429,"soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3349,"soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2194,"soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+429,"soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_2 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_2 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_2 rst_ni", false,-1);
        tracep->declBit(c+3350,"soc_top intr_controller u_reg u_ie0_e_2 we", false,-1);
        tracep->declBus(c+2106,"soc_top intr_controller u_reg u_ie0_e_2 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_2 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_2 d", false,-1, 0,0);
        tracep->declBit(c+2652,"soc_top intr_controller u_reg u_ie0_e_2 qe", false,-1);
        tracep->declBus(c+982,"soc_top intr_controller u_reg u_ie0_e_2 q", false,-1, 0,0);
        tracep->declBus(c+982,"soc_top intr_controller u_reg u_ie0_e_2 qs", false,-1, 0,0);
        tracep->declBit(c+3350,"soc_top intr_controller u_reg u_ie0_e_2 wr_en", false,-1);
        tracep->declBus(c+2195,"soc_top intr_controller u_reg u_ie0_e_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3350,"soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2106,"soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+982,"soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3350,"soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2195,"soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+982,"soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_3 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_3 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_3 rst_ni", false,-1);
        tracep->declBit(c+3351,"soc_top intr_controller u_reg u_ie0_e_3 we", false,-1);
        tracep->declBus(c+2107,"soc_top intr_controller u_reg u_ie0_e_3 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_3 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_3 d", false,-1, 0,0);
        tracep->declBit(c+2653,"soc_top intr_controller u_reg u_ie0_e_3 qe", false,-1);
        tracep->declBus(c+983,"soc_top intr_controller u_reg u_ie0_e_3 q", false,-1, 0,0);
        tracep->declBus(c+983,"soc_top intr_controller u_reg u_ie0_e_3 qs", false,-1, 0,0);
        tracep->declBit(c+3351,"soc_top intr_controller u_reg u_ie0_e_3 wr_en", false,-1);
        tracep->declBus(c+2196,"soc_top intr_controller u_reg u_ie0_e_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3351,"soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2107,"soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+983,"soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3351,"soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2196,"soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+983,"soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_4 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_4 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_4 rst_ni", false,-1);
        tracep->declBit(c+3352,"soc_top intr_controller u_reg u_ie0_e_4 we", false,-1);
        tracep->declBus(c+2108,"soc_top intr_controller u_reg u_ie0_e_4 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_4 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_4 d", false,-1, 0,0);
        tracep->declBit(c+2738,"soc_top intr_controller u_reg u_ie0_e_4 qe", false,-1);
        tracep->declBus(c+965,"soc_top intr_controller u_reg u_ie0_e_4 q", false,-1, 0,0);
        tracep->declBus(c+965,"soc_top intr_controller u_reg u_ie0_e_4 qs", false,-1, 0,0);
        tracep->declBit(c+3352,"soc_top intr_controller u_reg u_ie0_e_4 wr_en", false,-1);
        tracep->declBus(c+2197,"soc_top intr_controller u_reg u_ie0_e_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3352,"soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2108,"soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+965,"soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3352,"soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2197,"soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+965,"soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_5 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_5 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_5 rst_ni", false,-1);
        tracep->declBit(c+3353,"soc_top intr_controller u_reg u_ie0_e_5 we", false,-1);
        tracep->declBus(c+2109,"soc_top intr_controller u_reg u_ie0_e_5 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_5 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_5 d", false,-1, 0,0);
        tracep->declBit(c+2739,"soc_top intr_controller u_reg u_ie0_e_5 qe", false,-1);
        tracep->declBus(c+966,"soc_top intr_controller u_reg u_ie0_e_5 q", false,-1, 0,0);
        tracep->declBus(c+966,"soc_top intr_controller u_reg u_ie0_e_5 qs", false,-1, 0,0);
        tracep->declBit(c+3353,"soc_top intr_controller u_reg u_ie0_e_5 wr_en", false,-1);
        tracep->declBus(c+2198,"soc_top intr_controller u_reg u_ie0_e_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3353,"soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2109,"soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+966,"soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3353,"soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2198,"soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+966,"soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_6 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_6 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_6 rst_ni", false,-1);
        tracep->declBit(c+3354,"soc_top intr_controller u_reg u_ie0_e_6 we", false,-1);
        tracep->declBus(c+2110,"soc_top intr_controller u_reg u_ie0_e_6 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_6 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_6 d", false,-1, 0,0);
        tracep->declBit(c+2740,"soc_top intr_controller u_reg u_ie0_e_6 qe", false,-1);
        tracep->declBus(c+967,"soc_top intr_controller u_reg u_ie0_e_6 q", false,-1, 0,0);
        tracep->declBus(c+967,"soc_top intr_controller u_reg u_ie0_e_6 qs", false,-1, 0,0);
        tracep->declBit(c+3354,"soc_top intr_controller u_reg u_ie0_e_6 wr_en", false,-1);
        tracep->declBus(c+2199,"soc_top intr_controller u_reg u_ie0_e_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3354,"soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2110,"soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+967,"soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3354,"soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2199,"soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+967,"soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_7 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_7 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_7 rst_ni", false,-1);
        tracep->declBit(c+3355,"soc_top intr_controller u_reg u_ie0_e_7 we", false,-1);
        tracep->declBus(c+2111,"soc_top intr_controller u_reg u_ie0_e_7 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_7 de", false,-1);
        tracep->declBus(c+4232,"soc_top intr_controller u_reg u_ie0_e_7 d", false,-1, 0,0);
        tracep->declBit(c+2741,"soc_top intr_controller u_reg u_ie0_e_7 qe", false,-1);
        tracep->declBus(c+984,"soc_top intr_controller u_reg u_ie0_e_7 q", false,-1, 0,0);
        tracep->declBus(c+984,"soc_top intr_controller u_reg u_ie0_e_7 qs", false,-1, 0,0);
        tracep->declBit(c+3355,"soc_top intr_controller u_reg u_ie0_e_7 wr_en", false,-1);
        tracep->declBus(c+2200,"soc_top intr_controller u_reg u_ie0_e_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3355,"soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2111,"soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4232,"soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+984,"soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3355,"soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2200,"soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+984,"soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_8 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_8 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_8 rst_ni", false,-1);
        tracep->declBit(c+3356,"soc_top intr_controller u_reg u_ie0_e_8 we", false,-1);
        tracep->declBus(c+2112,"soc_top intr_controller u_reg u_ie0_e_8 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_8 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_8 d", false,-1, 0,0);
        tracep->declBit(c+2742,"soc_top intr_controller u_reg u_ie0_e_8 qe", false,-1);
        tracep->declBus(c+985,"soc_top intr_controller u_reg u_ie0_e_8 q", false,-1, 0,0);
        tracep->declBus(c+985,"soc_top intr_controller u_reg u_ie0_e_8 qs", false,-1, 0,0);
        tracep->declBit(c+3356,"soc_top intr_controller u_reg u_ie0_e_8 wr_en", false,-1);
        tracep->declBus(c+2201,"soc_top intr_controller u_reg u_ie0_e_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3356,"soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2112,"soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+985,"soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3356,"soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2201,"soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+985,"soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_9 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_9 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_9 rst_ni", false,-1);
        tracep->declBit(c+3413,"soc_top intr_controller u_reg u_ie0_e_9 we", false,-1);
        tracep->declBus(c+2113,"soc_top intr_controller u_reg u_ie0_e_9 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_9 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_9 d", false,-1, 0,0);
        tracep->declBit(c+2743,"soc_top intr_controller u_reg u_ie0_e_9 qe", false,-1);
        tracep->declBus(c+986,"soc_top intr_controller u_reg u_ie0_e_9 q", false,-1, 0,0);
        tracep->declBus(c+986,"soc_top intr_controller u_reg u_ie0_e_9 qs", false,-1, 0,0);
        tracep->declBit(c+3413,"soc_top intr_controller u_reg u_ie0_e_9 wr_en", false,-1);
        tracep->declBus(c+2253,"soc_top intr_controller u_reg u_ie0_e_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3413,"soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2113,"soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+986,"soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3413,"soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2253,"soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+986,"soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_10 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_10 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_10 rst_ni", false,-1);
        tracep->declBit(c+3357,"soc_top intr_controller u_reg u_ie0_e_10 we", false,-1);
        tracep->declBus(c+2114,"soc_top intr_controller u_reg u_ie0_e_10 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_10 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_10 d", false,-1, 0,0);
        tracep->declBit(c+2744,"soc_top intr_controller u_reg u_ie0_e_10 qe", false,-1);
        tracep->declBus(c+987,"soc_top intr_controller u_reg u_ie0_e_10 q", false,-1, 0,0);
        tracep->declBus(c+987,"soc_top intr_controller u_reg u_ie0_e_10 qs", false,-1, 0,0);
        tracep->declBit(c+3357,"soc_top intr_controller u_reg u_ie0_e_10 wr_en", false,-1);
        tracep->declBus(c+2202,"soc_top intr_controller u_reg u_ie0_e_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3357,"soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2114,"soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+987,"soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3357,"soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2202,"soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+987,"soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_11 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_11 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_11 rst_ni", false,-1);
        tracep->declBit(c+3414,"soc_top intr_controller u_reg u_ie0_e_11 we", false,-1);
        tracep->declBus(c+2115,"soc_top intr_controller u_reg u_ie0_e_11 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_11 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_11 d", false,-1, 0,0);
        tracep->declBit(c+2654,"soc_top intr_controller u_reg u_ie0_e_11 qe", false,-1);
        tracep->declBus(c+988,"soc_top intr_controller u_reg u_ie0_e_11 q", false,-1, 0,0);
        tracep->declBus(c+988,"soc_top intr_controller u_reg u_ie0_e_11 qs", false,-1, 0,0);
        tracep->declBit(c+3414,"soc_top intr_controller u_reg u_ie0_e_11 wr_en", false,-1);
        tracep->declBus(c+2254,"soc_top intr_controller u_reg u_ie0_e_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3414,"soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2115,"soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+988,"soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3414,"soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2254,"soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+988,"soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_12 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_12 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_12 rst_ni", false,-1);
        tracep->declBit(c+3415,"soc_top intr_controller u_reg u_ie0_e_12 we", false,-1);
        tracep->declBus(c+2116,"soc_top intr_controller u_reg u_ie0_e_12 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_12 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_12 d", false,-1, 0,0);
        tracep->declBit(c+2655,"soc_top intr_controller u_reg u_ie0_e_12 qe", false,-1);
        tracep->declBus(c+989,"soc_top intr_controller u_reg u_ie0_e_12 q", false,-1, 0,0);
        tracep->declBus(c+989,"soc_top intr_controller u_reg u_ie0_e_12 qs", false,-1, 0,0);
        tracep->declBit(c+3415,"soc_top intr_controller u_reg u_ie0_e_12 wr_en", false,-1);
        tracep->declBus(c+2255,"soc_top intr_controller u_reg u_ie0_e_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3415,"soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2116,"soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+989,"soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3415,"soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2255,"soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+989,"soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_13 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_13 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_13 rst_ni", false,-1);
        tracep->declBit(c+3358,"soc_top intr_controller u_reg u_ie0_e_13 we", false,-1);
        tracep->declBus(c+2117,"soc_top intr_controller u_reg u_ie0_e_13 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_13 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_13 d", false,-1, 0,0);
        tracep->declBit(c+3036,"soc_top intr_controller u_reg u_ie0_e_13 qe", false,-1);
        tracep->declBus(c+990,"soc_top intr_controller u_reg u_ie0_e_13 q", false,-1, 0,0);
        tracep->declBus(c+990,"soc_top intr_controller u_reg u_ie0_e_13 qs", false,-1, 0,0);
        tracep->declBit(c+3358,"soc_top intr_controller u_reg u_ie0_e_13 wr_en", false,-1);
        tracep->declBus(c+2203,"soc_top intr_controller u_reg u_ie0_e_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3358,"soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2117,"soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+990,"soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3358,"soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2203,"soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+990,"soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_14 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_14 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_14 rst_ni", false,-1);
        tracep->declBit(c+3359,"soc_top intr_controller u_reg u_ie0_e_14 we", false,-1);
        tracep->declBus(c+2118,"soc_top intr_controller u_reg u_ie0_e_14 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_14 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_14 d", false,-1, 0,0);
        tracep->declBit(c+2956,"soc_top intr_controller u_reg u_ie0_e_14 qe", false,-1);
        tracep->declBus(c+991,"soc_top intr_controller u_reg u_ie0_e_14 q", false,-1, 0,0);
        tracep->declBus(c+991,"soc_top intr_controller u_reg u_ie0_e_14 qs", false,-1, 0,0);
        tracep->declBit(c+3359,"soc_top intr_controller u_reg u_ie0_e_14 wr_en", false,-1);
        tracep->declBus(c+2204,"soc_top intr_controller u_reg u_ie0_e_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3359,"soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2118,"soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+991,"soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3359,"soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2204,"soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+991,"soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_15 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_15 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_15 rst_ni", false,-1);
        tracep->declBit(c+3360,"soc_top intr_controller u_reg u_ie0_e_15 we", false,-1);
        tracep->declBus(c+2119,"soc_top intr_controller u_reg u_ie0_e_15 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_15 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_15 d", false,-1, 0,0);
        tracep->declBit(c+2656,"soc_top intr_controller u_reg u_ie0_e_15 qe", false,-1);
        tracep->declBus(c+992,"soc_top intr_controller u_reg u_ie0_e_15 q", false,-1, 0,0);
        tracep->declBus(c+992,"soc_top intr_controller u_reg u_ie0_e_15 qs", false,-1, 0,0);
        tracep->declBit(c+3360,"soc_top intr_controller u_reg u_ie0_e_15 wr_en", false,-1);
        tracep->declBus(c+2205,"soc_top intr_controller u_reg u_ie0_e_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3360,"soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2119,"soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+992,"soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3360,"soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2205,"soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+992,"soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_16 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_16 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_16 rst_ni", false,-1);
        tracep->declBit(c+3416,"soc_top intr_controller u_reg u_ie0_e_16 we", false,-1);
        tracep->declBus(c+2120,"soc_top intr_controller u_reg u_ie0_e_16 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_16 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_16 d", false,-1, 0,0);
        tracep->declBit(c+3243,"soc_top intr_controller u_reg u_ie0_e_16 qe", false,-1);
        tracep->declBus(c+993,"soc_top intr_controller u_reg u_ie0_e_16 q", false,-1, 0,0);
        tracep->declBus(c+993,"soc_top intr_controller u_reg u_ie0_e_16 qs", false,-1, 0,0);
        tracep->declBit(c+3416,"soc_top intr_controller u_reg u_ie0_e_16 wr_en", false,-1);
        tracep->declBus(c+2256,"soc_top intr_controller u_reg u_ie0_e_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3416,"soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2120,"soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+993,"soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3416,"soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2256,"soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+993,"soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_17 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_17 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_17 rst_ni", false,-1);
        tracep->declBit(c+3417,"soc_top intr_controller u_reg u_ie0_e_17 we", false,-1);
        tracep->declBus(c+2121,"soc_top intr_controller u_reg u_ie0_e_17 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_17 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_17 d", false,-1, 0,0);
        tracep->declBit(c+3244,"soc_top intr_controller u_reg u_ie0_e_17 qe", false,-1);
        tracep->declBus(c+994,"soc_top intr_controller u_reg u_ie0_e_17 q", false,-1, 0,0);
        tracep->declBus(c+994,"soc_top intr_controller u_reg u_ie0_e_17 qs", false,-1, 0,0);
        tracep->declBit(c+3417,"soc_top intr_controller u_reg u_ie0_e_17 wr_en", false,-1);
        tracep->declBus(c+2257,"soc_top intr_controller u_reg u_ie0_e_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3417,"soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2121,"soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+994,"soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3417,"soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2257,"soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+994,"soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_18 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_18 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_18 rst_ni", false,-1);
        tracep->declBit(c+3418,"soc_top intr_controller u_reg u_ie0_e_18 we", false,-1);
        tracep->declBus(c+2122,"soc_top intr_controller u_reg u_ie0_e_18 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_18 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_18 d", false,-1, 0,0);
        tracep->declBit(c+3245,"soc_top intr_controller u_reg u_ie0_e_18 qe", false,-1);
        tracep->declBus(c+995,"soc_top intr_controller u_reg u_ie0_e_18 q", false,-1, 0,0);
        tracep->declBus(c+995,"soc_top intr_controller u_reg u_ie0_e_18 qs", false,-1, 0,0);
        tracep->declBit(c+3418,"soc_top intr_controller u_reg u_ie0_e_18 wr_en", false,-1);
        tracep->declBus(c+2258,"soc_top intr_controller u_reg u_ie0_e_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3418,"soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2122,"soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+995,"soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3418,"soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2258,"soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+995,"soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_19 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_19 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_19 rst_ni", false,-1);
        tracep->declBit(c+3361,"soc_top intr_controller u_reg u_ie0_e_19 we", false,-1);
        tracep->declBus(c+2123,"soc_top intr_controller u_reg u_ie0_e_19 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_19 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_19 d", false,-1, 0,0);
        tracep->declBit(c+3246,"soc_top intr_controller u_reg u_ie0_e_19 qe", false,-1);
        tracep->declBus(c+996,"soc_top intr_controller u_reg u_ie0_e_19 q", false,-1, 0,0);
        tracep->declBus(c+996,"soc_top intr_controller u_reg u_ie0_e_19 qs", false,-1, 0,0);
        tracep->declBit(c+3361,"soc_top intr_controller u_reg u_ie0_e_19 wr_en", false,-1);
        tracep->declBus(c+2206,"soc_top intr_controller u_reg u_ie0_e_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3361,"soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2123,"soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+996,"soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3361,"soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2206,"soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+996,"soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_20 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_20 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_20 rst_ni", false,-1);
        tracep->declBit(c+3362,"soc_top intr_controller u_reg u_ie0_e_20 we", false,-1);
        tracep->declBus(c+2124,"soc_top intr_controller u_reg u_ie0_e_20 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_20 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_20 d", false,-1, 0,0);
        tracep->declBit(c+3247,"soc_top intr_controller u_reg u_ie0_e_20 qe", false,-1);
        tracep->declBus(c+997,"soc_top intr_controller u_reg u_ie0_e_20 q", false,-1, 0,0);
        tracep->declBus(c+997,"soc_top intr_controller u_reg u_ie0_e_20 qs", false,-1, 0,0);
        tracep->declBit(c+3362,"soc_top intr_controller u_reg u_ie0_e_20 wr_en", false,-1);
        tracep->declBus(c+2207,"soc_top intr_controller u_reg u_ie0_e_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3362,"soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2124,"soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+997,"soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3362,"soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2207,"soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+997,"soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_21 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_21 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_21 rst_ni", false,-1);
        tracep->declBit(c+3363,"soc_top intr_controller u_reg u_ie0_e_21 we", false,-1);
        tracep->declBus(c+2125,"soc_top intr_controller u_reg u_ie0_e_21 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_21 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_21 d", false,-1, 0,0);
        tracep->declBit(c+2657,"soc_top intr_controller u_reg u_ie0_e_21 qe", false,-1);
        tracep->declBus(c+998,"soc_top intr_controller u_reg u_ie0_e_21 q", false,-1, 0,0);
        tracep->declBus(c+998,"soc_top intr_controller u_reg u_ie0_e_21 qs", false,-1, 0,0);
        tracep->declBit(c+3363,"soc_top intr_controller u_reg u_ie0_e_21 wr_en", false,-1);
        tracep->declBus(c+2208,"soc_top intr_controller u_reg u_ie0_e_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3363,"soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2125,"soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+998,"soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3363,"soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2208,"soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+998,"soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_22 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_22 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_22 rst_ni", false,-1);
        tracep->declBit(c+3364,"soc_top intr_controller u_reg u_ie0_e_22 we", false,-1);
        tracep->declBus(c+2126,"soc_top intr_controller u_reg u_ie0_e_22 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_22 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_22 d", false,-1, 0,0);
        tracep->declBit(c+2658,"soc_top intr_controller u_reg u_ie0_e_22 qe", false,-1);
        tracep->declBus(c+968,"soc_top intr_controller u_reg u_ie0_e_22 q", false,-1, 0,0);
        tracep->declBus(c+968,"soc_top intr_controller u_reg u_ie0_e_22 qs", false,-1, 0,0);
        tracep->declBit(c+3364,"soc_top intr_controller u_reg u_ie0_e_22 wr_en", false,-1);
        tracep->declBus(c+2209,"soc_top intr_controller u_reg u_ie0_e_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3364,"soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2126,"soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+968,"soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3364,"soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2209,"soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+968,"soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_23 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_23 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_23 rst_ni", false,-1);
        tracep->declBit(c+3365,"soc_top intr_controller u_reg u_ie0_e_23 we", false,-1);
        tracep->declBus(c+2127,"soc_top intr_controller u_reg u_ie0_e_23 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_23 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_23 d", false,-1, 0,0);
        tracep->declBit(c+2659,"soc_top intr_controller u_reg u_ie0_e_23 qe", false,-1);
        tracep->declBus(c+969,"soc_top intr_controller u_reg u_ie0_e_23 q", false,-1, 0,0);
        tracep->declBus(c+969,"soc_top intr_controller u_reg u_ie0_e_23 qs", false,-1, 0,0);
        tracep->declBit(c+3365,"soc_top intr_controller u_reg u_ie0_e_23 wr_en", false,-1);
        tracep->declBus(c+2210,"soc_top intr_controller u_reg u_ie0_e_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3365,"soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2127,"soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+969,"soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3365,"soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2210,"soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+969,"soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_24 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_24 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_24 rst_ni", false,-1);
        tracep->declBit(c+3366,"soc_top intr_controller u_reg u_ie0_e_24 we", false,-1);
        tracep->declBus(c+2128,"soc_top intr_controller u_reg u_ie0_e_24 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_24 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_24 d", false,-1, 0,0);
        tracep->declBit(c+2660,"soc_top intr_controller u_reg u_ie0_e_24 qe", false,-1);
        tracep->declBus(c+999,"soc_top intr_controller u_reg u_ie0_e_24 q", false,-1, 0,0);
        tracep->declBus(c+999,"soc_top intr_controller u_reg u_ie0_e_24 qs", false,-1, 0,0);
        tracep->declBit(c+3366,"soc_top intr_controller u_reg u_ie0_e_24 wr_en", false,-1);
        tracep->declBus(c+2211,"soc_top intr_controller u_reg u_ie0_e_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3366,"soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2128,"soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+999,"soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3366,"soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2211,"soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+999,"soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_25 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_25 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_25 rst_ni", false,-1);
        tracep->declBit(c+3367,"soc_top intr_controller u_reg u_ie0_e_25 we", false,-1);
        tracep->declBus(c+2129,"soc_top intr_controller u_reg u_ie0_e_25 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_25 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_25 d", false,-1, 0,0);
        tracep->declBit(c+2745,"soc_top intr_controller u_reg u_ie0_e_25 qe", false,-1);
        tracep->declBus(c+1000,"soc_top intr_controller u_reg u_ie0_e_25 q", false,-1, 0,0);
        tracep->declBus(c+1000,"soc_top intr_controller u_reg u_ie0_e_25 qs", false,-1, 0,0);
        tracep->declBit(c+3367,"soc_top intr_controller u_reg u_ie0_e_25 wr_en", false,-1);
        tracep->declBus(c+2212,"soc_top intr_controller u_reg u_ie0_e_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3367,"soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2129,"soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1000,"soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3367,"soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2212,"soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1000,"soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_26 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_26 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_26 rst_ni", false,-1);
        tracep->declBit(c+3368,"soc_top intr_controller u_reg u_ie0_e_26 we", false,-1);
        tracep->declBus(c+2130,"soc_top intr_controller u_reg u_ie0_e_26 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_26 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_26 d", false,-1, 0,0);
        tracep->declBit(c+2746,"soc_top intr_controller u_reg u_ie0_e_26 qe", false,-1);
        tracep->declBus(c+970,"soc_top intr_controller u_reg u_ie0_e_26 q", false,-1, 0,0);
        tracep->declBus(c+970,"soc_top intr_controller u_reg u_ie0_e_26 qs", false,-1, 0,0);
        tracep->declBit(c+3368,"soc_top intr_controller u_reg u_ie0_e_26 wr_en", false,-1);
        tracep->declBus(c+2213,"soc_top intr_controller u_reg u_ie0_e_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3368,"soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2130,"soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+970,"soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3368,"soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2213,"soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+970,"soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_27 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_27 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_27 rst_ni", false,-1);
        tracep->declBit(c+3369,"soc_top intr_controller u_reg u_ie0_e_27 we", false,-1);
        tracep->declBus(c+2131,"soc_top intr_controller u_reg u_ie0_e_27 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_27 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_27 d", false,-1, 0,0);
        tracep->declBit(c+2747,"soc_top intr_controller u_reg u_ie0_e_27 qe", false,-1);
        tracep->declBus(c+971,"soc_top intr_controller u_reg u_ie0_e_27 q", false,-1, 0,0);
        tracep->declBus(c+971,"soc_top intr_controller u_reg u_ie0_e_27 qs", false,-1, 0,0);
        tracep->declBit(c+3369,"soc_top intr_controller u_reg u_ie0_e_27 wr_en", false,-1);
        tracep->declBus(c+2214,"soc_top intr_controller u_reg u_ie0_e_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3369,"soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2131,"soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+971,"soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3369,"soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2214,"soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+971,"soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_28 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_28 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_28 rst_ni", false,-1);
        tracep->declBit(c+3370,"soc_top intr_controller u_reg u_ie0_e_28 we", false,-1);
        tracep->declBus(c+2132,"soc_top intr_controller u_reg u_ie0_e_28 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_28 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_28 d", false,-1, 0,0);
        tracep->declBit(c+2748,"soc_top intr_controller u_reg u_ie0_e_28 qe", false,-1);
        tracep->declBus(c+1001,"soc_top intr_controller u_reg u_ie0_e_28 q", false,-1, 0,0);
        tracep->declBus(c+1001,"soc_top intr_controller u_reg u_ie0_e_28 qs", false,-1, 0,0);
        tracep->declBit(c+3370,"soc_top intr_controller u_reg u_ie0_e_28 wr_en", false,-1);
        tracep->declBus(c+2215,"soc_top intr_controller u_reg u_ie0_e_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3370,"soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2132,"soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1001,"soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3370,"soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2215,"soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1001,"soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_29 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_29 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_29 rst_ni", false,-1);
        tracep->declBit(c+3371,"soc_top intr_controller u_reg u_ie0_e_29 we", false,-1);
        tracep->declBus(c+2133,"soc_top intr_controller u_reg u_ie0_e_29 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_29 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_29 d", false,-1, 0,0);
        tracep->declBit(c+2749,"soc_top intr_controller u_reg u_ie0_e_29 qe", false,-1);
        tracep->declBus(c+1002,"soc_top intr_controller u_reg u_ie0_e_29 q", false,-1, 0,0);
        tracep->declBus(c+1002,"soc_top intr_controller u_reg u_ie0_e_29 qs", false,-1, 0,0);
        tracep->declBit(c+3371,"soc_top intr_controller u_reg u_ie0_e_29 wr_en", false,-1);
        tracep->declBus(c+2216,"soc_top intr_controller u_reg u_ie0_e_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3371,"soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2133,"soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1002,"soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3371,"soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2216,"soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1002,"soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_30 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_30 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_30 rst_ni", false,-1);
        tracep->declBit(c+3372,"soc_top intr_controller u_reg u_ie0_e_30 we", false,-1);
        tracep->declBus(c+2134,"soc_top intr_controller u_reg u_ie0_e_30 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_30 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_30 d", false,-1, 0,0);
        tracep->declBit(c+2750,"soc_top intr_controller u_reg u_ie0_e_30 qe", false,-1);
        tracep->declBus(c+1003,"soc_top intr_controller u_reg u_ie0_e_30 q", false,-1, 0,0);
        tracep->declBus(c+1003,"soc_top intr_controller u_reg u_ie0_e_30 qs", false,-1, 0,0);
        tracep->declBit(c+3372,"soc_top intr_controller u_reg u_ie0_e_30 wr_en", false,-1);
        tracep->declBus(c+2217,"soc_top intr_controller u_reg u_ie0_e_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3372,"soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2134,"soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1003,"soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3372,"soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2217,"soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1003,"soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_31 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_ie0_e_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_ie0_e_31 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_ie0_e_31 rst_ni", false,-1);
        tracep->declBit(c+3373,"soc_top intr_controller u_reg u_ie0_e_31 we", false,-1);
        tracep->declBus(c+2135,"soc_top intr_controller u_reg u_ie0_e_31 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_31 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_31 d", false,-1, 0,0);
        tracep->declBit(c+2751,"soc_top intr_controller u_reg u_ie0_e_31 qe", false,-1);
        tracep->declBus(c+1004,"soc_top intr_controller u_reg u_ie0_e_31 q", false,-1, 0,0);
        tracep->declBus(c+1004,"soc_top intr_controller u_reg u_ie0_e_31 qs", false,-1, 0,0);
        tracep->declBit(c+3373,"soc_top intr_controller u_reg u_ie0_e_31 wr_en", false,-1);
        tracep->declBus(c+2218,"soc_top intr_controller u_reg u_ie0_e_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3373,"soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2135,"soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1004,"soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3373,"soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2218,"soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1004,"soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_threshold0 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_threshold0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_threshold0 RESVAL", false,-1, 2,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_threshold0 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_threshold0 rst_ni", false,-1);
        tracep->declBit(c+3374,"soc_top intr_controller u_reg u_threshold0 we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_threshold0 wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_threshold0 de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_threshold0 d", false,-1, 2,0);
        tracep->declBit(c+2661,"soc_top intr_controller u_reg u_threshold0 qe", false,-1);
        tracep->declBus(c+1005,"soc_top intr_controller u_reg u_threshold0 q", false,-1, 2,0);
        tracep->declBus(c+1005,"soc_top intr_controller u_reg u_threshold0 qs", false,-1, 2,0);
        tracep->declBit(c+3374,"soc_top intr_controller u_reg u_threshold0 wr_en", false,-1);
        tracep->declBus(c+2219,"soc_top intr_controller u_reg u_threshold0 wr_data", false,-1, 2,0);
        tracep->declBus(c+4225,"soc_top intr_controller u_reg u_threshold0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_threshold0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3374,"soc_top intr_controller u_reg u_threshold0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"soc_top intr_controller u_reg u_threshold0 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_threshold0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3885,"soc_top intr_controller u_reg u_threshold0 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+1005,"soc_top intr_controller u_reg u_threshold0 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3374,"soc_top intr_controller u_reg u_threshold0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2219,"soc_top intr_controller u_reg u_threshold0 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+1005,"soc_top intr_controller u_reg u_threshold0 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4233,"soc_top intr_controller u_reg u_cc0 DW", false,-1, 31,0);
        tracep->declBit(c+2289,"soc_top intr_controller u_reg u_cc0 re", false,-1);
        tracep->declBit(c+2288,"soc_top intr_controller u_reg u_cc0 we", false,-1);
        tracep->declBus(c+2137,"soc_top intr_controller u_reg u_cc0 wd", false,-1, 5,0);
        tracep->declBus(c+2870,"soc_top intr_controller u_reg u_cc0 d", false,-1, 5,0);
        tracep->declBit(c+2288,"soc_top intr_controller u_reg u_cc0 qe", false,-1);
        tracep->declBit(c+2289,"soc_top intr_controller u_reg u_cc0 qre", false,-1);
        tracep->declBus(c+2137,"soc_top intr_controller u_reg u_cc0 q", false,-1, 5,0);
        tracep->declBus(c+2870,"soc_top intr_controller u_reg u_cc0 qs", false,-1, 5,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_msip0 DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_msip0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+3852,"soc_top intr_controller u_reg u_msip0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+3438,"soc_top intr_controller u_reg u_msip0 clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller u_reg u_msip0 rst_ni", false,-1);
        tracep->declBit(c+3375,"soc_top intr_controller u_reg u_msip0 we", false,-1);
        tracep->declBus(c+2104,"soc_top intr_controller u_reg u_msip0 wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_msip0 de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_msip0 d", false,-1, 0,0);
        tracep->declBit(c+2662,"soc_top intr_controller u_reg u_msip0 qe", false,-1);
        tracep->declBus(c+972,"soc_top intr_controller u_reg u_msip0 q", false,-1, 0,0);
        tracep->declBus(c+972,"soc_top intr_controller u_reg u_msip0 qs", false,-1, 0,0);
        tracep->declBit(c+3375,"soc_top intr_controller u_reg u_msip0 wr_en", false,-1);
        tracep->declBus(c+2220,"soc_top intr_controller u_reg u_msip0 wr_data", false,-1, 0,0);
        tracep->declBus(c+4135,"soc_top intr_controller u_reg u_msip0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4208,"soc_top intr_controller u_reg u_msip0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3375,"soc_top intr_controller u_reg u_msip0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2104,"soc_top intr_controller u_reg u_msip0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3850,"soc_top intr_controller u_reg u_msip0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+3850,"soc_top intr_controller u_reg u_msip0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+972,"soc_top intr_controller u_reg u_msip0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3375,"soc_top intr_controller u_reg u_msip0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2220,"soc_top intr_controller u_reg u_msip0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+972,"soc_top intr_controller u_reg u_msip0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4204,"soc_top intr_controller gen_target[0] u_target N_SOURCE", false,-1, 31,0);
        tracep->declBus(c+4227,"soc_top intr_controller gen_target[0] u_target MAX_PRIO", false,-1, 31,0);
        tracep->declBus(c+4203,"soc_top intr_controller gen_target[0] u_target SrcWidth", false,-1, 31,0);
        tracep->declBus(c+4225,"soc_top intr_controller gen_target[0] u_target PrioWidth", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top intr_controller gen_target[0] u_target clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top intr_controller gen_target[0] u_target rst_ni", false,-1);
        tracep->declBus(c+322,"soc_top intr_controller gen_target[0] u_target ip_i", false,-1, 31,0);
        tracep->declBus(c+3683,"soc_top intr_controller gen_target[0] u_target ie_i", false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+2405+i*1,"soc_top intr_controller gen_target[0] u_target prio_i", true,(i+0), 2,0);}}
        tracep->declBus(c+3419,"soc_top intr_controller gen_target[0] u_target threshold_i", false,-1, 2,0);
        tracep->declBit(c+321,"soc_top intr_controller gen_target[0] u_target irq_o", false,-1);
        tracep->declBus(c+327,"soc_top intr_controller gen_target[0] u_target irq_id_o", false,-1, 5,0);
        tracep->declBus(c+4219,"soc_top intr_controller gen_target[0] u_target NumLevels", false,-1, 31,0);
        tracep->declQuad(c+3684,"soc_top intr_controller gen_target[0] u_target is_tree", false,-1, 62,0);
        tracep->declBus(c+2511,"soc_top intr_controller gen_target[0] u_target id_tree(0)", false,-1, 5,0);
        tracep->declBus(c+2512,"soc_top intr_controller gen_target[0] u_target id_tree(1)", false,-1, 5,0);
        tracep->declBus(c+2513,"soc_top intr_controller gen_target[0] u_target id_tree(2)", false,-1, 5,0);
        tracep->declBus(c+2514,"soc_top intr_controller gen_target[0] u_target id_tree(3)", false,-1, 5,0);
        tracep->declBus(c+2515,"soc_top intr_controller gen_target[0] u_target id_tree(4)", false,-1, 5,0);
        tracep->declBus(c+2516,"soc_top intr_controller gen_target[0] u_target id_tree(5)", false,-1, 5,0);
        tracep->declBus(c+2517,"soc_top intr_controller gen_target[0] u_target id_tree(6)", false,-1, 5,0);
        tracep->declBus(c+2518,"soc_top intr_controller gen_target[0] u_target id_tree(7)", false,-1, 5,0);
        tracep->declBus(c+2519,"soc_top intr_controller gen_target[0] u_target id_tree(8)", false,-1, 5,0);
        tracep->declBus(c+2520,"soc_top intr_controller gen_target[0] u_target id_tree(9)", false,-1, 5,0);
        tracep->declBus(c+2521,"soc_top intr_controller gen_target[0] u_target id_tree(10)", false,-1, 5,0);
        tracep->declBus(c+2522,"soc_top intr_controller gen_target[0] u_target id_tree(11)", false,-1, 5,0);
        tracep->declBus(c+2523,"soc_top intr_controller gen_target[0] u_target id_tree(12)", false,-1, 5,0);
        tracep->declBus(c+2524,"soc_top intr_controller gen_target[0] u_target id_tree(13)", false,-1, 5,0);
        tracep->declBus(c+2525,"soc_top intr_controller gen_target[0] u_target id_tree(14)", false,-1, 5,0);
        tracep->declBus(c+2526,"soc_top intr_controller gen_target[0] u_target id_tree(15)", false,-1, 5,0);
        tracep->declBus(c+2527,"soc_top intr_controller gen_target[0] u_target id_tree(16)", false,-1, 5,0);
        tracep->declBus(c+2528,"soc_top intr_controller gen_target[0] u_target id_tree(17)", false,-1, 5,0);
        tracep->declBus(c+2529,"soc_top intr_controller gen_target[0] u_target id_tree(18)", false,-1, 5,0);
        tracep->declBus(c+2530,"soc_top intr_controller gen_target[0] u_target id_tree(19)", false,-1, 5,0);
        tracep->declBus(c+2531,"soc_top intr_controller gen_target[0] u_target id_tree(20)", false,-1, 5,0);
        tracep->declBus(c+2532,"soc_top intr_controller gen_target[0] u_target id_tree(21)", false,-1, 5,0);
        tracep->declBus(c+2533,"soc_top intr_controller gen_target[0] u_target id_tree(22)", false,-1, 5,0);
        tracep->declBus(c+2534,"soc_top intr_controller gen_target[0] u_target id_tree(23)", false,-1, 5,0);
        tracep->declBus(c+2535,"soc_top intr_controller gen_target[0] u_target id_tree(24)", false,-1, 5,0);
        tracep->declBus(c+2536,"soc_top intr_controller gen_target[0] u_target id_tree(25)", false,-1, 5,0);
        tracep->declBus(c+2537,"soc_top intr_controller gen_target[0] u_target id_tree(26)", false,-1, 5,0);
        tracep->declBus(c+2538,"soc_top intr_controller gen_target[0] u_target id_tree(27)", false,-1, 5,0);
        tracep->declBus(c+2539,"soc_top intr_controller gen_target[0] u_target id_tree(28)", false,-1, 5,0);
        tracep->declBus(c+2540,"soc_top intr_controller gen_target[0] u_target id_tree(29)", false,-1, 5,0);
        tracep->declBus(c+2541,"soc_top intr_controller gen_target[0] u_target id_tree(30)", false,-1, 5,0);
        tracep->declBus(c+2542,"soc_top intr_controller gen_target[0] u_target id_tree(31)", false,-1, 5,0);
        tracep->declBus(c+2543,"soc_top intr_controller gen_target[0] u_target id_tree(32)", false,-1, 5,0);
        tracep->declBus(c+2544,"soc_top intr_controller gen_target[0] u_target id_tree(33)", false,-1, 5,0);
        tracep->declBus(c+2545,"soc_top intr_controller gen_target[0] u_target id_tree(34)", false,-1, 5,0);
        tracep->declBus(c+2546,"soc_top intr_controller gen_target[0] u_target id_tree(35)", false,-1, 5,0);
        tracep->declBus(c+2547,"soc_top intr_controller gen_target[0] u_target id_tree(36)", false,-1, 5,0);
        tracep->declBus(c+2548,"soc_top intr_controller gen_target[0] u_target id_tree(37)", false,-1, 5,0);
        tracep->declBus(c+2549,"soc_top intr_controller gen_target[0] u_target id_tree(38)", false,-1, 5,0);
        tracep->declBus(c+2550,"soc_top intr_controller gen_target[0] u_target id_tree(39)", false,-1, 5,0);
        tracep->declBus(c+2551,"soc_top intr_controller gen_target[0] u_target id_tree(40)", false,-1, 5,0);
        tracep->declBus(c+2552,"soc_top intr_controller gen_target[0] u_target id_tree(41)", false,-1, 5,0);
        tracep->declBus(c+2553,"soc_top intr_controller gen_target[0] u_target id_tree(42)", false,-1, 5,0);
        tracep->declBus(c+2554,"soc_top intr_controller gen_target[0] u_target id_tree(43)", false,-1, 5,0);
        tracep->declBus(c+2555,"soc_top intr_controller gen_target[0] u_target id_tree(44)", false,-1, 5,0);
        tracep->declBus(c+2556,"soc_top intr_controller gen_target[0] u_target id_tree(45)", false,-1, 5,0);
        tracep->declBus(c+2557,"soc_top intr_controller gen_target[0] u_target id_tree(46)", false,-1, 5,0);
        tracep->declBus(c+2558,"soc_top intr_controller gen_target[0] u_target id_tree(47)", false,-1, 5,0);
        tracep->declBus(c+2559,"soc_top intr_controller gen_target[0] u_target id_tree(48)", false,-1, 5,0);
        tracep->declBus(c+2560,"soc_top intr_controller gen_target[0] u_target id_tree(49)", false,-1, 5,0);
        tracep->declBus(c+2561,"soc_top intr_controller gen_target[0] u_target id_tree(50)", false,-1, 5,0);
        tracep->declBus(c+2562,"soc_top intr_controller gen_target[0] u_target id_tree(51)", false,-1, 5,0);
        tracep->declBus(c+2563,"soc_top intr_controller gen_target[0] u_target id_tree(52)", false,-1, 5,0);
        tracep->declBus(c+2564,"soc_top intr_controller gen_target[0] u_target id_tree(53)", false,-1, 5,0);
        tracep->declBus(c+2565,"soc_top intr_controller gen_target[0] u_target id_tree(54)", false,-1, 5,0);
        tracep->declBus(c+2566,"soc_top intr_controller gen_target[0] u_target id_tree(55)", false,-1, 5,0);
        tracep->declBus(c+2567,"soc_top intr_controller gen_target[0] u_target id_tree(56)", false,-1, 5,0);
        tracep->declBus(c+2568,"soc_top intr_controller gen_target[0] u_target id_tree(57)", false,-1, 5,0);
        tracep->declBus(c+2569,"soc_top intr_controller gen_target[0] u_target id_tree(58)", false,-1, 5,0);
        tracep->declBus(c+2570,"soc_top intr_controller gen_target[0] u_target id_tree(59)", false,-1, 5,0);
        tracep->declBus(c+2571,"soc_top intr_controller gen_target[0] u_target id_tree(60)", false,-1, 5,0);
        tracep->declBus(c+2572,"soc_top intr_controller gen_target[0] u_target id_tree(61)", false,-1, 5,0);
        tracep->declBus(c+2573,"soc_top intr_controller gen_target[0] u_target id_tree(62)", false,-1, 5,0);
        tracep->declBus(c+2437,"soc_top intr_controller gen_target[0] u_target max_tree(0)", false,-1, 2,0);
        tracep->declBus(c+2438,"soc_top intr_controller gen_target[0] u_target max_tree(1)", false,-1, 2,0);
        tracep->declBus(c+2439,"soc_top intr_controller gen_target[0] u_target max_tree(2)", false,-1, 2,0);
        tracep->declBus(c+2440,"soc_top intr_controller gen_target[0] u_target max_tree(3)", false,-1, 2,0);
        tracep->declBus(c+2441,"soc_top intr_controller gen_target[0] u_target max_tree(4)", false,-1, 2,0);
        tracep->declBus(c+2442,"soc_top intr_controller gen_target[0] u_target max_tree(5)", false,-1, 2,0);
        tracep->declBus(c+2443,"soc_top intr_controller gen_target[0] u_target max_tree(6)", false,-1, 2,0);
        tracep->declBus(c+2444,"soc_top intr_controller gen_target[0] u_target max_tree(7)", false,-1, 2,0);
        tracep->declBus(c+2445,"soc_top intr_controller gen_target[0] u_target max_tree(8)", false,-1, 2,0);
        tracep->declBus(c+2446,"soc_top intr_controller gen_target[0] u_target max_tree(9)", false,-1, 2,0);
        tracep->declBus(c+2447,"soc_top intr_controller gen_target[0] u_target max_tree(10)", false,-1, 2,0);
        tracep->declBus(c+2448,"soc_top intr_controller gen_target[0] u_target max_tree(11)", false,-1, 2,0);
        tracep->declBus(c+2449,"soc_top intr_controller gen_target[0] u_target max_tree(12)", false,-1, 2,0);
        tracep->declBus(c+2450,"soc_top intr_controller gen_target[0] u_target max_tree(13)", false,-1, 2,0);
        tracep->declBus(c+2451,"soc_top intr_controller gen_target[0] u_target max_tree(14)", false,-1, 2,0);
        tracep->declBus(c+2452,"soc_top intr_controller gen_target[0] u_target max_tree(15)", false,-1, 2,0);
        tracep->declBus(c+2453,"soc_top intr_controller gen_target[0] u_target max_tree(16)", false,-1, 2,0);
        tracep->declBus(c+2454,"soc_top intr_controller gen_target[0] u_target max_tree(17)", false,-1, 2,0);
        tracep->declBus(c+2455,"soc_top intr_controller gen_target[0] u_target max_tree(18)", false,-1, 2,0);
        tracep->declBus(c+2456,"soc_top intr_controller gen_target[0] u_target max_tree(19)", false,-1, 2,0);
        tracep->declBus(c+2457,"soc_top intr_controller gen_target[0] u_target max_tree(20)", false,-1, 2,0);
        tracep->declBus(c+2458,"soc_top intr_controller gen_target[0] u_target max_tree(21)", false,-1, 2,0);
        tracep->declBus(c+2459,"soc_top intr_controller gen_target[0] u_target max_tree(22)", false,-1, 2,0);
        tracep->declBus(c+2460,"soc_top intr_controller gen_target[0] u_target max_tree(23)", false,-1, 2,0);
        tracep->declBus(c+2461,"soc_top intr_controller gen_target[0] u_target max_tree(24)", false,-1, 2,0);
        tracep->declBus(c+2462,"soc_top intr_controller gen_target[0] u_target max_tree(25)", false,-1, 2,0);
        tracep->declBus(c+2463,"soc_top intr_controller gen_target[0] u_target max_tree(26)", false,-1, 2,0);
        tracep->declBus(c+2464,"soc_top intr_controller gen_target[0] u_target max_tree(27)", false,-1, 2,0);
        tracep->declBus(c+2465,"soc_top intr_controller gen_target[0] u_target max_tree(28)", false,-1, 2,0);
        tracep->declBus(c+2466,"soc_top intr_controller gen_target[0] u_target max_tree(29)", false,-1, 2,0);
        tracep->declBus(c+2467,"soc_top intr_controller gen_target[0] u_target max_tree(30)", false,-1, 2,0);
        tracep->declBus(c+2468,"soc_top intr_controller gen_target[0] u_target max_tree(31)", false,-1, 2,0);
        tracep->declBus(c+2469,"soc_top intr_controller gen_target[0] u_target max_tree(32)", false,-1, 2,0);
        tracep->declBus(c+2470,"soc_top intr_controller gen_target[0] u_target max_tree(33)", false,-1, 2,0);
        tracep->declBus(c+2471,"soc_top intr_controller gen_target[0] u_target max_tree(34)", false,-1, 2,0);
        tracep->declBus(c+2472,"soc_top intr_controller gen_target[0] u_target max_tree(35)", false,-1, 2,0);
        tracep->declBus(c+2473,"soc_top intr_controller gen_target[0] u_target max_tree(36)", false,-1, 2,0);
        tracep->declBus(c+2474,"soc_top intr_controller gen_target[0] u_target max_tree(37)", false,-1, 2,0);
        tracep->declBus(c+2475,"soc_top intr_controller gen_target[0] u_target max_tree(38)", false,-1, 2,0);
        tracep->declBus(c+2476,"soc_top intr_controller gen_target[0] u_target max_tree(39)", false,-1, 2,0);
        tracep->declBus(c+2477,"soc_top intr_controller gen_target[0] u_target max_tree(40)", false,-1, 2,0);
        tracep->declBus(c+2478,"soc_top intr_controller gen_target[0] u_target max_tree(41)", false,-1, 2,0);
        tracep->declBus(c+2479,"soc_top intr_controller gen_target[0] u_target max_tree(42)", false,-1, 2,0);
        tracep->declBus(c+2480,"soc_top intr_controller gen_target[0] u_target max_tree(43)", false,-1, 2,0);
        tracep->declBus(c+2481,"soc_top intr_controller gen_target[0] u_target max_tree(44)", false,-1, 2,0);
        tracep->declBus(c+2482,"soc_top intr_controller gen_target[0] u_target max_tree(45)", false,-1, 2,0);
        tracep->declBus(c+2483,"soc_top intr_controller gen_target[0] u_target max_tree(46)", false,-1, 2,0);
        tracep->declBus(c+2484,"soc_top intr_controller gen_target[0] u_target max_tree(47)", false,-1, 2,0);
        tracep->declBus(c+2485,"soc_top intr_controller gen_target[0] u_target max_tree(48)", false,-1, 2,0);
        tracep->declBus(c+2486,"soc_top intr_controller gen_target[0] u_target max_tree(49)", false,-1, 2,0);
        tracep->declBus(c+2487,"soc_top intr_controller gen_target[0] u_target max_tree(50)", false,-1, 2,0);
        tracep->declBus(c+2488,"soc_top intr_controller gen_target[0] u_target max_tree(51)", false,-1, 2,0);
        tracep->declBus(c+2489,"soc_top intr_controller gen_target[0] u_target max_tree(52)", false,-1, 2,0);
        tracep->declBus(c+2490,"soc_top intr_controller gen_target[0] u_target max_tree(53)", false,-1, 2,0);
        tracep->declBus(c+2491,"soc_top intr_controller gen_target[0] u_target max_tree(54)", false,-1, 2,0);
        tracep->declBus(c+2492,"soc_top intr_controller gen_target[0] u_target max_tree(55)", false,-1, 2,0);
        tracep->declBus(c+2493,"soc_top intr_controller gen_target[0] u_target max_tree(56)", false,-1, 2,0);
        tracep->declBus(c+2494,"soc_top intr_controller gen_target[0] u_target max_tree(57)", false,-1, 2,0);
        tracep->declBus(c+2495,"soc_top intr_controller gen_target[0] u_target max_tree(58)", false,-1, 2,0);
        tracep->declBus(c+2496,"soc_top intr_controller gen_target[0] u_target max_tree(59)", false,-1, 2,0);
        tracep->declBus(c+2497,"soc_top intr_controller gen_target[0] u_target max_tree(60)", false,-1, 2,0);
        tracep->declBus(c+2498,"soc_top intr_controller gen_target[0] u_target max_tree(61)", false,-1, 2,0);
        tracep->declBus(c+2499,"soc_top intr_controller gen_target[0] u_target max_tree(62)", false,-1, 2,0);
        tracep->declBit(c+3686,"soc_top intr_controller gen_target[0] u_target irq_d", false,-1);
        tracep->declBit(c+321,"soc_top intr_controller gen_target[0] u_target irq_q", false,-1);
        tracep->declBus(c+3687,"soc_top intr_controller gen_target[0] u_target irq_id_d", false,-1, 5,0);
        tracep->declBus(c+327,"soc_top intr_controller gen_target[0] u_target irq_id_q", false,-1, 5,0);
        tracep->declBus(c+4234,"soc_top intr_controller gen_target[0] u_target gen_tree[0] Base0", false,-1, 31,0);
        tracep->declBus(c+4135,"soc_top intr_controller gen_target[0] u_target gen_tree[0] Base1", false,-1, 31,0);
        tracep->declBus(c+4234,"soc_top intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+4135,"soc_top intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+3688,"soc_top intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+4135,"soc_top intr_controller gen_target[0] u_target gen_tree[1] Base0", false,-1, 31,0);
        tracep->declBus(c+4225,"soc_top intr_controller gen_target[0] u_target gen_tree[1] Base1", false,-1, 31,0);
        tracep->declBus(c+4135,"soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+4225,"soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+4205,"soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+3689,"soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+4134,"soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+4219,"soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+4203,"soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+3690,"soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+4225,"soc_top intr_controller gen_target[0] u_target gen_tree[2] Base0", false,-1, 31,0);
        tracep->declBus(c+4227,"soc_top intr_controller gen_target[0] u_target gen_tree[2] Base1", false,-1, 31,0);
        tracep->declBus(c+4225,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+4227,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+4206,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+3691,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+4205,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+4228,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+4235,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+3692,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+4219,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+4236,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+4218,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+3693,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+4203,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+4220,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+4237,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+3694,"soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+4227,"soc_top intr_controller gen_target[0] u_target gen_tree[3] Base0", false,-1, 31,0);
        tracep->declBus(c+4238,"soc_top intr_controller gen_target[0] u_target gen_tree[3] Base1", false,-1, 31,0);
        tracep->declBus(c+4227,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+4238,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+4239,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+3695,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+4206,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+4197,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+4240,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+3696,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+4228,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+4241,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+4242,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+3697,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+4235,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+4243,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+4244,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+3698,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+4236,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+4245,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+4246,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C1", false,-1, 31,0);
        tracep->declBit(c+3699,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] gen_nodes sel", false,-1);
        tracep->declBus(c+4218,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+4247,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+4248,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C1", false,-1, 31,0);
        tracep->declBit(c+3700,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] gen_nodes sel", false,-1);
        tracep->declBus(c+4220,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+4249,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+4250,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C1", false,-1, 31,0);
        tracep->declBit(c+3701,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] gen_nodes sel", false,-1);
        tracep->declBus(c+4237,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+4251,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+4252,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C1", false,-1, 31,0);
        tracep->declBit(c+3702,"soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] gen_nodes sel", false,-1);
        tracep->declBus(c+4238,"soc_top intr_controller gen_target[0] u_target gen_tree[4] Base0", false,-1, 31,0);
        tracep->declBus(c+4253,"soc_top intr_controller gen_target[0] u_target gen_tree[4] Base1", false,-1, 31,0);
        tracep->declBus(c+4238,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+4253,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+3703,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+4239,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+4221,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+4254,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+3704,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+4197,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+4255,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+4256,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+3705,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+4240,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+4257,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+4258,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+3706,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+4241,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+4259,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+4260,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C1", false,-1, 31,0);
        tracep->declBit(c+3707,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] gen_nodes sel", false,-1);
        tracep->declBus(c+4242,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+4261,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+4262,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C1", false,-1, 31,0);
        tracep->declBit(c+3708,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] gen_nodes sel", false,-1);
        tracep->declBus(c+4243,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+4263,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+4264,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C1", false,-1, 31,0);
        tracep->declBit(c+3709,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] gen_nodes sel", false,-1);
        tracep->declBus(c+4244,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+4265,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+4266,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C1", false,-1, 31,0);
        tracep->declBit(c+3710,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] gen_nodes sel", false,-1);
        tracep->declBus(c+4245,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] Pa", false,-1, 31,0);
        tracep->declBus(c+4267,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C0", false,-1, 31,0);
        tracep->declBus(c+4268,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C1", false,-1, 31,0);
        tracep->declBit(c+3711,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] gen_nodes sel", false,-1);
        tracep->declBus(c+4246,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] Pa", false,-1, 31,0);
        tracep->declBus(c+4269,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C0", false,-1, 31,0);
        tracep->declBus(c+4270,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C1", false,-1, 31,0);
        tracep->declBit(c+3712,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] gen_nodes sel", false,-1);
        tracep->declBus(c+4247,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] Pa", false,-1, 31,0);
        tracep->declBus(c+4271,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C0", false,-1, 31,0);
        tracep->declBus(c+4272,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C1", false,-1, 31,0);
        tracep->declBit(c+3713,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] gen_nodes sel", false,-1);
        tracep->declBus(c+4248,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] Pa", false,-1, 31,0);
        tracep->declBus(c+4273,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C0", false,-1, 31,0);
        tracep->declBus(c+4274,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C1", false,-1, 31,0);
        tracep->declBit(c+3714,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] gen_nodes sel", false,-1);
        tracep->declBus(c+4249,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] Pa", false,-1, 31,0);
        tracep->declBus(c+4275,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C0", false,-1, 31,0);
        tracep->declBus(c+4276,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C1", false,-1, 31,0);
        tracep->declBit(c+3715,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] gen_nodes sel", false,-1);
        tracep->declBus(c+4250,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] Pa", false,-1, 31,0);
        tracep->declBus(c+4277,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C0", false,-1, 31,0);
        tracep->declBus(c+4278,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C1", false,-1, 31,0);
        tracep->declBit(c+2508,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] gen_nodes sel", false,-1);
        tracep->declBus(c+4251,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] Pa", false,-1, 31,0);
        tracep->declBus(c+4279,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C0", false,-1, 31,0);
        tracep->declBus(c+4280,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C1", false,-1, 31,0);
        tracep->declBit(c+2509,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] gen_nodes sel", false,-1);
        tracep->declBus(c+4252,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] Pa", false,-1, 31,0);
        tracep->declBus(c+4281,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C0", false,-1, 31,0);
        tracep->declBus(c+4282,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C1", false,-1, 31,0);
        tracep->declBit(c+2510,"soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] gen_nodes sel", false,-1);
        tracep->declBus(c+4253,"soc_top intr_controller gen_target[0] u_target gen_tree[5] Base0", false,-1, 31,0);
        tracep->declBus(c+4283,"soc_top intr_controller gen_target[0] u_target gen_tree[5] Base1", false,-1, 31,0);
        tracep->declBus(c+4253,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+4283,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+4284,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C1", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+4285,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+4286,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C1", false,-1, 31,0);
        tracep->declBus(c+4221,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+4287,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+4288,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C1", false,-1, 31,0);
        tracep->declBus(c+4254,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+4289,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+4290,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C1", false,-1, 31,0);
        tracep->declBus(c+4255,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+4291,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+4292,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C1", false,-1, 31,0);
        tracep->declBus(c+4256,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+4293,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+4294,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C1", false,-1, 31,0);
        tracep->declBus(c+4257,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+4295,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+4296,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C1", false,-1, 31,0);
        tracep->declBus(c+4258,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+4297,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+4298,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C1", false,-1, 31,0);
        tracep->declBus(c+4259,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] Pa", false,-1, 31,0);
        tracep->declBus(c+4299,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C0", false,-1, 31,0);
        tracep->declBus(c+4300,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C1", false,-1, 31,0);
        tracep->declBus(c+4260,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] Pa", false,-1, 31,0);
        tracep->declBus(c+4301,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C0", false,-1, 31,0);
        tracep->declBus(c+4302,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C1", false,-1, 31,0);
        tracep->declBus(c+4261,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] Pa", false,-1, 31,0);
        tracep->declBus(c+4303,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C0", false,-1, 31,0);
        tracep->declBus(c+4304,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C1", false,-1, 31,0);
        tracep->declBus(c+4262,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] Pa", false,-1, 31,0);
        tracep->declBus(c+4305,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C0", false,-1, 31,0);
        tracep->declBus(c+4306,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C1", false,-1, 31,0);
        tracep->declBus(c+4263,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] Pa", false,-1, 31,0);
        tracep->declBus(c+4307,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C0", false,-1, 31,0);
        tracep->declBus(c+4308,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C1", false,-1, 31,0);
        tracep->declBus(c+4264,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] Pa", false,-1, 31,0);
        tracep->declBus(c+4309,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C0", false,-1, 31,0);
        tracep->declBus(c+4310,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C1", false,-1, 31,0);
        tracep->declBus(c+4265,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] Pa", false,-1, 31,0);
        tracep->declBus(c+4311,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C0", false,-1, 31,0);
        tracep->declBus(c+4312,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C1", false,-1, 31,0);
        tracep->declBus(c+4266,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] Pa", false,-1, 31,0);
        tracep->declBus(c+4313,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C0", false,-1, 31,0);
        tracep->declBus(c+4314,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C1", false,-1, 31,0);
        tracep->declBus(c+4267,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] Pa", false,-1, 31,0);
        tracep->declBus(c+4315,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C0", false,-1, 31,0);
        tracep->declBus(c+4316,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C1", false,-1, 31,0);
        tracep->declBus(c+4268,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] Pa", false,-1, 31,0);
        tracep->declBus(c+4317,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C0", false,-1, 31,0);
        tracep->declBus(c+4318,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C1", false,-1, 31,0);
        tracep->declBus(c+4269,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] Pa", false,-1, 31,0);
        tracep->declBus(c+4319,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C0", false,-1, 31,0);
        tracep->declBus(c+4320,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C1", false,-1, 31,0);
        tracep->declBus(c+4270,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] Pa", false,-1, 31,0);
        tracep->declBus(c+4321,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C0", false,-1, 31,0);
        tracep->declBus(c+4322,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C1", false,-1, 31,0);
        tracep->declBus(c+4271,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] Pa", false,-1, 31,0);
        tracep->declBus(c+4323,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C0", false,-1, 31,0);
        tracep->declBus(c+4324,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C1", false,-1, 31,0);
        tracep->declBus(c+4272,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] Pa", false,-1, 31,0);
        tracep->declBus(c+4325,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C0", false,-1, 31,0);
        tracep->declBus(c+4326,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C1", false,-1, 31,0);
        tracep->declBus(c+4273,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] Pa", false,-1, 31,0);
        tracep->declBus(c+4327,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C0", false,-1, 31,0);
        tracep->declBus(c+4328,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C1", false,-1, 31,0);
        tracep->declBus(c+4274,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] Pa", false,-1, 31,0);
        tracep->declBus(c+4329,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C0", false,-1, 31,0);
        tracep->declBus(c+4330,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C1", false,-1, 31,0);
        tracep->declBus(c+4275,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] Pa", false,-1, 31,0);
        tracep->declBus(c+4331,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C0", false,-1, 31,0);
        tracep->declBus(c+4332,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C1", false,-1, 31,0);
        tracep->declBus(c+4276,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] Pa", false,-1, 31,0);
        tracep->declBus(c+4333,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C0", false,-1, 31,0);
        tracep->declBus(c+4334,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C1", false,-1, 31,0);
        tracep->declBus(c+4277,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] Pa", false,-1, 31,0);
        tracep->declBus(c+4335,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C0", false,-1, 31,0);
        tracep->declBus(c+4336,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C1", false,-1, 31,0);
        tracep->declBus(c+4278,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] Pa", false,-1, 31,0);
        tracep->declBus(c+4337,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C0", false,-1, 31,0);
        tracep->declBus(c+4338,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C1", false,-1, 31,0);
        tracep->declBus(c+4279,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] Pa", false,-1, 31,0);
        tracep->declBus(c+4339,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C0", false,-1, 31,0);
        tracep->declBus(c+4340,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C1", false,-1, 31,0);
        tracep->declBus(c+4280,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] Pa", false,-1, 31,0);
        tracep->declBus(c+4341,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C0", false,-1, 31,0);
        tracep->declBus(c+4342,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C1", false,-1, 31,0);
        tracep->declBus(c+4281,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] Pa", false,-1, 31,0);
        tracep->declBus(c+4343,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C0", false,-1, 31,0);
        tracep->declBus(c+4344,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C1", false,-1, 31,0);
        tracep->declBus(c+4282,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] Pa", false,-1, 31,0);
        tracep->declBus(c+4345,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C0", false,-1, 31,0);
        tracep->declBus(c+4346,"soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C1", false,-1, 31,0);
        tracep->declBit(c+3838,"soc_top u_tempsense EnableDataIntgGen", false,-1);
        tracep->declBus(c+4206,"soc_top u_tempsense RegAw", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top u_tempsense RegDw", false,-1, 31,0);
        tracep->declBus(c+4205,"soc_top u_tempsense RegBw", false,-1, 31,0);
        tracep->declBus(c+4227,"soc_top u_tempsense DataIntgWidth", false,-1, 31,0);
        tracep->declBus(c+4277,"soc_top u_tempsense DataMaxWidth", false,-1, 31,0);
        tracep->declBit(c+3438,"soc_top u_tempsense clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_tempsense rst_ni", false,-1);
        tracep->declBit(c+1824,"soc_top u_tempsense tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1825,"soc_top u_tempsense tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1826,"soc_top u_tempsense tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1827,"soc_top u_tempsense tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1828,"soc_top u_tempsense tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1829,"soc_top u_tempsense tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1830,"soc_top u_tempsense tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1831,"soc_top u_tempsense tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1832,"soc_top u_tempsense tl_i\014 d_ready", false,-1);
        tracep->declBit(c+1246,"soc_top u_tempsense tl_o\014 d_valid", false,-1);
        tracep->declBus(c+1247,"soc_top u_tempsense tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1248,"soc_top u_tempsense tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1249,"soc_top u_tempsense tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1250,"soc_top u_tempsense tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1251,"soc_top u_tempsense tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1252,"soc_top u_tempsense tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1253,"soc_top u_tempsense tl_o\014 d_error", false,-1);
        tracep->declBit(c+1254,"soc_top u_tempsense tl_o\014 a_ready", false,-1);
        tracep->declBit(c+3442,"soc_top u_tempsense re_o", false,-1);
        tracep->declBit(c+3443,"soc_top u_tempsense we_o", false,-1);
        tracep->declBus(c+2143,"soc_top u_tempsense addr_o", false,-1, 7,0);
        tracep->declBus(c+2144,"soc_top u_tempsense wdata_o", false,-1, 31,0);
        tracep->declBus(c+2145,"soc_top u_tempsense be_o", false,-1, 3,0);
        tracep->declBus(c+4347,"soc_top u_tempsense rdata_i", false,-1, 31,0);
        tracep->declBit(c+3835,"soc_top u_tempsense error_i", false,-1);
        tracep->declBit(c+3836,"soc_top u_tempsense CLK_REF", false,-1);
        tracep->declBit(c+3837,"soc_top u_tempsense CLK_LC", false,-1);
        tracep->declBus(c+4206,"soc_top u_tempsense IW", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top u_tempsense SZW", false,-1, 31,0);
        tracep->declBit(c+927,"soc_top u_tempsense outstanding", false,-1);
        tracep->declBit(c+2283,"soc_top u_tempsense a_ack", false,-1);
        tracep->declBit(c+3716,"soc_top u_tempsense d_ack", false,-1);
        tracep->declBus(c+3717,"soc_top u_tempsense rdata", false,-1, 31,0);
        tracep->declBit(c+3718,"soc_top u_tempsense error", false,-1);
        tracep->declBit(c+3719,"soc_top u_tempsense err_internal", false,-1);
        tracep->declBit(c+3720,"soc_top u_tempsense addr_align_err", false,-1);
        tracep->declBit(c+4348,"soc_top u_tempsense malformed_meta_err", false,-1);
        tracep->declBit(c+2154,"soc_top u_tempsense tl_err", false,-1);
        tracep->declBus(c+3721,"soc_top u_tempsense reqid", false,-1, 7,0);
        tracep->declBus(c+436,"soc_top u_tempsense reqsz", false,-1, 1,0);
        tracep->declBit(c+437,"soc_top u_tempsense rspop", false,-1);
        tracep->declBit(c+3722,"soc_top u_tempsense rd_req", false,-1);
        tracep->declBit(c+2284,"soc_top u_tempsense wr_req", false,-1);
        tracep->declBit(c+3248,"soc_top u_tempsense CLK_SEL", false,-1);
        tracep->declBit(c+973,"soc_top u_tempsense RESET_REGn", false,-1);
        tracep->declBus(c+438,"soc_top u_tempsense SEL_CONV_TIME_REG", false,-1, 3,0);
        tracep->declBit(c+439,"soc_top u_tempsense en_REG", false,-1);
        tracep->declBus(c+1235,"soc_top u_tempsense DOUT_REG", false,-1, 23,0);
        tracep->declBit(c+1236,"soc_top u_tempsense DONE_REG", false,-1);
        tracep->declBus(c+4349,"soc_top u_tempsense data_intg", false,-1, 6,0);
        tracep->declBit(c+4350,"soc_top u_tempsense DOUT", false,-1);
        tracep->declBit(c+4351,"soc_top u_tempsense DONE", false,-1);
        tracep->declBit(c+3836,"soc_top u_tempsense u_tempsenseInst CLK_REF", false,-1);
        tracep->declBit(c+973,"soc_top u_tempsense u_tempsenseInst RESET_COUNTERn", false,-1);
        tracep->declBus(c+438,"soc_top u_tempsense u_tempsenseInst SEL_CONV_TIME", false,-1, 3,0);
        tracep->declBit(c+439,"soc_top u_tempsense u_tempsenseInst en", false,-1);
        tracep->declBus(c+4352,"soc_top u_tempsense u_tempsenseInst DOUT", false,-1, 23,0);
        tracep->declBit(c+4351,"soc_top u_tempsense u_tempsenseInst DONE", false,-1);
        tracep->declBit(c+4353,"soc_top u_tempsense u_tempsenseInst out", false,-1);
        tracep->declBit(c+4354,"soc_top u_tempsense u_tempsenseInst outb", false,-1);
        tracep->declBit(c+3837,"soc_top u_tempsense u_tempsenseInst lc_out", false,-1);
        tracep->declBit(c+3438,"soc_top u_tempsense u_err clk_i", false,-1);
        tracep->declBit(c+3439,"soc_top u_tempsense u_err rst_ni", false,-1);
        tracep->declBit(c+1824,"soc_top u_tempsense u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1825,"soc_top u_tempsense u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1826,"soc_top u_tempsense u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1827,"soc_top u_tempsense u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1828,"soc_top u_tempsense u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1829,"soc_top u_tempsense u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1830,"soc_top u_tempsense u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1831,"soc_top u_tempsense u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1832,"soc_top u_tempsense u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+2154,"soc_top u_tempsense u_err err_o", false,-1);
        tracep->declBus(c+4206,"soc_top u_tempsense u_err IW", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top u_tempsense u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4204,"soc_top u_tempsense u_err DW", false,-1, 31,0);
        tracep->declBus(c+4205,"soc_top u_tempsense u_err MW", false,-1, 31,0);
        tracep->declBus(c+4134,"soc_top u_tempsense u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+2146,"soc_top u_tempsense u_err opcode_allowed", false,-1);
        tracep->declBit(c+2155,"soc_top u_tempsense u_err a_config_allowed", false,-1);
        tracep->declBit(c+2147,"soc_top u_tempsense u_err op_full", false,-1);
        tracep->declBit(c+2148,"soc_top u_tempsense u_err op_partial", false,-1);
        tracep->declBit(c+2149,"soc_top u_tempsense u_err op_get", false,-1);
        tracep->declBit(c+2264,"soc_top u_tempsense u_err addr_sz_chk", false,-1);
        tracep->declBit(c+2265,"soc_top u_tempsense u_err mask_chk", false,-1);
        tracep->declBit(c+2266,"soc_top u_tempsense u_err fulldata_chk", false,-1);
        tracep->declBus(c+2150,"soc_top u_tempsense u_err mask", false,-1, 3,0);
        tracep->declBus(c+4202,"ibex_pkg ADDR_W", false,-1, 31,0);
        tracep->declBus(c+4202,"ibex_pkg BUS_SIZE", false,-1, 31,0);
        tracep->declBus(c+4195,"ibex_pkg BUS_BYTES", false,-1, 31,0);
        tracep->declBus(c+4132,"ibex_pkg BUS_W", false,-1, 31,0);
        tracep->declBus(c+4355,"ibex_pkg IC_SIZE_BYTES", false,-1, 31,0);
        tracep->declBus(c+4132,"ibex_pkg IC_NUM_WAYS", false,-1, 31,0);
        tracep->declBus(c+4356,"ibex_pkg IC_LINE_SIZE", false,-1, 31,0);
        tracep->declBus(c+4357,"ibex_pkg IC_LINE_BYTES", false,-1, 31,0);
        tracep->declBus(c+4226,"ibex_pkg IC_LINE_W", false,-1, 31,0);
        tracep->declBus(c+4358,"ibex_pkg IC_NUM_LINES", false,-1, 31,0);
        tracep->declBus(c+4132,"ibex_pkg IC_LINE_BEATS", false,-1, 31,0);
        tracep->declBus(c+3845,"ibex_pkg IC_LINE_BEATS_W", false,-1, 31,0);
        tracep->declBus(c+4357,"ibex_pkg IC_INDEX_W", false,-1, 31,0);
        tracep->declBus(c+4190,"ibex_pkg IC_INDEX_HI", false,-1, 31,0);
        tracep->declBus(c+4359,"ibex_pkg IC_TAG_SIZE", false,-1, 31,0);
        tracep->declBus(c+4132,"ibex_pkg IC_OUTPUT_BEATS", false,-1, 31,0);
        tracep->declBus(c+4210,"ibex_pkg PMP_MAX_REGIONS", false,-1, 31,0);
        tracep->declBus(c+4357,"ibex_pkg PMP_CFG_W", false,-1, 31,0);
        tracep->declBus(c+3839,"ibex_pkg PMP_I", false,-1, 31,0);
        tracep->declBus(c+3845,"ibex_pkg PMP_D", false,-1, 31,0);
        tracep->declBus(c+4115,"ibex_pkg CSR_OFF_PMP_CFG", false,-1, 11,0);
        tracep->declBus(c+4099,"ibex_pkg CSR_OFF_PMP_ADDR", false,-1, 11,0);
        tracep->declBus(c+4226,"ibex_pkg CSR_MSTATUS_MIE_BIT", false,-1, 31,0);
        tracep->declBus(c+4360,"ibex_pkg CSR_MSTATUS_MPIE_BIT", false,-1, 31,0);
        tracep->declBus(c+4361,"ibex_pkg CSR_MSTATUS_MPP_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+4362,"ibex_pkg CSR_MSTATUS_MPP_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+4363,"ibex_pkg CSR_MSTATUS_MPRV_BIT", false,-1, 31,0);
        tracep->declBus(c+4364,"ibex_pkg CSR_MSTATUS_TW_BIT", false,-1, 31,0);
        tracep->declBus(c+3886,"ibex_pkg CSR_MISA_MXL", false,-1, 1,0);
        tracep->declBus(c+4226,"ibex_pkg CSR_MSIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4360,"ibex_pkg CSR_MTIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4361,"ibex_pkg CSR_MEIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4210,"ibex_pkg CSR_MFIX_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+4365,"ibex_pkg CSR_MFIX_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+3839,"ibex_pkg CSR_MSECCFG_MML_BIT", false,-1, 31,0);
        tracep->declBus(c+3845,"ibex_pkg CSR_MSECCFG_MMWP_BIT", false,-1, 31,0);
        tracep->declBus(c+4132,"ibex_pkg CSR_MSECCFG_RLB_BIT", false,-1, 31,0);
        tracep->declBus(c+3849,"xbar_pkg ADDR_SPACE_ICCM", false,-1, 31,0);
        tracep->declBus(c+4366,"xbar_pkg ADDR_SPACE_DCCM", false,-1, 31,0);
        tracep->declBus(c+4367,"xbar_pkg ADDR_SPACE_GPIO", false,-1, 31,0);
        tracep->declBus(c+4368,"xbar_pkg ADDR_SPACE_LDO1", false,-1, 31,0);
        tracep->declBus(c+4369,"xbar_pkg ADDR_SPACE_LDO2", false,-1, 31,0);
        tracep->declBus(c+4370,"xbar_pkg ADDR_SPACE_DCDC", false,-1, 31,0);
        tracep->declBus(c+4371,"xbar_pkg ADDR_SPACE_PLL1", false,-1, 31,0);
        tracep->declBus(c+4372,"xbar_pkg ADDR_SPACE_TSEN1", false,-1, 31,0);
        tracep->declBus(c+4373,"xbar_pkg ADDR_SPACE_TSEN2", false,-1, 31,0);
        tracep->declBus(c+4374,"xbar_pkg ADDR_SPACE_DAP", false,-1, 31,0);
        tracep->declBus(c+4375,"xbar_pkg ADDR_SPACE_PLIC", false,-1, 31,0);
        tracep->declBus(c+4376,"xbar_pkg ADDR_MASK_ICCM", false,-1, 31,0);
        tracep->declBus(c+4376,"xbar_pkg ADDR_MASK_DCCM", false,-1, 31,0);
        tracep->declBus(c+4376,"xbar_pkg ADDR_MASK_GPIO", false,-1, 31,0);
        tracep->declBus(c+4376,"xbar_pkg ADDR_MASK_LDO1", false,-1, 31,0);
        tracep->declBus(c+4376,"xbar_pkg ADDR_MASK_LDO2", false,-1, 31,0);
        tracep->declBus(c+4376,"xbar_pkg ADDR_MASK_DCDC", false,-1, 31,0);
        tracep->declBus(c+4376,"xbar_pkg ADDR_MASK_PLL1", false,-1, 31,0);
        tracep->declBus(c+4376,"xbar_pkg ADDR_MASK_TSEN1", false,-1, 31,0);
        tracep->declBus(c+4376,"xbar_pkg ADDR_MASK_TSEN2", false,-1, 31,0);
        tracep->declBus(c+4376,"xbar_pkg ADDR_MASK_DAP", false,-1, 31,0);
        tracep->declBus(c+4376,"xbar_pkg ADDR_MASK_PLIC", false,-1, 31,0);
        tracep->declBus(c+4134,"xbar_pkg N_HOST", false,-1, 31,0);
        tracep->declBus(c+4236,"xbar_pkg N_DEVICE", false,-1, 31,0);
        tracep->declBus(c+4204,"rv_plic_reg_pkg NumSrc", false,-1, 31,0);
        tracep->declBus(c+4135,"rv_plic_reg_pkg NumTarget", false,-1, 31,0);
        tracep->declBus(c+4228,"rv_plic_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+4377,"rv_plic_reg_pkg RV_PLIC_IP_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4378,"rv_plic_reg_pkg RV_PLIC_LE_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4379,"rv_plic_reg_pkg RV_PLIC_PRIO0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4380,"rv_plic_reg_pkg RV_PLIC_PRIO1_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4381,"rv_plic_reg_pkg RV_PLIC_PRIO2_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4382,"rv_plic_reg_pkg RV_PLIC_PRIO3_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4383,"rv_plic_reg_pkg RV_PLIC_PRIO4_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4384,"rv_plic_reg_pkg RV_PLIC_PRIO5_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4385,"rv_plic_reg_pkg RV_PLIC_PRIO6_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4386,"rv_plic_reg_pkg RV_PLIC_PRIO7_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4387,"rv_plic_reg_pkg RV_PLIC_PRIO8_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4388,"rv_plic_reg_pkg RV_PLIC_PRIO9_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4389,"rv_plic_reg_pkg RV_PLIC_PRIO10_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4390,"rv_plic_reg_pkg RV_PLIC_PRIO11_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4391,"rv_plic_reg_pkg RV_PLIC_PRIO12_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4392,"rv_plic_reg_pkg RV_PLIC_PRIO13_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4393,"rv_plic_reg_pkg RV_PLIC_PRIO14_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4394,"rv_plic_reg_pkg RV_PLIC_PRIO15_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4395,"rv_plic_reg_pkg RV_PLIC_PRIO16_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4396,"rv_plic_reg_pkg RV_PLIC_PRIO17_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4397,"rv_plic_reg_pkg RV_PLIC_PRIO18_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4398,"rv_plic_reg_pkg RV_PLIC_PRIO19_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4399,"rv_plic_reg_pkg RV_PLIC_PRIO20_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4400,"rv_plic_reg_pkg RV_PLIC_PRIO21_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4401,"rv_plic_reg_pkg RV_PLIC_PRIO22_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4402,"rv_plic_reg_pkg RV_PLIC_PRIO23_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4403,"rv_plic_reg_pkg RV_PLIC_PRIO24_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4404,"rv_plic_reg_pkg RV_PLIC_PRIO25_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4405,"rv_plic_reg_pkg RV_PLIC_PRIO26_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4406,"rv_plic_reg_pkg RV_PLIC_PRIO27_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4407,"rv_plic_reg_pkg RV_PLIC_PRIO28_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4408,"rv_plic_reg_pkg RV_PLIC_PRIO29_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4409,"rv_plic_reg_pkg RV_PLIC_PRIO30_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4410,"rv_plic_reg_pkg RV_PLIC_PRIO31_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4411,"rv_plic_reg_pkg RV_PLIC_IE0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4412,"rv_plic_reg_pkg RV_PLIC_THRESHOLD0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4413,"rv_plic_reg_pkg RV_PLIC_CC0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+4414,"rv_plic_reg_pkg RV_PLIC_MSIP0_OFFSET", false,-1, 8,0);
        {int i; for (i=0; i<38; i++) {
                tracep->declBus(c+77+i*1,"rv_plic_reg_pkg RV_PLIC_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+3912,"gpio_reg_pkg GPIO_INTR_STATE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3913,"gpio_reg_pkg GPIO_INTR_ENABLE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3964,"gpio_reg_pkg GPIO_INTR_TEST_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3961,"gpio_reg_pkg GPIO_DATA_IN_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3936,"gpio_reg_pkg GPIO_DIRECT_OUT_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3939,"gpio_reg_pkg GPIO_MASKED_OUT_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3944,"gpio_reg_pkg GPIO_MASKED_OUT_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3941,"gpio_reg_pkg GPIO_DIRECT_OE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3957,"gpio_reg_pkg GPIO_MASKED_OE_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3950,"gpio_reg_pkg GPIO_MASKED_OE_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3922,"gpio_reg_pkg GPIO_INTR_CTRL_EN_RISING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3953,"gpio_reg_pkg GPIO_INTR_CTRL_EN_FALLING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3915,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLHIGH_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3919,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLLOW_OFFSET", false,-1, 5,0);
        tracep->declBus(c+3925,"gpio_reg_pkg GPIO_CTRL_EN_INPUT_FILTER_OFFSET", false,-1, 5,0);
        {int i; for (i=0; i<15; i++) {
                tracep->declBus(c+115+i*1,"gpio_reg_pkg GPIO_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+4415,"tlul_pkg ArbiterImpl", false,-1, 23,0);
        tracep->declBus(c+4204,"tlul_pkg TL_AW", false,-1, 31,0);
        tracep->declBus(c+4204,"tlul_pkg TL_DW", false,-1, 31,0);
        tracep->declBus(c+4206,"tlul_pkg TL_AIW", false,-1, 31,0);
        tracep->declBus(c+4135,"tlul_pkg TL_DIW", false,-1, 31,0);
        tracep->declBus(c+4205,"tlul_pkg TL_DBW", false,-1, 31,0);
        tracep->declBus(c+4134,"tlul_pkg TL_SZW", false,-1, 31,0);
        tracep->declBit(c+3833,"tlul_pkg TL_H2D_DEFAULT\014 a_valid", false,-1);
        tracep->declBus(c+4416,"tlul_pkg TL_H2D_DEFAULT\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4417,"tlul_pkg TL_H2D_DEFAULT\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4418,"tlul_pkg TL_H2D_DEFAULT\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4419,"tlul_pkg TL_H2D_DEFAULT\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4420,"tlul_pkg TL_H2D_DEFAULT\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4421,"tlul_pkg TL_H2D_DEFAULT\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4422,"tlul_pkg TL_H2D_DEFAULT\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4423,"tlul_pkg TL_H2D_DEFAULT\014 d_ready", false,-1);
        tracep->declBit(c+4424,"tlul_pkg TL_D2H_DEFAULT\014 d_valid", false,-1);
        tracep->declBus(c+4425,"tlul_pkg TL_D2H_DEFAULT\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4426,"tlul_pkg TL_D2H_DEFAULT\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4427,"tlul_pkg TL_D2H_DEFAULT\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4428,"tlul_pkg TL_D2H_DEFAULT\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4429,"tlul_pkg TL_D2H_DEFAULT\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4430,"tlul_pkg TL_D2H_DEFAULT\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4431,"tlul_pkg TL_D2H_DEFAULT\014 d_error", false,-1);
        tracep->declBit(c+4432,"tlul_pkg TL_D2H_DEFAULT\014 a_ready", false,-1);
    }
}

void Vsoc_top::traceRegister(VerilatedVcd* tracep) {
    // Body
    {
        tracep->addFullCb(&traceFullTop0, __VlSymsp);
        tracep->addChgCb(&traceChgTop0, __VlSymsp);
        tracep->addCleanupCb(&traceCleanup, __VlSymsp);
    }
}

void Vsoc_top::traceFullTop0(void* userp, VerilatedVcd* tracep) {
    Vsoc_top__Syms* __restrict vlSymsp = static_cast<Vsoc_top__Syms*>(userp);
    Vsoc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceFullSub0(userp, tracep);
        vlTOPp->traceFullSub1(userp, tracep);
    }
}

void Vsoc_top::traceFullSub0(void* userp, VerilatedVcd* tracep) {
    Vsoc_top__Syms* __restrict vlSymsp = static_cast<Vsoc_top__Syms*>(userp);
    Vsoc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Variables
    // Begin mtask footprint all: 
    WData/*95:0*/ __Vtemp1231[3];
    WData/*95:0*/ __Vtemp1247[3];
    WData/*95:0*/ __Vtemp1263[3];
    WData/*95:0*/ __Vtemp1279[3];
    WData/*95:0*/ __Vtemp1295[3];
    WData/*95:0*/ __Vtemp1311[3];
    WData/*95:0*/ __Vtemp1327[3];
    WData/*95:0*/ __Vtemp1343[3];
    WData/*95:0*/ __Vtemp1359[3];
    WData/*95:0*/ __Vtemp1375[3];
    WData/*127:0*/ __Vtemp1886[4];
    // Body
    {
        tracep->fullWData(oldp+1,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_pmp_addr),136);
        tracep->fullIData(oldp+6,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_pmp_cfg),24);
        tracep->fullCData(oldp+7,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pmp_req_err),2);
        tracep->fullBit(oldp+8,((1U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pmp_req_err))));
        tracep->fullBit(oldp+9,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_alu));
        tracep->fullIData(oldp+10,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__bfp_mask_rev),32);
        tracep->fullBit(oldp+11,((1U & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pmp_req_err) 
                                        >> 1U))));
        tracep->fullIData(oldp+12,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[0]),32);
        tracep->fullIData(oldp+13,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[1]),32);
        tracep->fullIData(oldp+14,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[2]),32);
        tracep->fullIData(oldp+15,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[3]),32);
        tracep->fullIData(oldp+16,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[4]),32);
        tracep->fullIData(oldp+17,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[5]),32);
        tracep->fullIData(oldp+18,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[6]),32);
        tracep->fullIData(oldp+19,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[7]),32);
        tracep->fullIData(oldp+20,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[8]),32);
        tracep->fullIData(oldp+21,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[9]),32);
        tracep->fullIData(oldp+22,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[10]),32);
        tracep->fullIData(oldp+23,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[11]),32);
        tracep->fullIData(oldp+24,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[12]),32);
        tracep->fullIData(oldp+25,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[13]),32);
        tracep->fullIData(oldp+26,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[14]),32);
        tracep->fullIData(oldp+27,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[15]),32);
        tracep->fullCData(oldp+28,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[0]),8);
        tracep->fullCData(oldp+29,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[1]),8);
        tracep->fullCData(oldp+30,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[2]),8);
        tracep->fullCData(oldp+31,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[3]),8);
        tracep->fullCData(oldp+32,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[4]),8);
        tracep->fullCData(oldp+33,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[5]),8);
        tracep->fullCData(oldp+34,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[6]),8);
        tracep->fullCData(oldp+35,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[7]),8);
        tracep->fullCData(oldp+36,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[8]),8);
        tracep->fullCData(oldp+37,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[9]),8);
        tracep->fullCData(oldp+38,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[10]),8);
        tracep->fullCData(oldp+39,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[11]),8);
        tracep->fullCData(oldp+40,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[12]),8);
        tracep->fullCData(oldp+41,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[13]),8);
        tracep->fullCData(oldp+42,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[14]),8);
        tracep->fullCData(oldp+43,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[15]),8);
        tracep->fullIData(oldp+44,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[0]),32);
        tracep->fullIData(oldp+45,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[1]),32);
        tracep->fullIData(oldp+46,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[2]),32);
        tracep->fullIData(oldp+47,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[3]),32);
        tracep->fullIData(oldp+48,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[4]),32);
        tracep->fullIData(oldp+49,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[5]),32);
        tracep->fullIData(oldp+50,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[6]),32);
        tracep->fullIData(oldp+51,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[7]),32);
        tracep->fullIData(oldp+52,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[8]),32);
        tracep->fullIData(oldp+53,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[9]),32);
        tracep->fullIData(oldp+54,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[10]),32);
        tracep->fullIData(oldp+55,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[11]),32);
        tracep->fullIData(oldp+56,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[12]),32);
        tracep->fullIData(oldp+57,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[13]),32);
        tracep->fullIData(oldp+58,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[14]),32);
        tracep->fullIData(oldp+59,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[15]),32);
        tracep->fullIData(oldp+60,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[16]),32);
        tracep->fullIData(oldp+61,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[17]),32);
        tracep->fullIData(oldp+62,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[18]),32);
        tracep->fullIData(oldp+63,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[19]),32);
        tracep->fullIData(oldp+64,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[20]),32);
        tracep->fullIData(oldp+65,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[21]),32);
        tracep->fullIData(oldp+66,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[22]),32);
        tracep->fullIData(oldp+67,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[23]),32);
        tracep->fullIData(oldp+68,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[24]),32);
        tracep->fullIData(oldp+69,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[25]),32);
        tracep->fullIData(oldp+70,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[26]),32);
        tracep->fullIData(oldp+71,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[27]),32);
        tracep->fullIData(oldp+72,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[28]),32);
        tracep->fullIData(oldp+73,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[29]),32);
        tracep->fullIData(oldp+74,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[30]),32);
        tracep->fullIData(oldp+75,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[31]),32);
        tracep->fullCData(oldp+76,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__cpuctrl_d),6);
        tracep->fullCData(oldp+77,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[0]),4);
        tracep->fullCData(oldp+78,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[1]),4);
        tracep->fullCData(oldp+79,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[2]),4);
        tracep->fullCData(oldp+80,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[3]),4);
        tracep->fullCData(oldp+81,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[4]),4);
        tracep->fullCData(oldp+82,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[5]),4);
        tracep->fullCData(oldp+83,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[6]),4);
        tracep->fullCData(oldp+84,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[7]),4);
        tracep->fullCData(oldp+85,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[8]),4);
        tracep->fullCData(oldp+86,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[9]),4);
        tracep->fullCData(oldp+87,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[10]),4);
        tracep->fullCData(oldp+88,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[11]),4);
        tracep->fullCData(oldp+89,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[12]),4);
        tracep->fullCData(oldp+90,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[13]),4);
        tracep->fullCData(oldp+91,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[14]),4);
        tracep->fullCData(oldp+92,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[15]),4);
        tracep->fullCData(oldp+93,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[16]),4);
        tracep->fullCData(oldp+94,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[17]),4);
        tracep->fullCData(oldp+95,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[18]),4);
        tracep->fullCData(oldp+96,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[19]),4);
        tracep->fullCData(oldp+97,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[20]),4);
        tracep->fullCData(oldp+98,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[21]),4);
        tracep->fullCData(oldp+99,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[22]),4);
        tracep->fullCData(oldp+100,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[23]),4);
        tracep->fullCData(oldp+101,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[24]),4);
        tracep->fullCData(oldp+102,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[25]),4);
        tracep->fullCData(oldp+103,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[26]),4);
        tracep->fullCData(oldp+104,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[27]),4);
        tracep->fullCData(oldp+105,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[28]),4);
        tracep->fullCData(oldp+106,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[29]),4);
        tracep->fullCData(oldp+107,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[30]),4);
        tracep->fullCData(oldp+108,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[31]),4);
        tracep->fullCData(oldp+109,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[32]),4);
        tracep->fullCData(oldp+110,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[33]),4);
        tracep->fullCData(oldp+111,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[34]),4);
        tracep->fullCData(oldp+112,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[35]),4);
        tracep->fullCData(oldp+113,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[36]),4);
        tracep->fullCData(oldp+114,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[37]),4);
        tracep->fullCData(oldp+115,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[0]),4);
        tracep->fullCData(oldp+116,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[1]),4);
        tracep->fullCData(oldp+117,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[2]),4);
        tracep->fullCData(oldp+118,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[3]),4);
        tracep->fullCData(oldp+119,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[4]),4);
        tracep->fullCData(oldp+120,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[5]),4);
        tracep->fullCData(oldp+121,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[6]),4);
        tracep->fullCData(oldp+122,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[7]),4);
        tracep->fullCData(oldp+123,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[8]),4);
        tracep->fullCData(oldp+124,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[9]),4);
        tracep->fullCData(oldp+125,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[10]),4);
        tracep->fullCData(oldp+126,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[11]),4);
        tracep->fullCData(oldp+127,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[12]),4);
        tracep->fullCData(oldp+128,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[13]),4);
        tracep->fullCData(oldp+129,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[14]),4);
        tracep->fullCData(oldp+130,((0x1fU & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 0xfU))),5);
        tracep->fullCData(oldp+131,((0x1fU & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 0x14U))),5);
        tracep->fullCData(oldp+132,((0x1fU & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 7U))),5);
        tracep->fullIData(oldp+133,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id),32);
        tracep->fullBit(oldp+134,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_is_compressed_id));
        tracep->fullBit(oldp+135,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err));
        tracep->fullBit(oldp+136,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_c_insn_id));
        tracep->fullIData(oldp+137,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_id),32);
        tracep->fullIData(oldp+138,(((0xfffff000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xcU)) | 
                                     (0xfffU & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                >> 0x14U)))),32);
        tracep->fullIData(oldp+139,(((0xfffff000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xcU)) | 
                                     ((0xfe0U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                 >> 0x14U)) 
                                      | (0x1fU & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                  >> 7U))))),32);
        tracep->fullIData(oldp+140,(((0xffffe000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xdU)) | 
                                     ((0x1000U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                  >> 0x13U)) 
                                      | ((0x800U & 
                                          (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                           << 4U)) 
                                         | ((0x7e0U 
                                             & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                >> 0x14U)) 
                                            | (0x1eU 
                                               & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                  >> 7U))))))),32);
        tracep->fullIData(oldp+141,((0xfffff000U & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id)),32);
        tracep->fullIData(oldp+142,(((0xfff00000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0x14U)) | 
                                     ((0xff000U & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id) 
                                      | ((0x800U & 
                                          (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                           >> 9U)) 
                                         | (0x7feU 
                                            & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                               >> 0x14U)))))),32);
        tracep->fullIData(oldp+143,((0x1fU & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 0xfU))),32);
        tracep->fullCData(oldp+144,((0x1fU & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 0x1bU))),5);
        tracep->fullBit(oldp+145,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q));
        tracep->fullIData(oldp+146,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__addr_last_q),32);
        tracep->fullBit(oldp+147,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__id_fsm_q));
        tracep->fullCData(oldp+148,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs),4);
        tracep->fullCData(oldp+149,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q),2);
        tracep->fullCData(oldp+150,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_type_q),2);
        tracep->fullBit(oldp+151,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q));
        tracep->fullBit(oldp+152,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_we_q));
        tracep->fullBit(oldp+153,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_first_cycle));
        tracep->fullBit(oldp+154,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing_spec));
        tracep->fullBit(oldp+155,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_run));
        tracep->fullWData(oldp+156,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q),68);
        tracep->fullBit(oldp+159,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_addr_incr_req));
        tracep->fullBit(oldp+160,((0U != (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_cs))));
        tracep->fullQData(oldp+161,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_a),33);
        tracep->fullQData(oldp+163,((((QData)((IData)(
                                                      ((vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[2U] 
                                                        << 0x1eU) 
                                                       | (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[1U] 
                                                          >> 2U)))) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[0U])))),64);
        tracep->fullIData(oldp+165,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[0U]),32);
        tracep->fullCData(oldp+166,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_q),3);
        tracep->fullCData(oldp+167,((3U & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[1U])),2);
        tracep->fullBit(oldp+168,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__handle_misaligned_q));
        tracep->fullCData(oldp+169,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_cs),3);
        tracep->fullWData(oldp+170,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg),1024);
        tracep->fullWData(oldp+202,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q),992);
        tracep->fullBit(oldp+233,(vlTOPp->soc_top__DOT__u_top__DOT__data_req));
        tracep->fullBit(oldp+234,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_we));
        tracep->fullBit(oldp+235,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__icache_inval));
        tracep->fullCData(oldp+236,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator),6);
        tracep->fullBit(oldp+237,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__mult_sel_ex));
        tracep->fullBit(oldp+238,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__div_sel_ex));
        tracep->fullCData(oldp+239,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_operator),2);
        tracep->fullCData(oldp+240,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_signed_mode),2);
        tracep->fullBit(oldp+241,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_access));
        tracep->fullCData(oldp+242,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_type),2);
        tracep->fullBit(oldp+243,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_sign_ext));
        tracep->fullBit(oldp+244,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req));
        tracep->fullBit(oldp+245,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__data_req_out));
        tracep->fullBit(oldp+246,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn));
        tracep->fullBit(oldp+247,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+248,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mret_insn_dec));
        tracep->fullBit(oldp+249,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__dret_insn_dec));
        tracep->fullBit(oldp+250,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__ecall_insn_dec));
        tracep->fullBit(oldp+251,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__wfi_insn_dec));
        tracep->fullBit(oldp+252,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_in_dec));
        tracep->fullBit(oldp+253,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_in_dec));
        tracep->fullBit(oldp+254,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set_dec));
        tracep->fullIData(oldp+255,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b),32);
        tracep->fullBit(oldp+256,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_wdata_sel));
        tracep->fullBit(oldp+257,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__rf_we));
        tracep->fullBit(oldp+258,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_a_dec));
        tracep->fullBit(oldp+259,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_b_dec));
        tracep->fullCData(oldp+260,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel),2);
        tracep->fullCData(oldp+261,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel_dec),2);
        tracep->fullBit(oldp+262,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec));
        tracep->fullBit(oldp+263,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_a_mux_sel));
        tracep->fullCData(oldp+264,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b_mux_sel),3);
        tracep->fullCData(oldp+265,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b_mux_sel_dec),3);
        tracep->fullBit(oldp+266,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req_dec));
        tracep->fullBit(oldp+267,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal));
        tracep->fullCData(oldp+268,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op),2);
        tracep->fullCData(oldp+269,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode),7);
        tracep->fullCData(oldp+270,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode_alu),7);
        tracep->fullBit(oldp+271,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_sel));
        tracep->fullBit(oldp+272,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate));
        tracep->fullBit(oldp+273,((8U == (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator))));
        tracep->fullBit(oldp+274,(((3U == (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator)) 
                                   | (6U == (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullBit(oldp+275,(((4U == (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator)) 
                                   | (7U == (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullBit(oldp+276,((0U != (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_signed_mode))));
        tracep->fullCData(oldp+277,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be),4);
        tracep->fullIData(oldp+278,((0xfffffffcU & 
                                     ((IData)((vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                               >> 3U)) 
                                      << 2U))),32);
        tracep->fullIData(oldp+279,(((1U & (IData)(
                                                   (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                    >> 2U)))
                                      ? ((1U & (IData)(
                                                       (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                        >> 1U)))
                                          ? ((0xff000000U 
                                              & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc 
                                                 << 0x18U)) 
                                             | (0xffffffU 
                                                & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc 
                                                   >> 8U)))
                                          : ((0xffff0000U 
                                              & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc 
                                                 << 0x10U)) 
                                             | (0xffffU 
                                                & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc 
                                                   >> 0x10U))))
                                      : ((1U & (IData)(
                                                       (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                        >> 1U)))
                                          ? ((0xffffff00U 
                                              & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc 
                                                 << 8U)) 
                                             | (0xffU 
                                                & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc 
                                                   >> 0x18U)))
                                          : vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc))),32);
        tracep->fullIData(oldp+280,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__rf_rdata_a_ecc),32);
        tracep->fullIData(oldp+281,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc),32);
        tracep->fullIData(oldp+282,((IData)((vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                             >> 1U))),32);
        tracep->fullIData(oldp+283,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a),32);
        tracep->fullIData(oldp+284,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b),32);
        tracep->fullQData(oldp+285,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_b),33);
        tracep->fullQData(oldp+287,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext),34);
        tracep->fullBit(oldp+289,((0U == (IData)((vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                  >> 1U)))));
        tracep->fullQData(oldp+290,((0x1ffffffffULL 
                                     & (~ ((QData)((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                           << 1U)))),33);
        tracep->fullCData(oldp+292,((0x3fU & ((IData)(0x20U) 
                                              - (0x1fU 
                                                 & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)))),6);
        tracep->fullCData(oldp+293,(((0x10U & ((~ (IData)(
                                                          (0U 
                                                           != 
                                                           (0xfU 
                                                            & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                               >> 0x18U))))) 
                                               << 4U)) 
                                     | (0xfU & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                >> 0x18U)))),5);
        tracep->fullCData(oldp+294,((0x1fU & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b 
                                              >> 0x10U))),5);
        tracep->fullIData(oldp+295,((vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a 
                                     | vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+296,((vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a 
                                     & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+297,((vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a 
                                     ^ vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullBit(oldp+298,((1U & (((IData)(0x20U) 
                                          - (0x1fU 
                                             & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                         >> 5U))));
        tracep->fullCData(oldp+299,(((2U & ((IData)(
                                                    (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                     >> 0x21U)) 
                                            << 1U)) 
                                     | (1U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext)))),2);
        tracep->fullCData(oldp+300,((3U & (IData)((vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                   >> 1U)))),2);
        tracep->fullBit(oldp+301,((1U & (vlTOPp->soc_top__DOT__lsu_to_xbar[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+302,((7U & (vlTOPp->soc_top__DOT__lsu_to_xbar[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+303,((7U & (vlTOPp->soc_top__DOT__lsu_to_xbar[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+304,((3U & (vlTOPp->soc_top__DOT__lsu_to_xbar[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+305,((0xffU & (vlTOPp->soc_top__DOT__lsu_to_xbar[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+306,(((vlTOPp->soc_top__DOT__lsu_to_xbar[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->soc_top__DOT__lsu_to_xbar[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+307,((0xfU & ((vlTOPp->soc_top__DOT__lsu_to_xbar[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__lsu_to_xbar[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+308,(((vlTOPp->soc_top__DOT__lsu_to_xbar[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->soc_top__DOT__lsu_to_xbar[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+309,((1U & vlTOPp->soc_top__DOT__lsu_to_xbar[0U])));
        tracep->fullBit(oldp+310,((1U & (vlTOPp->soc_top__DOT__lsu_to_xbar[2U] 
                                         >> 0x15U))));
        tracep->fullBit(oldp+311,((1U & vlTOPp->soc_top__DOT__lsu_to_xbar[0U])));
        tracep->fullBit(oldp+312,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+313,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+314,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+315,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+316,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+317,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+318,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+319,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+320,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[0U])));
        tracep->fullBit(oldp+321,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__irq_q));
        tracep->fullIData(oldp+322,(vlTOPp->soc_top__DOT__intr_controller__DOT__ip),32);
        tracep->fullBit(oldp+323,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_0__DOT__q));
        tracep->fullBit(oldp+324,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_1__DOT__q));
        tracep->fullBit(oldp+325,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_2__DOT__q));
        tracep->fullBit(oldp+326,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_3__DOT__q));
        tracep->fullCData(oldp+327,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__irq_id_q),6);
        tracep->fullBit(oldp+328,((1U & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                         >> 1U))));
        tracep->fullBit(oldp+329,((1U & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                         >> 2U))));
        tracep->fullCData(oldp+330,((7U & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                           >> 3U))),3);
        tracep->fullBit(oldp+331,((1U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q))));
        tracep->fullBit(oldp+332,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q));
        tracep->fullBit(oldp+333,((1U & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                         >> 5U))));
        tracep->fullBit(oldp+334,((1U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))));
        tracep->fullCData(oldp+335,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_q),2);
        tracep->fullCData(oldp+336,((3U & ((2U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))
                                            ? ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                               >> 2U)
                                            : (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_q)))),2);
        tracep->fullBit(oldp+337,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q));
        tracep->fullBit(oldp+338,((1U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                         >> 2U))));
        tracep->fullBit(oldp+339,((1U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                         >> 0xfU))));
        tracep->fullBit(oldp+340,((1U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                         >> 0xcU))));
        tracep->fullBit(oldp+341,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_raw_q) 
                                   & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_jump_set_done_q)))));
        tracep->fullBit(oldp+342,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_raw_q));
        tracep->fullBit(oldp+343,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_jump_set_done_q));
        tracep->fullBit(oldp+344,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_q));
        tracep->fullBit(oldp+345,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_q));
        tracep->fullBit(oldp+346,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_q));
        tracep->fullBit(oldp+347,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q));
        tracep->fullBit(oldp+348,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_q));
        tracep->fullBit(oldp+349,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_q));
        tracep->fullIData(oldp+350,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q),24);
        tracep->fullBit(oldp+351,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__pmp_err_q));
        tracep->fullBit(oldp+352,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__lsu_err_q));
        tracep->fullCData(oldp+353,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+354,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q),18);
        tracep->fullIData(oldp+355,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+356,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q),6);
        tracep->fullBit(oldp+357,((0U != vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)));
        tracep->fullIData(oldp+358,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs),18);
        tracep->fullCData(oldp+359,(((0x4000U & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                      ? 0xeU : ((0x2000U 
                                                 & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                 ? 0xdU
                                                 : 
                                                ((0x1000U 
                                                  & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                  ? 0xcU
                                                  : 
                                                 ((0x800U 
                                                   & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                   ? 0xbU
                                                   : 
                                                  ((0x400U 
                                                    & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                    ? 0xaU
                                                    : 
                                                   ((0x200U 
                                                     & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                     ? 9U
                                                     : 
                                                    ((0x100U 
                                                      & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                      ? 8U
                                                      : 
                                                     ((0x80U 
                                                       & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                       ? 7U
                                                       : 
                                                      ((0x40U 
                                                        & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                        ? 6U
                                                        : 
                                                       ((0x20U 
                                                         & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                         ? 5U
                                                         : 
                                                        ((0x10U 
                                                          & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                          ? 4U
                                                          : 
                                                         ((8U 
                                                           & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                           ? 3U
                                                           : 
                                                          ((4U 
                                                            & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                            ? 2U
                                                            : 
                                                           ((2U 
                                                             & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                             ? 1U
                                                             : 0U))))))))))))))),4);
        tracep->fullBit(oldp+360,((1U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs 
                                         >> 0x10U))));
        tracep->fullBit(oldp+361,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_set));
        tracep->fullBit(oldp+362,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_d));
        tracep->fullBit(oldp+363,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebreak_into_debug));
        tracep->fullBit(oldp+364,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err));
        tracep->fullIData(oldp+365,(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__num_req_outstanding),17);
        tracep->fullCData(oldp+366,(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+367,(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+368,(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+369,(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+370,(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_req_pending));
        tracep->fullIData(oldp+371,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_rising__q),32);
        tracep->fullCData(oldp+372,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio10__q),3);
        tracep->fullBit(oldp+373,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_0__DOT__qe));
        tracep->fullBit(oldp+374,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_1__DOT__qe));
        tracep->fullBit(oldp+375,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_2__DOT__qe));
        tracep->fullBit(oldp+376,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_3__DOT__qe));
        tracep->fullBit(oldp+377,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_4__DOT__qe));
        tracep->fullBit(oldp+378,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_5__DOT__qe));
        tracep->fullBit(oldp+379,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_6__DOT__qe));
        tracep->fullBit(oldp+380,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_7__DOT__qe));
        tracep->fullBit(oldp+381,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_8__DOT__qe));
        tracep->fullBit(oldp+382,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_9__DOT__qe));
        tracep->fullBit(oldp+383,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_10__DOT__qe));
        tracep->fullBit(oldp+384,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_11__DOT__qe));
        tracep->fullBit(oldp+385,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_12__DOT__qe));
        tracep->fullBit(oldp+386,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_13__DOT__qe));
        tracep->fullBit(oldp+387,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_14__DOT__qe));
        tracep->fullBit(oldp+388,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_15__DOT__qe));
        tracep->fullBit(oldp+389,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_16__DOT__qe));
        tracep->fullBit(oldp+390,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_17__DOT__qe));
        tracep->fullBit(oldp+391,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_18__DOT__qe));
        tracep->fullBit(oldp+392,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_19__DOT__qe));
        tracep->fullBit(oldp+393,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_20__DOT__qe));
        tracep->fullBit(oldp+394,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_21__DOT__qe));
        tracep->fullBit(oldp+395,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_22__DOT__qe));
        tracep->fullBit(oldp+396,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_23__DOT__qe));
        tracep->fullBit(oldp+397,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_24__DOT__qe));
        tracep->fullBit(oldp+398,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_25__DOT__qe));
        tracep->fullBit(oldp+399,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_26__DOT__qe));
        tracep->fullBit(oldp+400,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_27__DOT__qe));
        tracep->fullBit(oldp+401,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_28__DOT__qe));
        tracep->fullBit(oldp+402,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_29__DOT__qe));
        tracep->fullBit(oldp+403,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_30__DOT__qe));
        tracep->fullBit(oldp+404,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_31__DOT__qe));
        tracep->fullBit(oldp+405,((1U & (IData)((vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+406,((7U & (IData)((vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+407,((7U & (IData)((vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+408,((3U & (IData)((vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+409,((0xffU & (IData)(
                                                     (vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+410,((1U & (IData)((vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+411,((IData)((vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                             >> 2U))),32);
        tracep->fullBit(oldp+412,((1U & (IData)((vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 1U)))));
        tracep->fullBit(oldp+413,((1U & (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullCData(oldp+414,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+415,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullBit(oldp+416,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_0__q));
        tracep->fullBit(oldp+417,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_7__q));
        tracep->fullBit(oldp+418,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_8__q));
        tracep->fullBit(oldp+419,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_20__q));
        tracep->fullBit(oldp+420,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_21__q));
        tracep->fullBit(oldp+421,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_22__q));
        tracep->fullBit(oldp+422,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_23__q));
        tracep->fullBit(oldp+423,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_24__q));
        tracep->fullBit(oldp+424,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_25__q));
        tracep->fullBit(oldp+425,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_31__q));
        tracep->fullCData(oldp+426,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio24__q),3);
        tracep->fullCData(oldp+427,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio25__q),3);
        tracep->fullBit(oldp+428,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_0__q));
        tracep->fullBit(oldp+429,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_1__q));
        tracep->fullBit(oldp+430,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullIData(oldp+431,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+432,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+433,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+434,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullCData(oldp+435,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullCData(oldp+436,(vlTOPp->soc_top__DOT__u_tempsense__DOT__reqsz),2);
        tracep->fullBit(oldp+437,(vlTOPp->soc_top__DOT__u_tempsense__DOT__rspop));
        tracep->fullCData(oldp+438,(vlTOPp->soc_top__DOT__u_tempsense__DOT__SEL_CONV_TIME_REG),4);
        tracep->fullBit(oldp+439,(vlTOPp->soc_top__DOT__u_tempsense__DOT__en_REG));
        tracep->fullBit(oldp+440,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err_plus2));
        tracep->fullWData(oldp+441,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q),96);
        tracep->fullIData(oldp+444,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_depc_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+445,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+446,((0xffU & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q)),8);
        tracep->fullCData(oldp+447,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q),2);
        tracep->fullCData(oldp+448,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_q),2);
        tracep->fullCData(oldp+449,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_pmp_err_q),2);
        tracep->fullIData(oldp+450,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mscratch_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+451,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtval_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+452,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dscratch0_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+453,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dscratch1_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+454,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_epc_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+455,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_cause_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+456,((0xfffffff8U | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_q))),32);
        tracep->fullCData(oldp+457,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_q),3);
        tracep->fullQData(oldp+458,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q),64);
        tracep->fullQData(oldp+460,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q),64);
        tracep->fullIData(oldp+462,((vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                     << 1U)),32);
        tracep->fullCData(oldp+463,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q),3);
        tracep->fullIData(oldp+464,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q),31);
        tracep->fullCData(oldp+465,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_pc_mux_id),2);
        tracep->fullBit(oldp+466,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_req_int));
        tracep->fullIData(oldp+467,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mepc_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+468,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_rev),2);
        tracep->fullCData(oldp+469,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mcause_csr__DOT__rdata_q),6);
        tracep->fullQData(oldp+470,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[0]),64);
        tracep->fullQData(oldp+472,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[1]),64);
        tracep->fullQData(oldp+474,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[2]),64);
        tracep->fullQData(oldp+476,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[3]),64);
        tracep->fullQData(oldp+478,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[4]),64);
        tracep->fullQData(oldp+480,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[5]),64);
        tracep->fullQData(oldp+482,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[6]),64);
        tracep->fullQData(oldp+484,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[7]),64);
        tracep->fullQData(oldp+486,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[8]),64);
        tracep->fullQData(oldp+488,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[9]),64);
        tracep->fullQData(oldp+490,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[10]),64);
        tracep->fullQData(oldp+492,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[11]),64);
        tracep->fullQData(oldp+494,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[12]),64);
        tracep->fullQData(oldp+496,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[13]),64);
        tracep->fullQData(oldp+498,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[14]),64);
        tracep->fullQData(oldp+500,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[15]),64);
        tracep->fullQData(oldp+502,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[16]),64);
        tracep->fullQData(oldp+504,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[17]),64);
        tracep->fullQData(oldp+506,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[18]),64);
        tracep->fullQData(oldp+508,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[19]),64);
        tracep->fullQData(oldp+510,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[20]),64);
        tracep->fullQData(oldp+512,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[21]),64);
        tracep->fullQData(oldp+514,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[22]),64);
        tracep->fullQData(oldp+516,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[23]),64);
        tracep->fullQData(oldp+518,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[24]),64);
        tracep->fullQData(oldp+520,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[25]),64);
        tracep->fullQData(oldp+522,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[26]),64);
        tracep->fullQData(oldp+524,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[27]),64);
        tracep->fullQData(oldp+526,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[28]),64);
        tracep->fullQData(oldp+528,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[29]),64);
        tracep->fullQData(oldp+530,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[30]),64);
        tracep->fullQData(oldp+532,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[31]),64);
        tracep->fullCData(oldp+534,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_mux_id),3);
        tracep->fullCData(oldp+535,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_op),2);
        tracep->fullBit(oldp+536,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_valid));
        tracep->fullBit(oldp+537,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_load));
        tracep->fullBit(oldp+538,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_store));
        tracep->fullBit(oldp+539,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mult_en_dec));
        tracep->fullBit(oldp+540,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__div_en_dec));
        tracep->fullBit(oldp+541,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_en_dec));
        tracep->fullBit(oldp+542,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio));
        tracep->fullBit(oldp+543,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio));
        tracep->fullBit(oldp+544,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio));
        tracep->fullBit(oldp+545,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio));
        tracep->fullBit(oldp+546,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio));
        tracep->fullBit(oldp+547,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio));
        tracep->fullBit(oldp+548,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn));
        tracep->fullBit(oldp+549,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn));
        tracep->fullBit(oldp+550,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn));
        tracep->fullBit(oldp+551,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn));
        tracep->fullBit(oldp+552,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+553,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_valid) 
                                   | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_valid))));
        tracep->fullBit(oldp+554,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_valid));
        tracep->fullBit(oldp+555,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_valid));
        tracep->fullCData(oldp+556,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_q),2);
        tracep->fullCData(oldp+557,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_d),2);
        tracep->fullBit(oldp+558,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wr));
        tracep->fullBit(oldp+559,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_branch));
        tracep->fullBit(oldp+560,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set));
        tracep->fullBit(oldp+561,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set_raw));
        tracep->fullBit(oldp+562,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__flush_id));
        tracep->fullBit(oldp+563,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_we_raw));
        tracep->fullCData(oldp+564,(vlTOPp->soc_top__DOT__periph_switch__DOT__dev_sel_s1n_10),4);
        tracep->fullCData(oldp+565,((0xfU & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),4);
        tracep->fullBit(oldp+566,(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__hold_all_requests));
        tracep->fullBit(oldp+567,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0U][2U] >> 0x15U))));
        tracep->fullCData(oldp+568,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+569,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+570,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+571,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [0U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+572,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [0U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+573,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [0U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [0U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+574,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [0U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+575,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [0U][0U])));
        tracep->fullBit(oldp+576,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [1U][2U] >> 0x15U))));
        tracep->fullCData(oldp+577,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [1U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+578,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [1U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+579,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [1U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+580,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [1U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+581,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [1U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+582,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [1U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [1U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+583,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [1U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+584,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [1U][0U])));
        tracep->fullBit(oldp+585,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [2U][2U] >> 0x15U))));
        tracep->fullCData(oldp+586,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [2U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+587,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [2U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+588,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [2U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+589,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [2U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+590,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [2U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+591,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [2U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [2U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+592,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [2U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+593,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [2U][0U])));
        tracep->fullBit(oldp+594,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [3U][2U] >> 0x15U))));
        tracep->fullCData(oldp+595,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [3U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+596,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [3U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+597,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [3U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+598,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [3U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+599,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [3U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+600,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [3U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [3U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+601,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [3U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+602,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [3U][0U])));
        tracep->fullBit(oldp+603,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [4U][2U] >> 0x15U))));
        tracep->fullCData(oldp+604,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [4U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+605,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [4U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+606,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [4U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+607,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [4U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+608,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [4U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+609,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [4U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [4U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+610,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [4U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+611,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [4U][0U])));
        tracep->fullBit(oldp+612,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [5U][2U] >> 0x15U))));
        tracep->fullCData(oldp+613,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [5U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+614,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [5U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+615,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [5U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+616,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [5U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+617,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [5U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+618,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [5U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [5U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+619,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [5U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+620,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [5U][0U])));
        tracep->fullBit(oldp+621,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [6U][2U] >> 0x15U))));
        tracep->fullCData(oldp+622,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [6U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+623,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [6U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+624,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [6U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+625,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [6U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+626,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [6U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+627,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [6U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [6U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+628,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [6U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+629,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [6U][0U])));
        tracep->fullBit(oldp+630,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [7U][2U] >> 0x15U))));
        tracep->fullCData(oldp+631,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [7U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+632,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [7U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+633,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [7U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+634,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [7U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+635,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [7U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+636,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [7U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [7U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+637,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [7U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+638,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [7U][0U])));
        tracep->fullBit(oldp+639,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [8U][2U] >> 0x15U))));
        tracep->fullCData(oldp+640,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [8U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+641,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [8U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+642,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [8U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+643,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [8U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+644,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [8U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+645,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [8U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [8U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+646,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [8U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+647,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [8U][0U])));
        tracep->fullBit(oldp+648,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [9U][2U] >> 0x15U))));
        tracep->fullCData(oldp+649,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [9U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+650,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [9U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+651,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [9U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+652,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [9U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+653,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [9U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+654,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [9U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [9U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+655,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [9U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+656,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [9U][0U])));
        tracep->fullBit(oldp+657,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0xaU][2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+658,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0xaU][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+659,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0xaU][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+660,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0xaU][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+661,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [0xaU][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+662,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [0xaU][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [0xaU][1U] 
                                        >> 5U))),32);
        tracep->fullCData(oldp+663,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [0xaU][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [0xaU][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+664,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [0xaU][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [0xaU][0U] 
                                        >> 1U))),32);
        tracep->fullBit(oldp+665,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [0xaU][0U])));
        tracep->fullWData(oldp+666,(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i),88);
        tracep->fullBit(oldp+669,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0xaU][2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+670,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0xaU][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+671,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0xaU][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+672,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0xaU][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+673,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [0xaU][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+674,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [0xaU][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [0xaU][1U] 
                                        >> 5U))),32);
        tracep->fullCData(oldp+675,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [0xaU][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [0xaU][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+676,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [0xaU][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [0xaU][0U] 
                                        >> 1U))),32);
        tracep->fullBit(oldp+677,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [0xaU][0U])));
        tracep->fullBit(oldp+678,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0U][2U] >> 0x15U))));
        tracep->fullCData(oldp+679,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+680,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+681,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+682,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [0U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+683,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [0U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+684,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [0U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [0U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+685,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [0U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+686,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [0U][0U])));
        tracep->fullBit(oldp+687,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0U][2U] >> 0x15U))));
        __Vtemp1231[0U] = (0xfffffffeU & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [0U][0U]);
        __Vtemp1231[1U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [0U][1U]) | (0xfffffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0U][1U]));
        __Vtemp1231[2U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [0U][2U]) | (0x1ffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0U][2U]));
        tracep->fullWData(oldp+688,(__Vtemp1231),85);
        tracep->fullBit(oldp+691,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [0U][0U])));
        tracep->fullBit(oldp+692,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [1U][2U] >> 0x15U))));
        tracep->fullCData(oldp+693,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [1U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+694,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [1U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+695,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [1U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+696,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [1U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+697,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [1U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+698,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [1U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [1U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+699,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [1U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+700,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [1U][0U])));
        tracep->fullBit(oldp+701,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [1U][2U] >> 0x15U))));
        __Vtemp1247[0U] = (0xfffffffeU & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [1U][0U]);
        __Vtemp1247[1U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [1U][1U]) | (0xfffffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [1U][1U]));
        __Vtemp1247[2U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [1U][2U]) | (0x1ffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [1U][2U]));
        tracep->fullWData(oldp+702,(__Vtemp1247),85);
        tracep->fullBit(oldp+705,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [1U][0U])));
        tracep->fullBit(oldp+706,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [2U][2U] >> 0x15U))));
        tracep->fullCData(oldp+707,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [2U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+708,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [2U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+709,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [2U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+710,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [2U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+711,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [2U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+712,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [2U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [2U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+713,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [2U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+714,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [2U][0U])));
        tracep->fullBit(oldp+715,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [2U][2U] >> 0x15U))));
        __Vtemp1263[0U] = (0xfffffffeU & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [2U][0U]);
        __Vtemp1263[1U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [2U][1U]) | (0xfffffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [2U][1U]));
        __Vtemp1263[2U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [2U][2U]) | (0x1ffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [2U][2U]));
        tracep->fullWData(oldp+716,(__Vtemp1263),85);
        tracep->fullBit(oldp+719,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [2U][0U])));
        tracep->fullBit(oldp+720,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [3U][2U] >> 0x15U))));
        tracep->fullCData(oldp+721,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [3U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+722,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [3U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+723,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [3U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+724,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [3U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+725,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [3U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+726,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [3U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [3U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+727,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [3U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+728,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [3U][0U])));
        tracep->fullBit(oldp+729,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [3U][2U] >> 0x15U))));
        __Vtemp1279[0U] = (0xfffffffeU & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [3U][0U]);
        __Vtemp1279[1U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [3U][1U]) | (0xfffffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [3U][1U]));
        __Vtemp1279[2U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [3U][2U]) | (0x1ffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [3U][2U]));
        tracep->fullWData(oldp+730,(__Vtemp1279),85);
        tracep->fullBit(oldp+733,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [3U][0U])));
        tracep->fullBit(oldp+734,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [4U][2U] >> 0x15U))));
        tracep->fullCData(oldp+735,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [4U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+736,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [4U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+737,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [4U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+738,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [4U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+739,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [4U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+740,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [4U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [4U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+741,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [4U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+742,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [4U][0U])));
        tracep->fullBit(oldp+743,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [4U][2U] >> 0x15U))));
        __Vtemp1295[0U] = (0xfffffffeU & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [4U][0U]);
        __Vtemp1295[1U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [4U][1U]) | (0xfffffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [4U][1U]));
        __Vtemp1295[2U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [4U][2U]) | (0x1ffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [4U][2U]));
        tracep->fullWData(oldp+744,(__Vtemp1295),85);
        tracep->fullBit(oldp+747,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [4U][0U])));
        tracep->fullBit(oldp+748,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [5U][2U] >> 0x15U))));
        tracep->fullCData(oldp+749,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [5U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+750,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [5U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+751,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [5U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+752,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [5U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+753,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [5U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+754,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [5U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [5U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+755,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [5U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+756,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [5U][0U])));
        tracep->fullBit(oldp+757,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [5U][2U] >> 0x15U))));
        __Vtemp1311[0U] = (0xfffffffeU & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [5U][0U]);
        __Vtemp1311[1U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [5U][1U]) | (0xfffffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [5U][1U]));
        __Vtemp1311[2U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [5U][2U]) | (0x1ffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [5U][2U]));
        tracep->fullWData(oldp+758,(__Vtemp1311),85);
        tracep->fullBit(oldp+761,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [5U][0U])));
        tracep->fullBit(oldp+762,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [6U][2U] >> 0x15U))));
        tracep->fullCData(oldp+763,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [6U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+764,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [6U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+765,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [6U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+766,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [6U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+767,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [6U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+768,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [6U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [6U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+769,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [6U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+770,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [6U][0U])));
        tracep->fullBit(oldp+771,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [6U][2U] >> 0x15U))));
        __Vtemp1327[0U] = (0xfffffffeU & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [6U][0U]);
        __Vtemp1327[1U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [6U][1U]) | (0xfffffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [6U][1U]));
        __Vtemp1327[2U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [6U][2U]) | (0x1ffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [6U][2U]));
        tracep->fullWData(oldp+772,(__Vtemp1327),85);
        tracep->fullBit(oldp+775,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [6U][0U])));
        tracep->fullBit(oldp+776,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [7U][2U] >> 0x15U))));
        tracep->fullCData(oldp+777,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [7U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+778,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [7U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+779,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [7U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+780,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [7U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+781,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [7U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+782,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [7U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [7U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+783,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [7U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+784,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [7U][0U])));
        tracep->fullBit(oldp+785,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [7U][2U] >> 0x15U))));
        __Vtemp1343[0U] = (0xfffffffeU & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [7U][0U]);
        __Vtemp1343[1U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [7U][1U]) | (0xfffffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [7U][1U]));
        __Vtemp1343[2U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [7U][2U]) | (0x1ffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [7U][2U]));
        tracep->fullWData(oldp+786,(__Vtemp1343),85);
        tracep->fullBit(oldp+789,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [7U][0U])));
        tracep->fullBit(oldp+790,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [8U][2U] >> 0x15U))));
        tracep->fullCData(oldp+791,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [8U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+792,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [8U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+793,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [8U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+794,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [8U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+795,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [8U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+796,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [8U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [8U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+797,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [8U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+798,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [8U][0U])));
        tracep->fullBit(oldp+799,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [8U][2U] >> 0x15U))));
        __Vtemp1359[0U] = (0xfffffffeU & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [8U][0U]);
        __Vtemp1359[1U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [8U][1U]) | (0xfffffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [8U][1U]));
        __Vtemp1359[2U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [8U][2U]) | (0x1ffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [8U][2U]));
        tracep->fullWData(oldp+800,(__Vtemp1359),85);
        tracep->fullBit(oldp+803,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [8U][0U])));
        tracep->fullBit(oldp+804,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [9U][2U] >> 0x15U))));
        tracep->fullCData(oldp+805,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [9U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+806,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [9U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+807,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [9U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+808,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [9U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+809,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [9U][2U] << 0x1bU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+810,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                              [9U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                [9U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+811,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                      [9U][1U] << 0x1fU) 
                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                        [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+812,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [9U][0U])));
        tracep->fullBit(oldp+813,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [9U][2U] >> 0x15U))));
        __Vtemp1375[0U] = (0xfffffffeU & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [9U][0U]);
        __Vtemp1375[1U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [9U][1U]) | (0xfffffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [9U][1U]));
        __Vtemp1375[2U] = ((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [9U][2U]) | (0x1ffffeU 
                                         & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [9U][2U]));
        tracep->fullWData(oldp+814,(__Vtemp1375),85);
        tracep->fullBit(oldp+817,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                   [9U][0U])));
        tracep->fullBit(oldp+818,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+819,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+820,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+821,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+822,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+823,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+824,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+825,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+826,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+827,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+828,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+829,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+830,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+831,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+832,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+833,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+834,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+835,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+836,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+837,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+838,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+839,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+840,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+841,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+842,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+843,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+844,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+845,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+846,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+847,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+848,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+849,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+850,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+851,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+852,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+853,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+854,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+855,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+856,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+857,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+858,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+859,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+860,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+861,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+862,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+863,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+864,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+865,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+866,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+867,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+868,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+869,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+870,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+871,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+872,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+873,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+874,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+875,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+876,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+877,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+878,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+879,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+880,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+881,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+882,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+883,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+884,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+885,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+886,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+887,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+888,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+889,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+890,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+891,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+892,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+893,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+894,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+895,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+896,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+897,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+898,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+899,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+900,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+901,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+902,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+903,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+904,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+905,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+906,(((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+907,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+908,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullBit(oldp+909,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_3__q));
        tracep->fullBit(oldp+910,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_4__q));
        tracep->fullBit(oldp+911,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_5__q));
        tracep->fullBit(oldp+912,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_6__q));
        tracep->fullBit(oldp+913,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_9__q));
        tracep->fullBit(oldp+914,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_10__q));
        tracep->fullBit(oldp+915,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_11__q));
        tracep->fullBit(oldp+916,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_12__q));
        tracep->fullBit(oldp+917,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_13__q));
        tracep->fullBit(oldp+918,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_14__q));
        tracep->fullBit(oldp+919,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_15__q));
        tracep->fullBit(oldp+920,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_16__q));
        tracep->fullCData(oldp+921,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio19__q),3);
        tracep->fullCData(oldp+922,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio20__q),3);
        tracep->fullCData(oldp+923,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio21__q),3);
        tracep->fullCData(oldp+924,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio22__q),3);
        tracep->fullCData(oldp+925,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio23__q),3);
        tracep->fullCData(oldp+926,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio28__q),3);
        tracep->fullBit(oldp+927,(vlTOPp->soc_top__DOT__u_tempsense__DOT__outstanding));
        tracep->fullSData(oldp+928,((0x1fffU & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage))),13);
        tracep->fullSData(oldp+929,((0x1fffU & (IData)(
                                                       (vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                        >> 0xdU)))),13);
        tracep->fullSData(oldp+930,((0x1fffU & (IData)(
                                                       (vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                        >> 0x1aU)))),13);
        tracep->fullSData(oldp+931,((0x1fffU & (IData)(
                                                       (vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                        >> 0x27U)))),13);
        tracep->fullCData(oldp+932,((0x1fU & vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage)),5);
        tracep->fullCData(oldp+933,((0x1fU & (vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                              >> 5U))),5);
        tracep->fullCData(oldp+934,((0x1fU & (vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                              >> 0xaU))),5);
        tracep->fullCData(oldp+935,((0x1fU & (vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                              >> 0xfU))),5);
        tracep->fullBit(oldp+936,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_1__q));
        tracep->fullBit(oldp+937,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_2__q));
        tracep->fullBit(oldp+938,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_17__q));
        tracep->fullBit(oldp+939,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_18__q));
        tracep->fullBit(oldp+940,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_27__q));
        tracep->fullBit(oldp+941,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_28__q));
        tracep->fullBit(oldp+942,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_29__q));
        tracep->fullBit(oldp+943,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_30__q));
        tracep->fullCData(oldp+944,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio0__q),3);
        tracep->fullCData(oldp+945,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio1__q),3);
        tracep->fullCData(oldp+946,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio2__q),3);
        tracep->fullCData(oldp+947,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio3__q),3);
        tracep->fullCData(oldp+948,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio4__q),3);
        tracep->fullCData(oldp+949,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio5__q),3);
        tracep->fullCData(oldp+950,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio6__q),3);
        tracep->fullCData(oldp+951,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio9__q),3);
        tracep->fullCData(oldp+952,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio11__q),3);
        tracep->fullCData(oldp+953,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio12__q),3);
        tracep->fullCData(oldp+954,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio13__q),3);
        tracep->fullCData(oldp+955,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio14__q),3);
        tracep->fullCData(oldp+956,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio15__q),3);
        tracep->fullCData(oldp+957,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio16__q),3);
        tracep->fullCData(oldp+958,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio17__q),3);
        tracep->fullCData(oldp+959,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio18__q),3);
        tracep->fullCData(oldp+960,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio26__q),3);
        tracep->fullCData(oldp+961,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio27__q),3);
        tracep->fullCData(oldp+962,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio29__q),3);
        tracep->fullCData(oldp+963,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio30__q),3);
        tracep->fullCData(oldp+964,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio31__q),3);
        tracep->fullBit(oldp+965,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_4__q));
        tracep->fullBit(oldp+966,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_5__q));
        tracep->fullBit(oldp+967,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_6__q));
        tracep->fullBit(oldp+968,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_22__q));
        tracep->fullBit(oldp+969,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_23__q));
        tracep->fullBit(oldp+970,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_26__q));
        tracep->fullBit(oldp+971,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_27__q));
        tracep->fullBit(oldp+972,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_msip0__q));
        tracep->fullBit(oldp+973,(vlTOPp->soc_top__DOT__u_tempsense__DOT__RESET_REGn));
        tracep->fullIData(oldp+974,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_enable__q),32);
        tracep->fullIData(oldp+975,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_falling__q),32);
        tracep->fullIData(oldp+976,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvlhigh__q),32);
        tracep->fullIData(oldp+977,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvllow__q),32);
        tracep->fullIData(oldp+978,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_ctrl_en_input_filter__q),32);
        tracep->fullBit(oldp+979,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_19__q));
        tracep->fullBit(oldp+980,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_26__q));
        tracep->fullCData(oldp+981,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio8__q),3);
        tracep->fullBit(oldp+982,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_2__q));
        tracep->fullBit(oldp+983,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_3__q));
        tracep->fullBit(oldp+984,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_7__q));
        tracep->fullBit(oldp+985,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_8__q));
        tracep->fullBit(oldp+986,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_9__q));
        tracep->fullBit(oldp+987,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_10__q));
        tracep->fullBit(oldp+988,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_11__q));
        tracep->fullBit(oldp+989,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_12__q));
        tracep->fullBit(oldp+990,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_13__q));
        tracep->fullBit(oldp+991,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_14__q));
        tracep->fullBit(oldp+992,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_15__q));
        tracep->fullBit(oldp+993,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_16__q));
        tracep->fullBit(oldp+994,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_17__q));
        tracep->fullBit(oldp+995,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_18__q));
        tracep->fullBit(oldp+996,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_19__q));
        tracep->fullBit(oldp+997,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_20__q));
        tracep->fullBit(oldp+998,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_21__q));
        tracep->fullBit(oldp+999,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_24__q));
        tracep->fullBit(oldp+1000,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_25__q));
        tracep->fullBit(oldp+1001,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_28__q));
        tracep->fullBit(oldp+1002,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_29__q));
        tracep->fullBit(oldp+1003,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_30__q));
        tracep->fullBit(oldp+1004,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_31__q));
        tracep->fullCData(oldp+1005,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_threshold0__q),3);
        tracep->fullBit(oldp+1006,((1U & vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U])));
        tracep->fullBit(oldp+1007,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+1008,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+1009,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+1010,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+1011,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+1012,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+1013,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+1014,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+1015,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+1016,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1017,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+1018,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+1019,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+1020,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+1021,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+1022,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+1023,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+1024,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+1025,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+1026,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+1027,((1U & vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U])));
        tracep->fullBit(oldp+1028,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 1U))));
        tracep->fullBit(oldp+1029,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 2U))));
        tracep->fullBit(oldp+1030,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 3U))));
        tracep->fullBit(oldp+1031,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 4U))));
        tracep->fullBit(oldp+1032,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 5U))));
        tracep->fullBit(oldp+1033,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 6U))));
        tracep->fullBit(oldp+1034,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 7U))));
        tracep->fullBit(oldp+1035,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 8U))));
        tracep->fullBit(oldp+1036,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 9U))));
        tracep->fullBit(oldp+1037,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+1038,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+1039,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                             << 0x17U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                               >> 9U)))),3);
        tracep->fullCData(oldp+1040,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                             << 0x1aU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                               >> 6U)))),3);
        tracep->fullCData(oldp+1041,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                             << 0x1dU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                               >> 3U)))),3);
        tracep->fullCData(oldp+1042,((7U & vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U])),3);
        tracep->fullCData(oldp+1043,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 3U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x1dU)))),3);
        tracep->fullCData(oldp+1044,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 6U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x1aU)))),3);
        tracep->fullCData(oldp+1045,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 9U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x17U)))),3);
        tracep->fullCData(oldp+1046,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0xcU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x14U)))),3);
        tracep->fullCData(oldp+1047,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0xfU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x11U)))),3);
        tracep->fullCData(oldp+1048,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x12U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0xeU)))),3);
        tracep->fullCData(oldp+1049,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x15U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0xbU)))),3);
        tracep->fullCData(oldp+1050,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x18U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 8U)))),3);
        tracep->fullCData(oldp+1051,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x1bU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 5U)))),3);
        tracep->fullCData(oldp+1052,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x1eU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 2U)))),3);
        tracep->fullCData(oldp+1053,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 1U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x1fU)))),3);
        tracep->fullCData(oldp+1054,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 4U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x1cU)))),3);
        tracep->fullCData(oldp+1055,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 7U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x19U)))),3);
        tracep->fullCData(oldp+1056,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0xaU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x16U)))),3);
        tracep->fullCData(oldp+1057,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0xdU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x13U)))),3);
        tracep->fullCData(oldp+1058,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x10U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x10U)))),3);
        tracep->fullCData(oldp+1059,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x13U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0xdU)))),3);
        tracep->fullCData(oldp+1060,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x16U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0xaU)))),3);
        tracep->fullCData(oldp+1061,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x19U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 7U)))),3);
        tracep->fullCData(oldp+1062,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x1cU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 4U)))),3);
        tracep->fullCData(oldp+1063,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x1fU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 1U)))),3);
        tracep->fullCData(oldp+1064,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 2U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x1eU)))),3);
        tracep->fullCData(oldp+1065,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 5U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x1bU)))),3);
        tracep->fullCData(oldp+1066,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 8U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x18U)))),3);
        tracep->fullCData(oldp+1067,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 0xbU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x15U)))),3);
        tracep->fullCData(oldp+1068,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 0xeU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x12U)))),3);
        tracep->fullCData(oldp+1069,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 0x11U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0xfU)))),3);
        tracep->fullCData(oldp+1070,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 0x14U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0xcU)))),3);
        tracep->fullBit(oldp+1071,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+1072,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+1073,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+1074,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+1075,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+1076,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+1077,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+1078,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+1079,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+1080,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1081,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+1082,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+1083,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+1084,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+1085,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+1086,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+1087,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+1088,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+1089,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+1090,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+1091,((1U & vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U])));
        tracep->fullBit(oldp+1092,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 1U))));
        tracep->fullBit(oldp+1093,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 2U))));
        tracep->fullBit(oldp+1094,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 3U))));
        tracep->fullBit(oldp+1095,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 4U))));
        tracep->fullBit(oldp+1096,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 5U))));
        tracep->fullBit(oldp+1097,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 6U))));
        tracep->fullBit(oldp+1098,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 7U))));
        tracep->fullBit(oldp+1099,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 8U))));
        tracep->fullBit(oldp+1100,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 9U))));
        tracep->fullBit(oldp+1101,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+1102,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+1103,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                             << 0x17U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                               >> 9U)))),3);
        tracep->fullCData(oldp+1104,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                                << 0x1dU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                                  >> 3U)))),6);
        tracep->fullBit(oldp+1105,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 2U))));
        tracep->fullBit(oldp+1106,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+1107,((1U & vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U])));
        tracep->fullBit(oldp+1108,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+1109,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 2U))));
        tracep->fullSData(oldp+1110,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_c_id),16);
        tracep->fullIData(oldp+1111,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__stored_addr_q),32);
        tracep->fullIData(oldp+1112,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fetch_addr_q),32);
        tracep->fullBit(oldp+1113,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_new_id_q));
        tracep->fullBit(oldp+1114,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_q));
        tracep->fullCData(oldp+1115,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q),3);
        tracep->fullBit(oldp+1116,((1U & vlTOPp->soc_top__DOT__u_top__DOT____Vcellout__u_core__crash_dump_o[0U])));
        tracep->fullWData(oldp+1117,(vlTOPp->soc_top__DOT__u_top__DOT____Vcellout__u_core__crash_dump_o),128);
        tracep->fullBit(oldp+1121,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_restore_mret_id));
        tracep->fullBit(oldp+1122,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_restore_dret_id));
        tracep->fullBit(oldp+1123,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_d));
        tracep->fullBit(oldp+1124,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_d));
        tracep->fullSData(oldp+1125,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_addr),12);
        tracep->fullCData(oldp+1126,((0x1fU & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_addr))),5);
        tracep->fullCData(oldp+1127,((7U & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_addr) 
                                            >> 5U))),3);
        tracep->fullCData(oldp+1128,((0x3fU & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int)),6);
        tracep->fullIData(oldp+1129,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int),32);
        tracep->fullBit(oldp+1130,((1U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 1U))));
        tracep->fullBit(oldp+1131,((1U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 2U))));
        tracep->fullCData(oldp+1132,((7U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                            >> 3U))),3);
        tracep->fullBit(oldp+1133,((1U & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int)));
        tracep->fullBit(oldp+1134,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_csr_insn_id));
        tracep->fullBit(oldp+1135,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_insn_id));
        tracep->fullBit(oldp+1136,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_d));
        tracep->fullBit(oldp+1137,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_d));
        tracep->fullWData(oldp+1138,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__imd_val_d_ex),68);
        tracep->fullCData(oldp+1141,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__imd_val_we_ex),2);
        tracep->fullBit(oldp+1142,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result));
        tracep->fullBit(oldp+1143,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_spec));
        tracep->fullBit(oldp+1144,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_set_raw_d));
        tracep->fullIData(oldp+1145,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_result),32);
        tracep->fullWData(oldp+1146,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_imd_val_d),68);
        tracep->fullCData(oldp+1149,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_imd_val_we),2);
        tracep->fullIData(oldp+1150,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__operand_a_rev),32);
        tracep->fullBit(oldp+1151,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed));
        tracep->fullBit(oldp+1152,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left));
        tracep->fullCData(oldp+1153,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_amt),6);
        tracep->fullIData(oldp+1154,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_operand),32);
        tracep->fullQData(oldp+1155,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext_signed),33);
        tracep->fullQData(oldp+1157,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext),33);
        tracep->fullBit(oldp+1159,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__unused_shift_result_ext));
        tracep->fullIData(oldp+1160,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result),32);
        tracep->fullIData(oldp+1161,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev),32);
        tracep->fullIData(oldp+1162,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__bwlogic_result),32);
        tracep->fullQData(oldp+1163,((0x7ffffffffULL 
                                      & (VL_MULS_QQQ(35,35,35, 
                                                     (0x7ffffffffULL 
                                                      & VL_EXTENDS_QI(35,17, 
                                                                      (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a) 
                                                                        << 0x10U) 
                                                                       | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a)))), 
                                                     (0x7ffffffffULL 
                                                      & VL_EXTENDS_QI(35,17, 
                                                                      (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b) 
                                                                        << 0x10U) 
                                                                       | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b))))) 
                                         + VL_EXTENDS_QQ(35,34, vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum)))),35);
        tracep->fullQData(oldp+1165,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum),34);
        tracep->fullBit(oldp+1167,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a));
        tracep->fullBit(oldp+1168,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b));
        tracep->fullQData(oldp+1169,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mac_res_d),34);
        tracep->fullQData(oldp+1171,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_remainder_d),34);
        tracep->fullQData(oldp+1173,((0x3ffffffffULL 
                                      & ((0x7ffffffffULL 
                                          & VL_MULS_QQQ(35,35,35, 
                                                        (0x7ffffffffULL 
                                                         & VL_EXTENDS_QI(35,17, 
                                                                         (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a) 
                                                                           << 0x10U) 
                                                                          | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a)))), 
                                                        (0x7ffffffffULL 
                                                         & VL_EXTENDS_QI(35,17, 
                                                                         (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b) 
                                                                           << 0x10U) 
                                                                          | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b)))))) 
                                         + (0x7ffffffffULL 
                                            & VL_EXTENDS_QQ(35,34, vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum))))),34);
        tracep->fullBit(oldp+1175,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_a));
        tracep->fullBit(oldp+1176,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_b));
        tracep->fullBit(oldp+1177,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__is_greater_equal));
        tracep->fullBit(oldp+1178,((((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_a) 
                                     ^ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_b)) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_q)))));
        tracep->fullIData(oldp+1179,(((IData)(1U) << (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q))),32);
        tracep->fullIData(oldp+1180,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_q),32);
        tracep->fullIData(oldp+1181,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_q),32);
        tracep->fullIData(oldp+1182,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_denominator_d),32);
        tracep->fullIData(oldp+1183,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_d),32);
        tracep->fullIData(oldp+1184,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_d),32);
        tracep->fullIData(oldp+1185,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_remainder),32);
        tracep->fullQData(oldp+1186,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_quotient),33);
        tracep->fullCData(oldp+1188,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q),5);
        tracep->fullCData(oldp+1189,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_d),5);
        tracep->fullBit(oldp+1190,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_en_internal) 
                                    | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_en_internal))));
        tracep->fullBit(oldp+1191,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_hold));
        tracep->fullBit(oldp+1192,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_hold));
        tracep->fullBit(oldp+1193,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_d));
        tracep->fullBit(oldp+1194,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_q));
        tracep->fullBit(oldp+1195,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_en_internal));
        tracep->fullBit(oldp+1196,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_en_internal));
        tracep->fullCData(oldp+1197,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_d),3);
        tracep->fullBit(oldp+1198,((1U & (IData)((1ULL 
                                                  & ((VL_MULS_QQQ(35,35,35, 
                                                                  (0x7ffffffffULL 
                                                                   & VL_EXTENDS_QI(35,17, 
                                                                                (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a) 
                                                                                << 0x10U) 
                                                                                | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a)))), 
                                                                  (0x7ffffffffULL 
                                                                   & VL_EXTENDS_QI(35,17, 
                                                                                (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b) 
                                                                                << 0x10U) 
                                                                                | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b))))) 
                                                      + 
                                                      VL_EXTENDS_QQ(35,34, vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum)) 
                                                     >> 0x22U))))));
        tracep->fullSData(oldp+1199,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a),16);
        tracep->fullSData(oldp+1200,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b),16);
        tracep->fullBit(oldp+1201,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__split_misaligned_access));
        tracep->fullBit(oldp+1202,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__fetch_enable_q));
        tracep->fullIData(oldp+1203,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+1204,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+1205,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullCData(oldp+1206,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullCData(oldp+1207,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+1208,((1U & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullBit(oldp+1209,((1U & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1210,((3U & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+1211,((3U & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+1212,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullCData(oldp+1213,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+1214,((1U & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullBit(oldp+1215,((1U & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1216,((3U & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+1217,((3U & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+1218,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+1219,((1U & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1220,((3U & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+1221,(vlTOPp->soc_top__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_q),8);
        tracep->fullBit(oldp+1222,(vlTOPp->soc_top__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_q));
        tracep->fullBit(oldp+1223,(vlTOPp->soc_top__DOT__dccm__DOT__rvalid));
        tracep->fullQData(oldp+1224,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[0U]))))),33);
        tracep->fullQData(oldp+1226,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                          << 0x3fU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                             << 0x1fU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                               >> 1U))))),33);
        tracep->fullQData(oldp+1228,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[4U])) 
                                          << 0x3eU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                             << 0x1eU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                               >> 2U))))),33);
        tracep->fullQData(oldp+1230,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[4U])) 
                                          << 0x1dU) 
                                         | ((QData)((IData)(
                                                            vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                            >> 3U)))),33);
        tracep->fullCData(oldp+1232,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+1233,((1U & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1234,((3U & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullIData(oldp+1235,(vlTOPp->soc_top__DOT__u_tempsense__DOT__DOUT_REG),24);
        tracep->fullBit(oldp+1236,(vlTOPp->soc_top__DOT__u_tempsense__DOT__DONE_REG));
        tracep->fullBit(oldp+1237,((1U & (IData)((vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1238,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1239,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1240,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1241,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1242,((1U & (IData)((vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1243,((IData)((vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1244,((1U & (IData)((vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1245,((1U & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+1246,((1U & (IData)((vlTOPp->soc_top__DOT__tsen1_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1247,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__tsen1_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1248,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__tsen1_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1249,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__tsen1_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1250,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__tsen1_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1251,((1U & (IData)((vlTOPp->soc_top__DOT__tsen1_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1252,((IData)((vlTOPp->soc_top__DOT__tsen1_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1253,((1U & (IData)((vlTOPp->soc_top__DOT__tsen1_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1254,((1U & (IData)(vlTOPp->soc_top__DOT__tsen1_to_xbar))));
        tracep->fullBit(oldp+1255,((1U & (~ (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+1256,((1U & (~ (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+1257,((1U & (~ (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+1258,((1U & (~ (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+1259,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+1260,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+1261,((1U & (~ (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+1262,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+1263,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+1264,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+1265,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+1266,(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_rsp_pending));
        tracep->fullCData(oldp+1267,((3U & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 0xbU))),2);
        tracep->fullBit(oldp+1268,((1U & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                          >> 0xaU))));
        tracep->fullCData(oldp+1269,((3U & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 8U))),2);
        tracep->fullCData(oldp+1270,((0xffU & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o))),8);
        tracep->fullBit(oldp+1271,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+1272,((0xfU & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o) 
                                              >> 1U))),4);
        tracep->fullBit(oldp+1273,((1U & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o))));
        tracep->fullSData(oldp+1274,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullCData(oldp+1275,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullBit(oldp+1276,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1277,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1278,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1279,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1280,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1281,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1282,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1283,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1284,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [0U]))));
        tracep->fullBit(oldp+1285,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1286,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1287,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1288,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1289,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1290,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1291,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1292,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1293,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [1U]))));
        tracep->fullBit(oldp+1294,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1295,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1296,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1297,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1298,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1299,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1300,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1301,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1302,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [2U]))));
        tracep->fullBit(oldp+1303,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1304,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1305,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1306,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1307,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1308,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1309,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1310,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1311,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [3U]))));
        tracep->fullBit(oldp+1312,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1313,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1314,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1315,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1316,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1317,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1318,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1319,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1320,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [4U]))));
        tracep->fullBit(oldp+1321,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1322,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1323,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1324,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1325,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1326,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1327,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1328,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1329,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [5U]))));
        tracep->fullBit(oldp+1330,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1331,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1332,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1333,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1334,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1335,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1336,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1337,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1338,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [6U]))));
        tracep->fullBit(oldp+1339,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1340,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1341,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1342,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1343,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1344,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1345,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1346,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1347,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [7U]))));
        tracep->fullBit(oldp+1348,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1349,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1350,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1351,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1352,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1353,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1354,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1355,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1356,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [8U]))));
        tracep->fullBit(oldp+1357,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1358,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1359,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1360,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1361,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1362,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1363,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1364,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1365,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [9U]))));
        tracep->fullBit(oldp+1366,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1367,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1368,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1369,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1370,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1371,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1372,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1373,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1374,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o))));
        tracep->fullBit(oldp+1375,((1U & (IData)((vlTOPp->soc_top__DOT__dccm_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1376,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__dccm_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1377,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__dccm_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1378,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__dccm_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1379,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__dccm_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1380,((1U & (IData)((vlTOPp->soc_top__DOT__dccm_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1381,((IData)((vlTOPp->soc_top__DOT__dccm_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1382,((1U & (IData)((vlTOPp->soc_top__DOT__dccm_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1383,((1U & (IData)(vlTOPp->soc_top__DOT__dccm_to_xbar))));
        tracep->fullBit(oldp+1384,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1385,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1386,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1387,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1388,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1389,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1390,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1391,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1392,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+1393,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1394,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1395,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1396,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1397,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1398,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1399,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1400,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1401,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+1402,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1403,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1404,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1405,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1406,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1407,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1408,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1409,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1410,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+1411,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1412,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1413,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1414,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1415,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1416,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1417,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1418,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1419,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+1420,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1421,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1422,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1423,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1424,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1425,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1426,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1427,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1428,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+1429,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1430,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1431,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1432,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1433,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1434,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1435,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1436,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1437,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+1438,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1439,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1440,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1441,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1442,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1443,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1444,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1445,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1446,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+1447,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1448,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1449,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1450,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1451,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1452,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1453,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1454,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1455,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+1456,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1457,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1458,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1459,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1460,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1461,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1462,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1463,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1464,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+1465,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1466,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1467,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1468,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1469,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1470,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1471,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1472,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1473,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+1474,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1475,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1476,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1477,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1478,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1479,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1480,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1481,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1482,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1483,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1484,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1485,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1486,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1487,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1488,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1489,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1490,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1491,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+1492,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+1493,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1494,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1496,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1497,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1498,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1499,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1500,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1501,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1502,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1503,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1504,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1505,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1506,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1507,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1508,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1509,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1510,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1511,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1512,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1513,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+1514,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+1515,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1516,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1518,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1519,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1520,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1521,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1522,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1523,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1524,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1525,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1526,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1527,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1528,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1529,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1530,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1531,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1532,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1533,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1534,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1535,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+1536,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+1537,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1538,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [2U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [2U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [2U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [2U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1540,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1541,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1542,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1543,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1544,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1545,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1546,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1547,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1548,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1549,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1550,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1551,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1552,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1553,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1554,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1555,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1556,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1557,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+1558,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+1559,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1560,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [3U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [3U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [3U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [3U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1562,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1563,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1564,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1565,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1566,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1567,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1568,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1569,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1570,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1571,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1572,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1573,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1574,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1575,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1576,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1577,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1578,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1579,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+1580,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+1581,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1582,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [4U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [4U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [4U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [4U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1584,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1585,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1586,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1587,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1588,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1589,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1590,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1591,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1592,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1593,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1594,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1595,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1596,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1597,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1598,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1599,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1600,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1601,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+1602,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+1603,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1604,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [5U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [5U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [5U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [5U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1606,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1607,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1608,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1609,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1610,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1611,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1612,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1613,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1614,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1615,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1616,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1617,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1618,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1619,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1620,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1621,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1622,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1623,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+1624,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+1625,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1626,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [6U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [6U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [6U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [6U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1628,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1629,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1630,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1631,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1632,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1633,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1634,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1635,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1636,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1637,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1638,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1639,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1640,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1641,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1642,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1643,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1644,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1645,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+1646,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+1647,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1648,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [7U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [7U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [7U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [7U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1650,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1651,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1652,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1653,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1654,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1655,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1656,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1657,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1658,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1659,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1660,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1661,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1662,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1663,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1664,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1665,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1666,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1667,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+1668,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+1669,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1670,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [8U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [8U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [8U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [8U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1672,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1673,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1674,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1675,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1676,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1677,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1678,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1679,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1680,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1681,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1682,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1683,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1684,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1685,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1686,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1687,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1688,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1689,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+1690,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+1691,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1692,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [9U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [9U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [9U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [9U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1694,((1U & (~ (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullIData(oldp+1695,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__rdata_tlword),32);
        tracep->fullIData(oldp+1696,((IData)((vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o 
                                              >> 1U))),32);
        tracep->fullBit(oldp+1697,((1U & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o))));
        tracep->fullBit(oldp+1698,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__d_valid));
        tracep->fullIData(oldp+1699,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__rmask),32);
        tracep->fullIData(oldp+1700,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__rdata_tlword),32);
        tracep->fullQData(oldp+1701,(((QData)((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__rdata_tlword)) 
                                      << 1U)),33);
        tracep->fullQData(oldp+1703,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+1705,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+1706,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullBit(oldp+1707,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1708,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1709,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1710,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1711,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1712,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1713,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1714,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1715,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [0U]))));
        tracep->fullBit(oldp+1716,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1717,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1718,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1719,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1720,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1721,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1722,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1723,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1724,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [1U]))));
        tracep->fullBit(oldp+1725,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1726,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1727,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1728,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1729,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1730,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1731,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1732,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1733,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [2U]))));
        tracep->fullBit(oldp+1734,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1735,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1736,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1737,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1738,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1739,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1740,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1741,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1742,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [3U]))));
        tracep->fullBit(oldp+1743,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1744,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1745,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1746,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1747,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1748,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1749,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1750,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1751,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [4U]))));
        tracep->fullBit(oldp+1752,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1753,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1754,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1755,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1756,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1757,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1758,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1759,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1760,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [5U]))));
        tracep->fullBit(oldp+1761,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1762,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1763,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1764,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1765,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1766,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1767,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1768,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1769,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [6U]))));
        tracep->fullBit(oldp+1770,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1771,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1772,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1773,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1774,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1775,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1776,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1777,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1778,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [7U]))));
        tracep->fullBit(oldp+1779,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1780,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1781,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1782,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1783,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1784,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1785,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1786,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1787,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [8U]))));
        tracep->fullBit(oldp+1788,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1789,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1790,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1791,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1792,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1793,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1794,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1795,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1796,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [9U]))));
        tracep->fullBit(oldp+1797,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1798,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1799,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1800,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1801,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1802,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1803,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1804,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1805,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+1806,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1807,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1808,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1809,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1810,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1811,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1812,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1813,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1814,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [0U][0U])));
        tracep->fullBit(oldp+1815,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1816,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1817,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1818,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1819,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1820,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1821,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1822,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1823,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [1U][0U])));
        tracep->fullBit(oldp+1824,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1825,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1826,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1827,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1828,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1829,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1830,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1831,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1832,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [6U][0U])));
        tracep->fullBit(oldp+1833,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1834,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1835,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1836,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1837,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1838,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1839,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1840,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1841,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [9U][0U])));
        tracep->fullBit(oldp+1842,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [6U][0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+1843,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [6U][1U] 
                                          >> 1U))));
        tracep->fullBit(oldp+1844,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1845,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1846,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1847,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1848,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1849,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1850,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1851,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1852,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [2U][0U])));
        tracep->fullBit(oldp+1853,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1854,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1855,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1856,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1857,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1858,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1859,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1860,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1861,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [3U][0U])));
        tracep->fullBit(oldp+1862,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1863,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1864,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1865,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1866,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1867,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1868,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1869,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1870,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [4U][0U])));
        tracep->fullBit(oldp+1871,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1872,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1873,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1874,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1875,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1876,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1877,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1878,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1879,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [5U][0U])));
        tracep->fullBit(oldp+1880,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1881,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1882,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1883,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1884,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1885,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1886,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1887,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1888,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [7U][0U])));
        tracep->fullBit(oldp+1889,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1890,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1891,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1892,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1893,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1894,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1895,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1896,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1897,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [8U][0U])));
        tracep->fullBit(oldp+1898,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1899,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1900,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1901,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1902,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1903,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1904,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1905,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1906,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [0U][0U])));
        tracep->fullBit(oldp+1907,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1908,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1909,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1910,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1911,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1912,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1913,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1914,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1915,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [1U][0U])));
        tracep->fullBit(oldp+1916,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1917,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1918,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1919,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1920,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1921,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1922,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1923,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1924,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [2U][0U])));
        tracep->fullBit(oldp+1925,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1926,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1927,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1928,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1929,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1930,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1931,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1932,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1933,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [3U][0U])));
        tracep->fullBit(oldp+1934,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1935,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1936,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1937,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1938,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1939,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1940,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1941,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1942,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [4U][0U])));
        tracep->fullBit(oldp+1943,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1944,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1945,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1946,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1947,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1948,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1949,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1950,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1951,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [5U][0U])));
        tracep->fullBit(oldp+1952,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1953,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1954,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1955,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1956,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1957,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1958,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1959,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1960,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [6U][0U])));
        tracep->fullBit(oldp+1961,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1962,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1963,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1964,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1965,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1966,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1967,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1968,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1969,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [7U][0U])));
        tracep->fullBit(oldp+1970,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1971,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1972,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1973,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1974,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1975,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1976,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1977,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1978,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [8U][0U])));
        tracep->fullBit(oldp+1979,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1980,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1981,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1982,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1983,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1984,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1985,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1986,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1987,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [9U][0U])));
        tracep->fullBit(oldp+1988,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1989,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1990,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1991,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1992,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1993,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1994,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1995,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1996,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1997,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1998,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1999,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2000,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2001,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2002,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2003,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2004,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2005,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [1U][0U])));
        tracep->fullBit(oldp+2006,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2007,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2008,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2009,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2010,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2011,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2012,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2013,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2014,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [2U][0U])));
        tracep->fullBit(oldp+2015,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2016,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2017,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2018,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2019,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2020,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2021,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2022,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2023,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [3U][0U])));
        tracep->fullBit(oldp+2024,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2025,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2026,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2027,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2028,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2029,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2030,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2031,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2032,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [4U][0U])));
        tracep->fullBit(oldp+2033,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2034,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2035,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2036,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2037,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2038,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2039,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2040,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2041,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [5U][0U])));
        tracep->fullBit(oldp+2042,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2043,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2044,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2045,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2046,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2047,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2048,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2049,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2050,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [6U][0U])));
        tracep->fullBit(oldp+2051,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2052,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2053,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2054,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2055,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2056,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2057,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2058,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2059,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [7U][0U])));
        tracep->fullBit(oldp+2060,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2061,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2062,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2063,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2064,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2065,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2066,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2067,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2068,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [8U][0U])));
        tracep->fullBit(oldp+2069,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2070,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2071,((7U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2072,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2073,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2074,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2075,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2076,(((vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2077,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [9U][0U])));
        tracep->fullCData(oldp+2078,((0x3cU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [1U][2U] 
                                                << 0x1bU) 
                                               | (0x7fffffcU 
                                                  & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [1U][1U] 
                                                     >> 5U))))),6);
        tracep->fullIData(oldp+2079,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [1U][0U] >> 1U))),32);
        tracep->fullCData(oldp+2080,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullSData(oldp+2081,((0x3ffU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [1U][0U] 
                                                   >> 1U)))),10);
        tracep->fullSData(oldp+2082,((0xfc00U | (0x3ffU 
                                                 & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [1U][1U] 
                                                     << 0x15U) 
                                                    | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                       [1U][0U] 
                                                       >> 0xbU))))),16);
        tracep->fullSData(oldp+2083,((0xffffU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [1U][1U] 
                                                  << 0x1fU) 
                                                 | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [1U][0U] 
                                                    >> 1U)))),16);
        tracep->fullSData(oldp+2084,((0xffffU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [1U][1U] 
                                                  << 0xfU) 
                                                 | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [1U][0U] 
                                                    >> 0x11U)))),16);
        tracep->fullBit(oldp+2085,((((0U == (7U & (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [1U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [1U][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+2086,((0U == (7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2087,((1U == (7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2088,((4U == (7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][2U] 
                                                 >> 0x12U)))));
        tracep->fullCData(oldp+2089,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [1U][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [1U][1U] 
                                                        >> 5U)))))),4);
        tracep->fullSData(oldp+2090,((0x3ffU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [1U][0U] 
                                                   >> 1U)))),16);
        tracep->fullCData(oldp+2091,(((4U != (7U & 
                                              (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               >> 0x12U)))
                                       ? 0U : 1U)),2);
        tracep->fullCData(oldp+2092,((3U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2093,((0xffU & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullCData(oldp+2094,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullBit(oldp+2095,((((0U == (7U & (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [0U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [0U][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+2096,((0U == (7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2097,((1U == (7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2098,((4U == (7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0U][2U] 
                                                 >> 0x12U)))));
        tracep->fullCData(oldp+2099,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [0U][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [0U][1U] 
                                                        >> 5U)))))),4);
        tracep->fullCData(oldp+2100,((0x1eU & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                      [0U][1U])),5);
        tracep->fullSData(oldp+2101,((0x1fcU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][2U] 
                                                 << 0x1bU) 
                                                | (0x7fffffcU 
                                                   & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [9U][1U] 
                                                      >> 5U))))),9);
        tracep->fullIData(oldp+2102,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [9U][0U] >> 1U))),32);
        tracep->fullCData(oldp+2103,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullBit(oldp+2104,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2105,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2106,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 3U))));
        tracep->fullBit(oldp+2107,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 4U))));
        tracep->fullBit(oldp+2108,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 5U))));
        tracep->fullBit(oldp+2109,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 6U))));
        tracep->fullBit(oldp+2110,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 7U))));
        tracep->fullBit(oldp+2111,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 8U))));
        tracep->fullBit(oldp+2112,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 9U))));
        tracep->fullBit(oldp+2113,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+2114,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+2115,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2116,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+2117,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+2118,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+2119,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+2120,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+2121,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+2122,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+2123,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2124,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2125,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+2126,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+2127,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+2128,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+2129,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+2130,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+2131,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+2132,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+2133,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+2134,((1U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+2135,((1U & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [9U][1U])));
        tracep->fullCData(oldp+2136,((7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [9U][1U] 
                                             << 0x1fU) 
                                            | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][0U] 
                                               >> 1U)))),3);
        tracep->fullCData(oldp+2137,((0x3fU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [9U][1U] 
                                                << 0x1fU) 
                                               | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [9U][0U] 
                                                  >> 1U)))),6);
        tracep->fullBit(oldp+2138,((((0U == (7U & (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [9U][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+2139,((0U == (7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2140,((1U == (7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2141,((4U == (7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][2U] 
                                                 >> 0x12U)))));
        tracep->fullCData(oldp+2142,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [9U][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [9U][1U] 
                                                        >> 5U)))))),4);
        tracep->fullCData(oldp+2143,((0xfcU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [6U][2U] 
                                                << 0x1bU) 
                                               | (0x7fffffcU 
                                                  & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [6U][1U] 
                                                     >> 5U))))),8);
        tracep->fullIData(oldp+2144,(((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [6U][0U] >> 1U))),32);
        tracep->fullCData(oldp+2145,((0xfU & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullBit(oldp+2146,((((0U == (7U & (
                                                   vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [6U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [6U][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+2147,((0U == (7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [6U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2148,((1U == (7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [6U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2149,((4U == (7U & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [6U][2U] 
                                                 >> 0x12U)))));
        tracep->fullCData(oldp+2150,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [6U][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [6U][1U] 
                                                        >> 5U)))))),4);
        tracep->fullBit(oldp+2151,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__wr_req) 
                                    & (0U != (3U & 
                                              ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [9U][2U] 
                                                << 0x1bU) 
                                               | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [9U][1U] 
                                                  >> 5U)))))));
        tracep->fullBit(oldp+2152,((1U & (~ ((((0U 
                                                == 
                                                (7U 
                                                 & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [9U][2U] 
                                                    >> 0x12U))) 
                                               | (1U 
                                                  == 
                                                  (7U 
                                                   & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [9U][2U] 
                                                      >> 0x12U)))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [9U][2U] 
                                                     >> 0x12U)))) 
                                             & (((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk) 
                                                 & (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk)) 
                                                & (((4U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                         [9U][2U] 
                                                         >> 0x12U))) 
                                                    | (1U 
                                                       == 
                                                       (7U 
                                                        & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                           [9U][2U] 
                                                           >> 0x12U)))) 
                                                   | (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk))))))));
        tracep->fullBit(oldp+2153,((((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk) 
                                     & (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk)) 
                                    & (((4U == (7U 
                                                & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][2U] 
                                                   >> 0x12U))) 
                                        | (1U == (7U 
                                                  & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [9U][2U] 
                                                     >> 0x12U)))) 
                                       | (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+2154,((1U & (~ ((((0U 
                                                == 
                                                (7U 
                                                 & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [6U][2U] 
                                                    >> 0x12U))) 
                                               | (1U 
                                                  == 
                                                  (7U 
                                                   & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [6U][2U] 
                                                      >> 0x12U)))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [6U][2U] 
                                                     >> 0x12U)))) 
                                             & (((IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__addr_sz_chk) 
                                                 & (IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__mask_chk)) 
                                                & (((4U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                         [6U][2U] 
                                                         >> 0x12U))) 
                                                    | (1U 
                                                       == 
                                                       (7U 
                                                        & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                           [6U][2U] 
                                                           >> 0x12U)))) 
                                                   | (IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__fulldata_chk))))))));
        tracep->fullBit(oldp+2155,((((IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__addr_sz_chk) 
                                     & (IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__mask_chk)) 
                                    & (((4U == (7U 
                                                & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [6U][2U] 
                                                   >> 0x12U))) 
                                        | (1U == (7U 
                                                  & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [6U][2U] 
                                                     >> 0x12U)))) 
                                       | (IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+2156,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_0_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 1U))));
        tracep->fullBit(oldp+2157,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_1_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 2U))));
        tracep->fullBit(oldp+2158,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_2_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 3U))));
        tracep->fullBit(oldp+2159,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_3_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 4U))));
        tracep->fullBit(oldp+2160,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_4_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 5U))));
        tracep->fullBit(oldp+2161,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_5_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 6U))));
        tracep->fullBit(oldp+2162,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_6_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 7U))));
        tracep->fullBit(oldp+2163,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_7_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 8U))));
        tracep->fullBit(oldp+2164,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_8_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 9U))));
        tracep->fullBit(oldp+2165,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_9_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xaU))));
        tracep->fullBit(oldp+2166,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_10_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xbU))));
        tracep->fullBit(oldp+2167,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_11_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xcU))));
        tracep->fullBit(oldp+2168,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_12_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xdU))));
        tracep->fullBit(oldp+2169,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_13_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xeU))));
        tracep->fullBit(oldp+2170,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_14_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xfU))));
        tracep->fullBit(oldp+2171,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_15_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x10U))));
        tracep->fullBit(oldp+2172,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_22_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x17U))));
        tracep->fullBit(oldp+2173,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_23_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x18U))));
        tracep->fullBit(oldp+2174,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_24_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x19U))));
        tracep->fullBit(oldp+2175,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_25_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1aU))));
        tracep->fullBit(oldp+2176,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_26_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1bU))));
        tracep->fullBit(oldp+2177,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_27_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1cU))));
        tracep->fullBit(oldp+2178,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_28_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1dU))));
        tracep->fullBit(oldp+2179,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_29_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1eU))));
        tracep->fullCData(oldp+2180,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio5_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2181,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio6_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2182,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio8_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2183,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio9_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2184,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio10_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2185,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio11_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2186,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio12_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2187,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio21_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2188,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio24_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2189,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio25_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2190,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio26_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2191,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio30_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2192,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio31_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullBit(oldp+2193,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_0_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 1U))));
        tracep->fullBit(oldp+2194,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_1_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 2U))));
        tracep->fullBit(oldp+2195,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_2_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 3U))));
        tracep->fullBit(oldp+2196,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_3_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 4U))));
        tracep->fullBit(oldp+2197,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_4_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 5U))));
        tracep->fullBit(oldp+2198,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_5_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 6U))));
        tracep->fullBit(oldp+2199,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_6_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 7U))));
        tracep->fullBit(oldp+2200,((1U & ((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_7_we)
                                           ? (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                              [9U][0U] 
                                              >> 8U)
                                           : (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_7__DOT__d)))));
        tracep->fullBit(oldp+2201,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_8_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 9U))));
        tracep->fullBit(oldp+2202,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_10_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xbU))));
        tracep->fullBit(oldp+2203,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_13_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xeU))));
        tracep->fullBit(oldp+2204,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_14_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xfU))));
        tracep->fullBit(oldp+2205,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_15_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x10U))));
        tracep->fullBit(oldp+2206,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_19_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x14U))));
        tracep->fullBit(oldp+2207,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_20_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x15U))));
        tracep->fullBit(oldp+2208,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_21_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x16U))));
        tracep->fullBit(oldp+2209,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_22_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x17U))));
        tracep->fullBit(oldp+2210,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_23_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x18U))));
        tracep->fullBit(oldp+2211,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_24_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x19U))));
        tracep->fullBit(oldp+2212,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_25_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1aU))));
        tracep->fullBit(oldp+2213,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_26_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1bU))));
        tracep->fullBit(oldp+2214,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_27_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1cU))));
        tracep->fullBit(oldp+2215,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_28_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1dU))));
        tracep->fullBit(oldp+2216,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_29_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1eU))));
        tracep->fullBit(oldp+2217,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_30_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1fU))));
        tracep->fullBit(oldp+2218,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_31_we) 
                                    & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [9U][1U])));
        tracep->fullCData(oldp+2219,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__threshold0_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullBit(oldp+2220,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__msip0_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 1U))));
        tracep->fullIData(oldp+2221,(((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_enable_we)
                                       ? ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                           [1U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [1U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+2222,(((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_rising_we)
                                       ? ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                           [1U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [1U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+2223,(((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_falling_we)
                                       ? ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                           [1U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [1U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+2224,(((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_lvlhigh_we)
                                       ? ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                           [1U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [1U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+2225,(((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_lvllow_we)
                                       ? ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                           [1U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [1U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+2226,(((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__ctrl_en_input_filter_we)
                                       ? ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                           [1U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [1U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullBit(oldp+2227,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_16_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x11U))));
        tracep->fullBit(oldp+2228,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_17_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x12U))));
        tracep->fullBit(oldp+2229,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_18_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x13U))));
        tracep->fullBit(oldp+2230,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_19_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x14U))));
        tracep->fullBit(oldp+2231,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_20_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x15U))));
        tracep->fullBit(oldp+2232,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_21_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x16U))));
        tracep->fullBit(oldp+2233,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_30_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1fU))));
        tracep->fullBit(oldp+2234,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_31_we) 
                                    & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [9U][1U])));
        tracep->fullCData(oldp+2235,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio0_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2236,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio1_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2237,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio2_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2238,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio3_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2239,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio4_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2240,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio13_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2241,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio14_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2242,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio15_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2243,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio16_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2244,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio17_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2245,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio18_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2246,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio19_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2247,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio20_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2248,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio22_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2249,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio23_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2250,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio27_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2251,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio28_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2252,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio29_we)
                                       ? (7U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullBit(oldp+2253,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_9_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xaU))));
        tracep->fullBit(oldp+2254,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_11_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xcU))));
        tracep->fullBit(oldp+2255,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_12_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xdU))));
        tracep->fullBit(oldp+2256,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_16_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x11U))));
        tracep->fullBit(oldp+2257,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_17_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x12U))));
        tracep->fullBit(oldp+2258,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_18_we) 
                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x13U))));
        tracep->fullBit(oldp+2259,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__a_ack));
        tracep->fullBit(oldp+2260,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__wr_req));
        tracep->fullBit(oldp+2261,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+2262,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+2263,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk));
        tracep->fullBit(oldp+2264,(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+2265,(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+2266,(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__fulldata_chk));
        tracep->fullBit(oldp+2267,(vlTOPp->soc_top__DOT__dccm__DOT__we));
        tracep->fullBit(oldp+2268,(vlTOPp->soc_top__DOT__dccm__DOT__req));
        tracep->fullSData(oldp+2269,(vlTOPp->soc_top__DOT__dccm__DOT__addr),12);
        tracep->fullIData(oldp+2270,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+2271,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__wmask_int),32);
        tracep->fullCData(oldp+2272,(vlTOPp->soc_top__DOT__dccm__DOT__data_we),4);
        tracep->fullBit(oldp+2273,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__tlul_error));
        tracep->fullBit(oldp+2274,(((IData)(vlTOPp->soc_top__DOT__dccm__DOT__req) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__dccm__DOT__we)))));
        tracep->fullBit(oldp+2275,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__tlul_error));
        tracep->fullIData(oldp+2276,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__wmask_int),32);
        tracep->fullIData(oldp+2277,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__wdata_int),32);
        tracep->fullBit(oldp+2278,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+2279,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+2280,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__fulldata_chk));
        tracep->fullBit(oldp+2281,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+2282,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+2283,(vlTOPp->soc_top__DOT__u_tempsense__DOT__a_ack));
        tracep->fullBit(oldp+2284,(vlTOPp->soc_top__DOT__u_tempsense__DOT__wr_req));
        tracep->fullBit(oldp+2285,(((((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_re) 
                                      | (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_we)) 
                                     & (~ (IData)((0U 
                                                   != vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__addr_hit)))) 
                                    | (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__wr_err))));
        tracep->fullBit(oldp+2286,((((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_re) 
                                     | (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)((0U 
                                                  != vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__addr_hit))))));
        tracep->fullBit(oldp+2287,((((IData)((vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__addr_hit 
                                              >> 9U)) 
                                     & (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+2288,((((IData)((vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__addr_hit 
                                              >> 0x24U)) 
                                     & (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+2289,(((IData)((vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__addr_hit 
                                             >> 0x24U)) 
                                    & (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+2290,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we));
        tracep->fullBit(oldp+2291,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err));
        tracep->fullBit(oldp+2292,(((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 2U) & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+2293,(((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 4U) & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+2294,(((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 5U) & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+2295,(((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 6U) & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+2296,(((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 7U) & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+2297,(((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 8U) & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+2298,(((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 9U) & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullSData(oldp+2299,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit),15);
        tracep->fullBit(oldp+2300,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__a_ack));
        tracep->fullBit(oldp+2301,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__err_internal));
        tracep->fullBit(oldp+2302,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__wr_req));
        tracep->fullBit(oldp+2303,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+2304,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+2305,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk));
        tracep->fullBit(oldp+2306,(((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re) 
                                      | (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                     & (~ (IData)((0U 
                                                   != (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit))))) 
                                    | (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err))));
        tracep->fullBit(oldp+2307,((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re) 
                                     | (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)((0U 
                                                  != (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit)))))));
        tracep->fullBit(oldp+2308,((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                     >> 4U) & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+2309,((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                     >> 5U) & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+2310,((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                     >> 6U) & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+2311,((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                     >> 7U) & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+2312,((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                     >> 8U) & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+2313,((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                     >> 9U) & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+2314,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2315,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2316,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2317,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2318,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2319,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2320,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2321,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2322,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h))));
        tracep->fullBit(oldp+2323,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h))));
        tracep->fullBit(oldp+2324,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                  >> 0x33U)))));
        tracep->fullIData(oldp+2325,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2326,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2327,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_load_err));
        tracep->fullBit(oldp+2328,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_store_err));
        tracep->fullBit(oldp+2329,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_op_en));
        tracep->fullBit(oldp+2330,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_resp_valid));
        tracep->fullBit(oldp+2331,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_load_err) 
                                    | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_store_err))));
        tracep->fullBit(oldp+2332,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_done));
        tracep->fullBit(oldp+2333,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_instr_ret_wb));
        tracep->fullBit(oldp+2334,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_multdiv));
        tracep->fullBit(oldp+2335,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_branch));
        tracep->fullBit(oldp+2336,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_jump));
        tracep->fullBit(oldp+2337,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_id));
        tracep->fullBit(oldp+2338,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multicycle_done));
        tracep->fullBit(oldp+2339,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_store_err) 
                                    | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_load_err))));
        tracep->fullBit(oldp+2340,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_or_pmp_err));
        tracep->fullBit(oldp+2341,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_we_int));
        tracep->fullBit(oldp+2342,(vlTOPp->soc_top__DOT__u_top__DOT__data_interface__DOT__genblk1__DOT__source_d));
        tracep->fullBit(oldp+2343,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2344,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2345,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2346,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2347,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2348,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2349,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2350,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2351,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i))));
        tracep->fullBit(oldp+2352,(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__accept_t_req));
        tracep->fullBit(oldp+2353,(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__accept_t_rsp));
        tracep->fullBit(oldp+2354,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2355,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2356,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2357,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2358,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2359,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2360,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2361,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2362,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p))));
        tracep->fullBit(oldp+2363,(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__hfifo_reqready));
        tracep->fullBit(oldp+2364,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i))));
        tracep->fullBit(oldp+2365,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2366,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2368,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_we));
        tracep->fullBit(oldp+2369,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_re));
        tracep->fullBit(oldp+2370,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__wr_err));
        tracep->fullBit(oldp+2371,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__err_internal));
        tracep->fullBit(oldp+2372,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__rd_req));
        tracep->fullCData(oldp+2373,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[0]),3);
        tracep->fullCData(oldp+2374,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[1]),3);
        tracep->fullCData(oldp+2375,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[2]),3);
        tracep->fullCData(oldp+2376,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[3]),3);
        tracep->fullCData(oldp+2377,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[4]),3);
        tracep->fullCData(oldp+2378,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[5]),3);
        tracep->fullCData(oldp+2379,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[6]),3);
        tracep->fullCData(oldp+2380,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[7]),3);
        tracep->fullCData(oldp+2381,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[8]),3);
        tracep->fullCData(oldp+2382,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[9]),3);
        tracep->fullCData(oldp+2383,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[10]),3);
        tracep->fullCData(oldp+2384,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[11]),3);
        tracep->fullCData(oldp+2385,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[12]),3);
        tracep->fullCData(oldp+2386,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[13]),3);
        tracep->fullCData(oldp+2387,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[14]),3);
        tracep->fullCData(oldp+2388,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[15]),3);
        tracep->fullCData(oldp+2389,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[16]),3);
        tracep->fullCData(oldp+2390,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[17]),3);
        tracep->fullCData(oldp+2391,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[18]),3);
        tracep->fullCData(oldp+2392,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[19]),3);
        tracep->fullCData(oldp+2393,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[20]),3);
        tracep->fullCData(oldp+2394,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[21]),3);
        tracep->fullCData(oldp+2395,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[22]),3);
        tracep->fullCData(oldp+2396,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[23]),3);
        tracep->fullCData(oldp+2397,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[24]),3);
        tracep->fullCData(oldp+2398,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[25]),3);
        tracep->fullCData(oldp+2399,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[26]),3);
        tracep->fullCData(oldp+2400,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[27]),3);
        tracep->fullCData(oldp+2401,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[28]),3);
        tracep->fullCData(oldp+2402,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[29]),3);
        tracep->fullCData(oldp+2403,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[30]),3);
        tracep->fullCData(oldp+2404,(vlTOPp->soc_top__DOT__intr_controller__DOT__prio[31]),3);
        tracep->fullCData(oldp+2405,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[0]),3);
        tracep->fullCData(oldp+2406,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[1]),3);
        tracep->fullCData(oldp+2407,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[2]),3);
        tracep->fullCData(oldp+2408,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[3]),3);
        tracep->fullCData(oldp+2409,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[4]),3);
        tracep->fullCData(oldp+2410,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[5]),3);
        tracep->fullCData(oldp+2411,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[6]),3);
        tracep->fullCData(oldp+2412,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[7]),3);
        tracep->fullCData(oldp+2413,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[8]),3);
        tracep->fullCData(oldp+2414,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[9]),3);
        tracep->fullCData(oldp+2415,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[10]),3);
        tracep->fullCData(oldp+2416,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[11]),3);
        tracep->fullCData(oldp+2417,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[12]),3);
        tracep->fullCData(oldp+2418,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[13]),3);
        tracep->fullCData(oldp+2419,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[14]),3);
        tracep->fullCData(oldp+2420,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[15]),3);
        tracep->fullCData(oldp+2421,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[16]),3);
        tracep->fullCData(oldp+2422,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[17]),3);
        tracep->fullCData(oldp+2423,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[18]),3);
        tracep->fullCData(oldp+2424,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[19]),3);
        tracep->fullCData(oldp+2425,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[20]),3);
        tracep->fullCData(oldp+2426,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[21]),3);
        tracep->fullCData(oldp+2427,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[22]),3);
        tracep->fullCData(oldp+2428,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[23]),3);
        tracep->fullCData(oldp+2429,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[24]),3);
        tracep->fullCData(oldp+2430,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[25]),3);
        tracep->fullCData(oldp+2431,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[26]),3);
        tracep->fullCData(oldp+2432,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[27]),3);
        tracep->fullCData(oldp+2433,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[28]),3);
        tracep->fullCData(oldp+2434,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[29]),3);
        tracep->fullCData(oldp+2435,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[30]),3);
        tracep->fullCData(oldp+2436,(vlTOPp->soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[31]),3);
        tracep->fullCData(oldp+2437,((7U & vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U])),3);
        tracep->fullCData(oldp+2438,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0x1dU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 3U)))),3);
        tracep->fullCData(oldp+2439,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0x1aU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 6U)))),3);
        tracep->fullCData(oldp+2440,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0x17U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 9U)))),3);
        tracep->fullCData(oldp+2441,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0x14U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0xcU)))),3);
        tracep->fullCData(oldp+2442,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0x11U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0xfU)))),3);
        tracep->fullCData(oldp+2443,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0xeU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0x12U)))),3);
        tracep->fullCData(oldp+2444,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0xbU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0x15U)))),3);
        tracep->fullCData(oldp+2445,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 8U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0x18U)))),3);
        tracep->fullCData(oldp+2446,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 5U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0x1bU)))),3);
        tracep->fullCData(oldp+2447,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 2U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0x1eU)))),3);
        tracep->fullCData(oldp+2448,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0x1fU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 1U)))),3);
        tracep->fullCData(oldp+2449,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0x1cU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 4U)))),3);
        tracep->fullCData(oldp+2450,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0x19U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 7U)))),3);
        tracep->fullCData(oldp+2451,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0x16U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0xaU)))),3);
        tracep->fullCData(oldp+2452,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0x13U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0xdU)))),3);
        tracep->fullCData(oldp+2453,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0x10U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0x10U)))),3);
        tracep->fullCData(oldp+2454,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0xdU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0x13U)))),3);
        tracep->fullCData(oldp+2455,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0xaU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0x16U)))),3);
        tracep->fullCData(oldp+2456,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 7U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0x19U)))),3);
        tracep->fullCData(oldp+2457,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 4U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0x1cU)))),3);
        tracep->fullCData(oldp+2458,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 1U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0x1fU)))),3);
        tracep->fullCData(oldp+2459,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0x1eU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 2U)))),3);
        tracep->fullCData(oldp+2460,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0x1bU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 5U)))),3);
        tracep->fullCData(oldp+2461,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0x18U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 8U)))),3);
        tracep->fullCData(oldp+2462,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0x15U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0xbU)))),3);
        tracep->fullCData(oldp+2463,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0x12U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0xeU)))),3);
        tracep->fullCData(oldp+2464,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0xfU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0x11U)))),3);
        tracep->fullCData(oldp+2465,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0xcU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0x14U)))),3);
        tracep->fullCData(oldp+2466,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 9U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0x17U)))),3);
        tracep->fullCData(oldp+2467,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 6U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0x1aU)))),3);
        tracep->fullCData(oldp+2468,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 3U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0x1dU)))),3);
        tracep->fullCData(oldp+2469,((7U & vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U])),3);
        tracep->fullCData(oldp+2470,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0x1dU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 3U)))),3);
        tracep->fullCData(oldp+2471,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0x1aU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 6U)))),3);
        tracep->fullCData(oldp+2472,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0x17U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 9U)))),3);
        tracep->fullCData(oldp+2473,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0x14U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0xcU)))),3);
        tracep->fullCData(oldp+2474,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0x11U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0xfU)))),3);
        tracep->fullCData(oldp+2475,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0xeU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0x12U)))),3);
        tracep->fullCData(oldp+2476,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0xbU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0x15U)))),3);
        tracep->fullCData(oldp+2477,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 8U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0x18U)))),3);
        tracep->fullCData(oldp+2478,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 5U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0x1bU)))),3);
        tracep->fullCData(oldp+2479,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 2U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0x1eU)))),3);
        tracep->fullCData(oldp+2480,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0x1fU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 1U)))),3);
        tracep->fullCData(oldp+2481,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0x1cU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 4U)))),3);
        tracep->fullCData(oldp+2482,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0x19U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 7U)))),3);
        tracep->fullCData(oldp+2483,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0x16U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0xaU)))),3);
        tracep->fullCData(oldp+2484,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0x13U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0xdU)))),3);
        tracep->fullCData(oldp+2485,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0x10U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0x10U)))),3);
        tracep->fullCData(oldp+2486,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0xdU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0x13U)))),3);
        tracep->fullCData(oldp+2487,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0xaU) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0x16U)))),3);
        tracep->fullCData(oldp+2488,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 7U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0x19U)))),3);
        tracep->fullCData(oldp+2489,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 4U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0x1cU)))),3);
        tracep->fullCData(oldp+2490,((7U & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 1U) 
                                            | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0x1fU)))),3);
        tracep->fullCData(oldp+2491,((7U & (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 2U))),3);
        tracep->fullCData(oldp+2492,((7U & (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 5U))),3);
        tracep->fullCData(oldp+2493,((7U & (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 8U))),3);
        tracep->fullCData(oldp+2494,((7U & (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 0xbU))),3);
        tracep->fullCData(oldp+2495,((7U & (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 0xeU))),3);
        tracep->fullCData(oldp+2496,((7U & (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 0x11U))),3);
        tracep->fullCData(oldp+2497,((7U & (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 0x14U))),3);
        tracep->fullCData(oldp+2498,((7U & (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 0x17U))),3);
        tracep->fullCData(oldp+2499,((7U & (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 0x1aU))),3);
        tracep->fullBit(oldp+2500,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstatus_en));
        tracep->fullBit(oldp+2501,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mscratch_en));
        tracep->fullBit(oldp+2502,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mtval_en));
        tracep->fullBit(oldp+2503,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dcsr_en));
        tracep->fullBit(oldp+2504,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__depc_en));
        tracep->fullBit(oldp+2505,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dscratch0_en));
        tracep->fullBit(oldp+2506,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dscratch1_en));
        tracep->fullBit(oldp+2507,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__cpuctrl_we));
        tracep->fullBit(oldp+2508,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__13__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+2509,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__14__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+2510,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__15__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullCData(oldp+2511,((0x3fU & vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0U])),6);
        tracep->fullCData(oldp+2512,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                << 0x1aU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0U] 
                                                  >> 6U)))),6);
        tracep->fullCData(oldp+2513,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                << 0x14U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0U] 
                                                  >> 0xcU)))),6);
        tracep->fullCData(oldp+2514,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                << 0xeU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0U] 
                                                  >> 0x12U)))),6);
        tracep->fullCData(oldp+2515,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                << 8U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0U] 
                                                  >> 0x18U)))),6);
        tracep->fullCData(oldp+2516,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                << 2U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0U] 
                                                  >> 0x1eU)))),6);
        tracep->fullCData(oldp+2517,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                << 0x1cU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                  >> 4U)))),6);
        tracep->fullCData(oldp+2518,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                << 0x16U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                  >> 0xaU)))),6);
        tracep->fullCData(oldp+2519,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                << 0x10U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                  >> 0x10U)))),6);
        tracep->fullCData(oldp+2520,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                << 0xaU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                  >> 0x16U)))),6);
        tracep->fullCData(oldp+2521,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                << 4U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                  >> 0x1cU)))),6);
        tracep->fullCData(oldp+2522,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                << 0x1eU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                  >> 2U)))),6);
        tracep->fullCData(oldp+2523,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                << 0x18U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                  >> 8U)))),6);
        tracep->fullCData(oldp+2524,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                << 0x12U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                  >> 0xeU)))),6);
        tracep->fullCData(oldp+2525,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                << 0xcU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                  >> 0x14U)))),6);
        tracep->fullCData(oldp+2526,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                << 6U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                  >> 0x1aU)))),6);
        tracep->fullCData(oldp+2527,((0x3fU & vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U])),6);
        tracep->fullCData(oldp+2528,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                << 0x1aU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                  >> 6U)))),6);
        tracep->fullCData(oldp+2529,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                << 0x14U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                  >> 0xcU)))),6);
        tracep->fullCData(oldp+2530,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                << 0xeU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                  >> 0x12U)))),6);
        tracep->fullCData(oldp+2531,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                << 8U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                  >> 0x18U)))),6);
        tracep->fullCData(oldp+2532,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                << 2U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                  >> 0x1eU)))),6);
        tracep->fullCData(oldp+2533,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                << 0x1cU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                  >> 4U)))),6);
        tracep->fullCData(oldp+2534,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                << 0x16U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                  >> 0xaU)))),6);
        tracep->fullCData(oldp+2535,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                << 0x10U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                  >> 0x10U)))),6);
        tracep->fullCData(oldp+2536,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                << 0xaU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                  >> 0x16U)))),6);
        tracep->fullCData(oldp+2537,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                << 4U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                  >> 0x1cU)))),6);
        tracep->fullCData(oldp+2538,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                << 0x1eU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                  >> 2U)))),6);
        tracep->fullCData(oldp+2539,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                << 0x18U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                  >> 8U)))),6);
        tracep->fullCData(oldp+2540,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                << 0x12U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                  >> 0xeU)))),6);
        tracep->fullCData(oldp+2541,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                << 0xcU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                  >> 0x14U)))),6);
        tracep->fullCData(oldp+2542,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                << 6U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                  >> 0x1aU)))),6);
        tracep->fullCData(oldp+2543,((0x3fU & vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U])),6);
        tracep->fullCData(oldp+2544,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                << 0x1aU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                  >> 6U)))),6);
        tracep->fullCData(oldp+2545,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                << 0x14U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                  >> 0xcU)))),6);
        tracep->fullCData(oldp+2546,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                << 0xeU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                  >> 0x12U)))),6);
        tracep->fullCData(oldp+2547,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                << 8U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                  >> 0x18U)))),6);
        tracep->fullCData(oldp+2548,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                << 2U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                  >> 0x1eU)))),6);
        tracep->fullCData(oldp+2549,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                << 0x1cU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                  >> 4U)))),6);
        tracep->fullCData(oldp+2550,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                << 0x16U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                  >> 0xaU)))),6);
        tracep->fullCData(oldp+2551,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                << 0x10U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                  >> 0x10U)))),6);
        tracep->fullCData(oldp+2552,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                << 0xaU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                  >> 0x16U)))),6);
        tracep->fullCData(oldp+2553,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                << 4U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                  >> 0x1cU)))),6);
        tracep->fullCData(oldp+2554,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                << 0x1eU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                  >> 2U)))),6);
        tracep->fullCData(oldp+2555,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                << 0x18U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                  >> 8U)))),6);
        tracep->fullCData(oldp+2556,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                << 0x12U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                  >> 0xeU)))),6);
        tracep->fullCData(oldp+2557,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                << 0xcU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                  >> 0x14U)))),6);
        tracep->fullCData(oldp+2558,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                << 6U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                  >> 0x1aU)))),6);
        tracep->fullCData(oldp+2559,((0x3fU & vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U])),6);
        tracep->fullCData(oldp+2560,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                << 0x1aU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                  >> 6U)))),6);
        tracep->fullCData(oldp+2561,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                << 0x14U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                  >> 0xcU)))),6);
        tracep->fullCData(oldp+2562,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                << 0xeU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                  >> 0x12U)))),6);
        tracep->fullCData(oldp+2563,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                << 8U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                  >> 0x18U)))),6);
        tracep->fullCData(oldp+2564,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                << 2U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                  >> 0x1eU)))),6);
        tracep->fullCData(oldp+2565,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                                << 0x1cU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                  >> 4U)))),6);
        tracep->fullCData(oldp+2566,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                                << 0x16U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                  >> 0xaU)))),6);
        tracep->fullCData(oldp+2567,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                                << 0x10U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                  >> 0x10U)))),6);
        tracep->fullCData(oldp+2568,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                                << 0xaU) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                  >> 0x16U)))),6);
        tracep->fullCData(oldp+2569,((0x3fU & ((vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                                << 4U) 
                                               | (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                  >> 0x1cU)))),6);
        tracep->fullCData(oldp+2570,((0x3fU & (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                               >> 2U))),6);
        tracep->fullCData(oldp+2571,((0x3fU & (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                               >> 8U))),6);
        tracep->fullCData(oldp+2572,((0x3fU & (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                               >> 0xeU))),6);
        tracep->fullCData(oldp+2573,((0x3fU & (vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                               >> 0x14U))),6);
        tracep->fullBit(oldp+2574,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_in_ready));
        tracep->fullBit(oldp+2575,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__csr_pipe_flush));
        tracep->fullBit(oldp+2576,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__halt_if));
        tracep->fullBit(oldp+2577,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__retain_id));
        tracep->fullBit(oldp+2578,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__special_req));
        tracep->fullBit(oldp+2579,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__csr_pipe_flush));
        tracep->fullBit(oldp+2580,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mepc_en));
        tracep->fullBit(oldp+2581,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcause_en));
        tracep->fullIData(oldp+2582,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_we),32);
        tracep->fullIData(oldp+2583,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounterh_we),32);
        tracep->fullIData(oldp+2584,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_incr),32);
        tracep->fullBit(oldp+2585,((1U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 1U))));
        tracep->fullBit(oldp+2586,((1U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 1U))));
        tracep->fullBit(oldp+2587,((1U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                          >> 1U))));
        tracep->fullIData(oldp+2588,((0x1fffffffU & 
                                      (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                       >> 3U))),29);
        tracep->fullIData(oldp+2589,((0x1fffffffU & 
                                      (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                       >> 3U))),29);
        tracep->fullIData(oldp+2590,((0x1fffffffU & 
                                      (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                       >> 3U))),29);
        tracep->fullBit(oldp+2591,((1U & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounterh_we)));
        tracep->fullBit(oldp+2592,((1U & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_we)));
        tracep->fullBit(oldp+2593,((1U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 2U))));
        tracep->fullBit(oldp+2594,((1U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 2U))));
        tracep->fullBit(oldp+2595,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_enable__DOT__qe));
        tracep->fullBit(oldp+2596,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2597,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2598,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2599,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2600,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2601,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2602,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2603,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2604,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2605,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2606,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2607,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2608,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2609,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2610,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2611,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2612,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2613,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2614,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2615,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2616,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2617,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2618,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2619,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2620,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2621,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2622,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2623,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2624,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2625,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2626,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2627,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2628,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2629,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2630,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2631,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2632,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_1__DOT__qe));
        tracep->fullBit(oldp+2633,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_2__DOT__qe));
        tracep->fullBit(oldp+2634,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_3__DOT__qe));
        tracep->fullBit(oldp+2635,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_9__DOT__qe));
        tracep->fullBit(oldp+2636,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_10__DOT__qe));
        tracep->fullBit(oldp+2637,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_11__DOT__qe));
        tracep->fullBit(oldp+2638,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_22__DOT__qe));
        tracep->fullBit(oldp+2639,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_23__DOT__qe));
        tracep->fullBit(oldp+2640,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_24__DOT__qe));
        tracep->fullBit(oldp+2641,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_25__DOT__qe));
        tracep->fullBit(oldp+2642,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio4__DOT__qe));
        tracep->fullBit(oldp+2643,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio5__DOT__qe));
        tracep->fullBit(oldp+2644,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio6__DOT__qe));
        tracep->fullBit(oldp+2645,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio8__DOT__qe));
        tracep->fullBit(oldp+2646,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio19__DOT__qe));
        tracep->fullBit(oldp+2647,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio22__DOT__qe));
        tracep->fullBit(oldp+2648,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio23__DOT__qe));
        tracep->fullBit(oldp+2649,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio26__DOT__qe));
        tracep->fullBit(oldp+2650,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_0__DOT__qe));
        tracep->fullBit(oldp+2651,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_1__DOT__qe));
        tracep->fullBit(oldp+2652,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_2__DOT__qe));
        tracep->fullBit(oldp+2653,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_3__DOT__qe));
        tracep->fullBit(oldp+2654,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_11__DOT__qe));
        tracep->fullBit(oldp+2655,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_12__DOT__qe));
        tracep->fullBit(oldp+2656,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_15__DOT__qe));
        tracep->fullBit(oldp+2657,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_21__DOT__qe));
        tracep->fullBit(oldp+2658,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_22__DOT__qe));
        tracep->fullBit(oldp+2659,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_23__DOT__qe));
        tracep->fullBit(oldp+2660,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_24__DOT__qe));
        tracep->fullBit(oldp+2661,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_threshold0__DOT__qe));
        tracep->fullBit(oldp+2662,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_msip0__DOT__qe));
        tracep->fullCData(oldp+2663,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2664,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2665,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2666,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2667,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2668,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2669,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2670,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2671,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2672,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2673,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2674,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2675,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2676,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2677,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2678,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2679,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2680,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2681,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2682,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2683,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2684,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2685,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2686,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2687,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2688,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2689,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2690,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2691,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2692,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2693,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2694,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2695,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2696,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2697,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2698,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2699,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2700,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2701,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2702,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2703,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2704,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2705,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2706,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2707,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2708,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2709,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2710,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2711,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2712,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2713,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2714,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2715,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2716,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_4__DOT__qe));
        tracep->fullBit(oldp+2717,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_5__DOT__qe));
        tracep->fullBit(oldp+2718,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_6__DOT__qe));
        tracep->fullBit(oldp+2719,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_7__DOT__qe));
        tracep->fullBit(oldp+2720,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_8__DOT__qe));
        tracep->fullBit(oldp+2721,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_12__DOT__qe));
        tracep->fullBit(oldp+2722,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_13__DOT__qe));
        tracep->fullBit(oldp+2723,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_14__DOT__qe));
        tracep->fullBit(oldp+2724,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_15__DOT__qe));
        tracep->fullBit(oldp+2725,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_16__DOT__qe));
        tracep->fullBit(oldp+2726,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_26__DOT__qe));
        tracep->fullBit(oldp+2727,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_27__DOT__qe));
        tracep->fullBit(oldp+2728,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_28__DOT__qe));
        tracep->fullBit(oldp+2729,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_29__DOT__qe));
        tracep->fullBit(oldp+2730,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_30__DOT__qe));
        tracep->fullBit(oldp+2731,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio9__DOT__qe));
        tracep->fullBit(oldp+2732,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio10__DOT__qe));
        tracep->fullBit(oldp+2733,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio11__DOT__qe));
        tracep->fullBit(oldp+2734,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio12__DOT__qe));
        tracep->fullBit(oldp+2735,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio13__DOT__qe));
        tracep->fullBit(oldp+2736,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio20__DOT__qe));
        tracep->fullBit(oldp+2737,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio21__DOT__qe));
        tracep->fullBit(oldp+2738,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_4__DOT__qe));
        tracep->fullBit(oldp+2739,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_5__DOT__qe));
        tracep->fullBit(oldp+2740,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_6__DOT__qe));
        tracep->fullBit(oldp+2741,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_7__DOT__qe));
        tracep->fullBit(oldp+2742,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_8__DOT__qe));
        tracep->fullBit(oldp+2743,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_9__DOT__qe));
        tracep->fullBit(oldp+2744,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_10__DOT__qe));
        tracep->fullBit(oldp+2745,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_25__DOT__qe));
        tracep->fullBit(oldp+2746,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_26__DOT__qe));
        tracep->fullBit(oldp+2747,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_27__DOT__qe));
        tracep->fullBit(oldp+2748,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_28__DOT__qe));
        tracep->fullBit(oldp+2749,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_29__DOT__qe));
        tracep->fullBit(oldp+2750,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_30__DOT__qe));
        tracep->fullBit(oldp+2751,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_31__DOT__qe));
        tracep->fullCData(oldp+2752,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2753,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2754,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2755,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2756,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2757,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2758,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2759,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2760,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2761,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2762,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2763,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2764,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2765,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2766,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2767,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2768,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2769,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2770,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2771,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2772,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2773,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2774,(vlTOPp->soc_top__DOT__intr_controller__DOT__irq_id_o[0]),5);
        tracep->fullBit(oldp+2775,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 7U))));
        tracep->fullBit(oldp+2776,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 6U))));
        tracep->fullBit(oldp+2777,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 9U))));
        tracep->fullBit(oldp+2778,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 8U))));
        tracep->fullBit(oldp+2779,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+2780,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+2781,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+2782,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2783,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+2784,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+2785,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+2786,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+2787,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+2788,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+2789,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2790,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2791,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+2792,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+2793,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+2794,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+2795,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+2796,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+2797,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+2798,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+2799,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+2800,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+2801,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2802,((1U & vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U])));
        tracep->fullBit(oldp+2803,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 3U))));
        tracep->fullBit(oldp+2804,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2805,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 5U))));
        tracep->fullBit(oldp+2806,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 4U))));
        tracep->fullBit(oldp+2807,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 7U))));
        tracep->fullBit(oldp+2808,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 6U))));
        tracep->fullBit(oldp+2809,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 9U))));
        tracep->fullBit(oldp+2810,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 8U))));
        tracep->fullBit(oldp+2811,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+2812,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+2813,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+2814,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2815,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+2816,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+2817,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+2818,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+2819,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+2820,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+2821,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2822,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2823,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+2824,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+2825,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+2826,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+2827,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+2828,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+2829,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+2830,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+2831,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+2832,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+2833,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2834,((1U & vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[2U])));
        tracep->fullBit(oldp+2835,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 3U))));
        tracep->fullBit(oldp+2836,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2837,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 5U))));
        tracep->fullBit(oldp+2838,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 4U))));
        tracep->fullCData(oldp+2839,((0x3fU & vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U])),6);
        tracep->fullCData(oldp+2840,(vlTOPp->soc_top__DOT__intr_controller__DOT__claim_id[0]),5);
        tracep->fullCData(oldp+2841,(vlTOPp->soc_top__DOT__intr_controller__DOT__cc_id[0]),5);
        tracep->fullBit(oldp+2842,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_4__DOT__q));
        tracep->fullBit(oldp+2843,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_5__DOT__q));
        tracep->fullBit(oldp+2844,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_6__DOT__q));
        tracep->fullBit(oldp+2845,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_7__DOT__q));
        tracep->fullBit(oldp+2846,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_8__DOT__q));
        tracep->fullBit(oldp+2847,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_9__DOT__q));
        tracep->fullBit(oldp+2848,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_10__DOT__q));
        tracep->fullBit(oldp+2849,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_11__DOT__q));
        tracep->fullBit(oldp+2850,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_12__DOT__q));
        tracep->fullBit(oldp+2851,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_13__DOT__q));
        tracep->fullBit(oldp+2852,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_14__DOT__q));
        tracep->fullBit(oldp+2853,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_15__DOT__q));
        tracep->fullBit(oldp+2854,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_16__DOT__q));
        tracep->fullBit(oldp+2855,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_17__DOT__q));
        tracep->fullBit(oldp+2856,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_18__DOT__q));
        tracep->fullBit(oldp+2857,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_19__DOT__q));
        tracep->fullBit(oldp+2858,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_20__DOT__q));
        tracep->fullBit(oldp+2859,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_21__DOT__q));
        tracep->fullBit(oldp+2860,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_22__DOT__q));
        tracep->fullBit(oldp+2861,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_23__DOT__q));
        tracep->fullBit(oldp+2862,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_24__DOT__q));
        tracep->fullBit(oldp+2863,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_25__DOT__q));
        tracep->fullBit(oldp+2864,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_26__DOT__q));
        tracep->fullBit(oldp+2865,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_27__DOT__q));
        tracep->fullBit(oldp+2866,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_28__DOT__q));
        tracep->fullBit(oldp+2867,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_29__DOT__q));
        tracep->fullBit(oldp+2868,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_30__DOT__q));
        tracep->fullBit(oldp+2869,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_31__DOT__q));
        tracep->fullCData(oldp+2870,((0x3fU & vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U])),6);
        tracep->fullBit(oldp+2871,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 6U))));
        tracep->fullBit(oldp+2872,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 7U))));
        tracep->fullBit(oldp+2873,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 8U))));
        tracep->fullBit(oldp+2874,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 9U))));
        tracep->fullBit(oldp+2875,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+2876,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+2877,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2878,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+2879,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+2880,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+2881,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+2882,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+2883,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+2884,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+2885,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2886,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2887,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+2888,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+2889,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+2890,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+2891,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+2892,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+2893,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+2894,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+2895,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+2896,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+2897,((1U & vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U])));
        tracep->fullBit(oldp+2898,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2899,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2900,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 3U))));
        tracep->fullBit(oldp+2901,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 4U))));
        tracep->fullBit(oldp+2902,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 5U))));
        tracep->fullBit(oldp+2903,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 6U))));
        tracep->fullBit(oldp+2904,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 7U))));
        tracep->fullBit(oldp+2905,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 8U))));
        tracep->fullBit(oldp+2906,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 9U))));
        tracep->fullBit(oldp+2907,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+2908,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+2909,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2910,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+2911,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+2912,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+2913,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+2914,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+2915,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+2916,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+2917,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2918,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2919,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+2920,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+2921,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+2922,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+2923,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+2924,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+2925,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+2926,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+2927,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+2928,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+2929,((1U & vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[2U])));
        tracep->fullBit(oldp+2930,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2931,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2932,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 3U))));
        tracep->fullBit(oldp+2933,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+2934,((1U & (vlTOPp->soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 5U))));
        tracep->fullIData(oldp+2935,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_state__q),32);
        tracep->fullBit(oldp+2936,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2937,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2938,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2939,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2940,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2941,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2942,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2943,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2944,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+2945,((1U & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2946,((1U & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+2947,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+2948,((1U & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2949,((1U & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+2950,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+2951,((1U & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2952,((1U & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullIData(oldp+2953,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_gateway__DOT__src_q),32);
        tracep->fullBit(oldp+2954,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_0__DOT__qe));
        tracep->fullBit(oldp+2955,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio25__DOT__qe));
        tracep->fullBit(oldp+2956,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_14__DOT__qe));
        tracep->fullBit(oldp+2957,(vlTOPp->soc_top__DOT__iccm__DOT__instr_valid));
        tracep->fullSData(oldp+2958,((0x1fffU & vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage)),13);
        tracep->fullSData(oldp+2959,((0x1fffU & (vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                 >> 0xdU))),13);
        tracep->fullCData(oldp+2960,((0x1fU & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage))),5);
        tracep->fullCData(oldp+2961,((0x1fU & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage) 
                                               >> 5U))),5);
        tracep->fullQData(oldp+2962,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[0U]))))),33);
        tracep->fullQData(oldp+2964,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                          << 0x1fU) 
                                         | ((QData)((IData)(
                                                            vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                            >> 1U)))),33);
        tracep->fullCData(oldp+2966,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+2967,((1U & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2968,((1U & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+2969,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+2970,((1U & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2971,((1U & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+2972,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+2973,((1U & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2974,((1U & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullIData(oldp+2975,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_gateway__DOT__ia),32);
        tracep->fullBit(oldp+2976,((1U & (IData)((vlTOPp->soc_top__DOT__iccm_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2977,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__iccm_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2978,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__iccm_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2979,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__iccm_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2980,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__iccm_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2981,((1U & (IData)((vlTOPp->soc_top__DOT__iccm_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2982,((IData)((vlTOPp->soc_top__DOT__iccm_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2983,((1U & (IData)((vlTOPp->soc_top__DOT__iccm_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2984,((1U & (IData)(vlTOPp->soc_top__DOT__iccm_to_xbar))));
        tracep->fullCData(oldp+2985,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2986,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2987,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2988,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullIData(oldp+2989,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__rdata_tlword),32);
        tracep->fullIData(oldp+2990,((IData)((vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o 
                                              >> 1U))),32);
        tracep->fullBit(oldp+2991,((1U & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o))));
        tracep->fullIData(oldp+2992,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__rdata_tlword),32);
        tracep->fullQData(oldp+2993,(((QData)((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__rdata_tlword)) 
                                      << 1U)),33);
        tracep->fullQData(oldp+2995,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullQData(oldp+2997,(((QData)((IData)(vlTOPp->soc_top__DOT__intr_gpio)) 
                                      << 1U)),33);
        tracep->fullIData(oldp+2999,(vlTOPp->soc_top__DOT__intr_gpio),32);
        tracep->fullBit(oldp+3000,((1U & (~ (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3001,((1U & (~ (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+3002,((1U & (~ (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3003,((1U & (~ (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3004,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3005,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3006,((1U & (~ (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+3007,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3008,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3009,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3010,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullIData(oldp+3011,((0xfffffffeU & 
                                      (vlTOPp->soc_top__DOT__intr_gpio 
                                       << 1U))),32);
        tracep->fullCData(oldp+3012,((3U & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 0xbU))),2);
        tracep->fullBit(oldp+3013,((1U & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                          >> 0xaU))));
        tracep->fullCData(oldp+3014,((3U & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 8U))),2);
        tracep->fullCData(oldp+3015,((0xffU & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o))),8);
        tracep->fullBit(oldp+3016,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+3017,((0xfU & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o) 
                                              >> 1U))),4);
        tracep->fullBit(oldp+3018,((1U & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o))));
        tracep->fullSData(oldp+3019,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullCData(oldp+3020,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullBit(oldp+3021,((1U & (~ (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullIData(oldp+3022,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__rmask),32);
        tracep->fullBit(oldp+3023,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3024,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullIData(oldp+3025,((0xfffffU & vlTOPp->soc_top__DOT__gpio_32__DOT__cio_gpio_q)),20);
        tracep->fullIData(oldp+3026,(vlTOPp->soc_top__DOT__gpio_32__DOT__cio_gpio_q),32);
        tracep->fullIData(oldp+3027,(vlTOPp->soc_top__DOT__gpio_32__DOT__cio_gpio_en_q),32);
        tracep->fullIData(oldp+3028,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_data_in__DOT__q),32);
        tracep->fullBit(oldp+3029,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_state__DOT__qe));
        tracep->fullBit(oldp+3030,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+3031,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3032,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3033,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3034,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+3035,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio24__DOT__qe));
        tracep->fullBit(oldp+3036,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_13__DOT__qe));
        tracep->fullBit(oldp+3037,((1U & (IData)((vlTOPp->soc_top__DOT__xbar_to_ifu 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3038,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__xbar_to_ifu 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3039,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__xbar_to_ifu 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3040,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__xbar_to_ifu 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3041,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__xbar_to_ifu 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3042,((1U & (IData)((vlTOPp->soc_top__DOT__xbar_to_ifu 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3043,((IData)((vlTOPp->soc_top__DOT__xbar_to_ifu 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3044,((1U & (IData)((vlTOPp->soc_top__DOT__xbar_to_ifu 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3045,((1U & (IData)(vlTOPp->soc_top__DOT__xbar_to_ifu))));
        tracep->fullBit(oldp+3046,((1U & (IData)(vlTOPp->soc_top__DOT__xbar_to_ifu))));
        tracep->fullBit(oldp+3047,((1U & (IData)((vlTOPp->soc_top__DOT__xbar_to_ifu 
                                                  >> 0x33U)))));
        tracep->fullIData(oldp+3048,((IData)((vlTOPp->soc_top__DOT__xbar_to_ifu 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3049,((1U & (IData)((vlTOPp->soc_top__DOT__xbar_to_ifu 
                                                  >> 1U)))));
        tracep->fullIData(oldp+3050,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_rdata),32);
        tracep->fullBit(oldp+3051,((3U != (3U & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_rdata))));
        tracep->fullBit(oldp+3052,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_or_pmp_err));
        tracep->fullIData(oldp+3053,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata),32);
        tracep->fullBit(oldp+3054,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err));
        tracep->fullBit(oldp+3055,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__aligned_is_compressed));
        tracep->fullBit(oldp+3056,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed));
        tracep->fullCData(oldp+3057,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3058,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3059,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3060,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullIData(oldp+3061,(((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[7U] 
                                       << 0xaU) | (
                                                   vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                                   >> 0x16U))),32);
        tracep->fullBit(oldp+3062,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                          >> 0x15U))));
        tracep->fullIData(oldp+3063,(((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                       << 0xbU) | (
                                                   vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                                   >> 0x15U))),32);
        tracep->fullBit(oldp+3064,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                          >> 0x14U))));
        tracep->fullIData(oldp+3065,(((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                       << 0xcU) | (
                                                   vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                   >> 0x14U))),32);
        tracep->fullSData(oldp+3066,((0x3ffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                                 << 0x16U) 
                                                | (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                   >> 0xaU)))),10);
        tracep->fullSData(oldp+3067,((0x3ffU & vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[4U])),10);
        tracep->fullSData(oldp+3068,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[3U] 
                                                    >> 0x10U)))),16);
        tracep->fullSData(oldp+3069,((0xffffU & vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[3U])),16);
        tracep->fullIData(oldp+3070,(vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[2U]),32);
        tracep->fullSData(oldp+3071,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[2U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[1U] 
                                                    >> 0x10U)))),16);
        tracep->fullSData(oldp+3072,((0xffffU & vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[1U])),16);
        tracep->fullSData(oldp+3073,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[1U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[0U] 
                                                    >> 0x10U)))),16);
        tracep->fullSData(oldp+3074,((0xffffU & vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[0U])),16);
        tracep->fullIData(oldp+3075,(((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                       << 0xcU) | (
                                                   vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                   >> 0x14U))),32);
        tracep->fullSData(oldp+3076,((0x3ffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                                 << 0x16U) 
                                                | (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                   >> 0xaU)))),10);
        tracep->fullSData(oldp+3077,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[3U] 
                                                    >> 0x10U)))),16);
        tracep->fullIData(oldp+3078,(vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[2U]),32);
        tracep->fullSData(oldp+3079,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[2U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[1U] 
                                                    >> 0x10U)))),16);
        tracep->fullSData(oldp+3080,((0xffffU & vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[1U])),16);
        tracep->fullSData(oldp+3081,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[1U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[0U] 
                                                    >> 0x10U)))),16);
        tracep->fullSData(oldp+3082,((0xffffU & vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[0U])),16);
        tracep->fullBit(oldp+3083,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                          >> 0x15U))));
        tracep->fullIData(oldp+3084,(((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[7U] 
                                       << 0xaU) | (
                                                   vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                                   >> 0x16U))),32);
        tracep->fullBit(oldp+3085,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                          >> 0x14U))));
        tracep->fullIData(oldp+3086,(((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                       << 0xbU) | (
                                                   vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                                   >> 0x15U))),32);
        tracep->fullSData(oldp+3087,((0x3ffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                                 << 0x16U) 
                                                | (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                   >> 0xaU)))),16);
        tracep->fullSData(oldp+3088,((0x3ffU & vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[4U])),16);
        tracep->fullSData(oldp+3089,((0xffffU & vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[3U])),16);
        tracep->fullBit(oldp+3090,((1U & (vlTOPp->soc_top__DOT__ifu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3091,((7U & (vlTOPp->soc_top__DOT__ifu_to_xbar[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3092,((7U & (vlTOPp->soc_top__DOT__ifu_to_xbar[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3093,((3U & (vlTOPp->soc_top__DOT__ifu_to_xbar[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3094,((0xffU & (vlTOPp->soc_top__DOT__ifu_to_xbar[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3095,(((vlTOPp->soc_top__DOT__ifu_to_xbar[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->soc_top__DOT__ifu_to_xbar[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3096,((0xfU & ((vlTOPp->soc_top__DOT__ifu_to_xbar[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__ifu_to_xbar[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3097,(((vlTOPp->soc_top__DOT__ifu_to_xbar[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->soc_top__DOT__ifu_to_xbar[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3098,((1U & vlTOPp->soc_top__DOT__ifu_to_xbar[0U])));
        tracep->fullBit(oldp+3099,(vlTOPp->soc_top__DOT__u_top__DOT__instr_req));
        tracep->fullIData(oldp+3100,((0xfffffffcU & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_addr)),32);
        tracep->fullBit(oldp+3101,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req));
        tracep->fullBit(oldp+3102,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_mtvec_init));
        tracep->fullIData(oldp+3103,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n),32);
        tracep->fullBit(oldp+3104,((1U & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n)));
        tracep->fullIData(oldp+3105,((0xfffffffeU & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n)),32);
        tracep->fullBit(oldp+3106,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_new_req));
        tracep->fullBit(oldp+3107,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_d));
        tracep->fullCData(oldp+3108,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_pmp_err_n),2);
        tracep->fullIData(oldp+3109,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_addr),32);
        tracep->fullBit(oldp+3110,((1U & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3111,((7U & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3112,((7U & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3113,((3U & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3114,((0xffU & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3115,(((vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_iccm[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3116,((0xfU & ((vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__xbar_to_iccm[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3117,(((vlTOPp->soc_top__DOT__xbar_to_iccm[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_iccm[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3118,((1U & vlTOPp->soc_top__DOT__xbar_to_iccm[0U])));
        tracep->fullCData(oldp+3119,(((4U != (7U & 
                                              (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                               >> 0x12U)))
                                       ? 0U : 1U)),2);
        tracep->fullCData(oldp+3120,((3U & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3121,((0xffU & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                               >> 5U))),8);
        tracep->fullCData(oldp+3122,((0xfU & ((vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__xbar_to_iccm[1U] 
                                                 >> 1U)))),4);
        tracep->fullBit(oldp+3123,((((0U == (7U & (
                                                   vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+3124,((0U == (7U & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+3125,((1U == (7U & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+3126,((4U == (7U & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                                 >> 0x12U)))));
        tracep->fullCData(oldp+3127,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->soc_top__DOT__xbar_to_iccm[1U] 
                                                        >> 5U)))))),4);
        tracep->fullCData(oldp+3128,((0x1eU & vlTOPp->soc_top__DOT__xbar_to_iccm[1U])),5);
        tracep->fullIData(oldp+3129,(((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xeU] 
                                       << 0x15U) | 
                                      (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xdU] 
                                       >> 0xbU))),32);
        tracep->fullIData(oldp+3130,(((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xdU] 
                                       << 0x15U) | 
                                      (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xcU] 
                                       >> 0xbU))),32);
        tracep->fullIData(oldp+3131,(((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xcU] 
                                       << 0x15U) | 
                                      (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xbU] 
                                       >> 0xbU))),32);
        tracep->fullBit(oldp+3132,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xbU] 
                                          >> 0xaU))));
        tracep->fullIData(oldp+3133,(((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xbU] 
                                       << 0x16U) | 
                                      (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xaU] 
                                       >> 0xaU))),32);
        tracep->fullBit(oldp+3134,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xaU] 
                                          >> 9U))));
        tracep->fullSData(oldp+3135,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xaU] 
                                                  << 7U) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[9U] 
                                                    >> 0x19U)))),16);
        tracep->fullBit(oldp+3136,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[9U] 
                                          >> 0x18U))));
        tracep->fullSData(oldp+3137,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xaU] 
                                                  << 0x18U) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[9U] 
                                                    >> 8U)))),16);
        tracep->fullBit(oldp+3138,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[9U] 
                                          >> 7U))));
        tracep->fullSData(oldp+3139,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[9U] 
                                                  << 9U) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[8U] 
                                                    >> 0x17U)))),16);
        tracep->fullBit(oldp+3140,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[8U] 
                                          >> 0x16U))));
        tracep->fullSData(oldp+3141,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[9U] 
                                                  << 0x1aU) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[8U] 
                                                    >> 6U)))),16);
        tracep->fullBit(oldp+3142,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[8U] 
                                          >> 5U))));
        tracep->fullIData(oldp+3143,(((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[8U] 
                                       << 0x1bU) | 
                                      (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[7U] 
                                       >> 5U))),32);
        tracep->fullBit(oldp+3144,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[7U] 
                                          >> 4U))));
        tracep->fullSData(oldp+3145,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[7U] 
                                                  << 0xcU) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[6U] 
                                                    >> 0x14U)))),16);
        tracep->fullBit(oldp+3146,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[6U] 
                                          >> 0x13U))));
        tracep->fullSData(oldp+3147,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[7U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[6U] 
                                                    >> 3U)))),16);
        tracep->fullBit(oldp+3148,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[6U] 
                                          >> 2U))));
        tracep->fullSData(oldp+3149,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[6U] 
                                                  << 0xeU) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[5U] 
                                                    >> 0x12U)))),16);
        tracep->fullBit(oldp+3150,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[5U] 
                                          >> 0x11U))));
        tracep->fullSData(oldp+3151,((0xffffU & ((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[6U] 
                                                  << 0x1fU) 
                                                 | (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[5U] 
                                                    >> 1U)))),16);
        tracep->fullBit(oldp+3152,((1U & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[5U])));
        tracep->fullIData(oldp+3153,(vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[4U]),32);
        tracep->fullIData(oldp+3154,(vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[3U]),32);
        tracep->fullIData(oldp+3155,(vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[2U]),32);
        tracep->fullIData(oldp+3156,(vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[1U]),32);
        tracep->fullIData(oldp+3157,(vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U]),32);
        tracep->fullIData(oldp+3158,(((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xdU] 
                                       << 0x15U) | 
                                      (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xcU] 
                                       >> 0xbU))),32);
        tracep->fullIData(oldp+3159,(((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xcU] 
                                       << 0x15U) | 
                                      (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xbU] 
                                       >> 0xbU))),32);
        tracep->fullBit(oldp+3160,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xbU] 
                                          >> 0xaU))));
        tracep->fullIData(oldp+3161,(((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xeU] 
                                       << 0x15U) | 
                                      (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xdU] 
                                       >> 0xbU))),32);
        tracep->fullBit(oldp+3162,((1U & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])));
        tracep->fullBit(oldp+3163,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+3164,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 2U))));
        tracep->fullBit(oldp+3165,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 3U))));
        tracep->fullBit(oldp+3166,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 4U))));
        tracep->fullBit(oldp+3167,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 5U))));
        tracep->fullBit(oldp+3168,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 6U))));
        tracep->fullBit(oldp+3169,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 7U))));
        tracep->fullBit(oldp+3170,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 8U))));
        tracep->fullBit(oldp+3171,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 9U))));
        tracep->fullBit(oldp+3172,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+3173,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+3174,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3175,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+3176,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+3177,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+3178,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+3179,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+3180,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+3181,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+3182,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+3183,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3184,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+3185,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+3186,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+3187,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+3188,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+3189,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+3190,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+3191,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+3192,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+3193,((1U & (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x1fU))));
        tracep->fullIData(oldp+3194,(vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_d),32);
        tracep->fullBit(oldp+3195,((0U != vlTOPp->soc_top__DOT__gpio_32__DOT__intr_hw__DOT__new_event)));
        tracep->fullIData(oldp+3196,(vlTOPp->soc_top__DOT__gpio_32__DOT__intr_hw__DOT__new_event),32);
        tracep->fullIData(oldp+3197,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_rdata_next),32);
        tracep->fullCData(oldp+3198,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstatus_d),6);
        tracep->fullBit(oldp+3199,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mie_en));
        tracep->fullBit(oldp+3200,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mtvec_en));
        tracep->fullIData(oldp+3201,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dcsr_d),32);
        tracep->fullBit(oldp+3202,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_we));
        tracep->fullBit(oldp+3203,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_ctrl_en_rising__DOT__qe));
        tracep->fullBit(oldp+3204,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_ctrl_en_falling__DOT__qe));
        tracep->fullBit(oldp+3205,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_ctrl_en_lvlhigh__DOT__qe));
        tracep->fullBit(oldp+3206,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_ctrl_en_lvllow__DOT__qe));
        tracep->fullBit(oldp+3207,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_ctrl_en_input_filter__DOT__qe));
        tracep->fullCData(oldp+3208,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3209,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3210,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3211,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3212,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3213,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3214,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3215,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3216,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3217,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3218,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3219,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3220,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3221,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+3222,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_17__DOT__qe));
        tracep->fullBit(oldp+3223,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_18__DOT__qe));
        tracep->fullBit(oldp+3224,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_19__DOT__qe));
        tracep->fullBit(oldp+3225,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_20__DOT__qe));
        tracep->fullBit(oldp+3226,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_21__DOT__qe));
        tracep->fullBit(oldp+3227,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_31__DOT__qe));
        tracep->fullBit(oldp+3228,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio0__DOT__qe));
        tracep->fullBit(oldp+3229,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio1__DOT__qe));
        tracep->fullBit(oldp+3230,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio2__DOT__qe));
        tracep->fullBit(oldp+3231,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio3__DOT__qe));
        tracep->fullBit(oldp+3232,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio7__DOT__qe));
        tracep->fullBit(oldp+3233,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio14__DOT__qe));
        tracep->fullBit(oldp+3234,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio15__DOT__qe));
        tracep->fullBit(oldp+3235,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio16__DOT__qe));
        tracep->fullBit(oldp+3236,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio17__DOT__qe));
        tracep->fullBit(oldp+3237,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio18__DOT__qe));
        tracep->fullBit(oldp+3238,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio27__DOT__qe));
        tracep->fullBit(oldp+3239,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio28__DOT__qe));
        tracep->fullBit(oldp+3240,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio29__DOT__qe));
        tracep->fullBit(oldp+3241,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio30__DOT__qe));
        tracep->fullBit(oldp+3242,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio31__DOT__qe));
        tracep->fullBit(oldp+3243,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_16__DOT__qe));
        tracep->fullBit(oldp+3244,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_17__DOT__qe));
        tracep->fullBit(oldp+3245,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_18__DOT__qe));
        tracep->fullBit(oldp+3246,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_19__DOT__qe));
        tracep->fullBit(oldp+3247,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_20__DOT__qe));
        tracep->fullBit(oldp+3248,(vlTOPp->soc_top__DOT__u_tempsense__DOT__CLK_SEL));
        tracep->fullCData(oldp+3249,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3250,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3251,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3252,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3253,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3254,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3255,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3256,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3257,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3258,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3259,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3260,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3261,(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3262,((0xfU == (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+3263,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_err));
        tracep->fullIData(oldp+3264,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_decompressed),32);
        tracep->fullBit(oldp+3265,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__illegal_c_insn));
        tracep->fullWData(oldp+3266,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_d),96);
        tracep->fullCData(oldp+3269,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_d),3);
        tracep->fullBit(oldp+3270,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__d_ack));
        tracep->fullBit(oldp+3271,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullSData(oldp+3272,(vlTOPp->soc_top__DOT__iccm__DOT__addr),12);
        tracep->fullIData(oldp+3273,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__wmask_int),32);
        tracep->fullIData(oldp+3274,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__wmask_int),32);
        tracep->fullIData(oldp+3275,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+3276,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+3277,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_err__DOT__fulldata_chk));
        tracep->fullIData(oldp+3278,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__wdata_int),32);
        tracep->fullBit(oldp+3279,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__tlul_error));
        tracep->fullBit(oldp+3280,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__tlul_error));
        tracep->fullIData(oldp+3281,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+3282,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__exception_pc),32);
        tracep->fullIData(oldp+3283,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mie_d),18);
        tracep->fullIData(oldp+3284,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mepc_d),32);
        tracep->fullCData(oldp+3285,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcause_d),6);
        tracep->fullIData(oldp+3286,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mtval_d),32);
        tracep->fullIData(oldp+3287,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__depc_d),32);
        tracep->fullBit(oldp+3288,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw));
        tracep->fullBit(oldp+3289,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__gnt_or_pmp_err));
        tracep->fullBit(oldp+3290,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rvalid_or_pmp_err));
        tracep->fullCData(oldp+3291,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n),2);
        tracep->fullCData(oldp+3292,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rvalid_or_pmp_err)
                                       ? (1U & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n) 
                                                >> 1U))
                                       : (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n))),2);
        tracep->fullCData(oldp+3293,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n),2);
        tracep->fullCData(oldp+3294,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rvalid_or_pmp_err)
                                       ? (1U & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n) 
                                                >> 1U))
                                       : (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n))),2);
        tracep->fullBit(oldp+3295,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid));
        tracep->fullCData(oldp+3296,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed),3);
        tracep->fullBit(oldp+3297,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid));
        tracep->fullBit(oldp+3298,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two));
        tracep->fullBit(oldp+3299,(vlTOPp->soc_top__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_d));
        tracep->fullIData(oldp+3300,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__rf_wdata_wb),32);
        tracep->fullIData(oldp+3301,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_rdata_ext),32);
        tracep->fullBit(oldp+3302,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__id_fsm_d));
        tracep->fullBit(oldp+3303,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__addr_update));
        tracep->fullBit(oldp+3304,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ctrl_update));
        tracep->fullBit(oldp+3305,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_update));
        tracep->fullBit(oldp+3306,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__handle_misaligned_d));
        tracep->fullBit(oldp+3307,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__pmp_err_d));
        tracep->fullBit(oldp+3308,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__lsu_err_d));
        tracep->fullCData(oldp+3309,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_ns),3);
        tracep->fullIData(oldp+3310,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__we_a_dec),31);
        tracep->fullBit(oldp+3311,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_0_we));
        tracep->fullBit(oldp+3312,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_1_we));
        tracep->fullBit(oldp+3313,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_2_we));
        tracep->fullBit(oldp+3314,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_3_we));
        tracep->fullBit(oldp+3315,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_4_we));
        tracep->fullBit(oldp+3316,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_5_we));
        tracep->fullBit(oldp+3317,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_6_we));
        tracep->fullBit(oldp+3318,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_7_we));
        tracep->fullBit(oldp+3319,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_8_we));
        tracep->fullBit(oldp+3320,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_9_we));
        tracep->fullBit(oldp+3321,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_10_we));
        tracep->fullBit(oldp+3322,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_11_we));
        tracep->fullBit(oldp+3323,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_12_we));
        tracep->fullBit(oldp+3324,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_13_we));
        tracep->fullBit(oldp+3325,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_14_we));
        tracep->fullBit(oldp+3326,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_15_we));
        tracep->fullBit(oldp+3327,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_22_we));
        tracep->fullBit(oldp+3328,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_23_we));
        tracep->fullBit(oldp+3329,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_24_we));
        tracep->fullBit(oldp+3330,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_25_we));
        tracep->fullBit(oldp+3331,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_26_we));
        tracep->fullBit(oldp+3332,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_27_we));
        tracep->fullBit(oldp+3333,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_28_we));
        tracep->fullBit(oldp+3334,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_29_we));
        tracep->fullBit(oldp+3335,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio5_we));
        tracep->fullBit(oldp+3336,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio6_we));
        tracep->fullBit(oldp+3337,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio8_we));
        tracep->fullBit(oldp+3338,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio9_we));
        tracep->fullBit(oldp+3339,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio10_we));
        tracep->fullBit(oldp+3340,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio11_we));
        tracep->fullBit(oldp+3341,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio12_we));
        tracep->fullBit(oldp+3342,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio21_we));
        tracep->fullBit(oldp+3343,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio24_we));
        tracep->fullBit(oldp+3344,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio25_we));
        tracep->fullBit(oldp+3345,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio26_we));
        tracep->fullBit(oldp+3346,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio30_we));
        tracep->fullBit(oldp+3347,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio31_we));
        tracep->fullBit(oldp+3348,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_0_we));
        tracep->fullBit(oldp+3349,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_1_we));
        tracep->fullBit(oldp+3350,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_2_we));
        tracep->fullBit(oldp+3351,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_3_we));
        tracep->fullBit(oldp+3352,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_4_we));
        tracep->fullBit(oldp+3353,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_5_we));
        tracep->fullBit(oldp+3354,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_6_we));
        tracep->fullBit(oldp+3355,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_7_we));
        tracep->fullBit(oldp+3356,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_8_we));
        tracep->fullBit(oldp+3357,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_10_we));
        tracep->fullBit(oldp+3358,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_13_we));
        tracep->fullBit(oldp+3359,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_14_we));
        tracep->fullBit(oldp+3360,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_15_we));
        tracep->fullBit(oldp+3361,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_19_we));
        tracep->fullBit(oldp+3362,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_20_we));
        tracep->fullBit(oldp+3363,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_21_we));
        tracep->fullBit(oldp+3364,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_22_we));
        tracep->fullBit(oldp+3365,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_23_we));
        tracep->fullBit(oldp+3366,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_24_we));
        tracep->fullBit(oldp+3367,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_25_we));
        tracep->fullBit(oldp+3368,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_26_we));
        tracep->fullBit(oldp+3369,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_27_we));
        tracep->fullBit(oldp+3370,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_28_we));
        tracep->fullBit(oldp+3371,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_29_we));
        tracep->fullBit(oldp+3372,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_30_we));
        tracep->fullBit(oldp+3373,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_31_we));
        tracep->fullBit(oldp+3374,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__threshold0_we));
        tracep->fullBit(oldp+3375,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__msip0_we));
        tracep->fullBit(oldp+3376,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_state_we));
        tracep->fullBit(oldp+3377,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_enable_we));
        tracep->fullBit(oldp+3378,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_rising_we));
        tracep->fullBit(oldp+3379,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_falling_we));
        tracep->fullBit(oldp+3380,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_lvlhigh_we));
        tracep->fullBit(oldp+3381,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_lvllow_we));
        tracep->fullBit(oldp+3382,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__ctrl_en_input_filter_we));
        tracep->fullIData(oldp+3383,(vlTOPp->soc_top__DOT__intr_controller__DOT__claim),32);
        tracep->fullCData(oldp+3384,(vlTOPp->soc_top__DOT__intr_controller__DOT__complete_id[0]),5);
        tracep->fullIData(oldp+3385,(vlTOPp->soc_top__DOT__intr_controller__DOT__complete),32);
        tracep->fullCData(oldp+3386,(vlTOPp->soc_top__DOT__intr_controller__DOT__threshold[0]),3);
        tracep->fullBit(oldp+3387,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_16_we));
        tracep->fullBit(oldp+3388,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_17_we));
        tracep->fullBit(oldp+3389,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_18_we));
        tracep->fullBit(oldp+3390,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_19_we));
        tracep->fullBit(oldp+3391,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_20_we));
        tracep->fullBit(oldp+3392,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_21_we));
        tracep->fullBit(oldp+3393,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_30_we));
        tracep->fullBit(oldp+3394,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_31_we));
        tracep->fullBit(oldp+3395,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio0_we));
        tracep->fullBit(oldp+3396,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio1_we));
        tracep->fullBit(oldp+3397,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio2_we));
        tracep->fullBit(oldp+3398,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio3_we));
        tracep->fullBit(oldp+3399,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio4_we));
        tracep->fullBit(oldp+3400,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio13_we));
        tracep->fullBit(oldp+3401,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio14_we));
        tracep->fullBit(oldp+3402,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio15_we));
        tracep->fullBit(oldp+3403,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio16_we));
        tracep->fullBit(oldp+3404,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio17_we));
        tracep->fullBit(oldp+3405,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio18_we));
        tracep->fullBit(oldp+3406,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio19_we));
        tracep->fullBit(oldp+3407,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio20_we));
        tracep->fullBit(oldp+3408,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio22_we));
        tracep->fullBit(oldp+3409,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio23_we));
        tracep->fullBit(oldp+3410,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio27_we));
        tracep->fullBit(oldp+3411,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio28_we));
        tracep->fullBit(oldp+3412,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio29_we));
        tracep->fullBit(oldp+3413,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_9_we));
        tracep->fullBit(oldp+3414,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_11_we));
        tracep->fullBit(oldp+3415,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_12_we));
        tracep->fullBit(oldp+3416,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_16_we));
        tracep->fullBit(oldp+3417,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_17_we));
        tracep->fullBit(oldp+3418,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_18_we));
        tracep->fullCData(oldp+3419,(vlTOPp->soc_top__DOT__intr_controller__DOT__threshold
                                     [0U]),3);
        tracep->fullBit(oldp+3420,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_new_id_d));
        tracep->fullCData(oldp+3421,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_d),3);
        tracep->fullCData(oldp+3422,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped),3);
        tracep->fullBit(oldp+3423,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo));
        tracep->fullQData(oldp+3424,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_upd),64);
        tracep->fullQData(oldp+3426,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_load),64);
        tracep->fullBit(oldp+3428,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__we));
        tracep->fullQData(oldp+3429,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_d),64);
        tracep->fullQData(oldp+3431,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_upd),64);
        tracep->fullQData(oldp+3433,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_load),64);
        tracep->fullBit(oldp+3435,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__we));
        tracep->fullQData(oldp+3436,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_d),64);
        tracep->fullBit(oldp+3438,(vlTOPp->clk_i));
        tracep->fullBit(oldp+3439,(vlTOPp->rst_ni));
        tracep->fullIData(oldp+3440,(vlTOPp->gpio_i),20);
        tracep->fullIData(oldp+3441,(vlTOPp->gpio_o),20);
        tracep->fullBit(oldp+3442,((((IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__a_ack) 
                                     & (4U == (7U & 
                                               (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [6U][2U] 
                                                >> 0x12U)))) 
                                    & (~ ((((IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__wr_req) 
                                            & (0U != 
                                               (3U 
                                                & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [6U][2U] 
                                                    << 0x1bU) 
                                                   | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [6U][1U] 
                                                      >> 5U))))) 
                                           | (IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__malformed_meta_err)) 
                                          | (~ ((((0U 
                                                   == 
                                                   (7U 
                                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                       [6U][2U] 
                                                       >> 0x12U))) 
                                                  | (1U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                         [6U][2U] 
                                                         >> 0x12U)))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [6U][2U] 
                                                        >> 0x12U)))) 
                                                & (((IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__addr_sz_chk) 
                                                    & (IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__mask_chk)) 
                                                   & (((4U 
                                                        == 
                                                        (7U 
                                                         & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                            [6U][2U] 
                                                            >> 0x12U))) 
                                                       | (1U 
                                                          == 
                                                          (7U 
                                                           & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                              [6U][2U] 
                                                              >> 0x12U)))) 
                                                      | (IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__fulldata_chk))))))))));
        tracep->fullBit(oldp+3443,(((IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__wr_req) 
                                    & (~ ((((IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__wr_req) 
                                            & (0U != 
                                               (3U 
                                                & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [6U][2U] 
                                                    << 0x1bU) 
                                                   | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [6U][1U] 
                                                      >> 5U))))) 
                                           | (IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__malformed_meta_err)) 
                                          | (~ ((((0U 
                                                   == 
                                                   (7U 
                                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                       [6U][2U] 
                                                       >> 0x12U))) 
                                                  | (1U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                         [6U][2U] 
                                                         >> 0x12U)))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [6U][2U] 
                                                        >> 0x12U)))) 
                                                & (((IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__addr_sz_chk) 
                                                    & (IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__mask_chk)) 
                                                   & (((4U 
                                                        == 
                                                        (7U 
                                                         & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                            [6U][2U] 
                                                            >> 0x12U))) 
                                                       | (1U 
                                                          == 
                                                          (7U 
                                                           & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                              [6U][2U] 
                                                              >> 0x12U)))) 
                                                      | (IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__fulldata_chk))))))))));
        tracep->fullBit(oldp+3444,((1U & (~ ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__fetch_enable_q) 
                                             & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__core_busy_q) 
                                                | (0U 
                                                   != vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)))))));
        tracep->fullBit(oldp+3445,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__clk));
        tracep->fullBit(oldp+3446,((((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ctrl_busy) 
                                     | ((0U != (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q)) 
                                        | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req))) 
                                    | (0U != (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_cs)))));
        tracep->fullBit(oldp+3447,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__core_busy_q));
        tracep->fullBit(oldp+3448,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__fetch_enable_q) 
                                    & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__core_busy_q) 
                                       | (0U != vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)))));
        tracep->fullBit(oldp+3449,((0U != (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))));
        tracep->fullBit(oldp+3450,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__core_clock_gate_i__DOT__gen_generic__DOT__u_impl_generic__DOT__en_latch));
        tracep->fullIData(oldp+3451,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_alu_id),32);
        tracep->fullBit(oldp+3452,((1U & (((((~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__ebrk_insn)) 
                                             & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__ecall_insn_dec))) 
                                            & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn))) 
                                           & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_csr_insn_id))) 
                                          & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err))))));
        tracep->fullBit(oldp+3453,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_valid_clear));
        tracep->fullBit(oldp+3454,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set));
        tracep->fullBit(oldp+3455,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set_spec));
        tracep->fullCData(oldp+3456,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_cause),6);
        tracep->fullBit(oldp+3457,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ctrl_busy));
        tracep->fullBit(oldp+3458,(((0U != (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q)) 
                                    | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req))));
        tracep->fullBit(oldp+3459,(((((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                      & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err))) 
                                     & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_insn_id))) 
                                    & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_a_dec))));
        tracep->fullBit(oldp+3460,(((((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                      & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err))) 
                                     & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_insn_id))) 
                                    & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_b_dec))));
        tracep->fullBit(oldp+3461,(((((0U == (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_cs)) 
                                      & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                 >> 0x33U))) 
                                     & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_or_pmp_err))) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_we_q)))));
        tracep->fullIData(oldp+3462,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_wdata_sel)
                                       ? ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_wdata_sel)
                                           ? vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_rdata_int
                                           : vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__result_ex)
                                       : vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__result_ex)),32);
        tracep->fullBit(oldp+3463,((((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_we_raw) 
                                     & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing_spec)) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_csr_insn_id)))));
        tracep->fullIData(oldp+3464,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__result_ex),32);
        tracep->fullBit(oldp+3465,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing_spec) 
                                    & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mult_en_dec))));
        tracep->fullBit(oldp+3466,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing_spec) 
                                    & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__div_en_dec))));
        tracep->fullIData(oldp+3467,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_rdata_int),32);
        tracep->fullBit(oldp+3468,((((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req) 
                                     | (0U != (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_cs))) 
                                    & (0U == (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_ns)))));
        tracep->fullBit(oldp+3469,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_save_if));
        tracep->fullBit(oldp+3470,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_save_id));
        tracep->fullBit(oldp+3471,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_save_cause));
        tracep->fullIData(oldp+3472,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_mtval),32);
        tracep->fullCData(oldp+3473,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_d),2);
        tracep->fullCData(oldp+3474,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__debug_cause),3);
        tracep->fullBit(oldp+3475,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__debug_csr_save));
        tracep->fullBit(oldp+3476,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_instr_ret_wb) 
                                    & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_is_compressed_id))));
        tracep->fullBit(oldp+3477,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_in_ready) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q)))));
        tracep->fullBit(oldp+3478,((((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing_spec) 
                                     & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req_dec)) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_resp_valid)))));
        tracep->fullBit(oldp+3479,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_multdiv) 
                                    & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mult_en_dec))));
        tracep->fullBit(oldp+3480,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_multdiv) 
                                    & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__div_en_dec))));
        tracep->fullBit(oldp+3481,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_jump));
        tracep->fullBit(oldp+3482,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_tbranch));
        tracep->fullBit(oldp+3483,(((((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw) 
                                      & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_in_ready)) 
                                     & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set))) 
                                    | ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                       & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_valid_clear))))));
        tracep->fullBit(oldp+3484,((1U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                          & ((2U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                              ? (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q) 
                                                  >> 1U) 
                                                 & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q)))
                                              : (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_or_pmp_err) 
                                                  & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q)) 
                                                 & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q))))))));
        tracep->fullIData(oldp+3485,(((2U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_pc_mux_id))
                                       ? ((1U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_pc_mux_id))
                                           ? 0x1a110808U
                                           : 0x1a110800U)
                                       : ((1U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_pc_mux_id))
                                           ? ((0xffffff00U 
                                               & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q) 
                                              | (0x7cU 
                                                 & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_cause) 
                                                    << 2U)))
                                           : (0xffffff00U 
                                              & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q)))),32);
        tracep->fullBit(oldp+3486,((1U & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_cause) 
                                          >> 5U))));
        tracep->fullBit(oldp+3487,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_err)))));
        tracep->fullBit(oldp+3488,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set_spec) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set)))));
        tracep->fullBit(oldp+3489,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__gnt_or_pmp_err)))));
        tracep->fullBit(oldp+3490,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req_q));
        tracep->fullCData(oldp+3491,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rvalid_or_pmp_err)
                                       ? (1U & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_pmp_err_n) 
                                                >> 1U))
                                       : (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_pmp_err_n))),2);
        tracep->fullBit(oldp+3492,((((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_new_req) 
                                     & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req_q))) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__gnt_or_pmp_err)))));
        tracep->fullIData(oldp+3493,((((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set)
                                        ? (0xfffffffeU 
                                           & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n)
                                        : (0xfffffffcU 
                                           & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fetch_addr_q)) 
                                      + (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_new_req) 
                                          & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req_q))) 
                                         << 2U))),32);
        tracep->fullBit(oldp+3494,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set) 
                                    | ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_new_req) 
                                       & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req_q))))));
        tracep->fullIData(oldp+3495,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set)
                                       ? (0xfffffffeU 
                                          & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n)
                                       : 0U)),32);
        tracep->fullBit(oldp+3496,((1U & (~ (IData)(
                                                    (3U 
                                                     == 
                                                     (3U 
                                                      & (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                                          >> 1U) 
                                                         | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_rev)))))))));
        tracep->fullCData(oldp+3497,((3U & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                            >> 1U))),2);
        tracep->fullIData(oldp+3498,((0xfffffffeU & 
                                      ((vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                        + ((2U & ((~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)) 
                                                  << 1U)) 
                                           | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two))) 
                                       << 1U))),32);
        tracep->fullCData(oldp+3499,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q),3);
        tracep->fullCData(oldp+3500,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry),3);
        tracep->fullCData(oldp+3501,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__entry_en),3);
        tracep->fullIData(oldp+3502,(((2U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                       ? ((0xffff0000U 
                                           & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[1U] 
                                              << 0x10U)) 
                                          | (0xffffU 
                                             & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata 
                                                >> 0x10U)))
                                       : ((0xffff0000U 
                                           & ((IData)(
                                                      (vlTOPp->soc_top__DOT__xbar_to_ifu 
                                                       >> 2U)) 
                                              << 0x10U)) 
                                          | (0xffffU 
                                             & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata 
                                                >> 0x10U))))),32);
        tracep->fullBit(oldp+3503,((1U & ((2U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                           ? ((((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q) 
                                                >> 1U) 
                                               & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed))) 
                                              | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q))
                                           : (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                               & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q)) 
                                              | ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_or_pmp_err) 
                                                 & ((~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q)) 
                                                    | (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed)))))))));
        tracep->fullBit(oldp+3504,((1U & ((2U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                           ? (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q) 
                                               >> 1U) 
                                              & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q)))
                                           : (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_or_pmp_err) 
                                               & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q)) 
                                              & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q)))))));
        tracep->fullBit(oldp+3505,((1U & (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                           >> 1U) | 
                                          ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                           & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid))))));
        tracep->fullIData(oldp+3506,((0x7fffffffU & 
                                      (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                       + ((2U & ((~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)) 
                                                 << 1U)) 
                                          | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two))))),31);
        tracep->fullIData(oldp+3507,((0x7fffffffU & 
                                      ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set)
                                        ? (((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set)
                                             ? (0xfffffffeU 
                                                & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n)
                                             : 0U) 
                                           >> 1U) : 
                                       (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                        + ((2U & ((~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)) 
                                                  << 1U)) 
                                           | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)))))),31);
        tracep->fullBit(oldp+3508,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set) 
                                    | ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_in_ready) 
                                       & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw)))));
        tracep->fullBit(oldp+3509,(0U));
        tracep->fullBit(oldp+3510,(((((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_raw_q) 
                                      | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set_raw)) 
                                     | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_jump_set_done_q)) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_valid_clear)))));
        tracep->fullBit(oldp+3511,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                    & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req_dec) 
                                       & ((~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_resp_valid)) 
                                          | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_first_cycle))))));
        tracep->fullIData(oldp+3512,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_a_mux_sel)
                                       ? 0U : (0x1fU 
                                               & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                  >> 0xfU)))),32);
        tracep->fullBit(oldp+3513,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_addr_incr_req) 
                                    | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec))));
        tracep->fullSData(oldp+3514,(((0x3e0U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_alu_id 
                                                 >> 0xaU)) 
                                      | (0x1fU & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_alu_id 
                                                  >> 7U)))),10);
        tracep->fullCData(oldp+3515,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns),4);
        tracep->fullBit(oldp+3516,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)))));
        tracep->fullBit(oldp+3517,(((3U != (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_q)) 
                                    & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn) 
                                       | ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn))))));
        tracep->fullBit(oldp+3518,(((((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn) 
                                      | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn)) 
                                     | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_d)) 
                                    | ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_store_err) 
                                       | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_load_err)))));
        tracep->fullBit(oldp+3519,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn) 
                                    | (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__csr_pipe_flush))));
        tracep->fullBit(oldp+3520,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_d));
        tracep->fullBit(oldp+3521,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__handle_irq));
        tracep->fullIData(oldp+3522,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__div_sel_ex)
                                       ? ((vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[2U] 
                                           << 0x1eU) 
                                          | (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[1U] 
                                             >> 2U))
                                       : (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mac_res_d))),32);
        tracep->fullQData(oldp+3523,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_sel)
                                       ? vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_a
                                       : (1ULL | ((QData)((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a)) 
                                                  << 1U)))),33);
        tracep->fullQData(oldp+3525,((0x1ffffffffULL 
                                      & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_sel)
                                          ? vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_b
                                          : ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate)
                                              ? (~ 
                                                 ((QData)((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                                  << 1U))
                                              : ((QData)((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                                 << 1U))))),33);
        tracep->fullBit(oldp+3527,((1U & ((0x80000000U 
                                           & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a 
                                              ^ vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b))
                                           ? ((vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a 
                                               >> 0x1fU) 
                                              ^ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed))
                                           : (~ (IData)(
                                                        (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 0x20U)))))));
        tracep->fullIData(oldp+3528,(((2U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                       ? ((1U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((0xffffff00U 
                                               & ((IData)(
                                                          (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                           >> 2U)) 
                                                  << 8U)) 
                                              | (0xffU 
                                                 & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                    >> 0x10U)))
                                           : ((0xffff0000U 
                                               & ((IData)(
                                                          (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                           >> 2U)) 
                                                  << 0x10U)) 
                                              | (0xffffU 
                                                 & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                    >> 8U))))
                                       : ((1U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((0xff000000U 
                                               & ((IData)(
                                                          (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                           >> 2U)) 
                                                  << 0x18U)) 
                                              | vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q)
                                           : (IData)(
                                                     (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                      >> 2U))))),32);
        tracep->fullIData(oldp+3529,(((2U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                       ? ((1U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 9U))))) 
                                                      << 0x10U)) 
                                                  | ((0xff00U 
                                                      & ((IData)(
                                                                 (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                  >> 2U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                           >> 0x10U))))
                                               : ((0xff00U 
                                                   & ((IData)(
                                                              (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                               >> 2U)) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                        >> 0x10U))))
                                           : ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 0x21U))))) 
                                                      << 0x10U)) 
                                                  | (0xffffU 
                                                     & (IData)(
                                                               (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 0x12U))))
                                               : (0xffffU 
                                                  & (IData)(
                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 0x12U)))))
                                       : ((1U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 0x19U))))) 
                                                      << 0x10U)) 
                                                  | (0xffffU 
                                                     & (IData)(
                                                               (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 0xaU))))
                                               : (0xffffU 
                                                  & (IData)(
                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 0xaU))))
                                           : ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 0x11U))))) 
                                                      << 0x10U)) 
                                                  | (0xffffU 
                                                     & (IData)(
                                                               (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 2U))))
                                               : (0xffffU 
                                                  & (IData)(
                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 2U))))))),32);
        tracep->fullIData(oldp+3530,(((2U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                       ? ((1U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 0x21U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 0x1aU))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 0x1aU))))
                                           : ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 0x19U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 0x12U))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 0x12U)))))
                                       : ((1U & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 0x11U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 0xaU))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 0xaU))))
                                           : ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 9U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 2U))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 2U))))))),32);
        tracep->fullIData(oldp+3531,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux[0]),32);
        tracep->fullIData(oldp+3532,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux[1]),32);
        tracep->fullCData(oldp+3533,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we),2);
        tracep->fullIData(oldp+3534,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_mtvec_init)
                                       ? 0x20000001U
                                       : (1U | (0xffffff00U 
                                                & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int)))),32);
        tracep->fullIData(oldp+3535,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mip),18);
        tracep->fullCData(oldp+3536,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstack_d),3);
        tracep->fullBit(oldp+3537,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstack_en));
        tracep->fullCData(oldp+3538,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_we)
                                       ? (5U & vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int)
                                       : (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_q))),3);
        tracep->fullBit(oldp+3539,(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__illegal_csr));
        tracep->fullBit(oldp+3540,(((3U & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_addr) 
                                           >> 8U)) 
                                    > (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_q))));
        tracep->fullBit(oldp+3541,(((3U == (3U & ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_addr) 
                                                  >> 0xaU))) 
                                    & (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wr))));
        tracep->fullBit(oldp+3542,((1U & (vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                          & (~ (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_q))))));
        tracep->fullBit(oldp+3543,((1U & ((vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                           >> 2U) & 
                                          (~ ((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                              >> 2U))))));
        tracep->fullCData(oldp+3544,(vlTOPp->soc_top__DOT__u_top__DOT__data_interface__DOT__genblk1__DOT__source_q),8);
        tracep->fullCData(oldp+3545,(((IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_we)
                                       ? (IData)(vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be)
                                       : 0xfU)),4);
        tracep->fullBit(oldp+3546,(vlTOPp->soc_top__DOT__u_top__DOT__data_interface__DOT__genblk1__DOT__source_q));
        tracep->fullIData(oldp+3547,(vlTOPp->gpio_i),32);
        tracep->fullIData(oldp+3548,(vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_q),32);
        tracep->fullIData(oldp+3549,((((~ vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_q) 
                                       & vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_d) 
                                      & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[4U])),32);
        tracep->fullIData(oldp+3550,(((vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_q 
                                       & (~ vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_d)) 
                                      & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[3U])),32);
        tracep->fullIData(oldp+3551,(((~ vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_d) 
                                      & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[1U])),32);
        tracep->fullIData(oldp+3552,((vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_d 
                                      & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[2U])),32);
        tracep->fullIData(oldp+3553,(((((((~ vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_q) 
                                          & vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_d) 
                                         & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[4U]) 
                                        | ((vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_q 
                                            & (~ vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_d)) 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[3U])) 
                                       | ((~ vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_d) 
                                          & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[1U])) 
                                      | (vlTOPp->soc_top__DOT__gpio_32__DOT__data_in_d 
                                         & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[2U]))),32);
        tracep->fullIData(oldp+3554,((vlTOPp->soc_top__DOT__gpio_32__DOT__intr_hw__DOT__new_event 
                                      | ((vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xeU] 
                                          << 0x15U) 
                                         | (vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0xdU] 
                                            >> 0xbU)))),32);
        tracep->fullBit(oldp+3555,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re));
        tracep->fullBit(oldp+3556,((1U & ((IData)((vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x33U)) 
                                          & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [1U][0U]))));
        tracep->fullBit(oldp+3557,(((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__wr_req) 
                                    & (0U != (3U & 
                                              ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [1U][2U] 
                                                << 0x1bU) 
                                               | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [1U][1U] 
                                                  >> 5U)))))));
        tracep->fullBit(oldp+3558,((1U & (~ ((((0U 
                                                == 
                                                (7U 
                                                 & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [1U][2U] 
                                                    >> 0x12U))) 
                                               | (1U 
                                                  == 
                                                  (7U 
                                                   & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [1U][2U] 
                                                      >> 0x12U)))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [1U][2U] 
                                                     >> 0x12U)))) 
                                             & (((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk) 
                                                 & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk)) 
                                                & (((4U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                         [1U][2U] 
                                                         >> 0x12U))) 
                                                    | (1U 
                                                       == 
                                                       (7U 
                                                        & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                           [1U][2U] 
                                                           >> 0x12U)))) 
                                                   | (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk))))))));
        tracep->fullBit(oldp+3559,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__rd_req));
        tracep->fullBit(oldp+3560,((((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk) 
                                     & (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk)) 
                                    & (((4U == (7U 
                                                & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [1U][2U] 
                                                   >> 0x12U))) 
                                        | (1U == (7U 
                                                  & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [1U][2U] 
                                                     >> 0x12U)))) 
                                       | (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+3561,((1U & ((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_state_we) 
                                          | (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                             >> 0x15U)))));
        tracep->fullIData(oldp+3562,((((0x200000U & 
                                        vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[6U])
                                        ? ((vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[7U] 
                                            << 0xaU) 
                                           | (vlTOPp->soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                              >> 0x16U))
                                        : vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_state__q) 
                                      & ((IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_state_we)
                                          ? (~ ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [1U][0U] 
                                                   >> 1U)))
                                          : 0xffffffffU))),32);
        tracep->fullBit(oldp+3563,(vlTOPp->soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_data_in__DOT__qe));
        tracep->fullBit(oldp+3564,((1U & vlTOPp->gpio_i)));
        tracep->fullBit(oldp+3565,((1U & ((1U & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__stored_value_q)
                                           : vlTOPp->gpio_i))));
        tracep->fullBit(oldp+3566,((1U & (vlTOPp->gpio_i 
                                          >> 1U))));
        tracep->fullBit(oldp+3567,((1U & ((2U & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 1U)))));
        tracep->fullBit(oldp+3568,((1U & (vlTOPp->gpio_i 
                                          >> 2U))));
        tracep->fullBit(oldp+3569,((1U & ((4U & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 2U)))));
        tracep->fullBit(oldp+3570,((1U & (vlTOPp->gpio_i 
                                          >> 3U))));
        tracep->fullBit(oldp+3571,((1U & ((8U & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 3U)))));
        tracep->fullBit(oldp+3572,((1U & (vlTOPp->gpio_i 
                                          >> 4U))));
        tracep->fullBit(oldp+3573,((1U & ((0x10U & 
                                           vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 4U)))));
        tracep->fullBit(oldp+3574,((1U & (vlTOPp->gpio_i 
                                          >> 5U))));
        tracep->fullBit(oldp+3575,((1U & ((0x20U & 
                                           vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 5U)))));
        tracep->fullBit(oldp+3576,((1U & (vlTOPp->gpio_i 
                                          >> 6U))));
        tracep->fullBit(oldp+3577,((1U & ((0x40U & 
                                           vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 6U)))));
        tracep->fullBit(oldp+3578,((1U & (vlTOPp->gpio_i 
                                          >> 7U))));
        tracep->fullBit(oldp+3579,((1U & ((0x80U & 
                                           vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 7U)))));
        tracep->fullBit(oldp+3580,((1U & (vlTOPp->gpio_i 
                                          >> 8U))));
        tracep->fullBit(oldp+3581,((1U & ((0x100U & 
                                           vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 8U)))));
        tracep->fullBit(oldp+3582,((1U & (vlTOPp->gpio_i 
                                          >> 9U))));
        tracep->fullBit(oldp+3583,((1U & ((0x200U & 
                                           vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 9U)))));
        tracep->fullBit(oldp+3584,((1U & (vlTOPp->gpio_i 
                                          >> 0xaU))));
        tracep->fullBit(oldp+3585,((1U & ((0x400U & 
                                           vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xaU)))));
        tracep->fullBit(oldp+3586,((1U & (vlTOPp->gpio_i 
                                          >> 0xbU))));
        tracep->fullBit(oldp+3587,((1U & ((0x800U & 
                                           vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xbU)))));
        tracep->fullBit(oldp+3588,((1U & (vlTOPp->gpio_i 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3589,((1U & ((0x1000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xcU)))));
        tracep->fullBit(oldp+3590,((1U & (vlTOPp->gpio_i 
                                          >> 0xdU))));
        tracep->fullBit(oldp+3591,((1U & ((0x2000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xdU)))));
        tracep->fullBit(oldp+3592,((1U & (vlTOPp->gpio_i 
                                          >> 0xeU))));
        tracep->fullBit(oldp+3593,((1U & ((0x4000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xeU)))));
        tracep->fullBit(oldp+3594,((1U & (vlTOPp->gpio_i 
                                          >> 0xfU))));
        tracep->fullBit(oldp+3595,((1U & ((0x8000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xfU)))));
        tracep->fullBit(oldp+3596,((1U & (vlTOPp->gpio_i 
                                          >> 0x10U))));
        tracep->fullBit(oldp+3597,((1U & ((0x10000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x10U)))));
        tracep->fullBit(oldp+3598,((1U & (vlTOPp->gpio_i 
                                          >> 0x11U))));
        tracep->fullBit(oldp+3599,((1U & ((0x20000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x11U)))));
        tracep->fullBit(oldp+3600,((1U & (vlTOPp->gpio_i 
                                          >> 0x12U))));
        tracep->fullBit(oldp+3601,((1U & ((0x40000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x12U)))));
        tracep->fullBit(oldp+3602,((1U & (vlTOPp->gpio_i 
                                          >> 0x13U))));
        tracep->fullBit(oldp+3603,((1U & ((0x80000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x13U)))));
        tracep->fullBit(oldp+3604,((1U & (vlTOPp->gpio_i 
                                          >> 0x14U))));
        tracep->fullBit(oldp+3605,((1U & ((0x100000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x14U)))));
        tracep->fullBit(oldp+3606,((1U & (vlTOPp->gpio_i 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3607,((1U & ((0x200000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x15U)))));
        tracep->fullBit(oldp+3608,((1U & (vlTOPp->gpio_i 
                                          >> 0x16U))));
        tracep->fullBit(oldp+3609,((1U & ((0x400000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x16U)))));
        tracep->fullBit(oldp+3610,((1U & (vlTOPp->gpio_i 
                                          >> 0x17U))));
        tracep->fullBit(oldp+3611,((1U & ((0x800000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x17U)))));
        tracep->fullBit(oldp+3612,((1U & (vlTOPp->gpio_i 
                                          >> 0x18U))));
        tracep->fullBit(oldp+3613,((1U & ((0x1000000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x18U)))));
        tracep->fullBit(oldp+3614,((1U & (vlTOPp->gpio_i 
                                          >> 0x19U))));
        tracep->fullBit(oldp+3615,((1U & ((0x2000000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x19U)))));
        tracep->fullBit(oldp+3616,((1U & (vlTOPp->gpio_i 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+3617,((1U & ((0x4000000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1aU)))));
        tracep->fullBit(oldp+3618,((1U & (vlTOPp->gpio_i 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+3619,((1U & ((0x8000000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1bU)))));
        tracep->fullBit(oldp+3620,((1U & (vlTOPp->gpio_i 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+3621,((1U & ((0x10000000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1cU)))));
        tracep->fullBit(oldp+3622,((1U & (vlTOPp->gpio_i 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+3623,((1U & ((0x20000000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1dU)))));
        tracep->fullBit(oldp+3624,((1U & (vlTOPp->gpio_i 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+3625,((1U & ((0x40000000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1eU)))));
        tracep->fullBit(oldp+3626,((1U & (vlTOPp->gpio_i 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+3627,((1U & ((0x80000000U 
                                           & vlTOPp->soc_top__DOT__gpio_32__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1fU)))));
        tracep->fullBit(oldp+3628,(vlTOPp->soc_top__DOT__iccm__DOT__req));
        tracep->fullIData(oldp+3629,(vlTOPp->soc_top__DOT__iccm__DOT__rdata),32);
        tracep->fullBit(oldp+3630,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__we_o));
        tracep->fullIData(oldp+3631,(((IData)(vlTOPp->rst_ni)
                                       ? vlTOPp->soc_top__DOT__iccm__DOT__rdata
                                       : 0U)),32);
        tracep->fullBit(oldp+3632,((1U & ((vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                           >> 0x15U) 
                                          & (IData)(vlTOPp->soc_top__DOT__iccm_to_xbar)))));
        tracep->fullBit(oldp+3633,(((IData)(vlTOPp->soc_top__DOT__iccm__DOT__req) 
                                    & (~ (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__we_o)))));
        tracep->fullBit(oldp+3634,(((IData)((0x800U 
                                             == (0x1c00U 
                                                 & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o)))) 
                                    & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__d_ack))));
        tracep->fullBit(oldp+3635,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__d_valid));
        tracep->fullBit(oldp+3636,((1U & ((~ (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                          & ((1U == 
                                              (3U & 
                                               ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                >> 0xbU)))
                                              ? ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o) 
                                                 | ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                    >> 0xaU))
                                              : ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                 >> 0xaU))))));
        tracep->fullIData(oldp+3637,((((IData)(vlTOPp->rst_ni)
                                        ? vlTOPp->soc_top__DOT__iccm__DOT__rdata
                                        : 0U) & vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__rmask)),32);
        tracep->fullBit(oldp+3638,((((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_err__DOT__addr_sz_chk) 
                                     & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_err__DOT__mask_chk)) 
                                    & (((4U == (7U 
                                                & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                                   >> 0x12U))) 
                                        | (1U == (7U 
                                                  & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                                     >> 0x12U)))) 
                                       | (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+3639,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_err__DOT__mask_chk));
        tracep->fullSData(oldp+3640,(((((4U != (7U 
                                                & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                                   >> 0x12U)))
                                         ? 0U : 1U) 
                                       << 0xbU) | (
                                                   ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__tlul_error) 
                                                    << 0xaU) 
                                                   | (0x3ffU 
                                                      & (vlTOPp->soc_top__DOT__xbar_to_iccm[2U] 
                                                         >> 5U))))),13);
        tracep->fullCData(oldp+3641,(((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)
                                       ? 2U : (3U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                     >> 1U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 1U)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                 - 
                                                 (1U 
                                                  & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(2U) 
                                                  - 
                                                  (1U 
                                                   & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                 + 
                                                 (1U 
                                                  & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),2);
        tracep->fullBit(oldp+3642,(((~ (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__d_ack))));
        tracep->fullSData(oldp+3643,(((0x19U >= (0x1fU 
                                                 & ((IData)(0xdU) 
                                                    * 
                                                    (1U 
                                                     & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                       ? (0x1fffU & 
                                          (vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                           >> (0x1fU 
                                               & ((IData)(0xdU) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))
                                       : 0U)),13);
        tracep->fullCData(oldp+3644,(((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)
                                       ? 2U : (3U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                     >> 1U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 1U)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                 - 
                                                 (1U 
                                                  & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(2U) 
                                                  - 
                                                  (1U 
                                                   & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                 + 
                                                 (1U 
                                                  & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),2);
        tracep->fullBit(oldp+3645,(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3646,(((~ (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__rspfifo_wvalid))));
        tracep->fullCData(oldp+3647,(((9U >= (0xfU 
                                              & ((IData)(5U) 
                                                 * 
                                                 (1U 
                                                  & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                       ? (0x1fU & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage) 
                                                   >> 
                                                   (0xfU 
                                                    & ((IData)(5U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))
                                       : 0U)),5);
        tracep->fullCData(oldp+3648,(((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)
                                       ? 2U : (3U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                     >> 1U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 1U)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                 - 
                                                 (1U 
                                                  & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(2U) 
                                                  - 
                                                  (1U 
                                                   & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                 + 
                                                 (1U 
                                                  & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),2);
        tracep->fullBit(oldp+3649,(((~ (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)) 
                                    & ((IData)((0x800U 
                                                == 
                                                (0x1c00U 
                                                 & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o)))) 
                                       & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__d_ack)))));
        tracep->fullQData(oldp+3650,(((0x41U >= (0x7fU 
                                                 & ((IData)(0x21U) 
                                                    * 
                                                    (1U 
                                                     & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                       ? (0x1ffffffffULL 
                                          & (((0U == 
                                               (0x1fU 
                                                & ((IData)(0x21U) 
                                                   * 
                                                   (1U 
                                                    & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                               ? 0ULL
                                               : ((QData)((IData)(
                                                                  vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                  ((IData)(2U) 
                                                                   + 
                                                                   (3U 
                                                                    & (((IData)(0x21U) 
                                                                        * 
                                                                        (1U 
                                                                         & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                       >> 5U)))])) 
                                                  << 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                             | (((QData)((IData)(
                                                                 vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  (3U 
                                                                   & (((IData)(0x21U) 
                                                                       * 
                                                                       (1U 
                                                                        & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                      >> 5U)))])) 
                                                 << 
                                                 ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                | ((QData)((IData)(
                                                                   vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                   (3U 
                                                                    & (((IData)(0x21U) 
                                                                        * 
                                                                        (1U 
                                                                         & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))))
                                       : 0ULL)),33);
        tracep->fullQData(oldp+3652,((0x1ffffffffULL 
                                      & (((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty) 
                                          & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__rspfifo_wvalid))
                                          ? ((QData)((IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__rdata_tlword)) 
                                             << 1U)
                                          : ((0x41U 
                                              >= (0x7fU 
                                                  & ((IData)(0x21U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                              ? (((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                   ? 0ULL
                                                   : 
                                                  ((QData)((IData)(
                                                                   vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (3U 
                                                                     & (((IData)(0x21U) 
                                                                         * 
                                                                         (1U 
                                                                          & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                        >> 5U)))])) 
                                                   << 
                                                   ((IData)(0x40U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x21U) 
                                                        * 
                                                        (1U 
                                                         & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                 | (((QData)((IData)(
                                                                     vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      (3U 
                                                                       & (((IData)(0x21U) 
                                                                           * 
                                                                           (1U 
                                                                            & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                          >> 5U)))])) 
                                                     << 
                                                     ((0U 
                                                       == 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (1U 
                                                            & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                       ? 0x20U
                                                       : 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (1U 
                                                            & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                    | ((QData)((IData)(
                                                                       vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                       (3U 
                                                                        & (((IData)(0x21U) 
                                                                            * 
                                                                            (1U 
                                                                             & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                           >> 5U))])) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (1U 
                                                            & (IData)(vlTOPp->soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))))
                                              : 0ULL)))),33);
        tracep->fullIData(oldp+3654,(vlTOPp->soc_top__DOT__dccm__DOT__rdata),32);
        tracep->fullBit(oldp+3655,((1U & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                           [0U][2U] 
                                           >> 0x15U) 
                                          & (IData)(vlTOPp->soc_top__DOT__dccm_to_xbar)))));
        tracep->fullBit(oldp+3656,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__d_ack));
        tracep->fullBit(oldp+3657,(((IData)((0x800U 
                                             == (0x1c00U 
                                                 & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o)))) 
                                    & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__d_ack))));
        tracep->fullBit(oldp+3658,((1U & ((~ (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                          & ((1U == 
                                              (3U & 
                                               ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                >> 0xbU)))
                                              ? ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o) 
                                                 | ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                    >> 0xaU))
                                              : ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                 >> 0xaU))))));
        tracep->fullIData(oldp+3659,((vlTOPp->soc_top__DOT__dccm__DOT__rdata 
                                      & vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__rmask)),32);
        tracep->fullIData(oldp+3660,(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+3661,((((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__addr_sz_chk) 
                                     & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__mask_chk)) 
                                    & (((4U == (7U 
                                                & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [0U][2U] 
                                                   >> 0x12U))) 
                                        | (1U == (7U 
                                                  & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [0U][2U] 
                                                     >> 0x12U)))) 
                                       | (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullSData(oldp+3662,(((((4U != (7U 
                                                & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [0U][2U] 
                                                   >> 0x12U)))
                                         ? 0U : 1U) 
                                       << 0xbU) | (
                                                   ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__tlul_error) 
                                                    << 0xaU) 
                                                   | (0x3ffU 
                                                      & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                         [0U][2U] 
                                                         >> 5U))))),13);
        tracep->fullCData(oldp+3663,(((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),3);
        tracep->fullBit(oldp+3664,(((~ (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__d_ack))));
        tracep->fullSData(oldp+3665,(((0x33U >= (0x3fU 
                                                 & ((IData)(0xdU) 
                                                    * 
                                                    (3U 
                                                     & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                       ? (0x1fffU & (IData)(
                                                            (vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                             >> 
                                                             (0x3fU 
                                                              & ((IData)(0xdU) 
                                                                 * 
                                                                 (3U 
                                                                  & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))))
                                       : 0U)),13);
        tracep->fullCData(oldp+3666,(((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),3);
        tracep->fullBit(oldp+3667,(((~ (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid))));
        tracep->fullCData(oldp+3668,(((0x13U >= (0x1fU 
                                                 & ((IData)(5U) 
                                                    * 
                                                    (3U 
                                                     & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                       ? (0x1fU & (vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(5U) 
                                                       * 
                                                       (3U 
                                                        & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))
                                       : 0U)),5);
        tracep->fullCData(oldp+3669,(((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),3);
        tracep->fullBit(oldp+3670,(((~ (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)) 
                                    & ((IData)((0x800U 
                                                == 
                                                (0x1c00U 
                                                 & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o)))) 
                                       & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__d_ack)))));
        tracep->fullQData(oldp+3671,(((0x83U >= (0xffU 
                                                 & ((IData)(0x21U) 
                                                    * 
                                                    (3U 
                                                     & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                       ? (0x1ffffffffULL 
                                          & (((0U == 
                                               (0x1fU 
                                                & ((IData)(0x21U) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                               ? 0ULL
                                               : ((QData)((IData)(
                                                                  vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                  ((IData)(2U) 
                                                                   + 
                                                                   (7U 
                                                                    & (((IData)(0x21U) 
                                                                        * 
                                                                        (3U 
                                                                         & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                       >> 5U)))])) 
                                                  << 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (3U 
                                                        & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                             | (((QData)((IData)(
                                                                 vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  (7U 
                                                                   & (((IData)(0x21U) 
                                                                       * 
                                                                       (3U 
                                                                        & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                      >> 5U)))])) 
                                                 << 
                                                 ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (3U 
                                                        & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (3U 
                                                        & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                | ((QData)((IData)(
                                                                   vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                   (7U 
                                                                    & (((IData)(0x21U) 
                                                                        * 
                                                                        (3U 
                                                                         & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (3U 
                                                        & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))))
                                       : 0ULL)),33);
        tracep->fullQData(oldp+3673,((0x1ffffffffULL 
                                      & (((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty) 
                                          & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid))
                                          ? ((QData)((IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__rdata_tlword)) 
                                             << 1U)
                                          : ((0x83U 
                                              >= (0xffU 
                                                  & ((IData)(0x21U) 
                                                     * 
                                                     (3U 
                                                      & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                              ? (((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (3U 
                                                        & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                   ? 0ULL
                                                   : 
                                                  ((QData)((IData)(
                                                                   vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (7U 
                                                                     & (((IData)(0x21U) 
                                                                         * 
                                                                         (3U 
                                                                          & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                        >> 5U)))])) 
                                                   << 
                                                   ((IData)(0x40U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x21U) 
                                                        * 
                                                        (3U 
                                                         & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                 | (((QData)((IData)(
                                                                     vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      (7U 
                                                                       & (((IData)(0x21U) 
                                                                           * 
                                                                           (3U 
                                                                            & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                          >> 5U)))])) 
                                                     << 
                                                     ((0U 
                                                       == 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (3U 
                                                            & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                       ? 0x20U
                                                       : 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (3U 
                                                            & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                    | ((QData)((IData)(
                                                                       vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                       (7U 
                                                                        & (((IData)(0x21U) 
                                                                            * 
                                                                            (3U 
                                                                             & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                           >> 5U))])) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (3U 
                                                            & (IData)(vlTOPp->soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))))
                                              : 0ULL)))),33);
        tracep->fullIData(oldp+3675,(vlTOPp->soc_top__DOT__intr_controller__DOT__le),32);
        tracep->fullIData(oldp+3676,(vlTOPp->soc_top__DOT__intr_controller__DOT__ie[0]),32);
        tracep->fullIData(oldp+3677,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_gateway__DOT__set),32);
        tracep->fullIData(oldp+3678,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_rdata_next),32);
        tracep->fullCData(oldp+3679,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio7__q),3);
        tracep->fullQData(oldp+3680,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__addr_hit),38);
        tracep->fullBit(oldp+3682,((1U & ((IData)((vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x33U)) 
                                          & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U]))));
        tracep->fullIData(oldp+3683,(vlTOPp->soc_top__DOT__intr_controller__DOT__ie
                                     [0U]),32);
        tracep->fullQData(oldp+3684,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__is_tree),63);
        tracep->fullBit(oldp+3686,((((7U & vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U]) 
                                     > vlTOPp->soc_top__DOT__intr_controller__DOT__threshold
                                     [0U]) & (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__is_tree))));
        tracep->fullCData(oldp+3687,(((1U & (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__is_tree))
                                       ? (0x3fU & vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0U])
                                       : 0U)),6);
        tracep->fullBit(oldp+3688,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3689,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3690,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3691,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3692,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3693,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3694,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3695,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3696,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3697,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3698,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3699,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3700,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3701,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3702,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3703,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3704,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__1__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3705,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__2__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3706,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__3__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3707,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__4__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3708,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__5__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3709,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__6__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3710,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__7__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3711,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__8__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3712,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__9__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3713,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__10__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3714,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__11__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3715,(vlTOPp->soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__12__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3716,((1U & ((IData)((vlTOPp->soc_top__DOT__tsen1_to_xbar 
                                                   >> 0x33U)) 
                                          & vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [6U][0U]))));
        tracep->fullIData(oldp+3717,(vlTOPp->soc_top__DOT__u_tempsense__DOT__rdata),32);
        tracep->fullBit(oldp+3718,(vlTOPp->soc_top__DOT__u_tempsense__DOT__error));
        tracep->fullBit(oldp+3719,((1U & ((((IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__wr_req) 
                                            & (0U != 
                                               (3U 
                                                & ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [6U][2U] 
                                                    << 0x1bU) 
                                                   | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [6U][1U] 
                                                      >> 5U))))) 
                                           | (IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__malformed_meta_err)) 
                                          | (~ ((((0U 
                                                   == 
                                                   (7U 
                                                    & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                       [6U][2U] 
                                                       >> 0x12U))) 
                                                  | (1U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                         [6U][2U] 
                                                         >> 0x12U)))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [6U][2U] 
                                                        >> 0x12U)))) 
                                                & (((IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__addr_sz_chk) 
                                                    & (IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__mask_chk)) 
                                                   & (((4U 
                                                        == 
                                                        (7U 
                                                         & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                            [6U][2U] 
                                                            >> 0x12U))) 
                                                       | (1U 
                                                          == 
                                                          (7U 
                                                           & (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                              [6U][2U] 
                                                              >> 0x12U)))) 
                                                      | (IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__u_err__DOT__fulldata_chk)))))))));
        tracep->fullBit(oldp+3720,(((IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__wr_req) 
                                    & (0U != (3U & 
                                              ((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [6U][2U] 
                                                << 0x1bU) 
                                               | (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [6U][1U] 
                                                  >> 5U)))))));
        tracep->fullCData(oldp+3721,(vlTOPp->soc_top__DOT__u_tempsense__DOT__reqid),8);
        tracep->fullBit(oldp+3722,(((IData)(vlTOPp->soc_top__DOT__u_tempsense__DOT__a_ack) 
                                    & (4U == (7U & 
                                              (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+3723,((1U & (vlTOPp->soc_top__DOT__xbar_to_ldo1[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3724,((7U & (vlTOPp->soc_top__DOT__xbar_to_ldo1[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3725,((7U & (vlTOPp->soc_top__DOT__xbar_to_ldo1[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3726,((3U & (vlTOPp->soc_top__DOT__xbar_to_ldo1[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3727,((0xffU & (vlTOPp->soc_top__DOT__xbar_to_ldo1[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3728,(((vlTOPp->soc_top__DOT__xbar_to_ldo1[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_ldo1[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3729,((0xfU & ((vlTOPp->soc_top__DOT__xbar_to_ldo1[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__xbar_to_ldo1[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3730,(((vlTOPp->soc_top__DOT__xbar_to_ldo1[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_ldo1[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3731,((1U & vlTOPp->soc_top__DOT__xbar_to_ldo1[0U])));
        tracep->fullBit(oldp+3732,((1U & (IData)((vlTOPp->soc_top__DOT__ldo1_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3733,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__ldo1_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3734,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__ldo1_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3735,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__ldo1_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3736,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__ldo1_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3737,((1U & (IData)((vlTOPp->soc_top__DOT__ldo1_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3738,((IData)((vlTOPp->soc_top__DOT__ldo1_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3739,((1U & (IData)((vlTOPp->soc_top__DOT__ldo1_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3740,((1U & (IData)(vlTOPp->soc_top__DOT__ldo1_to_xbar))));
        tracep->fullBit(oldp+3741,((1U & (vlTOPp->soc_top__DOT__xbar_to_ldo2[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3742,((7U & (vlTOPp->soc_top__DOT__xbar_to_ldo2[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3743,((7U & (vlTOPp->soc_top__DOT__xbar_to_ldo2[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3744,((3U & (vlTOPp->soc_top__DOT__xbar_to_ldo2[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3745,((0xffU & (vlTOPp->soc_top__DOT__xbar_to_ldo2[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3746,(((vlTOPp->soc_top__DOT__xbar_to_ldo2[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_ldo2[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3747,((0xfU & ((vlTOPp->soc_top__DOT__xbar_to_ldo2[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__xbar_to_ldo2[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3748,(((vlTOPp->soc_top__DOT__xbar_to_ldo2[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_ldo2[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3749,((1U & vlTOPp->soc_top__DOT__xbar_to_ldo2[0U])));
        tracep->fullBit(oldp+3750,((1U & (IData)((vlTOPp->soc_top__DOT__ldo2_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3751,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__ldo2_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3752,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__ldo2_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3753,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__ldo2_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3754,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__ldo2_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3755,((1U & (IData)((vlTOPp->soc_top__DOT__ldo2_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3756,((IData)((vlTOPp->soc_top__DOT__ldo2_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3757,((1U & (IData)((vlTOPp->soc_top__DOT__ldo2_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3758,((1U & (IData)(vlTOPp->soc_top__DOT__ldo2_to_xbar))));
        tracep->fullBit(oldp+3759,((1U & (vlTOPp->soc_top__DOT__xbar_to_dcdc[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3760,((7U & (vlTOPp->soc_top__DOT__xbar_to_dcdc[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3761,((7U & (vlTOPp->soc_top__DOT__xbar_to_dcdc[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3762,((3U & (vlTOPp->soc_top__DOT__xbar_to_dcdc[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3763,((0xffU & (vlTOPp->soc_top__DOT__xbar_to_dcdc[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3764,(((vlTOPp->soc_top__DOT__xbar_to_dcdc[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_dcdc[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3765,((0xfU & ((vlTOPp->soc_top__DOT__xbar_to_dcdc[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__xbar_to_dcdc[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3766,(((vlTOPp->soc_top__DOT__xbar_to_dcdc[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_dcdc[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3767,((1U & vlTOPp->soc_top__DOT__xbar_to_dcdc[0U])));
        tracep->fullBit(oldp+3768,((1U & (IData)((vlTOPp->soc_top__DOT__dcdc_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3769,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__dcdc_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3770,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__dcdc_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3771,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__dcdc_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3772,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__dcdc_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3773,((1U & (IData)((vlTOPp->soc_top__DOT__dcdc_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3774,((IData)((vlTOPp->soc_top__DOT__dcdc_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3775,((1U & (IData)((vlTOPp->soc_top__DOT__dcdc_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3776,((1U & (IData)(vlTOPp->soc_top__DOT__dcdc_to_xbar))));
        tracep->fullBit(oldp+3777,((1U & (vlTOPp->soc_top__DOT__xbar_to_pll1[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3778,((7U & (vlTOPp->soc_top__DOT__xbar_to_pll1[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3779,((7U & (vlTOPp->soc_top__DOT__xbar_to_pll1[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3780,((3U & (vlTOPp->soc_top__DOT__xbar_to_pll1[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3781,((0xffU & (vlTOPp->soc_top__DOT__xbar_to_pll1[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3782,(((vlTOPp->soc_top__DOT__xbar_to_pll1[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_pll1[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3783,((0xfU & ((vlTOPp->soc_top__DOT__xbar_to_pll1[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__xbar_to_pll1[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3784,(((vlTOPp->soc_top__DOT__xbar_to_pll1[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_pll1[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3785,((1U & vlTOPp->soc_top__DOT__xbar_to_pll1[0U])));
        tracep->fullBit(oldp+3786,((1U & (IData)((vlTOPp->soc_top__DOT__pll1_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3787,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__pll1_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3788,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__pll1_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3789,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__pll1_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3790,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__pll1_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3791,((1U & (IData)((vlTOPp->soc_top__DOT__pll1_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3792,((IData)((vlTOPp->soc_top__DOT__pll1_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3793,((1U & (IData)((vlTOPp->soc_top__DOT__pll1_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3794,((1U & (IData)(vlTOPp->soc_top__DOT__pll1_to_xbar))));
        tracep->fullBit(oldp+3795,((1U & (vlTOPp->soc_top__DOT__xbar_to_tsen2[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3796,((7U & (vlTOPp->soc_top__DOT__xbar_to_tsen2[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3797,((7U & (vlTOPp->soc_top__DOT__xbar_to_tsen2[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3798,((3U & (vlTOPp->soc_top__DOT__xbar_to_tsen2[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3799,((0xffU & (vlTOPp->soc_top__DOT__xbar_to_tsen2[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3800,(((vlTOPp->soc_top__DOT__xbar_to_tsen2[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_tsen2[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3801,((0xfU & ((vlTOPp->soc_top__DOT__xbar_to_tsen2[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__xbar_to_tsen2[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3802,(((vlTOPp->soc_top__DOT__xbar_to_tsen2[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_tsen2[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3803,((1U & vlTOPp->soc_top__DOT__xbar_to_tsen2[0U])));
        tracep->fullBit(oldp+3804,((1U & (IData)((vlTOPp->soc_top__DOT__tsen2_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3805,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__tsen2_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3806,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__tsen2_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3807,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__tsen2_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3808,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__tsen2_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3809,((1U & (IData)((vlTOPp->soc_top__DOT__tsen2_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3810,((IData)((vlTOPp->soc_top__DOT__tsen2_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3811,((1U & (IData)((vlTOPp->soc_top__DOT__tsen2_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3812,((1U & (IData)(vlTOPp->soc_top__DOT__tsen2_to_xbar))));
        tracep->fullBit(oldp+3813,((1U & (vlTOPp->soc_top__DOT__xbar_to_dap[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3814,((7U & (vlTOPp->soc_top__DOT__xbar_to_dap[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3815,((7U & (vlTOPp->soc_top__DOT__xbar_to_dap[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3816,((3U & (vlTOPp->soc_top__DOT__xbar_to_dap[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3817,((0xffU & (vlTOPp->soc_top__DOT__xbar_to_dap[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3818,(((vlTOPp->soc_top__DOT__xbar_to_dap[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_dap[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3819,((0xfU & ((vlTOPp->soc_top__DOT__xbar_to_dap[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->soc_top__DOT__xbar_to_dap[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3820,(((vlTOPp->soc_top__DOT__xbar_to_dap[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->soc_top__DOT__xbar_to_dap[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3821,((1U & vlTOPp->soc_top__DOT__xbar_to_dap[0U])));
        tracep->fullBit(oldp+3822,((1U & (IData)((vlTOPp->soc_top__DOT__dap_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3823,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__dap_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3824,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__dap_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3825,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__dap_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3826,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__dap_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3827,((1U & (IData)((vlTOPp->soc_top__DOT__dap_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3828,((IData)((vlTOPp->soc_top__DOT__dap_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3829,((1U & (IData)((vlTOPp->soc_top__DOT__dap_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3830,((1U & (IData)(vlTOPp->soc_top__DOT__dap_to_xbar))));
        tracep->fullIData(oldp+3831,(vlTOPp->soc_top__DOT__gpio_intr),32);
        tracep->fullBit(oldp+3832,(vlTOPp->soc_top__DOT__intr_timer));
        tracep->fullBit(oldp+3833,(0U));
        tracep->fullBit(oldp+3834,(vlTOPp->soc_top__DOT__rdata_i));
        tracep->fullBit(oldp+3835,(vlTOPp->soc_top__DOT__error_i));
        tracep->fullBit(oldp+3836,(vlTOPp->soc_top__DOT__CLK_REF));
        tracep->fullBit(oldp+3837,(vlTOPp->soc_top__DOT__CLK_LC));
        tracep->fullBit(oldp+3838,(0U));
        tracep->fullIData(oldp+3839,(0U),32);
        tracep->fullIData(oldp+3840,(0x28U),32);
        tracep->fullIData(oldp+3841,(2U),32);
        tracep->fullIData(oldp+3842,(0U),32);
        tracep->fullIData(oldp+3843,(0U),32);
        tracep->fullBit(oldp+3844,(1U));
        tracep->fullIData(oldp+3845,(1U),32);
        tracep->fullBit(oldp+3846,(1U));
        tracep->fullBit(oldp+3847,(vlTOPp->soc_top__DOT__u_top__DOT__scan_rst_ni));
        tracep->fullIData(oldp+3848,(0U),32);
        tracep->fullIData(oldp+3849,(0x20000000U),32);
        tracep->fullBit(oldp+3850,(0U));
        tracep->fullSData(oldp+3851,(0U),15);
        tracep->fullBit(oldp+3852,(0U));
        tracep->fullIData(oldp+3853,(4U),32);
        tracep->fullIData(oldp+3854,(0x28U),32);
        tracep->fullIData(oldp+3855,(2U),32);
        tracep->fullIData(oldp+3856,(0U),32);
        tracep->fullIData(oldp+3857,(1U),32);
        tracep->fullIData(oldp+3858,(0x1a110800U),32);
        tracep->fullIData(oldp+3859,(0x1a110808U),32);
        tracep->fullSData(oldp+3860,(1U),10);
        tracep->fullIData(oldp+3861,(0x20U),32);
        tracep->fullIData(oldp+3862,(0x40U),32);
        tracep->fullIData(oldp+3863,(8U),32);
        tracep->fullIData(oldp+3864,(2U),32);
        tracep->fullIData(oldp+3865,(0x1000U),32);
        tracep->fullIData(oldp+3866,(0x100U),32);
        tracep->fullIData(oldp+3867,(3U),32);
        tracep->fullIData(oldp+3868,(0x16U),32);
        tracep->fullBit(oldp+3869,(0U));
        tracep->fullCData(oldp+3870,(0U),2);
        tracep->fullCData(oldp+3871,(0U),8);
        tracep->fullIData(oldp+3872,(0U),22);
        tracep->fullQData(oldp+3873,(0ULL),44);
        tracep->fullQData(oldp+3875,(0ULL),64);
        __Vtemp1886[0U] = 0U;
        __Vtemp1886[1U] = 0U;
        __Vtemp1886[2U] = 0U;
        __Vtemp1886[3U] = 0U;
        tracep->fullWData(oldp+3877,(__Vtemp1886),128);
        tracep->fullIData(oldp+3881,(1U),32);
        tracep->fullIData(oldp+3882,(0U),32);
        tracep->fullIData(oldp+3883,(0U),32);
        tracep->fullCData(oldp+3884,(2U),2);
        tracep->fullCData(oldp+3885,(0U),3);
        tracep->fullCData(oldp+3886,(1U),2);
        tracep->fullCData(oldp+3887,(3U),2);
        tracep->fullCData(oldp+3888,(5U),3);
        tracep->fullCData(oldp+3889,(4U),3);
        tracep->fullCData(oldp+3890,(3U),3);
        tracep->fullCData(oldp+3891,(2U),3);
        tracep->fullCData(oldp+3892,(1U),3);
        tracep->fullCData(oldp+3893,(0x63U),7);
        tracep->fullCData(oldp+3894,(0x6fU),7);
        tracep->fullCData(oldp+3895,(0x67U),7);
        tracep->fullCData(oldp+3896,(3U),7);
        tracep->fullCData(oldp+3897,(0x37U),7);
        tracep->fullCData(oldp+3898,(0x33U),7);
        tracep->fullCData(oldp+3899,(0x13U),7);
        tracep->fullCData(oldp+3900,(0x23U),7);
        tracep->fullBit(oldp+3901,(1U));
        tracep->fullCData(oldp+3902,(6U),3);
        tracep->fullSData(oldp+3903,(0x7b0U),12);
        tracep->fullSData(oldp+3904,(0x7b1U),12);
        tracep->fullSData(oldp+3905,(0x7b2U),12);
        tracep->fullSData(oldp+3906,(0x7b3U),12);
        tracep->fullSData(oldp+3907,(0x304U),12);
        tracep->fullSData(oldp+3908,(0x300U),12);
        tracep->fullCData(oldp+3909,(0x17U),7);
        tracep->fullCData(oldp+3910,(0xfU),7);
        tracep->fullCData(oldp+3911,(0x73U),7);
        tracep->fullCData(oldp+3912,(0U),6);
        tracep->fullCData(oldp+3913,(4U),6);
        tracep->fullCData(oldp+3914,(7U),6);
        tracep->fullCData(oldp+3915,(0x30U),6);
        tracep->fullCData(oldp+3916,(0x2fU),6);
        tracep->fullCData(oldp+3917,(0x31U),6);
        tracep->fullCData(oldp+3918,(0x32U),6);
        tracep->fullCData(oldp+3919,(0x34U),6);
        tracep->fullCData(oldp+3920,(0x33U),6);
        tracep->fullCData(oldp+3921,(0x22U),6);
        tracep->fullCData(oldp+3922,(0x28U),6);
        tracep->fullCData(oldp+3923,(0x27U),6);
        tracep->fullCData(oldp+3924,(0x36U),6);
        tracep->fullCData(oldp+3925,(0x38U),6);
        tracep->fullCData(oldp+3926,(0x3aU),6);
        tracep->fullCData(oldp+3927,(0x35U),6);
        tracep->fullCData(oldp+3928,(0x37U),6);
        tracep->fullCData(oldp+3929,(0x39U),6);
        tracep->fullCData(oldp+3930,(0x23U),6);
        tracep->fullCData(oldp+3931,(0x17U),6);
        tracep->fullCData(oldp+3932,(0x29U),6);
        tracep->fullCData(oldp+3933,(0x2aU),6);
        tracep->fullCData(oldp+3934,(0x15U),6);
        tracep->fullCData(oldp+3935,(0x16U),6);
        tracep->fullCData(oldp+3936,(0x10U),6);
        tracep->fullCData(oldp+3937,(0xfU),6);
        tracep->fullCData(oldp+3938,(0x13U),6);
        tracep->fullCData(oldp+3939,(0x14U),6);
        tracep->fullCData(oldp+3940,(0x1bU),6);
        tracep->fullCData(oldp+3941,(0x1cU),6);
        tracep->fullCData(oldp+3942,(0x19U),6);
        tracep->fullCData(oldp+3943,(0x1aU),6);
        tracep->fullCData(oldp+3944,(0x18U),6);
        tracep->fullCData(oldp+3945,(3U),6);
        tracep->fullCData(oldp+3946,(6U),6);
        tracep->fullCData(oldp+3947,(0x1dU),6);
        tracep->fullCData(oldp+3948,(0x1fU),6);
        tracep->fullCData(oldp+3949,(0x1eU),6);
        tracep->fullCData(oldp+3950,(0x24U),6);
        tracep->fullCData(oldp+3951,(0xeU),6);
        tracep->fullCData(oldp+3952,(0xdU),6);
        tracep->fullCData(oldp+3953,(0x2cU),6);
        tracep->fullCData(oldp+3954,(0x2eU),6);
        tracep->fullCData(oldp+3955,(0x2dU),6);
        tracep->fullCData(oldp+3956,(0x2bU),6);
        tracep->fullCData(oldp+3957,(0x20U),6);
        tracep->fullCData(oldp+3958,(0x21U),6);
        tracep->fullCData(oldp+3959,(0x11U),6);
        tracep->fullCData(oldp+3960,(0xaU),6);
        tracep->fullCData(oldp+3961,(0xcU),6);
        tracep->fullCData(oldp+3962,(0x25U),6);
        tracep->fullCData(oldp+3963,(0x26U),6);
        tracep->fullCData(oldp+3964,(8U),6);
        tracep->fullCData(oldp+3965,(9U),6);
        tracep->fullCData(oldp+3966,(0xbU),6);
        tracep->fullCData(oldp+3967,(1U),6);
        tracep->fullCData(oldp+3968,(0x12U),6);
        tracep->fullCData(oldp+3969,(5U),6);
        tracep->fullCData(oldp+3970,(2U),6);
        tracep->fullCData(oldp+3971,(6U),4);
        tracep->fullCData(oldp+3972,(1U),4);
        tracep->fullCData(oldp+3973,(9U),4);
        tracep->fullCData(oldp+3974,(8U),4);
        tracep->fullCData(oldp+3975,(5U),4);
        tracep->fullCData(oldp+3976,(4U),4);
        tracep->fullCData(oldp+3977,(7U),4);
        tracep->fullCData(oldp+3978,(0U),4);
        tracep->fullCData(oldp+3979,(3U),4);
        tracep->fullCData(oldp+3980,(2U),4);
        tracep->fullCData(oldp+3981,(0x3fU),6);
        tracep->fullQData(oldp+3982,(0ULL),64);
        tracep->fullCData(oldp+3984,(0U),2);
        tracep->fullIData(oldp+3985,(3U),32);
        tracep->fullIData(oldp+3986,(0x40101104U),32);
        tracep->fullIData(oldp+3987,(0x10U),32);
        tracep->fullIData(oldp+3988,(0xbU),32);
        tracep->fullIData(oldp+3989,(0x1eU),32);
        tracep->fullIData(oldp+3990,(7U),32);
        tracep->fullIData(oldp+3991,(0xcU),32);
        tracep->fullIData(oldp+3992,(0x11U),32);
        tracep->fullIData(oldp+3993,(0x15U),32);
        tracep->fullSData(oldp+3994,(0x7c0U),12);
        tracep->fullSData(oldp+3995,(0x342U),12);
        tracep->fullSData(oldp+3996,(0x7a8U),12);
        tracep->fullSData(oldp+3997,(0x306U),12);
        tracep->fullSData(oldp+3998,(0x320U),12);
        tracep->fullSData(oldp+3999,(0xb00U),12);
        tracep->fullSData(oldp+4000,(0xb80U),12);
        tracep->fullSData(oldp+4001,(0x341U),12);
        tracep->fullSData(oldp+4002,(0xf14U),12);
        tracep->fullSData(oldp+4003,(0xb0aU),12);
        tracep->fullSData(oldp+4004,(0xb8aU),12);
        tracep->fullSData(oldp+4005,(0xb0bU),12);
        tracep->fullSData(oldp+4006,(0xb8bU),12);
        tracep->fullSData(oldp+4007,(0xb0cU),12);
        tracep->fullSData(oldp+4008,(0xb8cU),12);
        tracep->fullSData(oldp+4009,(0xb0dU),12);
        tracep->fullSData(oldp+4010,(0xb8dU),12);
        tracep->fullSData(oldp+4011,(0xb0eU),12);
        tracep->fullSData(oldp+4012,(0xb8eU),12);
        tracep->fullSData(oldp+4013,(0xb0fU),12);
        tracep->fullSData(oldp+4014,(0xb8fU),12);
        tracep->fullSData(oldp+4015,(0xb10U),12);
        tracep->fullSData(oldp+4016,(0xb90U),12);
        tracep->fullSData(oldp+4017,(0xb11U),12);
        tracep->fullSData(oldp+4018,(0xb91U),12);
        tracep->fullSData(oldp+4019,(0xb12U),12);
        tracep->fullSData(oldp+4020,(0xb92U),12);
        tracep->fullSData(oldp+4021,(0xb13U),12);
        tracep->fullSData(oldp+4022,(0xb93U),12);
        tracep->fullSData(oldp+4023,(0xb14U),12);
        tracep->fullSData(oldp+4024,(0xb94U),12);
        tracep->fullSData(oldp+4025,(0xb15U),12);
        tracep->fullSData(oldp+4026,(0xb95U),12);
        tracep->fullSData(oldp+4027,(0xb16U),12);
        tracep->fullSData(oldp+4028,(0xb96U),12);
        tracep->fullSData(oldp+4029,(0xb17U),12);
        tracep->fullSData(oldp+4030,(0xb97U),12);
        tracep->fullSData(oldp+4031,(0xb18U),12);
        tracep->fullSData(oldp+4032,(0xb98U),12);
        tracep->fullSData(oldp+4033,(0xb19U),12);
        tracep->fullSData(oldp+4034,(0xb99U),12);
        tracep->fullSData(oldp+4035,(0xb1aU),12);
        tracep->fullSData(oldp+4036,(0xb9aU),12);
        tracep->fullSData(oldp+4037,(0xb1bU),12);
        tracep->fullSData(oldp+4038,(0xb9bU),12);
        tracep->fullSData(oldp+4039,(0xb1cU),12);
        tracep->fullSData(oldp+4040,(0xb9cU),12);
        tracep->fullSData(oldp+4041,(0xb1dU),12);
        tracep->fullSData(oldp+4042,(0xb9dU),12);
        tracep->fullSData(oldp+4043,(0xb03U),12);
        tracep->fullSData(oldp+4044,(0xb1eU),12);
        tracep->fullSData(oldp+4045,(0xb9eU),12);
        tracep->fullSData(oldp+4046,(0xb1fU),12);
        tracep->fullSData(oldp+4047,(0xb9fU),12);
        tracep->fullSData(oldp+4048,(0xb83U),12);
        tracep->fullSData(oldp+4049,(0xb04U),12);
        tracep->fullSData(oldp+4050,(0xb84U),12);
        tracep->fullSData(oldp+4051,(0xb05U),12);
        tracep->fullSData(oldp+4052,(0xb85U),12);
        tracep->fullSData(oldp+4053,(0xb06U),12);
        tracep->fullSData(oldp+4054,(0xb86U),12);
        tracep->fullSData(oldp+4055,(0xb07U),12);
        tracep->fullSData(oldp+4056,(0xb87U),12);
        tracep->fullSData(oldp+4057,(0xb08U),12);
        tracep->fullSData(oldp+4058,(0xb88U),12);
        tracep->fullSData(oldp+4059,(0xb09U),12);
        tracep->fullSData(oldp+4060,(0xb89U),12);
        tracep->fullSData(oldp+4061,(0x32aU),12);
        tracep->fullSData(oldp+4062,(0x32bU),12);
        tracep->fullSData(oldp+4063,(0x32cU),12);
        tracep->fullSData(oldp+4064,(0x32dU),12);
        tracep->fullSData(oldp+4065,(0x32eU),12);
        tracep->fullSData(oldp+4066,(0x32fU),12);
        tracep->fullSData(oldp+4067,(0x330U),12);
        tracep->fullSData(oldp+4068,(0x331U),12);
        tracep->fullSData(oldp+4069,(0x332U),12);
        tracep->fullSData(oldp+4070,(0x333U),12);
        tracep->fullSData(oldp+4071,(0x334U),12);
        tracep->fullSData(oldp+4072,(0x335U),12);
        tracep->fullSData(oldp+4073,(0x336U),12);
        tracep->fullSData(oldp+4074,(0x337U),12);
        tracep->fullSData(oldp+4075,(0x338U),12);
        tracep->fullSData(oldp+4076,(0x339U),12);
        tracep->fullSData(oldp+4077,(0x33aU),12);
        tracep->fullSData(oldp+4078,(0x33bU),12);
        tracep->fullSData(oldp+4079,(0x33cU),12);
        tracep->fullSData(oldp+4080,(0x33dU),12);
        tracep->fullSData(oldp+4081,(0x323U),12);
        tracep->fullSData(oldp+4082,(0x33eU),12);
        tracep->fullSData(oldp+4083,(0x33fU),12);
        tracep->fullSData(oldp+4084,(0x324U),12);
        tracep->fullSData(oldp+4085,(0x325U),12);
        tracep->fullSData(oldp+4086,(0x326U),12);
        tracep->fullSData(oldp+4087,(0x327U),12);
        tracep->fullSData(oldp+4088,(0x328U),12);
        tracep->fullSData(oldp+4089,(0x329U),12);
        tracep->fullSData(oldp+4090,(0xb02U),12);
        tracep->fullSData(oldp+4091,(0xb82U),12);
        tracep->fullSData(oldp+4092,(0x344U),12);
        tracep->fullSData(oldp+4093,(0x301U),12);
        tracep->fullSData(oldp+4094,(0x340U),12);
        tracep->fullSData(oldp+4095,(0x390U),12);
        tracep->fullSData(oldp+4096,(0x391U),12);
        tracep->fullSData(oldp+4097,(0x343U),12);
        tracep->fullSData(oldp+4098,(0x305U),12);
        tracep->fullSData(oldp+4099,(0x3b0U),12);
        tracep->fullSData(oldp+4100,(0x3b1U),12);
        tracep->fullSData(oldp+4101,(0x3baU),12);
        tracep->fullSData(oldp+4102,(0x3bbU),12);
        tracep->fullSData(oldp+4103,(0x3bcU),12);
        tracep->fullSData(oldp+4104,(0x3bdU),12);
        tracep->fullSData(oldp+4105,(0x3beU),12);
        tracep->fullSData(oldp+4106,(0x3bfU),12);
        tracep->fullSData(oldp+4107,(0x3b2U),12);
        tracep->fullSData(oldp+4108,(0x3b3U),12);
        tracep->fullSData(oldp+4109,(0x3b4U),12);
        tracep->fullSData(oldp+4110,(0x3b5U),12);
        tracep->fullSData(oldp+4111,(0x3b6U),12);
        tracep->fullSData(oldp+4112,(0x3b7U),12);
        tracep->fullSData(oldp+4113,(0x3b8U),12);
        tracep->fullSData(oldp+4114,(0x3b9U),12);
        tracep->fullSData(oldp+4115,(0x3a0U),12);
        tracep->fullSData(oldp+4116,(0x3a1U),12);
        tracep->fullSData(oldp+4117,(0x3a2U),12);
        tracep->fullSData(oldp+4118,(0x3a3U),12);
        tracep->fullSData(oldp+4119,(0x7aaU),12);
        tracep->fullSData(oldp+4120,(0x7c1U),12);
        tracep->fullSData(oldp+4121,(0x7a1U),12);
        tracep->fullSData(oldp+4122,(0x7a2U),12);
        tracep->fullSData(oldp+4123,(0x7a3U),12);
        tracep->fullSData(oldp+4124,(0x7a0U),12);
        tracep->fullIData(oldp+4125,(0x40000003U),32);
        tracep->fullIData(oldp+4126,(0x20U),32);
        tracep->fullIData(oldp+4127,(6U),32);
        tracep->fullIData(oldp+4128,(0x12U),32);
        tracep->fullIData(oldp+4129,(0U),18);
        tracep->fullIData(oldp+4130,(0x40U),32);
        tracep->fullIData(oldp+4131,(5U),32);
        tracep->fullIData(oldp+4132,(2U),32);
        tracep->fullCData(oldp+4133,(0xfU),4);
        tracep->fullIData(oldp+4134,(2U),32);
        tracep->fullIData(oldp+4135,(1U),32);
        tracep->fullBit(oldp+4136,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo1_i 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+4137,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo1_i 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+4138,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo1_i 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+4139,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo1_i 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+4140,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo1_i 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+4141,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo1_i 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+4142,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo1_i 
                                              >> 2U))),32);
        tracep->fullBit(oldp+4143,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo1_i 
                                                  >> 1U)))));
        tracep->fullBit(oldp+4144,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo1_i))));
        tracep->fullBit(oldp+4145,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo2_i 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+4146,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo2_i 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+4147,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo2_i 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+4148,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo2_i 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+4149,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo2_i 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+4150,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo2_i 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+4151,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo2_i 
                                              >> 2U))),32);
        tracep->fullBit(oldp+4152,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo2_i 
                                                  >> 1U)))));
        tracep->fullBit(oldp+4153,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_ldo2_i))));
        tracep->fullBit(oldp+4154,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dcdc_i 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+4155,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dcdc_i 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+4156,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dcdc_i 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+4157,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dcdc_i 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+4158,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dcdc_i 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+4159,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dcdc_i 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+4160,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dcdc_i 
                                              >> 2U))),32);
        tracep->fullBit(oldp+4161,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dcdc_i 
                                                  >> 1U)))));
        tracep->fullBit(oldp+4162,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dcdc_i))));
        tracep->fullBit(oldp+4163,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_pll1_i 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+4164,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_pll1_i 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+4165,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_pll1_i 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+4166,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_pll1_i 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+4167,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_pll1_i 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+4168,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_pll1_i 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+4169,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_pll1_i 
                                              >> 2U))),32);
        tracep->fullBit(oldp+4170,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_pll1_i 
                                                  >> 1U)))));
        tracep->fullBit(oldp+4171,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_pll1_i))));
        tracep->fullBit(oldp+4172,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_tsen2_i 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+4173,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_tsen2_i 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+4174,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_tsen2_i 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+4175,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_tsen2_i 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+4176,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_tsen2_i 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+4177,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_tsen2_i 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+4178,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_tsen2_i 
                                              >> 2U))),32);
        tracep->fullBit(oldp+4179,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_tsen2_i 
                                                  >> 1U)))));
        tracep->fullBit(oldp+4180,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_tsen2_i))));
        tracep->fullBit(oldp+4181,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dap_i 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+4182,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dap_i 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+4183,((7U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dap_i 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+4184,((3U & (IData)(
                                                   (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dap_i 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+4185,((0xffU & (IData)(
                                                      (vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dap_i 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+4186,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dap_i 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+4187,((IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dap_i 
                                              >> 2U))),32);
        tracep->fullBit(oldp+4188,((1U & (IData)((vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dap_i 
                                                  >> 1U)))));
        tracep->fullBit(oldp+4189,((1U & (IData)(vlTOPp->soc_top__DOT__periph_switch__DOT__tl_dap_i))));
        tracep->fullIData(oldp+4190,(0xaU),32);
        tracep->fullSData(oldp+4191,(0x3ffU),10);
        tracep->fullCData(oldp+4192,(0U),4);
        tracep->fullQData(oldp+4193,(0ULL),40);
        tracep->fullIData(oldp+4195,(4U),32);
        tracep->fullIData(oldp+4196,(0x10000U),32);
        tracep->fullIData(oldp+4197,(0x11U),32);
        tracep->fullIData(oldp+4198,(0xaU),32);
        tracep->fullIData(oldp+4199,(0x58U),32);
        tracep->fullIData(oldp+4200,(0x33U),32);
        tracep->fullIData(oldp+4201,(0x55U),32);
        tracep->fullIData(oldp+4202,(0x20U),32);
        tracep->fullIData(oldp+4203,(6U),32);
        tracep->fullIData(oldp+4204,(0x20U),32);
        tracep->fullIData(oldp+4205,(4U),32);
        tracep->fullIData(oldp+4206,(8U),32);
        tracep->fullIData(oldp+4207,(0x573143U),24);
        tracep->fullSData(oldp+4208,(0x5257U),16);
        tracep->fullSData(oldp+4209,(0x524fU),16);
        tracep->fullIData(oldp+4210,(0x10U),32);
        tracep->fullBit(oldp+4211,(vlTOPp->soc_top__DOT__iccm__DOT__we));
        tracep->fullIData(oldp+4212,(vlTOPp->soc_top__DOT__iccm__DOT__wdata),32);
        tracep->fullIData(oldp+4213,(vlTOPp->soc_top__DOT__iccm__DOT__wmask),32);
        tracep->fullBit(oldp+4214,(vlTOPp->soc_top__DOT__iccm__DOT__rvalid));
        tracep->fullCData(oldp+4215,(vlTOPp->soc_top__DOT__iccm__DOT__data_we),4);
        tracep->fullCData(oldp+4216,(vlTOPp->soc_top__DOT__iccm__DOT__we),4);
        tracep->fullIData(oldp+4217,(0x1000U),32);
        tracep->fullIData(oldp+4218,(0xcU),32);
        tracep->fullIData(oldp+4219,(5U),32);
        tracep->fullIData(oldp+4220,(0xdU),32);
        tracep->fullIData(oldp+4221,(0x21U),32);
        tracep->fullIData(oldp+4222,(0xdU),32);
        tracep->fullIData(oldp+4223,(5U),32);
        tracep->fullIData(oldp+4224,(0x21U),32);
        tracep->fullIData(oldp+4225,(3U),32);
        tracep->fullIData(oldp+4226,(3U),32);
        tracep->fullIData(oldp+4227,(7U),32);
        tracep->fullIData(oldp+4228,(9U),32);
        tracep->fullBit(oldp+4229,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio7__DOT__we));
        tracep->fullCData(oldp+4230,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio7__DOT__wd),3);
        tracep->fullCData(oldp+4231,(((IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio7__DOT__we)
                                       ? (IData)(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio7__DOT__wd)
                                       : 0U)),3);
        tracep->fullBit(oldp+4232,(vlTOPp->soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_7__DOT__d));
    }
}
