Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 19 09:57:19 2020
| Host         : Zikuns-Lenovo-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             148 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             104 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------+-----------------------------------------+------------------+----------------+
|             Clock Signal            |           Enable Signal           |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------------+-----------------------------------------+------------------+----------------+
| ~ANOTHERCLOCK_BUFG                  |                                   |                                         |                1 |              2 |
| ~DISPLAY_AND_AUDIO/J_MIC3_Pin4_OBUF |                                   |                                         |                4 |             24 |
|  CLOCK_IBUF_BUFG                    |                                   | CLK1/CLK                                |                3 |             24 |
|  CLK1/CLK                           |                                   |                                         |                4 |             28 |
| ~ANOTHERCLOCK_BUFG                  |                                   | button/dut1/reset                       |                4 |             34 |
|  CLOCK_IBUF_BUFG                    |                                   |                                         |                6 |             36 |
| ~ANOTHERCLOCK_BUFG                  | OLED/delay[0]_i_1_n_0             | button/dut1/reset                       |                5 |             40 |
| ~ANOTHERCLOCK_BUFG                  | OLED/FSM_onehot_state[31]_i_2_n_0 | button/dut1/reset                       |                7 |             64 |
| ~ANOTHERCLOCK_BUFG                  |                                   | button/dut2/spi_word_bit_count_reg[5]_0 |               14 |             90 |
+-------------------------------------+-----------------------------------+-----------------------------------------+------------------+----------------+


