;chisel3.BuildInfo$@527a8665
circuit MixedVecSpec_Anon : 
  module MixedVecSpec_Anon : 
    input clock : Clock
    input reset : UInt<1>
    output io : {}
    
    wire wire : {1 : UInt<8>, 0 : UInt<1>} @[MixedVecSpec.scala 165:24]
    wire.0 <= UInt<1>("h01") @[MixedVecSpec.scala 166:17]
    wire.1 <= UInt<7>("h065") @[MixedVecSpec.scala 167:17]
    node _T = eq(wire.0, UInt<1>("h01")) @[MixedVecSpec.scala 169:32]
    node _T_1 = bits(reset, 0, 0) @[MixedVecSpec.scala 169:23]
    node _T_2 = or(_T, _T_1) @[MixedVecSpec.scala 169:23]
    node _T_3 = eq(_T_2, UInt<1>("h00")) @[MixedVecSpec.scala 169:23]
    when _T_3 : @[MixedVecSpec.scala 169:23]
      printf(clock, UInt<1>(1), "Assertion failed\n    at MixedVecSpec.scala:169 chisel3.assert(wire(0) === 1.U)\n") @[MixedVecSpec.scala 169:23]
      stop(clock, UInt<1>(1), 1) @[MixedVecSpec.scala 169:23]
      skip @[MixedVecSpec.scala 169:23]
    node _T_4 = add(wire.1, UInt<1>("h01")) @[MixedVecSpec.scala 170:32]
    node _T_5 = tail(_T_4, 1) @[MixedVecSpec.scala 170:32]
    node _T_6 = eq(_T_5, UInt<7>("h066")) @[MixedVecSpec.scala 170:38]
    node _T_7 = bits(reset, 0, 0) @[MixedVecSpec.scala 170:23]
    node _T_8 = or(_T_6, _T_7) @[MixedVecSpec.scala 170:23]
    node _T_9 = eq(_T_8, UInt<1>("h00")) @[MixedVecSpec.scala 170:23]
    when _T_9 : @[MixedVecSpec.scala 170:23]
      printf(clock, UInt<1>(1), "Assertion failed\n    at MixedVecSpec.scala:170 chisel3.assert(wire(1) + 1.U === 102.U)\n") @[MixedVecSpec.scala 170:23]
      stop(clock, UInt<1>(1), 1) @[MixedVecSpec.scala 170:23]
      skip @[MixedVecSpec.scala 170:23]
    wire wireInit : {1 : UInt<7>, 0 : UInt<1>} @[MixedVec.scala 27:26]
    wireInit.0 <= UInt<1>("h01") @[MixedVec.scala 30:9]
    wireInit.1 <= UInt<7>("h065") @[MixedVec.scala 30:9]
    node _T_10 = eq(wireInit.0, UInt<1>("h01")) @[MixedVecSpec.scala 173:36]
    node _T_11 = bits(reset, 0, 0) @[MixedVecSpec.scala 173:23]
    node _T_12 = or(_T_10, _T_11) @[MixedVecSpec.scala 173:23]
    node _T_13 = eq(_T_12, UInt<1>("h00")) @[MixedVecSpec.scala 173:23]
    when _T_13 : @[MixedVecSpec.scala 173:23]
      printf(clock, UInt<1>(1), "Assertion failed\n    at MixedVecSpec.scala:173 chisel3.assert(wireInit(0) === 1.U)\n") @[MixedVecSpec.scala 173:23]
      stop(clock, UInt<1>(1), 1) @[MixedVecSpec.scala 173:23]
      skip @[MixedVecSpec.scala 173:23]
    node _T_14 = add(wireInit.1, UInt<1>("h01")) @[MixedVecSpec.scala 174:36]
    node _T_15 = tail(_T_14, 1) @[MixedVecSpec.scala 174:36]
    node _T_16 = eq(_T_15, UInt<7>("h066")) @[MixedVecSpec.scala 174:42]
    node _T_17 = bits(reset, 0, 0) @[MixedVecSpec.scala 174:23]
    node _T_18 = or(_T_16, _T_17) @[MixedVecSpec.scala 174:23]
    node _T_19 = eq(_T_18, UInt<1>("h00")) @[MixedVecSpec.scala 174:23]
    when _T_19 : @[MixedVecSpec.scala 174:23]
      printf(clock, UInt<1>(1), "Assertion failed\n    at MixedVecSpec.scala:174 chisel3.assert(wireInit(1) + 1.U === 102.U)\n") @[MixedVecSpec.scala 174:23]
      stop(clock, UInt<1>(1), 1) @[MixedVecSpec.scala 174:23]
      skip @[MixedVecSpec.scala 174:23]
    node _T_20 = bits(reset, 0, 0) @[MixedVecSpec.scala 176:13]
    node _T_21 = eq(_T_20, UInt<1>("h00")) @[MixedVecSpec.scala 176:13]
    when _T_21 : @[MixedVecSpec.scala 176:13]
      stop(clock, UInt<1>(1), 0) @[MixedVecSpec.scala 176:13]
      skip @[MixedVecSpec.scala 176:13]
    
