{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "FPGA_ADC:inst2 " "Starting Logic Optimization and Technology Mapping for Partition FPGA_ADC:inst2" {  } { { "JK02FPGA.bdf" "inst2" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { 416 1096 1352 560 "inst2" "" } } } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 3 1531291944171 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fpga_adc.v" "" { Text "F:/FPGAprj/JK02ABT20180707/fpga_adc.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 3 1531291944295 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 3 1531291944295 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_ADC:inst2\|ADC_nRST VCC " "Pin \"FPGA_ADC:inst2\|ADC_nRST\" is stuck at VCC" {  } { { "fpga_adc.v" "" { Text "F:/FPGAprj/JK02ABT20180707/fpga_adc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 3 1531291944391 "|JK02FPGA|FPGA_ADC:inst2|ADC_nRST"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_ADC:inst2\|ADC_SPISDI GND " "Pin \"FPGA_ADC:inst2\|ADC_SPISDI\" is stuck at GND" {  } { { "fpga_adc.v" "" { Text "F:/FPGAprj/JK02ABT20180707/fpga_adc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 3 1531291944391 "|JK02FPGA|FPGA_ADC:inst2|ADC_SPISDI"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 3 1531291944391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "FPGA_ADC:inst2 " "Timing-Driven Synthesis is running on partition \"FPGA_ADC:inst2\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 3 1531291944668 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 3 1531291945372 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 3 1531291945633 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 3 1531291945633 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 3 1531291945633 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 3 1531291945633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 3 1531291945951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 14:52:25 2018 " "Processing ended: Wed Jul 11 14:52:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 3 1531291945951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 3 1531291945951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 3 1531291945951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 3 1531291945951 ""}
