[INF:CM0023] Creating log file ../../../build/tests/rp32/slpp_all/surelog.log.

[INF:PP0122] Preprocessing source file "hdl/rtl/riscv/riscv_isa_pkg.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/soc/r5p_soc_top.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/soc/r5p_soc_mem.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/soc/r5p_soc_gpio.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/soc/r5p_bus_if.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/soc/r5p_bus_dec.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/soc/r5p_bus_arb.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_wbu.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_pkg.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_lsu.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_gpr.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_core.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_bru.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_alu.sv".

[INF:PP0122] Preprocessing source file "r5p_soc_de0_cv.sv".

[INF:PA0201] Parsing source file "hdl/rtl/riscv/riscv_isa_pkg.sv".

[INF:PA0201] Parsing source file "hdl/rtl/soc/r5p_soc_top.sv".

[INF:PA0201] Parsing source file "hdl/rtl/soc/r5p_soc_mem.sv".

[INF:PA0201] Parsing source file "hdl/rtl/soc/r5p_soc_gpio.sv".

[INF:PA0201] Parsing source file "hdl/rtl/soc/r5p_bus_if.sv".

[INF:PA0201] Parsing source file "hdl/rtl/soc/r5p_bus_dec.sv".

[INF:PA0201] Parsing source file "hdl/rtl/soc/r5p_bus_arb.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_wbu.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_pkg.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_lsu.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_gpr.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_core.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_bru.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_alu.sv".

[INF:PA0201] Parsing source file "r5p_soc_de0_cv.sv".

[WRN:PA0205] hdl/rtl/riscv/riscv_isa_pkg.sv:19: No timescale set for "riscv_isa_pkg".

[WRN:PA0205] hdl/rtl/soc/r5p_soc_top.sv:21: No timescale set for "r5p_soc_top".

[WRN:PA0205] hdl/rtl/soc/r5p_soc_mem.sv:19: No timescale set for "r5p_soc_mem".

[WRN:PA0205] hdl/rtl/soc/r5p_soc_gpio.sv:23: No timescale set for "r5p_soc_gpio".

[WRN:PA0205] hdl/rtl/soc/r5p_bus_if.sv:19: No timescale set for "r5p_bus_if".

[WRN:PA0205] hdl/rtl/soc/r5p_bus_dec.sv:19: No timescale set for "r5p_bus_dec".

[WRN:PA0205] hdl/rtl/soc/r5p_bus_arb.sv:19: No timescale set for "r5p_bus_arb".

[WRN:PA0205] hdl/rtl/core/r5p_wbu.sv:19: No timescale set for "r5p_wbu".

[WRN:PA0205] hdl/rtl/core/r5p_pkg.sv:19: No timescale set for "r5p_pkg".

[WRN:PA0205] hdl/rtl/core/r5p_lsu.sv:21: No timescale set for "r5p_lsu".

[WRN:PA0205] hdl/rtl/core/r5p_gpr.sv:19: No timescale set for "r5p_gpr".

[WRN:PA0205] hdl/rtl/core/r5p_core.sv:24: No timescale set for "r5p_core".

[WRN:PA0205] hdl/rtl/core/r5p_bru.sv:21: No timescale set for "r5p_bru".

[WRN:PA0205] hdl/rtl/core/r5p_alu.sv:21: No timescale set for "r5p_alu".

[WRN:PA0205] r5p_soc_de0_cv.sv:55: No timescale set for "r5p_soc_de0_cv".

[INF:CP0300] Compilation...

[INF:CP0301] hdl/rtl/riscv/riscv_isa_pkg.sv:19: Compile package "riscv_isa_pkg".

[INF:CP0301] hdl/rtl/core/r5p_pkg.sv:19: Compile package "r5p_pkg".

[INF:CP0303] hdl/rtl/core/r5p_alu.sv:21: Compile module "work@r5p_alu".

[INF:CP0303] hdl/rtl/core/r5p_bru.sv:21: Compile module "work@r5p_bru".

[INF:CP0303] hdl/rtl/soc/r5p_bus_arb.sv:19: Compile module "work@r5p_bus_arb".

[INF:CP0303] hdl/rtl/soc/r5p_bus_dec.sv:19: Compile module "work@r5p_bus_dec".

[INF:CP0304] hdl/rtl/soc/r5p_bus_if.sv:19: Compile interface "work@r5p_bus_if".

[INF:CP0303] hdl/rtl/core/r5p_core.sv:24: Compile module "work@r5p_core".

[INF:CP0303] hdl/rtl/core/r5p_gpr.sv:19: Compile module "work@r5p_gpr".

[INF:CP0303] hdl/rtl/core/r5p_lsu.sv:21: Compile module "work@r5p_lsu".

[INF:CP0303] r5p_soc_de0_cv.sv:55: Compile module "work@r5p_soc_de0_cv".

[INF:CP0303] hdl/rtl/soc/r5p_soc_gpio.sv:23: Compile module "work@r5p_soc_gpio".

[INF:CP0303] hdl/rtl/soc/r5p_soc_mem.sv:19: Compile module "work@r5p_soc_mem".

[INF:CP0303] hdl/rtl/soc/r5p_soc_top.sv:21: Compile module "work@r5p_soc_top".

[INF:CP0303] hdl/rtl/core/r5p_wbu.sv:19: Compile module "work@r5p_wbu".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] r5p_soc_de0_cv.sv:91:26: Implicit port type (wire) for "GPIO_0",
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[INF:CP0335] hdl/rtl/core/r5p_core.sv:180: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_bru_alu".

[INF:CP0335] hdl/rtl/core/r5p_core.sv:203: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_bra_add".

[INF:CP0335] hdl/rtl/core/r5p_core.sv:269: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_d32".

[INF:CP0335] hdl/rtl/core/r5p_gpr.sv:111: Compile generate block "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v".

[INF:CP0335] hdl/rtl/core/r5p_gpr.sv:167: Compile generate block "work@r5p_soc_de0_cv.soc.core.gpr.gen_wb_bypass".

[INF:CP0335] hdl/rtl/core/r5p_alu.sv:80: Compile generate block "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu".

[INF:CP0335] hdl/rtl/core/r5p_core.sv:348: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_nomdu".

[INF:CP0335] hdl/rtl/core/r5p_core.sv:424: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_lsa_alu".

[INF:CP0335] hdl/rtl/soc/r5p_bus_dec.sv:46: Compile generate block "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[0]".

[INF:CP0335] hdl/rtl/soc/r5p_bus_dec.sv:46: Compile generate block "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[1]".

[INF:CP0335] hdl/rtl/soc/r5p_soc_top.sv:263: Compile generate block "work@r5p_soc_de0_cv.soc.gen_cyclone_v".

[INF:CP0335] hdl/rtl/soc/r5p_soc_gpio.sv:47: Compile generate block "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc".

[INF:CP0335] hdl/rtl/soc/r5p_soc_gpio.sv:68: Compile generate block "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default".

[INF:CP0335] hdl/rtl/soc/r5p_soc_gpio.sv:98: Compile generate block "work@r5p_soc_de0_cv.soc.soc_gpio.gen_min".

[INF:CP0335] r5p_soc_de0_cv.sv:223: Compile generate block "work@r5p_soc_de0_cv.gen_gpio[0]".

[NTE:EL0503] hdl/rtl/soc/r5p_bus_arb.sv:19: Top level module "work@r5p_bus_arb".

[NTE:EL0503] r5p_soc_de0_cv.sv:55: Top level module "work@r5p_soc_de0_cv".

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] hdl/rtl/core/r5p_gpr.sv:111: Cannot find a module definition for "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v::gpr32x32".

[ERR:CP0317] hdl/rtl/core/r5p_wbu.sv:50: Undefined type "wbu_t".

[WRN:EL0500] hdl/rtl/soc/r5p_soc_top.sv:263: Cannot find a module definition for "work@r5p_soc_de0_cv.soc.gen_cyclone_v::rom32x4096".

[WRN:EL0500] hdl/rtl/soc/r5p_soc_top.sv:277: Cannot find a module definition for "work@r5p_soc_de0_cv.soc.gen_cyclone_v::ram32x4096".

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 14.

[NTE:EL0511] Nb leaf instances: 5.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 4.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../build/tests/rp32/slpp_all/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 20
[   NOTE] : 8

