#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000022485bd9670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000022485be4830 .scope module, "tb" "tb" 3 81;
 .timescale -12 -12;
L_0000022485c037e0 .functor NOT 1, L_0000022485c5c3a0, C4<0>, C4<0>, C4<0>;
L_0000022485c03070 .functor XOR 4, L_0000022485c5c1c0, L_0000022485c5c120, C4<0000>, C4<0000>;
L_0000022485c03380 .functor XOR 4, L_0000022485c03070, L_0000022485c5b180, C4<0000>, C4<0000>;
v0000022485c5bae0_0 .net *"_ivl_10", 3 0, L_0000022485c5b180;  1 drivers
v0000022485c5bcc0_0 .net *"_ivl_12", 3 0, L_0000022485c03380;  1 drivers
v0000022485c5b900_0 .net *"_ivl_2", 3 0, L_0000022485c5bfe0;  1 drivers
v0000022485c5bd60_0 .net *"_ivl_4", 3 0, L_0000022485c5c1c0;  1 drivers
v0000022485c5be00_0 .net *"_ivl_6", 3 0, L_0000022485c5c120;  1 drivers
v0000022485c5c440_0 .net *"_ivl_8", 3 0, L_0000022485c03070;  1 drivers
v0000022485c5b9a0_0 .net "areset", 0 0, L_0000022485c034d0;  1 drivers
v0000022485c5bf40_0 .var "clk", 0 0;
v0000022485c5c260_0 .net "data", 3 0, v0000022485bddd70_0;  1 drivers
v0000022485c5bea0_0 .net "ena", 0 0, v0000022485bddeb0_0;  1 drivers
v0000022485c5abe0_0 .net "load", 0 0, v0000022485bde770_0;  1 drivers
v0000022485c5bb80_0 .net "q_dut", 3 0, v0000022485c5ba40_0;  1 drivers
v0000022485c5b720_0 .net "q_ref", 3 0, v0000022485bde3b0_0;  1 drivers
v0000022485c5c6c0_0 .var/2u "stats1", 159 0;
v0000022485c5b360_0 .var/2u "strobe", 0 0;
v0000022485c5bc20_0 .net "tb_match", 0 0, L_0000022485c5c3a0;  1 drivers
v0000022485c5b7c0_0 .net "tb_mismatch", 0 0, L_0000022485c037e0;  1 drivers
v0000022485c5b5e0_0 .net "wavedrom_enable", 0 0, v0000022485bddf50_0;  1 drivers
v0000022485c5ab40_0 .net "wavedrom_title", 511 0, v0000022485c5b540_0;  1 drivers
L_0000022485c5bfe0 .concat [ 4 0 0 0], v0000022485bde3b0_0;
L_0000022485c5c1c0 .concat [ 4 0 0 0], v0000022485bde3b0_0;
L_0000022485c5c120 .concat [ 4 0 0 0], v0000022485c5ba40_0;
L_0000022485c5b180 .concat [ 4 0 0 0], v0000022485bde3b0_0;
L_0000022485c5c3a0 .cmp/eeq 4, L_0000022485c5bfe0, L_0000022485c03380;
S_0000022485bd92b0 .scope module, "good1" "RefModule" 3 126, 4 2 0, S_0000022485be4830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "ena";
    .port_info 4 /INPUT 4 "data";
    .port_info 5 /OUTPUT 4 "q";
v0000022485bdd870_0 .net "areset", 0 0, L_0000022485c034d0;  alias, 1 drivers
v0000022485bddb90_0 .net "clk", 0 0, v0000022485c5bf40_0;  1 drivers
v0000022485bddcd0_0 .net "data", 3 0, v0000022485bddd70_0;  alias, 1 drivers
v0000022485bde090_0 .net "ena", 0 0, v0000022485bddeb0_0;  alias, 1 drivers
v0000022485bde590_0 .net "load", 0 0, v0000022485bde770_0;  alias, 1 drivers
v0000022485bde3b0_0 .var "q", 3 0;
E_0000022485be1750 .event posedge, v0000022485bdd870_0, v0000022485bddb90_0;
S_0000022485bda6d0 .scope module, "stim1" "stimulus_gen" 3 119, 3 6 0, S_0000022485be4830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "load";
    .port_info 3 /OUTPUT 1 "ena";
    .port_info 4 /OUTPUT 4 "data";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
L_0000022485c034d0 .functor BUFZ 1, v0000022485bdd910_0, C4<0>, C4<0>, C4<0>;
v0000022485bde1d0_0 .net "areset", 0 0, L_0000022485c034d0;  alias, 1 drivers
v0000022485bde630_0 .net "clk", 0 0, v0000022485c5bf40_0;  alias, 1 drivers
v0000022485bddd70_0 .var "data", 3 0;
v0000022485bddeb0_0 .var "ena", 0 0;
v0000022485bde770_0 .var "load", 0 0;
v0000022485bdd910_0 .var "reset", 0 0;
v0000022485bde4f0_0 .net "tb_match", 0 0, L_0000022485c5c3a0;  alias, 1 drivers
v0000022485bddf50_0 .var "wavedrom_enable", 0 0;
v0000022485c5b540_0 .var "wavedrom_title", 511 0;
E_0000022485be22d0/0 .event negedge, v0000022485bddb90_0;
E_0000022485be22d0/1 .event posedge, v0000022485bddb90_0;
E_0000022485be22d0 .event/or E_0000022485be22d0/0, E_0000022485be22d0/1;
S_0000022485c06420 .scope task, "reset_test" "reset_test" 3 20, 3 20 0, S_0000022485bda6d0;
 .timescale -12 -12;
v0000022485bddff0_0 .var/2u "arfail", 0 0;
v0000022485bde6d0_0 .var "async", 0 0;
v0000022485bde130_0 .var/2u "datafail", 0 0;
v0000022485bdd9b0_0 .var/2u "srfail", 0 0;
E_0000022485be19d0 .event posedge, v0000022485bddb90_0;
E_0000022485be1dd0 .event negedge, v0000022485bddb90_0;
TD_tb.stim1.reset_test ;
    %wait E_0000022485be19d0;
    %wait E_0000022485be19d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022485bdd910_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022485be19d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0000022485be1dd0;
    %load/vec4 v0000022485bde4f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000022485bde130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022485bdd910_0, 0;
    %wait E_0000022485be19d0;
    %load/vec4 v0000022485bde4f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000022485bddff0_0, 0, 1;
    %wait E_0000022485be19d0;
    %load/vec4 v0000022485bde4f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000022485bdd9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022485bdd910_0, 0;
    %load/vec4 v0000022485bdd9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 34 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000022485bddff0_0;
    %load/vec4 v0000022485bde6d0_0;
    %load/vec4 v0000022485bde130_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000022485bde6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 36 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0000022485bf1970 .scope task, "wavedrom_start" "wavedrom_start" 3 47, 3 47 0, S_0000022485bda6d0;
 .timescale -12 -12;
v0000022485bdda50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000022485bf1b00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 50, 3 50 0, S_0000022485bda6d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000022485bf1c90 .scope module, "top_module1" "TopModule" 3 134, 5 3 0, S_0000022485be4830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "ena";
    .port_info 4 /INPUT 4 "data";
    .port_info 5 /OUTPUT 4 "q";
v0000022485c5c300_0 .net "areset", 0 0, L_0000022485c034d0;  alias, 1 drivers
v0000022485c5c080_0 .net "clk", 0 0, v0000022485c5bf40_0;  alias, 1 drivers
v0000022485c5c4e0_0 .net "data", 3 0, v0000022485bddd70_0;  alias, 1 drivers
v0000022485c5c580_0 .net "ena", 0 0, v0000022485bddeb0_0;  alias, 1 drivers
v0000022485c5b0e0_0 .net "load", 0 0, v0000022485bde770_0;  alias, 1 drivers
v0000022485c5ba40_0 .var "q", 3 0;
S_000002248580dd20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 144, 3 144 0, S_0000022485be4830;
 .timescale -12 -12;
E_0000022485be2110 .event edge, v0000022485c5b360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000022485c5b360_0;
    %nor/r;
    %assign/vec4 v0000022485c5b360_0, 0;
    %wait E_0000022485be2110;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0000022485bda6d0;
T_4 ;
    %pushi/vec4 64, 0, 7;
    %split/vec4 4;
    %assign/vec4 v0000022485bddd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022485bdd910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022485bddeb0_0, 0;
    %assign/vec4 v0000022485bde770_0, 0;
    %wait E_0000022485be19d0;
    %pushi/vec4 79, 0, 7;
    %split/vec4 4;
    %assign/vec4 v0000022485bddd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022485bdd910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022485bddeb0_0, 0;
    %assign/vec4 v0000022485bde770_0, 0;
    %wait E_0000022485be19d0;
    %pushi/vec4 15, 15, 7;
    %split/vec4 4;
    %assign/vec4 v0000022485bddd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022485bdd910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022485bddeb0_0, 0;
    %assign/vec4 v0000022485bde770_0, 0;
    %wait E_0000022485be19d0;
    %pushi/vec4 47, 15, 7;
    %split/vec4 4;
    %assign/vec4 v0000022485bddd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022485bdd910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022485bddeb0_0, 0;
    %assign/vec4 v0000022485bde770_0, 0;
    %wait E_0000022485be19d0;
    %pushi/vec4 47, 15, 7;
    %split/vec4 4;
    %assign/vec4 v0000022485bddd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022485bdd910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022485bddeb0_0, 0;
    %assign/vec4 v0000022485bde770_0, 0;
    %wait E_0000022485be19d0;
    %pushi/vec4 15, 15, 7;
    %split/vec4 4;
    %assign/vec4 v0000022485bddd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022485bdd910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022485bddeb0_0, 0;
    %assign/vec4 v0000022485bde770_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022485bde6d0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0000022485c06420;
    %join;
    %wait E_0000022485be19d0;
    %wait E_0000022485be19d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0000022485bf1b00;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022485be22d0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0000022485bdd910_0, 0;
    %vpi_func 3 72 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0000022485bde770_0, 0;
    %vpi_func 3 73 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0000022485bddeb0_0, 0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0000022485bddd70_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 76 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000022485bd92b0;
T_5 ;
    %wait E_0000022485be1750;
    %load/vec4 v0000022485bdd870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022485bde3b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000022485bde590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000022485bddcd0_0;
    %assign/vec4 v0000022485bde3b0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000022485bde090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000022485bde3b0_0;
    %parti/s 3, 1, 2;
    %pad/u 4;
    %assign/vec4 v0000022485bde3b0_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022485bf1c90;
T_6 ;
    %wait E_0000022485be1750;
    %load/vec4 v0000022485c5c300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022485c5ba40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000022485c5b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000022485c5c4e0_0;
    %assign/vec4 v0000022485c5ba40_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000022485c5c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000022485c5ba40_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022485c5ba40_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000022485be4830;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022485c5bf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022485c5b360_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0000022485be4830;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0000022485c5bf40_0;
    %inv;
    %store/vec4 v0000022485c5bf40_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000022485be4830;
T_9 ;
    %vpi_call/w 3 111 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 112 "$dumpvars", 32'sb00000000000000000000000000000001, v0000022485bde630_0, v0000022485c5b7c0_0, v0000022485c5bf40_0, v0000022485c5b9a0_0, v0000022485c5abe0_0, v0000022485c5bea0_0, v0000022485c5c260_0, v0000022485c5b720_0, v0000022485c5bb80_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000022485be4830;
T_10 ;
    %load/vec4 v0000022485c5c6c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 153 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v0000022485c5c6c0_0, 64, 32>, &PV<v0000022485c5c6c0_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 154 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 156 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000022485c5c6c0_0, 128, 32>, &PV<v0000022485c5c6c0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 157 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 158 "$display", "Mismatches: %1d in %1d samples", &PV<v0000022485c5c6c0_0, 128, 32>, &PV<v0000022485c5c6c0_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0000022485be4830;
T_11 ;
    %wait E_0000022485be22d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000022485c5c6c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022485c5c6c0_0, 4, 32;
    %load/vec4 v0000022485c5bc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000022485c5c6c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 169 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022485c5c6c0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000022485c5c6c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022485c5c6c0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0000022485c5b720_0;
    %load/vec4 v0000022485c5b720_0;
    %load/vec4 v0000022485c5bb80_0;
    %xor;
    %load/vec4 v0000022485c5b720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0000022485c5c6c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 173 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022485c5c6c0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0000022485c5c6c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022485c5c6c0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000022485be4830;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 181 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 182 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob085_shift4_test.sv";
    "dataset_code-complete-iccad2023/Prob085_shift4_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob085_shift4/Prob085_shift4_sample01.sv";
