

================================================================
== Vitis HLS Report for 'local_memset'
================================================================
* Date:           Thu Apr  3 20:46:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.825 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|       17|  8.000 ns|  0.136 us|    1|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- local_memset_label1  |        0|       16|         1|          -|          -|  0 ~ 16|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 3 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_1" [data/benchmarks/sha/sha.c:58]   --->   Operation 4 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%e_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %e" [data/benchmarks/sha/sha.c:58]   --->   Operation 5 'read' 'e_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %n" [data/benchmarks/sha/sha.c:58]   --->   Operation 6 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %n_read, i32 6" [data/benchmarks/sha/sha.c:58]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.70ns)   --->   "%sub_ln58 = sub i7 0, i7 %n_read" [data/benchmarks/sha/sha.c:58]   --->   Operation 8 'sub' 'sub_ln58' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %sub_ln58, i32 2, i32 6" [data/benchmarks/sha/sha.c:58]   --->   Operation 9 'partselect' 'trunc_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i5 %trunc_ln58_1" [data/benchmarks/sha/sha.c:58]   --->   Operation 10 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i30 %sext_ln58" [data/benchmarks/sha/sha.c:58]   --->   Operation 11 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.86ns)   --->   "%sub_ln58_1 = sub i31 0, i31 %zext_ln58" [data/benchmarks/sha/sha.c:58]   --->   Operation 12 'sub' 'sub_ln58_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %n_read, i32 2, i32 6" [data/benchmarks/sha/sha.c:58]   --->   Operation 13 'partselect' 'trunc_ln58_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i5 %trunc_ln58_2" [data/benchmarks/sha/sha.c:58]   --->   Operation 14 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i30 %sext_ln58_1" [data/benchmarks/sha/sha.c:58]   --->   Operation 15 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.25ns)   --->   "%m = select i1 %tmp, i31 %sub_ln58_1, i31 %zext_ln58_1" [data/benchmarks/sha/sha.c:58]   --->   Operation 16 'select' 'm' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i30 0, i30 %idx"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln66 = br void %while.body4" [data/benchmarks/sha/sha.c:66]   --->   Operation 18 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.57>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%idx_load = load i30 %idx" [data/benchmarks/sha/sha.c:66]   --->   Operation 19 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i30 %idx_load" [data/benchmarks/sha/sha.c:66]   --->   Operation 20 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.87ns)   --->   "%icmp_ln66 = icmp_slt  i31 %zext_ln66, i31 %m" [data/benchmarks/sha/sha.c:66]   --->   Operation 21 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.86ns)   --->   "%add_ln66 = add i30 %idx_load, i30 1" [data/benchmarks/sha/sha.c:66]   --->   Operation 22 'add' 'add_ln66' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %while.end6.loopexit, void %while.body4.split" [data/benchmarks/sha/sha.c:66]   --->   Operation 23 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i30 %idx_load" [data/benchmarks/sha/sha.c:66]   --->   Operation 24 'trunc' 'trunc_ln66' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [data/benchmarks/sha/sha.c:67]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [data/benchmarks/sha/sha.c:69]   --->   Operation 26 'specloopname' 'specloopname_ln69' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln57 = add i4 %trunc_ln66, i4 %e_read" [data/benchmarks/sha/sha.c:57]   --->   Operation 27 'add' 'add_ln57' <Predicate = (icmp_ln66)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i4 %add_ln57" [data/benchmarks/sha/sha.c:57]   --->   Operation 28 'zext' 'zext_ln57' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln57" [data/benchmarks/sha/sha.c:57]   --->   Operation 29 'getelementptr' 'p' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.69ns)   --->   "%store_ln68 = store i32 0, i4 %p" [data/benchmarks/sha/sha.c:68]   --->   Operation 30 'store' 'store_ln68' <Predicate = (icmp_ln66)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln66 = store i30 %add_ln66, i30 %idx" [data/benchmarks/sha/sha.c:66]   --->   Operation 31 'store' 'store_ln66' <Predicate = (icmp_ln66)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln66 = br void %while.body4" [data/benchmarks/sha/sha.c:66]   --->   Operation 32 'br' 'br_ln66' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [data/benchmarks/sha/sha.c:70]   --->   Operation 33 'ret' 'ret_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sha_info_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                    (alloca           ) [ 011]
specpipeline_ln58      (specpipeline     ) [ 000]
e_read                 (read             ) [ 001]
n_read                 (read             ) [ 000]
tmp                    (bitselect        ) [ 000]
sub_ln58               (sub              ) [ 000]
trunc_ln58_1           (partselect       ) [ 000]
sext_ln58              (sext             ) [ 000]
zext_ln58              (zext             ) [ 000]
sub_ln58_1             (sub              ) [ 000]
trunc_ln58_2           (partselect       ) [ 000]
sext_ln58_1            (sext             ) [ 000]
zext_ln58_1            (zext             ) [ 000]
m                      (select           ) [ 001]
store_ln0              (store            ) [ 000]
br_ln66                (br               ) [ 000]
idx_load               (load             ) [ 000]
zext_ln66              (zext             ) [ 000]
icmp_ln66              (icmp             ) [ 001]
add_ln66               (add              ) [ 000]
br_ln66                (br               ) [ 000]
trunc_ln66             (trunc            ) [ 000]
speclooptripcount_ln67 (speclooptripcount) [ 000]
specloopname_ln69      (specloopname     ) [ 000]
add_ln57               (add              ) [ 000]
zext_ln57              (zext             ) [ 000]
p                      (getelementptr    ) [ 000]
store_ln68             (store            ) [ 000]
store_ln66             (store            ) [ 000]
br_ln66                (br               ) [ 000]
ret_ln70               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="e">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sha_info_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="idx_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="e_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="4" slack="0"/>
<pin id="53" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="n_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="7" slack="0"/>
<pin id="58" dir="0" index="1" bw="7" slack="0"/>
<pin id="59" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln68_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="7" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sub_ln58_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln58_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln58_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln58_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln58_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sub_ln58_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="30" slack="0"/>
<pin id="111" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln58_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="0" index="3" bw="4" slack="0"/>
<pin id="119" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln58_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln58_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln58_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="m_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="31" slack="0"/>
<pin id="135" dir="0" index="2" bw="30" slack="0"/>
<pin id="136" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="30" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="idx_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="30" slack="1"/>
<pin id="147" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln66_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="30" slack="0"/>
<pin id="150" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln66_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="30" slack="0"/>
<pin id="154" dir="0" index="1" bw="31" slack="1"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln66_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="30" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln66_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="30" slack="0"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln57_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="1"/>
<pin id="170" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln57_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln66_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="30" slack="0"/>
<pin id="179" dir="0" index="1" bw="30" slack="1"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="idx_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="30" slack="0"/>
<pin id="184" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="189" class="1005" name="e_read_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="e_read "/>
</bind>
</comp>

<comp id="194" class="1005" name="m_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="31" slack="1"/>
<pin id="196" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="36" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="75"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="56" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="56" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="84" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="103"><net_src comp="90" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="104" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="56" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="127"><net_src comp="114" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="76" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="108" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="145" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="145" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="181"><net_src comp="157" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="46" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="192"><net_src comp="50" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="197"><net_src comp="132" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sha_info_data | {2 }
 - Input state : 
	Port: local_memset : n | {1 }
	Port: local_memset : e | {1 }
  - Chain level:
	State 1
		trunc_ln58_1 : 1
		sext_ln58 : 2
		zext_ln58 : 3
		sub_ln58_1 : 4
		sext_ln58_1 : 1
		zext_ln58_1 : 2
		m : 5
		store_ln0 : 1
	State 2
		zext_ln66 : 1
		icmp_ln66 : 2
		add_ln66 : 1
		br_ln66 : 3
		trunc_ln66 : 1
		add_ln57 : 2
		zext_ln57 : 3
		p : 4
		store_ln68 : 5
		store_ln66 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    sub   |    sub_ln58_fu_84   |    0    |    14   |
|          |  sub_ln58_1_fu_108  |    0    |    37   |
|----------|---------------------|---------|---------|
|    add   |   add_ln66_fu_157   |    0    |    37   |
|          |   add_ln57_fu_167   |    0    |    12   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln66_fu_152  |    0    |    38   |
|----------|---------------------|---------|---------|
|  select  |       m_fu_132      |    0    |    31   |
|----------|---------------------|---------|---------|
|   read   |  e_read_read_fu_50  |    0    |    0    |
|          |  n_read_read_fu_56  |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|      tmp_fu_76      |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|  trunc_ln58_1_fu_90 |    0    |    0    |
|          | trunc_ln58_2_fu_114 |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |   sext_ln58_fu_100  |    0    |    0    |
|          |  sext_ln58_1_fu_124 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   zext_ln58_fu_104  |    0    |    0    |
|   zext   |  zext_ln58_1_fu_128 |    0    |    0    |
|          |   zext_ln66_fu_148  |    0    |    0    |
|          |   zext_ln57_fu_172  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln66_fu_163  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   169   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|e_read_reg_189|    4   |
|  idx_reg_182 |   30   |
|   m_reg_194  |   31   |
+--------------+--------+
|     Total    |   65   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   169  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   65   |    -   |
+-----------+--------+--------+
|   Total   |   65   |   169  |
+-----------+--------+--------+
