"metric","desc"
"max_lsq_access"," max number accesses of load/store queue"
"LSQ_fcount"," cumulative LSQ full count"
"lsq_full"," fraction of time (cycle's) LSQ was full"
"window_power_cc2"," total power usage of instruction window_cc2"
"RUU_fcount"," cumulative RUU full count"
"ruu_full"," fraction of time (cycle's) RUU was full"
"resultbus_power_cc2"," total power usage of resultbus_cc2"
"lsq_latency"," avg LSQ occupant latency (cycle's)"
"ul2.miss_rate"," miss rate (i.e., misses/ref)"
"ul2.repl_rate"," replacement rate (i.e., repls/ref)"
"itlb.miss_rate"," miss rate (i.e., misses/ref)"
"itlb.repl_rate"," replacement rate (i.e., repls/ref)"
"max_rename_access"," max number accesses of rename unit"
"max_window_access"," max number accesses of instruction window"
"max_regfile_access"," max number accesses of arch. regfile"
"max_icache_access"," max number accesses of icache"
"max_resultbus_access"," max number accesses of resultbus"
"LSQ_count"," cumulative LSQ occupancy"
"dtlb.misses"," total number of misses"
"dtlb.replacements"," total number of replacements"
"avg_sim_slip"," the average slip between issue and retirement"
"sim_slip"," total number of slip cycles"
"ruu_latency"," avg RUU occupant latency (cycle's)"
"RUU_count"," cumulative RUU occupancy"
"itlb.misses"," total number of misses"
"itlb.replacements"," total number of replacements"
"dl1.writebacks"," total number of writebacks"
"ul2.misses"," total number of misses"
"ul2.replacements"," total number of replacements"
"lsq_occupancy"," avg LSQ occupancy (insn's)"
"ruu_occupancy"," avg RUU occupancy (insn's)"
"window_power_cc1"," total power usage of instruction window_cc1"
"dl1.wb_rate"," writeback rate (i.e., wrbks/ref)"
"sim_total_stores"," total number of stores executed"
"issue_stage_power_cc1"," total power usage of issue stage_cc1"
"dl1.misses"," total number of misses"
"dl1.replacements"," total number of replacements"
"avg_rename_power_cc1"," avg power usage of rename unit_cc1"
"avg_dispatch_power_cc1"," average power of dispatch unit per cycle_cc1"
"dcache_power_cc1"," total power usage of dcache_cc1"
"issue_stage_power_cc3"," total power usage of issue stage_cc3"
"resultbus_power_cc1"," total power usage of resultbus_cc1"
"alu_power_cc1"," total power usage of alu_cc1"
"rename_power_cc3"," total power usage of rename unit_cc3"
"dispatch_stage_power_cc3"," total power usage of dispatch stage_cc3"
"clock_power_cc1"," total power usage of clock_cc1"
"total_power_cycle_cc1"," total power per cycle_cc1"
"regfile_power_cc1"," total power usage of arch. regfile_cc1"
"total_power_cycle_cc3"," total power per cycle_cc3"
"clock_power_cc3"," total power usage of clock_cc3"
"avg_total_power_insn_cc1"," average total power per insn_cc1"
"lsq_power_cc3"," total power usage of lsq_cc3"
"dcache_power_cc3"," total power usage of dcache_cc3"
"fetch_stage_power_cc3"," total power usage of fetch stage_cc3"
"avg_total_power_insn_cc2"," average total power per insn_cc2"
"icache_power_cc3"," total power usage of icache_cc3"
"alu_power_cc3"," total power usage of alu_cc3"
"total_lsq_access"," total number accesses of load/store queue"
"dcache2_power_cc3"," total power usage of dcache2_cc3"
"regfile_power_cc3"," total power usage of arch. regfile_cc3"
"bpred_power_cc1"," total power usage of bpred unit_cc1"
"lsq_power_cc1"," total power usage of lsq_cc1"
"max_cycle_power_cc2"," maximum cycle power usage of cc2"
"fetch_stage_power_cc1"," total power usage of fetch stage_cc1"
"icache_power_cc1"," total power usage of icache_cc1"
"icache_power_cc2"," total power usage of icache_cc2"
"fetch_stage_power_cc2"," total power usage of fetch stage_cc2"
"lsq_power_cc2"," total power usage of lsq_cc2"
"rename_power_cc1"," total power usage of rename unit_cc1"
"dispatch_stage_power_cc1"," total power usage of dispatch stage_cc1"
"dcache2_power"," total power usage of dcache2"
"dcache_power"," total power usage of dcache"
"issue_stage_power"," total power usage of issue stage"
"icache_power"," total power usage of icache"
"rename_power"," total power usage of rename unit"
"dispatch_stage_power"," total power usage of dispatch stage"
"regfile_power"," total power usage of arch. regfile"
"falu_power"," total power usage of falu"
"sim_cycle"," total simulation time in cycles"
"alu_power"," total power usage of alu"
"window_power"," total power usage of instruction window"
"fetch_stage_power"," total power usage of fetch stage"
"total_power"," total power per cycle"
"resultbus_power"," total power usage of resultbus"
"bpred_power"," total power usage of bpred unit"
"clock_power"," total power usage of clock"
"lsq_power"," total power usage of load/store queue"
"sim_CPI"," cycles per instruction"
"bpred_power_cc3"," total power usage of bpred unit_cc3"
"max_cycle_power_cc1"," maximum cycle power usage of cc1"
"avg_total_power_insn_cc3"," average total power per insn_cc3"
"total_regfile_access"," total number accesses of arch. regfile"
"issue_stage_power_cc2"," total power usage of issue stage_cc2"
"avg_total_power_insn"," average total power per insn"
"avg_total_power_insn_nofp_nod2"," average total power per insn"
"clock_power_cc2"," total power usage of clock_cc2"
"ul2.writebacks"," total number of writebacks"
"total_power_cycle_cc2"," total power per cycle_cc2"
"rename_power_cc2"," total power usage of rename unit_cc2"
"dispatch_stage_power_cc2"," total power usage of dispatch stage_cc2"
"sim_total_insn"," total number of instructions executed"
"total_rename_access"," total number accesses of rename unit"
"avg_alu_power_cc1"," avg power usage of alu_cc1"
"dtlb.accesses"," total number of accesses"
"dtlb.hits"," total number of hits"
"max_cycle_power_cc3"," maximum cycle power usage of cc3"
"sim_total_branches"," total number of branches executed"
"avg_icache_power_cc3"," avg power usage of icache_cc3"
"avg_icache_power_cc1"," avg power usage of icache_cc1"
"avg_icache_power_cc2"," avg power usage of icache_cc2"
"avg_rename_power_cc3"," avg power usage of rename unit_cc3"
"avg_dispatch_power_cc3"," average power of dispatch unit per cycle_cc3"
"avg_lsq_power_cc3"," avg power usage of instruction lsq_cc3"
"avg_fetch_power_cc1"," average power of fetch unit per cycle_cc1"
"regfile_power_cc2"," total power usage of arch. regfile_cc2"
"avg_bpred_power_cc3"," avg power usage of bpred unit_cc3"
"sim_IPC"," instructions per cycle"
"avg_alu_power_cc3"," avg power usage of alu_cc3"
"avg_bpred_power_cc2"," avg power usage of bpred unit_cc2"
"avg_lsq_access"," avg number accesses of lsq"
"avg_bpred_access"," avg number accesses of bpred unit"
"avg_dcache_power_cc3"," avg power usage of dcache_cc3"
"avg_rename_power_cc2"," avg power usage of rename unit_cc2"
"avg_dispatch_power_cc2"," average power of dispatch unit per cycle_cc2"
"avg_lsq_power_cc2"," avg power usage of instruction lsq_cc2"
"sim_exec_BW"," total instructions (mis-spec + committed) per cycle"
"ifq_rate"," avg IFQ dispatch rate (insn/cycle)"
"ruu_rate"," avg RUU dispatch rate (insn/cycle)"
"lsq_rate"," avg LSQ dispatch rate (insn/cycle)"
"avg_rename_access"," avg number accesses of rename unit"
"sim_total_refs"," total number of loads and stores executed"
"avg_dcache_access"," avg number accesses of dcache"
"avg_dcache_power_cc2"," avg power usage of dcache_cc2"
"avg_alu_access"," avg number accesses of alu"
"avg_alu_power_cc2"," avg power usage of alu_cc2"
"avg_resultbus_access"," avg number accesses of resultbus"
"avg_fetch_power_cc3"," average power of fetch unit per cycle_cc3"
"avg_fetch_power_cc2"," average power of fetch unit per cycle_cc2"
"avg_regfile_access"," avg number accesses of arch. regfile"
"avg_window_access"," avg number accesses of instruction window"
"avg_issue_power_cc3"," average power of issue unit per cycle_cc3"
"avg_bpred_power_cc1"," avg power usage of bpred unit_cc1"
"avg_issue_power_cc2"," average power of issue unit per cycle_cc2"
"avg_window_power_cc3"," avg power usage of instruction window_cc3"
"avg_window_power_cc2"," avg power usage of instruction window_cc2"
"dcache_power_cc2"," total power usage of dcache_cc2"
"dl1.accesses"," total number of accesses"
"total_dcache_access"," total number accesses of dcache"
"sim_total_loads"," total number of loads executed"
"dl1.hits"," total number of hits"
"avg_dcache2_power_cc1"," avg power usage of dcache2_cc1"
"avg_dcache_power_cc1"," avg power usage of dcache_cc1"
"avg_dcache2_power_cc3"," avg power usage of dcache2_cc3"
"avg_issue_power_cc1"," average power of issue unit per cycle_cc1"
"avg_dcache2_power_cc2"," avg power usage of dcache2_cc2"
"avg_regfile_power_cc3"," avg power usage of arch. regfile_cc3"
"avg_dcache2_access"," avg number accesses of dcache2"
"avg_clock_power_cc1"," avg power usage of clock_cc1"
"alu_power_cc2"," total power usage of alu_cc2"
"bpred_power_cc2"," total power usage of bpred unit_cc2"
"avg_regfile_power_cc1"," avg power usage of arch. regfile_cc1"
"total_alu_access"," total number accesses of alu"
"avg_resultbus_power_cc3"," avg power usage of resultbus_cc3"
"total_resultbus_access"," total number accesses of resultbus"
"avg_resultbus_power_cc2"," avg power usage of resultbus_cc2"
"avg_total_power_cycle_cc1"," average total power per cycle_cc1"
"avg_clock_power_cc3"," avg power usage of clock_cc3"
"avg_total_power_cycle_cc3"," average total power per cycle_cc3"
"avg_lsq_power_cc1"," avg power usage of lsq_cc1"
"ifq_latency"," avg IFQ occupant latency (cycle's)"
"avg_regfile_power_cc2"," avg power usage of arch. regfile_cc2"
"dcache2_power_cc1"," total power usage of dcache2_cc1"
"avg_clock_power_cc2"," avg power usage of clock_cc2"
"avg_total_power_cycle_cc2"," average total power per cycle_cc2"
"bpred_bimod.jr_hits"," total number of address-predicted hits for JR's"
"bpred_bimod.ras_hits.PP"," total number of RAS hits"
"bpred_bimod.bpred_jr_rate"," JR address-prediction rate (i.e., JR addr-hits/JRs seen)"
"bpred_bimod.ras_rate.PP"," RAS prediction rate (i.e., RAS hits/used RAS)"
"mem.ptab_misses"," total first level page table misses"
"bpred_bimod.addr_hits"," total number of address-predicted hits"
"IFQ_count"," cumulative IFQ occupancy"
"avg_icache_access"," avg number accesses of icache"
"bpred_bimod.bpred_addr_rate"," branch address-prediction rate (i.e., addr-hits/updates)"
"il1.miss_rate"," miss rate (i.e., misses/ref)"
"mem.ptab_accesses"," total page table accesses"
"il1.repl_rate"," replacement rate (i.e., repls/ref)"
"il1.hits"," total number of hits"
"il1.accesses"," total number of accesses"
"itlb.accesses"," total number of accesses"
"itlb.hits"," total number of hits"
"dl1.miss_rate"," miss rate (i.e., misses/ref)"
"dl1.repl_rate"," replacement rate (i.e., repls/ref)"
"total_icache_access"," total number accesses of icache"
"sim_elapsed_time"," total simulation time in seconds"
"sim_inst_rate"," simulation speed (in insts/sec)"
"bpred_bimod.retstack_pops"," total number of address popped off of ret-addr stack"
"ifq_occupancy"," avg IFQ occupancy (insn's)"
"bpred_bimod.lookups"," total number of bpred lookups"
"dcache2_power_cc2"," total power usage of dcache2_cc2"
"ul2.accesses"," total number of accesses"
"total_dcache2_access"," total number accesses of dcache2"
"ul2.hits"," total number of hits"
"avg_resultbus_power_cc1"," avg power usage of resultbus_cc1"
"total_window_access"," total number accesses of instruction window"
"il1.misses"," total number of misses"
"il1.replacements"," total number of replacements"
"bpred_bimod.retstack_pushes"," total number of address pushed onto ret-addr stack"
"avg_window_power_cc1"," avg power usage of instruction window_cc1"
"bpred_bimod.dir_hits"," total number of direction-predicted hits (includes addr-hits)"
"bpred_bimod.misses"," total number of misses"
"IFQ_fcount"," cumulative IFQ full count"
"resultbus_power_cc3"," total power usage of resultbus_cc3"
"window_power_cc3"," total power usage of instruction window_cc3"
"ul2.wb_rate"," writeback rate (i.e., wrbks/ref)"
"ifq_full"," fraction of time (cycle's) IFQ was full"
"max_dcache2_access"," max number accesses of dcache2"
"sim_num_insn"," total number of instructions committed"
"sim_num_refs"," total number of loads and stores committed"
"sim_num_loads"," total number of loads committed"
"sim_num_stores"," total number of stores committed"
"sim_num_branches"," total number of branches committed"
"sim_IPB"," instruction per branch"
"bpred_bimod.updates"," total number of updates"
"bpred_bimod.jr_seen"," total number of JR's seen"
"bpred_bimod.jr_non_ras_hits.PP"," total number of address-predicted hits for non-RAS JR's"
"bpred_bimod.jr_non_ras_seen.PP"," total number of non-RAS JR's seen"
"bpred_bimod.bpred_dir_rate"," branch direction-prediction rate (i.e., all-hits/updates)"
"bpred_bimod.bpred_jr_non_ras_rate.PP"," non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)"
"bpred_bimod.used_ras.PP"," total number of RAS predictions used"
"il1.writebacks"," total number of writebacks"
"il1.invalidations"," total number of invalidations"
"il1.wb_rate"," writeback rate (i.e., wrbks/ref)"
"il1.inv_rate"," invalidation rate (i.e., invs/ref)"
"dl1.invalidations"," total number of invalidations"
"dl1.inv_rate"," invalidation rate (i.e., invs/ref)"
"ul2.invalidations"," total number of invalidations"
"ul2.inv_rate"," invalidation rate (i.e., invs/ref)"
"itlb.writebacks"," total number of writebacks"
"itlb.invalidations"," total number of invalidations"
"itlb.wb_rate"," writeback rate (i.e., wrbks/ref)"
"itlb.inv_rate"," invalidation rate (i.e., invs/ref)"
"dtlb.writebacks"," total number of writebacks"
"dtlb.invalidations"," total number of invalidations"
"dtlb.miss_rate"," miss rate (i.e., misses/ref)"
"dtlb.repl_rate"," replacement rate (i.e., repls/ref)"
"dtlb.wb_rate"," writeback rate (i.e., wrbks/ref)"
"dtlb.inv_rate"," invalidation rate (i.e., invs/ref)"
"avg_rename_power"," avg power usage of rename unit"
"avg_bpred_power"," avg power usage of bpred unit"
"avg_window_power"," avg power usage of instruction window"
"avg_lsq_power"," avg power usage of lsq"
"avg_regfile_power"," avg power usage of arch. regfile"
"avg_icache_power"," avg power usage of icache"
"avg_dcache_power"," avg power usage of dcache"
"avg_dcache2_power"," avg power usage of dcache2"
"avg_alu_power"," avg power usage of alu"
"avg_falu_power"," avg power usage of falu"
"avg_resultbus_power"," avg power usage of resultbus"
"avg_clock_power"," avg power usage of clock"
"avg_fetch_power"," average power of fetch unit per cycle"
"avg_dispatch_power"," average power of dispatch unit per cycle"
"avg_issue_power"," average power of issue unit per cycle"
"avg_total_power_cycle"," average total power per cycle"
"avg_total_power_cycle_nofp_nod2"," average total power per cycle"
"total_bpred_access"," total number accesses of bpred unit"
"max_bpred_access"," max number accesses of bpred unit"
"max_dcache_access"," max number accesses of dcache"
"max_alu_access"," max number accesses of alu"
"sim_invalid_addrs"," total non-speculative bogus addresses seen (debug var)"
"ld_text_base"," program text (code) segment base"
"ld_text_size"," program text (code) size in bytes"
"ld_data_base"," program initialized data segment base"
"ld_data_size"," program init'ed `.data' and uninit'ed `.bss' size in bytes"
"ld_stack_base"," program stack segment base (highest address in stack)"
"ld_stack_size"," program initial stack size"
"ld_prog_entry"," program entry point (initial PC)"
"ld_environ_base"," program environment base address address"
"ld_target_big_endian"," target executable endian-ness, non-zero if big endian"
"mem.page_count"," total number of pages allocated"
"mem.page_mem"," total size of memory pages allocated"
"bpred_nottaken.bpred_jr_non_ras_rate.PP"," non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)"
"mem.ptab_miss_rate"," first level page table miss rate"
"bpred_nottaken.jr_non_ras_hits.PP"," total number of address-predicted hits for non-RAS JR's"
"bpred_nottaken.jr_non_ras_seen.PP"," total number of non-RAS JR's seen"
"bpred_nottaken.used_ras.PP"," total number of RAS predictions used"
"bpred_nottaken.bpred_jr_rate"," JR address-prediction rate (i.e., JR addr-hits/JRs seen)"
"bpred_nottaken.jr_hits"," total number of address-predicted hits for JR's"
"bpred_nottaken.ras_hits.PP"," total number of RAS hits"
"bpred_nottaken.retstack_pops"," total number of address popped off of ret-addr stack"
"bpred_nottaken.bpred_dir_rate"," branch direction-prediction rate (i.e., all-hits/updates)"
"bpred_nottaken.dir_hits"," total number of direction-predicted hits (includes addr-hits)"
"bpred_nottaken.misses"," total number of misses"
"bpred_nottaken.addr_hits"," total number of address-predicted hits"
"bpred_nottaken.bpred_addr_rate"," branch address-prediction rate (i.e., addr-hits/updates)"
"bpred_nottaken.retstack_pushes"," total number of address pushed onto ret-addr stack"
"bpred_nottaken.lookups"," total number of bpred lookups"
