{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697284805792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697284805801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 21:00:05 2023 " "Processing started: Sat Oct 14 21:00:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697284805801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697284805801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off _dff_en -c _dff_en " "Command: quartus_map --read_settings_files=on --write_settings_files=off _dff_en -c _dff_en" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697284805801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697284806539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697284806540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_dff_en.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_dff_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dff_en " "Found entity 1: tb_dff_en" {  } { { "tb_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/tb_dff_en.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697284812782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file _dlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dlatch " "Found entity 1: _dlatch" {  } { { "_dlatch.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/_dlatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697284812789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff " "Found entity 1: _dff" {  } { { "_dff.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697284812795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx2.v 1 1 " "Found 1 design units, including 1 entities, in source file mx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mx2 " "Found entity 1: mx2" {  } { { "mx2.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/mx2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697284812803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/gates.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697284812819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_en.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_en " "Found entity 1: _dff_en" {  } { { "_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/_dff_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697284812827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697284812827 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tb_d tb_dff_en.v(8) " "Verilog HDL Implicit Net warning at tb_dff_en.v(8): created implicit net for \"tb_d\"" {  } { { "tb_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/tb_dff_en.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697284812827 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "tb_d tb_dff_en.v(18) " "Verilog HDL Procedural Assignment error at tb_dff_en.v(18): object \"tb_d\" on left-hand side of assignment must have a variable data type" {  } { { "tb_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/tb_dff_en.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1697284812828 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "tb_d tb_dff_en.v(19) " "Verilog HDL Procedural Assignment error at tb_dff_en.v(19): object \"tb_d\" on left-hand side of assignment must have a variable data type" {  } { { "tb_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/tb_dff_en.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1697284812828 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "tb_d tb_dff_en.v(20) " "Verilog HDL Procedural Assignment error at tb_dff_en.v(20): object \"tb_d\" on left-hand side of assignment must have a variable data type" {  } { { "tb_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/tb_dff_en.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1697284812828 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "tb_d tb_dff_en.v(21) " "Verilog HDL Procedural Assignment error at tb_dff_en.v(21): object \"tb_d\" on left-hand side of assignment must have a variable data type" {  } { { "tb_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/tb_dff_en.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1697284812828 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "tb_d tb_dff_en.v(22) " "Verilog HDL Procedural Assignment error at tb_dff_en.v(22): object \"tb_d\" on left-hand side of assignment must have a variable data type" {  } { { "tb_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/tb_dff_en.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1697284812828 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "tb_d tb_dff_en.v(23) " "Verilog HDL Procedural Assignment error at tb_dff_en.v(23): object \"tb_d\" on left-hand side of assignment must have a variable data type" {  } { { "tb_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/tb_dff_en.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1697284812828 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "tb_d tb_dff_en.v(24) " "Verilog HDL Procedural Assignment error at tb_dff_en.v(24): object \"tb_d\" on left-hand side of assignment must have a variable data type" {  } { { "tb_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/tb_dff_en.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1697284812828 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "tb_d tb_dff_en.v(25) " "Verilog HDL Procedural Assignment error at tb_dff_en.v(25): object \"tb_d\" on left-hand side of assignment must have a variable data type" {  } { { "tb_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/tb_dff_en.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1697284812828 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "tb_d tb_dff_en.v(26) " "Verilog HDL Procedural Assignment error at tb_dff_en.v(26): object \"tb_d\" on left-hand side of assignment must have a variable data type" {  } { { "tb_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/tb_dff_en.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1697284812828 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "tb_d tb_dff_en.v(27) " "Verilog HDL Procedural Assignment error at tb_dff_en.v(27): object \"tb_d\" on left-hand side of assignment must have a variable data type" {  } { { "tb_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/tb_dff_en.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1697284812828 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "tb_d tb_dff_en.v(28) " "Verilog HDL Procedural Assignment error at tb_dff_en.v(28): object \"tb_d\" on left-hand side of assignment must have a variable data type" {  } { { "tb_dff_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment5/_dff_en/tb_dff_en.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1697284812828 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697284812869 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 14 21:00:12 2023 " "Processing ended: Sat Oct 14 21:00:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697284812869 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697284812869 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697284812869 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697284812869 ""}
