<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>flashattn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>8212</Best-caseLatency>
            <Average-caseLatency>8212</Average-caseLatency>
            <Worst-caseLatency>8212</Worst-caseLatency>
            <Best-caseRealTimeLatency>82.120 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>82.120 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>82.120 us</Worst-caseRealTimeLatency>
            <Interval-min>8213</Interval-min>
            <Interval-max>8213</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>flashattn.cpp:3</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>24</BRAM_18K>
            <DSP>4</DSP>
            <FF>881</FF>
            <LUT>1589</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>flashattn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>flashattn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>Q_tile_in_TDATA</name>
            <Object>Q_tile_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_tile_in_TVALID</name>
            <Object>Q_tile_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_tile_in_TREADY</name>
            <Object>Q_tile_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_tile_in_TLAST</name>
            <Object>Q_tile_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_tile_in_TKEEP</name>
            <Object>Q_tile_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_tile_in_TSTRB</name>
            <Object>Q_tile_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K_tile_in_TDATA</name>
            <Object>K_tile_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K_tile_in_TVALID</name>
            <Object>K_tile_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K_tile_in_TREADY</name>
            <Object>K_tile_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K_tile_in_TLAST</name>
            <Object>K_tile_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K_tile_in_TKEEP</name>
            <Object>K_tile_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K_tile_in_TSTRB</name>
            <Object>K_tile_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_tile_in_TDATA</name>
            <Object>V_tile_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_tile_in_TVALID</name>
            <Object>V_tile_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_tile_in_TREADY</name>
            <Object>V_tile_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_tile_in_TLAST</name>
            <Object>V_tile_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_tile_in_TKEEP</name>
            <Object>V_tile_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_tile_in_TSTRB</name>
            <Object>V_tile_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>O_tile_out_TDATA</name>
            <Object>O_tile_out_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>O_tile_out_TVALID</name>
            <Object>O_tile_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>O_tile_out_TREADY</name>
            <Object>O_tile_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>O_tile_out_TLAST</name>
            <Object>O_tile_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>O_tile_out_TKEEP</name>
            <Object>O_tile_out_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>O_tile_out_TSTRB</name>
            <Object>O_tile_out_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>flashattn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82</InstName>
                    <ModuleName>flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>82</ID>
                    <BindInstances>icmp_ln23_fu_113_p2 add_ln23_1_fu_119_p2 add_ln23_fu_136_p2 icmp_ln25_fu_142_p2 select_ln23_fu_148_p3 select_ln23_1_fu_156_p3 add_ln28_fu_180_p2 add_ln25_fu_186_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96</InstName>
                    <ModuleName>flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>96</ID>
                    <BindInstances>icmp_ln33_fu_150_p2 add_ln33_1_fu_156_p2 add_ln33_fu_173_p2 icmp_ln35_fu_179_p2 select_ln33_fu_185_p3 select_ln33_1_fu_193_p3 add_ln40_fu_217_p2 add_ln35_fu_223_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120</InstName>
                    <ModuleName>flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>120</ID>
                    <BindInstances>icmp_ln46_fu_163_p2 add_ln46_1_fu_169_p2 add_ln46_fu_186_p2 icmp_ln48_fu_192_p2 select_ln46_fu_198_p3 select_ln46_1_fu_206_p3 cmp73_fu_226_p2 add_ln50_fu_236_p2 fadd_32ns_32ns_32_5_full_dsp_1_U16 fadd_32ns_32ns_32_5_full_dsp_1_U17 icmp_ln52_fu_242_p2 O_out_last_fu_248_p2 add_ln48_fu_254_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>Q_tile_U K_tile_U V_tile_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1</Name>
            <Loops>
                <Read_Q_VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.321</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Read_Q_VITIS_LOOP_25_1>
                        <Name>Read_Q_VITIS_LOOP_25_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>40.970 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Read_Q_VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>flashattn.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Read_Q_VITIS_LOOP_25_1>
                            <Name>Read_Q_VITIS_LOOP_25_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>flashattn.cpp:23</SourceLocation>
                        </Read_Q_VITIS_LOOP_25_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>44</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>167</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Read_Q_VITIS_LOOP_25_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_113_p2" SOURCE="flashattn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Read_Q_VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_119_p2" SOURCE="flashattn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Read_Q_VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_136_p2" SOURCE="flashattn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Read_Q_VITIS_LOOP_25_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_142_p2" SOURCE="flashattn.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Read_Q_VITIS_LOOP_25_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_fu_148_p3" SOURCE="flashattn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Read_Q_VITIS_LOOP_25_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_1_fu_156_p3" SOURCE="flashattn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln23_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Read_Q_VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_180_p2" SOURCE="flashattn.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Read_Q_VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_186_p2" SOURCE="flashattn.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2</Name>
            <Loops>
                <Read_K_and_V_VITIS_LOOP_35_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.321</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Read_K_and_V_VITIS_LOOP_35_2>
                        <Name>Read_K_and_V_VITIS_LOOP_35_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>40.970 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Read_K_and_V_VITIS_LOOP_35_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>flashattn.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Read_K_and_V_VITIS_LOOP_35_2>
                            <Name>Read_K_and_V_VITIS_LOOP_35_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>flashattn.cpp:33</SourceLocation>
                        </Read_K_and_V_VITIS_LOOP_35_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>44</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>178</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Read_K_and_V_VITIS_LOOP_35_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln33_fu_150_p2" SOURCE="flashattn.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Read_K_and_V_VITIS_LOOP_35_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_156_p2" SOURCE="flashattn.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Read_K_and_V_VITIS_LOOP_35_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_173_p2" SOURCE="flashattn.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Read_K_and_V_VITIS_LOOP_35_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_179_p2" SOURCE="flashattn.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Read_K_and_V_VITIS_LOOP_35_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_fu_185_p3" SOURCE="flashattn.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Read_K_and_V_VITIS_LOOP_35_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_1_fu_193_p3" SOURCE="flashattn.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Read_K_and_V_VITIS_LOOP_35_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_217_p2" SOURCE="flashattn.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Read_K_and_V_VITIS_LOOP_35_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_223_p2" SOURCE="flashattn.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3</Name>
            <Loops>
                <Attention_Loop_VITIS_LOOP_48_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4110</Best-caseLatency>
                    <Average-caseLatency>4110</Average-caseLatency>
                    <Worst-caseLatency>4110</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Attention_Loop_VITIS_LOOP_48_3>
                        <Name>Attention_Loop_VITIS_LOOP_48_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4108</Latency>
                        <AbsoluteTimeLatency>41.080 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Attention_Loop_VITIS_LOOP_48_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>flashattn.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Attention_Loop_VITIS_LOOP_48_3>
                            <Name>Attention_Loop_VITIS_LOOP_48_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>flashattn.cpp:46</SourceLocation>
                        </Attention_Loop_VITIS_LOOP_48_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>745</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1041</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_fu_163_p2" SOURCE="flashattn.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_169_p2" SOURCE="flashattn.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_186_p2" SOURCE="flashattn.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_192_p2" SOURCE="flashattn.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_fu_198_p3" SOURCE="flashattn.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_1_fu_206_p3" SOURCE="flashattn.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp73_fu_226_p2" SOURCE="flashattn.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_236_p2" SOURCE="flashattn.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U16" SOURCE="flashattn.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="flashattn.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="O_out_data" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_242_p2" SOURCE="flashattn.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="and" PRAGMA="" RTLNAME="O_out_last_fu_248_p2" SOURCE="flashattn.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="O_out_last" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_254_p2" SOURCE="flashattn.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flashattn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8212</Best-caseLatency>
                    <Average-caseLatency>8212</Average-caseLatency>
                    <Worst-caseLatency>8212</Worst-caseLatency>
                    <Best-caseRealTimeLatency>82.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>82.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>82.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8213</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>flashattn.cpp:3</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>24</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>8</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>881</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1589</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_tile_U" SOURCE="flashattn.cpp:17" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="Q_tile" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="K_tile_U" SOURCE="flashattn.cpp:18" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="K_tile" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="V_tile_U" SOURCE="flashattn.cpp:19" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="V_tile" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_interface s_axilite_data64="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="Q_tile_in" index="0" direction="in" srcType="stream&lt;hls::axis&lt;float, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="Q_tile_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K_tile_in" index="1" direction="in" srcType="stream&lt;hls::axis&lt;float, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="K_tile_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="V_tile_in" index="2" direction="in" srcType="stream&lt;hls::axis&lt;float, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="V_tile_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="O_tile_out" index="3" direction="out" srcType="stream&lt;hls::axis&lt;float, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="O_tile_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">Q_tile_in:K_tile_in:V_tile_in:O_tile_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="Q_tile_in" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="Q_tile_in_">
            <ports>
                <port>Q_tile_in_TDATA</port>
                <port>Q_tile_in_TKEEP</port>
                <port>Q_tile_in_TLAST</port>
                <port>Q_tile_in_TREADY</port>
                <port>Q_tile_in_TSTRB</port>
                <port>Q_tile_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="off" argName="Q_tile_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K_tile_in" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="K_tile_in_">
            <ports>
                <port>K_tile_in_TDATA</port>
                <port>K_tile_in_TKEEP</port>
                <port>K_tile_in_TLAST</port>
                <port>K_tile_in_TREADY</port>
                <port>K_tile_in_TSTRB</port>
                <port>K_tile_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="off" argName="K_tile_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="V_tile_in" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="V_tile_in_">
            <ports>
                <port>V_tile_in_TDATA</port>
                <port>V_tile_in_TKEEP</port>
                <port>V_tile_in_TLAST</port>
                <port>V_tile_in_TREADY</port>
                <port>V_tile_in_TSTRB</port>
                <port>V_tile_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="off" argName="V_tile_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="O_tile_out" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="32" portPrefix="O_tile_out_">
            <ports>
                <port>O_tile_out_TDATA</port>
                <port>O_tile_out_TKEEP</port>
                <port>O_tile_out_TLAST</port>
                <port>O_tile_out_TREADY</port>
                <port>O_tile_out_TSTRB</port>
                <port>O_tile_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="off" argName="O_tile_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="K_tile_in">in, off, 32, 4, 1, 1, 4, 1</column>
                    <column name="O_tile_out">out, off, 32, 4, 1, 1, 4, 1</column>
                    <column name="Q_tile_in">in, off, 32, 4, 1, 1, 4, 1</column>
                    <column name="V_tile_in">in, off, 32, 4, 1, 1, 4, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="Q_tile_in">in, stream&lt;hls::axis&lt;float 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="K_tile_in">in, stream&lt;hls::axis&lt;float 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="V_tile_in">in, stream&lt;hls::axis&lt;float 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="O_tile_out">out, stream&lt;hls::axis&lt;float 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="Q_tile_in">Q_tile_in, interface</column>
                    <column name="K_tile_in">K_tile_in, interface</column>
                    <column name="V_tile_in">V_tile_in, interface</column>
                    <column name="O_tile_out">O_tile_out, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="flashattn.cpp:5" status="valid" parentFunction="flashattn" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="flashattn.cpp:6" status="valid" parentFunction="flashattn" variable="Q_tile_in" isDirective="0" options="mode=AXIS port=Q_tile_in register_mode=off"/>
        <Pragma type="interface" location="flashattn.cpp:7" status="valid" parentFunction="flashattn" variable="V_tile_in" isDirective="0" options="mode=AXIS port=V_tile_in register_mode=off"/>
        <Pragma type="interface" location="flashattn.cpp:8" status="valid" parentFunction="flashattn" variable="K_tile_in" isDirective="0" options="mode=AXIS port=K_tile_in register_mode=off"/>
        <Pragma type="interface" location="flashattn.cpp:9" status="valid" parentFunction="flashattn" variable="O_tile_out" isDirective="0" options="mode=AXIS port=O_tile_out register_mode=off"/>
    </PragmaReport>
</profile>

