#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Nov  8 11:58:10 2017
# Process ID: 14996
# Current directory: f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex
# Command line: vivado.exe -notrace -source f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/.Xil/axi_iic_0/tmp_axi_iic_0.srcs/sources_1/ip/axi_iic_0/axi_iic_0_ex.tcl
# Log file: f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/vivado.log
# Journal file: f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/.Xil/axi_iic_0/tmp_axi_iic_0.srcs/sources_1/ip/axi_iic_0/axi_iic_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 857.234 ; gain = 147.566
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/imports/atg_data.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_data.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/imports/atg_addr.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_addr.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/imports/atg_mask.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_mask.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/imports/atg_ctrl.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_ctrl.coe'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_traffic_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_traffic_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_traffic_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_traffic_gen_0'...
update_compile_order: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 942.496 ; gain = 0.000
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_iic_0'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_iic_0/xsim/axi_iic_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_iic_0/modelsim/axi_iic_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_iic_0/questa/axi_iic_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_iic_0/ies/axi_iic_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_iic_0/vcs/axi_iic_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_iic_0/riviera/axi_iic_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_iic_0/activehdl/axi_iic_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/atg_data.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/default_prm.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_default_prmram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/default_adr.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_default_addrram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/default_mst.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_default_mstram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_default_cmdram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_addr.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_data.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_ctrl.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_mask.mif'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/atg_data.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/default_prm.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_default_prmram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/default_adr.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_default_addrram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/default_mst.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_default_mstram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_default_cmdram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_addr.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_data.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_ctrl.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_mask.mif'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/atg_data.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/default_prm.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_default_prmram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/default_adr.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_default_addrram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/default_mst.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_default_mstram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_default_cmdram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_addr.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_data.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_ctrl.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_mask.mif'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/atg_data.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/default_prm.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_default_prmram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/default_adr.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_default_addrram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/default_mst.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_default_mstram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_default_cmdram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_addr.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_data.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_ctrl.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_mask.mif'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/atg_data.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/default_prm.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_default_prmram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/default_adr.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_default_addrram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/default_mst.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_default_mstram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_default_cmdram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_addr.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_data.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_ctrl.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_mask.mif'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/atg_data.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/default_prm.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_default_prmram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/default_adr.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_default_addrram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/default_mst.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_default_mstram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_default_cmdram.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_addr.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_data.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_ctrl.mif'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_mask.mif'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/activehdl/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/activehdl/atg_data.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/activehdl/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/activehdl/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/activehdl/atg_ctrl.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xsim/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/clk_wiz_0/modelsim/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/clk_wiz_0/questa/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/clk_wiz_0/ies/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/clk_wiz_0/vcs/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/clk_wiz_0/riviera/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts/clk_wiz_0/activehdl/clk_wiz_0.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_iic_0_exdes_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/atg_data.coe'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/default_prm.coe'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/axi_traffic_gen_0_default_prmram.mif'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/default_adr.coe'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/axi_traffic_gen_0_default_addrram.mif'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/default_mst.coe'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/axi_traffic_gen_0_default_mstram.mif'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/axi_traffic_gen_0_default_cmdram.mif'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/axi_traffic_gen_0_addr.mif'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/axi_traffic_gen_0_data.mif'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/axi_traffic_gen_0_ctrl.mif'
INFO: [SIM-utils-43] Exported 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/axi_traffic_gen_0_mask.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj axi_iic_0_exdes_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/sim/axi_traffic_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_traffic_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj axi_iic_0_exdes_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.srcs/sources_1/ip/axi_iic_0/sim/axi_iic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_iic_0
INFO: [VRFC 10-163] Analyzing VHDL file "f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/imports/axi_iic_0_exdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_iic_0_exdes
INFO: [VRFC 10-163] Analyzing VHDL file "f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/imports/clock_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_gen
INFO: [VRFC 10-163] Analyzing VHDL file "f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/imports/axi_iic_0_exdes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_iic_0_exdes_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 610414d980b8451da40b1a1cf898d483 --debug typical --relax --mt 2 -L lib_pkg_v1_0_2 -L lib_cdc_v1_0_2 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_iic_v2_0_16 -L xil_defaultlib -L dist_mem_gen_v8_0_11 -L blk_mem_gen_v8_3_6 -L lib_bmg_v1_0_8 -L axi_traffic_gen_v2_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_iic_0_exdes_tb_behav xil_defaultlib.axi_iic_0_exdes_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package axi_iic_v2_0_16.iic_pkg
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=19.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture impl of entity xil_defaultlib.clock_gen [clock_gen_default]
Compiling module axi_traffic_gen_v2_0_14.axi_traffic_gen_v2_0_14_asynch_r...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=1,c_mtb...]
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="k...
Compiling module axi_traffic_gen_v2_0_14.axi_traffic_gen_v2_0_14_systemin...
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="k...
Compiling module axi_traffic_gen_v2_0_14.axi_traffic_gen_v2_0_14_systemin...
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="k...
Compiling module axi_traffic_gen_v2_0_14.axi_traffic_gen_v2_0_14_systemin...
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="k...
Compiling module axi_traffic_gen_v2_0_14.axi_traffic_gen_v2_0_14_systemin...
Compiling module axi_traffic_gen_v2_0_14.axi_traffic_gen_v2_0_14_static_c...
Compiling module axi_traffic_gen_v2_0_14.axi_traffic_gen_v2_0_14_systemin...
Compiling module axi_traffic_gen_v2_0_14.axi_traffic_gen_v2_0_14_systemin...
Compiling module axi_traffic_gen_v2_0_14.axi_traffic_gen_v2_0_14_top(C_FA...
Compiling module xil_defaultlib.axi_traffic_gen_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=7,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity axi_iic_v2_0_16.soft_reset [soft_reset_default]
Compiling architecture rtl of entity axi_iic_v2_0_16.axi_ipif_ssp1 [\axi_ipif_ssp1(c_num_iic_regs=18...]
Compiling architecture rtl of entity axi_iic_v2_0_16.reg_interface [\reg_interface(c_scl_inertial_de...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture rtl of entity axi_iic_v2_0_16.debounce [\debounce(c_inertial_delay=0)\]
Compiling architecture rtl of entity axi_iic_v2_0_16.filter [\filter(scl_inertial_delay=0,sda...]
Compiling architecture rtl of entity axi_iic_v2_0_16.upcnt_n [\upcnt_n(c_size=11)\]
Compiling architecture rtl of entity axi_iic_v2_0_16.shift8 [shift8_default]
Compiling architecture rtl of entity axi_iic_v2_0_16.upcnt_n [\upcnt_n(c_size=4)\]
Compiling architecture rtl of entity axi_iic_v2_0_16.iic_control [\iic_control(c_scl_inertial_dela...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity axi_iic_v2_0_16.SRL_FIFO [\SRL_FIFO(c_depth=4)\]
Compiling architecture rtl of entity axi_iic_v2_0_16.dynamic_master [dynamic_master_default]
Compiling architecture imp of entity axi_iic_v2_0_16.SRL_FIFO [\SRL_FIFO(c_data_bits=2,c_depth=...]
Compiling architecture rtl of entity axi_iic_v2_0_16.iic [\iic(c_num_iic_regs=18,c_s_axi_a...]
Compiling architecture rtl of entity axi_iic_v2_0_16.axi_iic [\axi_iic(c_family="kintex7",c_s_...]
Compiling architecture axi_iic_0_arch of entity xil_defaultlib.axi_iic_0 [axi_iic_0_default]
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7,1,4)\]
Compiling architecture impl of entity xil_defaultlib.axi_iic_0_exdes [axi_iic_0_exdes_default]
Compiling architecture pullup_v of entity unisim.PULLUP [pullup_default]
Compiling architecture tb of entity xil_defaultlib.axi_iic_0_exdes_tb
Built simulation snapshot axi_iic_0_exdes_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/xsim.dir/axi_iic_0_exdes_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/xsim.dir/axi_iic_0_exdes_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov  8 12:00:39 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  8 12:00:39 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1030.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi_iic_0_exdes_tb_behav -key {Behavioral:sim_1:Functional:axi_iic_0_exdes_tb} -tclbatch {axi_iic_0_exdes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source axi_iic_0_exdes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Note: axi_iic configured for SDA inertial delay of 0 clocks.
Time: 0 ps  Iteration: 0  Process: /axi_iic_0_exdes_tb/DUT_TB/DUT/U0/X_IIC/FILTER_I/line__5035  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd
Note: axi_iic configured for SCL inertial delay of 0 clocks.
Time: 0 ps  Iteration: 0  Process: /axi_iic_0_exdes_tb/DUT_TB/DUT/U0/X_IIC/FILTER_I/line__5009  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi_iic_0_exdes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1030.789 ; gain = 0.000
run 10 ms
Note: First ACK received from I2C
Time: 376819499 ps  Iteration: 0  Process: /axi_iic_0_exdes_tb/line__162  File: f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/imports/axi_iic_0_exdes_tb.vhd
Note: Second ACK received from I2C
Time: 466879499 ps  Iteration: 0  Process: /axi_iic_0_exdes_tb/line__162  File: f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/imports/axi_iic_0_exdes_tb.vhd
## SYSTEM_CYCLE_COUNTER 94445 ns
Failure: Test Completed Successfully
Time: 472225833 ps  Iteration: 2  Process: /axi_iic_0_exdes_tb/line__225  File: f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/imports/axi_iic_0_exdes_tb.vhd
$finish called at time : 472225833 ps : File "f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/axi_iic_0_ex/imports/axi_iic_0_exdes_tb.vhd" Line 238
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1040.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 12:03:20 2017...
