// Seed: 3619025116
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always #1
    @(posedge 1) begin
      if (1)
        #1
        if (1) begin : id_21
          if (1) begin
            if (1'b0) id_4 = 1;
          end
        end else begin
          $display(1, id_15 == 1, id_19);
          id_5 = id_6;
        end
    end
  assign id_4 = 1;
  reg id_22;
  always begin
    id_22 <= 1'b0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  reg  id_6;
  tri1 id_7 = 1'h0 - id_7;
  always id_2 <= id_5;
  always begin
    id_5 <= id_6;
    id_3 <= 1;
    $display(1);
  end
  assign id_1 = 1;
  module_0(
      id_4,
      id_1,
      id_7,
      id_4,
      id_4,
      id_4,
      id_7,
      id_1,
      id_1,
      id_4,
      id_4,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_4,
      id_4,
      id_7
  );
endmodule
