-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity xfMat2Array is
port (
    srcMat_rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    srcMat_rows_empty_n : IN STD_LOGIC;
    srcMat_rows_read : OUT STD_LOGIC;
    srcMat_cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    srcMat_cols_empty_n : IN STD_LOGIC;
    srcMat_cols_read : OUT STD_LOGIC;
    srcMat_data_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    srcMat_data_V_ce0 : OUT STD_LOGIC;
    srcMat_data_V_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    srcMat_data_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    srcMat_data_V_we0 : OUT STD_LOGIC;
    srcMat_data_V_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
    srcMat_data_V_ce1 : OUT STD_LOGIC;
    srcMat_data_V_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    srcMat_data_V_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    srcMat_data_V_we1 : OUT STD_LOGIC;
    m_axi_dstPtr_V_AWVALID : OUT STD_LOGIC;
    m_axi_dstPtr_V_AWREADY : IN STD_LOGIC;
    m_axi_dstPtr_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_dstPtr_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_dstPtr_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_dstPtr_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dstPtr_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dstPtr_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dstPtr_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dstPtr_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dstPtr_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dstPtr_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dstPtr_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_dstPtr_V_WVALID : OUT STD_LOGIC;
    m_axi_dstPtr_V_WREADY : IN STD_LOGIC;
    m_axi_dstPtr_V_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_dstPtr_V_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_dstPtr_V_WLAST : OUT STD_LOGIC;
    m_axi_dstPtr_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_dstPtr_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_dstPtr_V_ARVALID : OUT STD_LOGIC;
    m_axi_dstPtr_V_ARREADY : IN STD_LOGIC;
    m_axi_dstPtr_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_dstPtr_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_dstPtr_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_dstPtr_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dstPtr_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dstPtr_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dstPtr_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dstPtr_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dstPtr_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dstPtr_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dstPtr_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_dstPtr_V_RVALID : IN STD_LOGIC;
    m_axi_dstPtr_V_RREADY : OUT STD_LOGIC;
    m_axi_dstPtr_V_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_dstPtr_V_RLAST : IN STD_LOGIC;
    m_axi_dstPtr_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_dstPtr_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_dstPtr_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dstPtr_V_BVALID : IN STD_LOGIC;
    m_axi_dstPtr_V_BREADY : OUT STD_LOGIC;
    m_axi_dstPtr_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dstPtr_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_dstPtr_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    dstPtr_V_offset_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    dstPtr_V_offset_empty_n : IN STD_LOGIC;
    dstPtr_V_offset_read : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    srcMat_data_V_empty_n : IN STD_LOGIC;
    srcMat_data_V_read : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of xfMat2Array is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

    signal xfMat2hlsStrm9_U0_ap_start : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_ap_done : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_ap_continue : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_ap_idle : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_ap_ready : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_start_out : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_start_write : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_srcMat_rows_read : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_srcMat_cols_read : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_srcMat_data_V_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal xfMat2hlsStrm9_U0_srcMat_data_V_ce0 : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_dstStrm_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal xfMat2hlsStrm9_U0_dstStrm_V_V_write : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_srcMat_rows_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal xfMat2hlsStrm9_U0_srcMat_rows_out_write : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_srcMat_cols_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal xfMat2hlsStrm9_U0_srcMat_cols_out_write : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_dstPtr_V_offset_read : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_dstPtr_V_offset_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal xfMat2hlsStrm9_U0_dstPtr_V_offset_out_write : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_srcMat_data_V_full_n : STD_LOGIC;
    signal xfMat2hlsStrm9_U0_srcMat_data_V_write : STD_LOGIC;
    signal hlsStrm2Array_U0_ap_start : STD_LOGIC;
    signal hlsStrm2Array_U0_ap_done : STD_LOGIC;
    signal hlsStrm2Array_U0_ap_continue : STD_LOGIC;
    signal hlsStrm2Array_U0_ap_idle : STD_LOGIC;
    signal hlsStrm2Array_U0_ap_ready : STD_LOGIC;
    signal hlsStrm2Array_U0_srcStrm_V_V_read : STD_LOGIC;
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_AWVALID : STD_LOGIC;
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_WVALID : STD_LOGIC;
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_WLAST : STD_LOGIC;
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_ARVALID : STD_LOGIC;
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_RREADY : STD_LOGIC;
    signal hlsStrm2Array_U0_m_axi_dstPtr_V_BREADY : STD_LOGIC;
    signal hlsStrm2Array_U0_dstPtr_V_offset_read : STD_LOGIC;
    signal hlsStrm2Array_U0_srcMat_rows_read : STD_LOGIC;
    signal hlsStrm2Array_U0_srcMat_cols_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal strm_V_V_full_n : STD_LOGIC;
    signal strm_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_V_V_empty_n : STD_LOGIC;
    signal srcMat_rows_c_i_i_full_n : STD_LOGIC;
    signal srcMat_rows_c_i_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal srcMat_rows_c_i_i_empty_n : STD_LOGIC;
    signal srcMat_cols_c_i_i_full_n : STD_LOGIC;
    signal srcMat_cols_c_i_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal srcMat_cols_c_i_i_empty_n : STD_LOGIC;
    signal dstPtr_V_offset_c_i_full_n : STD_LOGIC;
    signal dstPtr_V_offset_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal dstPtr_V_offset_c_i_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_hlsStrm2Array_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_hlsStrm2Array_U0_full_n : STD_LOGIC;
    signal start_for_hlsStrm2Array_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_hlsStrm2Array_U0_empty_n : STD_LOGIC;
    signal hlsStrm2Array_U0_start_full_n : STD_LOGIC;
    signal hlsStrm2Array_U0_start_write : STD_LOGIC;

    component xfMat2hlsStrm9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        srcMat_rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        srcMat_rows_empty_n : IN STD_LOGIC;
        srcMat_rows_read : OUT STD_LOGIC;
        srcMat_cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        srcMat_cols_empty_n : IN STD_LOGIC;
        srcMat_cols_read : OUT STD_LOGIC;
        srcMat_data_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        srcMat_data_V_ce0 : OUT STD_LOGIC;
        srcMat_data_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        dstStrm_V_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dstStrm_V_V_full_n : IN STD_LOGIC;
        dstStrm_V_V_write : OUT STD_LOGIC;
        srcMat_rows_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcMat_rows_out_full_n : IN STD_LOGIC;
        srcMat_rows_out_write : OUT STD_LOGIC;
        srcMat_cols_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcMat_cols_out_full_n : IN STD_LOGIC;
        srcMat_cols_out_write : OUT STD_LOGIC;
        dstPtr_V_offset_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        dstPtr_V_offset_empty_n : IN STD_LOGIC;
        dstPtr_V_offset_read : OUT STD_LOGIC;
        dstPtr_V_offset_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        dstPtr_V_offset_out_full_n : IN STD_LOGIC;
        dstPtr_V_offset_out_write : OUT STD_LOGIC );
    end component;


    component hlsStrm2Array IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        srcStrm_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        srcStrm_V_V_empty_n : IN STD_LOGIC;
        srcStrm_V_V_read : OUT STD_LOGIC;
        m_axi_dstPtr_V_AWVALID : OUT STD_LOGIC;
        m_axi_dstPtr_V_AWREADY : IN STD_LOGIC;
        m_axi_dstPtr_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dstPtr_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dstPtr_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dstPtr_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dstPtr_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dstPtr_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dstPtr_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dstPtr_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dstPtr_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dstPtr_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dstPtr_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dstPtr_V_WVALID : OUT STD_LOGIC;
        m_axi_dstPtr_V_WREADY : IN STD_LOGIC;
        m_axi_dstPtr_V_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_dstPtr_V_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dstPtr_V_WLAST : OUT STD_LOGIC;
        m_axi_dstPtr_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dstPtr_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dstPtr_V_ARVALID : OUT STD_LOGIC;
        m_axi_dstPtr_V_ARREADY : IN STD_LOGIC;
        m_axi_dstPtr_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dstPtr_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dstPtr_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dstPtr_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dstPtr_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dstPtr_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dstPtr_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dstPtr_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dstPtr_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dstPtr_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dstPtr_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dstPtr_V_RVALID : IN STD_LOGIC;
        m_axi_dstPtr_V_RREADY : OUT STD_LOGIC;
        m_axi_dstPtr_V_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_dstPtr_V_RLAST : IN STD_LOGIC;
        m_axi_dstPtr_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dstPtr_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dstPtr_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dstPtr_V_BVALID : IN STD_LOGIC;
        m_axi_dstPtr_V_BREADY : OUT STD_LOGIC;
        m_axi_dstPtr_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dstPtr_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dstPtr_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        dstPtr_V_offset_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        dstPtr_V_offset_empty_n : IN STD_LOGIC;
        dstPtr_V_offset_read : OUT STD_LOGIC;
        srcMat_rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        srcMat_rows_empty_n : IN STD_LOGIC;
        srcMat_rows_read : OUT STD_LOGIC;
        srcMat_cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        srcMat_cols_empty_n : IN STD_LOGIC;
        srcMat_cols_read : OUT STD_LOGIC );
    end component;


    component fifo_w8_d2_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d2_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_hlsStrmcud IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    xfMat2hlsStrm9_U0 : component xfMat2hlsStrm9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xfMat2hlsStrm9_U0_ap_start,
        start_full_n => start_for_hlsStrm2Array_U0_full_n,
        ap_done => xfMat2hlsStrm9_U0_ap_done,
        ap_continue => xfMat2hlsStrm9_U0_ap_continue,
        ap_idle => xfMat2hlsStrm9_U0_ap_idle,
        ap_ready => xfMat2hlsStrm9_U0_ap_ready,
        start_out => xfMat2hlsStrm9_U0_start_out,
        start_write => xfMat2hlsStrm9_U0_start_write,
        srcMat_rows_dout => srcMat_rows_dout,
        srcMat_rows_empty_n => srcMat_rows_empty_n,
        srcMat_rows_read => xfMat2hlsStrm9_U0_srcMat_rows_read,
        srcMat_cols_dout => srcMat_cols_dout,
        srcMat_cols_empty_n => srcMat_cols_empty_n,
        srcMat_cols_read => xfMat2hlsStrm9_U0_srcMat_cols_read,
        srcMat_data_V_address0 => xfMat2hlsStrm9_U0_srcMat_data_V_address0,
        srcMat_data_V_ce0 => xfMat2hlsStrm9_U0_srcMat_data_V_ce0,
        srcMat_data_V_q0 => srcMat_data_V_q0,
        dstStrm_V_V_din => xfMat2hlsStrm9_U0_dstStrm_V_V_din,
        dstStrm_V_V_full_n => strm_V_V_full_n,
        dstStrm_V_V_write => xfMat2hlsStrm9_U0_dstStrm_V_V_write,
        srcMat_rows_out_din => xfMat2hlsStrm9_U0_srcMat_rows_out_din,
        srcMat_rows_out_full_n => srcMat_rows_c_i_i_full_n,
        srcMat_rows_out_write => xfMat2hlsStrm9_U0_srcMat_rows_out_write,
        srcMat_cols_out_din => xfMat2hlsStrm9_U0_srcMat_cols_out_din,
        srcMat_cols_out_full_n => srcMat_cols_c_i_i_full_n,
        srcMat_cols_out_write => xfMat2hlsStrm9_U0_srcMat_cols_out_write,
        dstPtr_V_offset_dout => dstPtr_V_offset_dout,
        dstPtr_V_offset_empty_n => dstPtr_V_offset_empty_n,
        dstPtr_V_offset_read => xfMat2hlsStrm9_U0_dstPtr_V_offset_read,
        dstPtr_V_offset_out_din => xfMat2hlsStrm9_U0_dstPtr_V_offset_out_din,
        dstPtr_V_offset_out_full_n => dstPtr_V_offset_c_i_full_n,
        dstPtr_V_offset_out_write => xfMat2hlsStrm9_U0_dstPtr_V_offset_out_write);

    hlsStrm2Array_U0 : component hlsStrm2Array
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => hlsStrm2Array_U0_ap_start,
        ap_done => hlsStrm2Array_U0_ap_done,
        ap_continue => hlsStrm2Array_U0_ap_continue,
        ap_idle => hlsStrm2Array_U0_ap_idle,
        ap_ready => hlsStrm2Array_U0_ap_ready,
        srcStrm_V_V_dout => strm_V_V_dout,
        srcStrm_V_V_empty_n => strm_V_V_empty_n,
        srcStrm_V_V_read => hlsStrm2Array_U0_srcStrm_V_V_read,
        m_axi_dstPtr_V_AWVALID => hlsStrm2Array_U0_m_axi_dstPtr_V_AWVALID,
        m_axi_dstPtr_V_AWREADY => m_axi_dstPtr_V_AWREADY,
        m_axi_dstPtr_V_AWADDR => hlsStrm2Array_U0_m_axi_dstPtr_V_AWADDR,
        m_axi_dstPtr_V_AWID => hlsStrm2Array_U0_m_axi_dstPtr_V_AWID,
        m_axi_dstPtr_V_AWLEN => hlsStrm2Array_U0_m_axi_dstPtr_V_AWLEN,
        m_axi_dstPtr_V_AWSIZE => hlsStrm2Array_U0_m_axi_dstPtr_V_AWSIZE,
        m_axi_dstPtr_V_AWBURST => hlsStrm2Array_U0_m_axi_dstPtr_V_AWBURST,
        m_axi_dstPtr_V_AWLOCK => hlsStrm2Array_U0_m_axi_dstPtr_V_AWLOCK,
        m_axi_dstPtr_V_AWCACHE => hlsStrm2Array_U0_m_axi_dstPtr_V_AWCACHE,
        m_axi_dstPtr_V_AWPROT => hlsStrm2Array_U0_m_axi_dstPtr_V_AWPROT,
        m_axi_dstPtr_V_AWQOS => hlsStrm2Array_U0_m_axi_dstPtr_V_AWQOS,
        m_axi_dstPtr_V_AWREGION => hlsStrm2Array_U0_m_axi_dstPtr_V_AWREGION,
        m_axi_dstPtr_V_AWUSER => hlsStrm2Array_U0_m_axi_dstPtr_V_AWUSER,
        m_axi_dstPtr_V_WVALID => hlsStrm2Array_U0_m_axi_dstPtr_V_WVALID,
        m_axi_dstPtr_V_WREADY => m_axi_dstPtr_V_WREADY,
        m_axi_dstPtr_V_WDATA => hlsStrm2Array_U0_m_axi_dstPtr_V_WDATA,
        m_axi_dstPtr_V_WSTRB => hlsStrm2Array_U0_m_axi_dstPtr_V_WSTRB,
        m_axi_dstPtr_V_WLAST => hlsStrm2Array_U0_m_axi_dstPtr_V_WLAST,
        m_axi_dstPtr_V_WID => hlsStrm2Array_U0_m_axi_dstPtr_V_WID,
        m_axi_dstPtr_V_WUSER => hlsStrm2Array_U0_m_axi_dstPtr_V_WUSER,
        m_axi_dstPtr_V_ARVALID => hlsStrm2Array_U0_m_axi_dstPtr_V_ARVALID,
        m_axi_dstPtr_V_ARREADY => ap_const_logic_0,
        m_axi_dstPtr_V_ARADDR => hlsStrm2Array_U0_m_axi_dstPtr_V_ARADDR,
        m_axi_dstPtr_V_ARID => hlsStrm2Array_U0_m_axi_dstPtr_V_ARID,
        m_axi_dstPtr_V_ARLEN => hlsStrm2Array_U0_m_axi_dstPtr_V_ARLEN,
        m_axi_dstPtr_V_ARSIZE => hlsStrm2Array_U0_m_axi_dstPtr_V_ARSIZE,
        m_axi_dstPtr_V_ARBURST => hlsStrm2Array_U0_m_axi_dstPtr_V_ARBURST,
        m_axi_dstPtr_V_ARLOCK => hlsStrm2Array_U0_m_axi_dstPtr_V_ARLOCK,
        m_axi_dstPtr_V_ARCACHE => hlsStrm2Array_U0_m_axi_dstPtr_V_ARCACHE,
        m_axi_dstPtr_V_ARPROT => hlsStrm2Array_U0_m_axi_dstPtr_V_ARPROT,
        m_axi_dstPtr_V_ARQOS => hlsStrm2Array_U0_m_axi_dstPtr_V_ARQOS,
        m_axi_dstPtr_V_ARREGION => hlsStrm2Array_U0_m_axi_dstPtr_V_ARREGION,
        m_axi_dstPtr_V_ARUSER => hlsStrm2Array_U0_m_axi_dstPtr_V_ARUSER,
        m_axi_dstPtr_V_RVALID => ap_const_logic_0,
        m_axi_dstPtr_V_RREADY => hlsStrm2Array_U0_m_axi_dstPtr_V_RREADY,
        m_axi_dstPtr_V_RDATA => ap_const_lv8_0,
        m_axi_dstPtr_V_RLAST => ap_const_logic_0,
        m_axi_dstPtr_V_RID => ap_const_lv1_0,
        m_axi_dstPtr_V_RUSER => ap_const_lv1_0,
        m_axi_dstPtr_V_RRESP => ap_const_lv2_0,
        m_axi_dstPtr_V_BVALID => m_axi_dstPtr_V_BVALID,
        m_axi_dstPtr_V_BREADY => hlsStrm2Array_U0_m_axi_dstPtr_V_BREADY,
        m_axi_dstPtr_V_BRESP => m_axi_dstPtr_V_BRESP,
        m_axi_dstPtr_V_BID => m_axi_dstPtr_V_BID,
        m_axi_dstPtr_V_BUSER => m_axi_dstPtr_V_BUSER,
        dstPtr_V_offset_dout => dstPtr_V_offset_c_i_dout,
        dstPtr_V_offset_empty_n => dstPtr_V_offset_c_i_empty_n,
        dstPtr_V_offset_read => hlsStrm2Array_U0_dstPtr_V_offset_read,
        srcMat_rows_dout => srcMat_rows_c_i_i_dout,
        srcMat_rows_empty_n => srcMat_rows_c_i_i_empty_n,
        srcMat_rows_read => hlsStrm2Array_U0_srcMat_rows_read,
        srcMat_cols_dout => srcMat_cols_c_i_i_dout,
        srcMat_cols_empty_n => srcMat_cols_c_i_i_empty_n,
        srcMat_cols_read => hlsStrm2Array_U0_srcMat_cols_read);

    strm_V_V_U : component fifo_w8_d2_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xfMat2hlsStrm9_U0_dstStrm_V_V_din,
        if_full_n => strm_V_V_full_n,
        if_write => xfMat2hlsStrm9_U0_dstStrm_V_V_write,
        if_dout => strm_V_V_dout,
        if_empty_n => strm_V_V_empty_n,
        if_read => hlsStrm2Array_U0_srcStrm_V_V_read);

    srcMat_rows_c_i_i_U : component fifo_w32_d2_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xfMat2hlsStrm9_U0_srcMat_rows_out_din,
        if_full_n => srcMat_rows_c_i_i_full_n,
        if_write => xfMat2hlsStrm9_U0_srcMat_rows_out_write,
        if_dout => srcMat_rows_c_i_i_dout,
        if_empty_n => srcMat_rows_c_i_i_empty_n,
        if_read => hlsStrm2Array_U0_srcMat_rows_read);

    srcMat_cols_c_i_i_U : component fifo_w32_d2_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xfMat2hlsStrm9_U0_srcMat_cols_out_din,
        if_full_n => srcMat_cols_c_i_i_full_n,
        if_write => xfMat2hlsStrm9_U0_srcMat_cols_out_write,
        if_dout => srcMat_cols_c_i_i_dout,
        if_empty_n => srcMat_cols_c_i_i_empty_n,
        if_read => hlsStrm2Array_U0_srcMat_cols_read);

    dstPtr_V_offset_c_i_U : component fifo_w32_d2_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xfMat2hlsStrm9_U0_dstPtr_V_offset_out_din,
        if_full_n => dstPtr_V_offset_c_i_full_n,
        if_write => xfMat2hlsStrm9_U0_dstPtr_V_offset_out_write,
        if_dout => dstPtr_V_offset_c_i_dout,
        if_empty_n => dstPtr_V_offset_c_i_empty_n,
        if_read => hlsStrm2Array_U0_dstPtr_V_offset_read);

    start_for_hlsStrmcud_U : component start_for_hlsStrmcud
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_hlsStrm2Array_U0_din,
        if_full_n => start_for_hlsStrm2Array_U0_full_n,
        if_write => xfMat2hlsStrm9_U0_start_write,
        if_dout => start_for_hlsStrm2Array_U0_dout,
        if_empty_n => start_for_hlsStrm2Array_U0_empty_n,
        if_read => hlsStrm2Array_U0_ap_ready);




    ap_done <= hlsStrm2Array_U0_ap_done;
    ap_idle <= (xfMat2hlsStrm9_U0_ap_idle and hlsStrm2Array_U0_ap_idle);
    ap_ready <= xfMat2hlsStrm9_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= hlsStrm2Array_U0_ap_done;
    ap_sync_ready <= xfMat2hlsStrm9_U0_ap_ready;
    dstPtr_V_offset_read <= xfMat2hlsStrm9_U0_dstPtr_V_offset_read;
    hlsStrm2Array_U0_ap_continue <= ap_continue;
    hlsStrm2Array_U0_ap_start <= start_for_hlsStrm2Array_U0_empty_n;
    hlsStrm2Array_U0_start_full_n <= ap_const_logic_1;
    hlsStrm2Array_U0_start_write <= ap_const_logic_0;
    m_axi_dstPtr_V_ARADDR <= ap_const_lv32_0;
    m_axi_dstPtr_V_ARBURST <= ap_const_lv2_0;
    m_axi_dstPtr_V_ARCACHE <= ap_const_lv4_0;
    m_axi_dstPtr_V_ARID <= ap_const_lv1_0;
    m_axi_dstPtr_V_ARLEN <= ap_const_lv32_0;
    m_axi_dstPtr_V_ARLOCK <= ap_const_lv2_0;
    m_axi_dstPtr_V_ARPROT <= ap_const_lv3_0;
    m_axi_dstPtr_V_ARQOS <= ap_const_lv4_0;
    m_axi_dstPtr_V_ARREGION <= ap_const_lv4_0;
    m_axi_dstPtr_V_ARSIZE <= ap_const_lv3_0;
    m_axi_dstPtr_V_ARUSER <= ap_const_lv1_0;
    m_axi_dstPtr_V_ARVALID <= ap_const_logic_0;
    m_axi_dstPtr_V_AWADDR <= hlsStrm2Array_U0_m_axi_dstPtr_V_AWADDR;
    m_axi_dstPtr_V_AWBURST <= hlsStrm2Array_U0_m_axi_dstPtr_V_AWBURST;
    m_axi_dstPtr_V_AWCACHE <= hlsStrm2Array_U0_m_axi_dstPtr_V_AWCACHE;
    m_axi_dstPtr_V_AWID <= hlsStrm2Array_U0_m_axi_dstPtr_V_AWID;
    m_axi_dstPtr_V_AWLEN <= hlsStrm2Array_U0_m_axi_dstPtr_V_AWLEN;
    m_axi_dstPtr_V_AWLOCK <= hlsStrm2Array_U0_m_axi_dstPtr_V_AWLOCK;
    m_axi_dstPtr_V_AWPROT <= hlsStrm2Array_U0_m_axi_dstPtr_V_AWPROT;
    m_axi_dstPtr_V_AWQOS <= hlsStrm2Array_U0_m_axi_dstPtr_V_AWQOS;
    m_axi_dstPtr_V_AWREGION <= hlsStrm2Array_U0_m_axi_dstPtr_V_AWREGION;
    m_axi_dstPtr_V_AWSIZE <= hlsStrm2Array_U0_m_axi_dstPtr_V_AWSIZE;
    m_axi_dstPtr_V_AWUSER <= hlsStrm2Array_U0_m_axi_dstPtr_V_AWUSER;
    m_axi_dstPtr_V_AWVALID <= hlsStrm2Array_U0_m_axi_dstPtr_V_AWVALID;
    m_axi_dstPtr_V_BREADY <= hlsStrm2Array_U0_m_axi_dstPtr_V_BREADY;
    m_axi_dstPtr_V_RREADY <= ap_const_logic_0;
    m_axi_dstPtr_V_WDATA <= hlsStrm2Array_U0_m_axi_dstPtr_V_WDATA;
    m_axi_dstPtr_V_WID <= hlsStrm2Array_U0_m_axi_dstPtr_V_WID;
    m_axi_dstPtr_V_WLAST <= hlsStrm2Array_U0_m_axi_dstPtr_V_WLAST;
    m_axi_dstPtr_V_WSTRB <= hlsStrm2Array_U0_m_axi_dstPtr_V_WSTRB;
    m_axi_dstPtr_V_WUSER <= hlsStrm2Array_U0_m_axi_dstPtr_V_WUSER;
    m_axi_dstPtr_V_WVALID <= hlsStrm2Array_U0_m_axi_dstPtr_V_WVALID;
    srcMat_cols_read <= xfMat2hlsStrm9_U0_srcMat_cols_read;
    srcMat_data_V_address0 <= xfMat2hlsStrm9_U0_srcMat_data_V_address0;
    srcMat_data_V_address1 <= ap_const_lv20_0;
    srcMat_data_V_ce0 <= xfMat2hlsStrm9_U0_srcMat_data_V_ce0;
    srcMat_data_V_ce1 <= ap_const_logic_0;
    srcMat_data_V_d0 <= ap_const_lv1_0;
    srcMat_data_V_d1 <= ap_const_lv1_0;
    srcMat_data_V_read <= xfMat2hlsStrm9_U0_srcMat_data_V_write;
    srcMat_data_V_we0 <= ap_const_logic_0;
    srcMat_data_V_we1 <= ap_const_logic_0;
    srcMat_rows_read <= xfMat2hlsStrm9_U0_srcMat_rows_read;
    start_for_hlsStrm2Array_U0_din <= (0=>ap_const_logic_1, others=>'-');
    xfMat2hlsStrm9_U0_ap_continue <= ap_const_logic_1;
    xfMat2hlsStrm9_U0_ap_start <= ap_start;
    xfMat2hlsStrm9_U0_srcMat_data_V_full_n <= srcMat_data_V_empty_n;
    xfMat2hlsStrm9_U0_srcMat_data_V_write <= ap_const_logic_0;
end behav;
