; generated by ARM C/C++ Compiler, 4.1 [Build 481]
; commandline ArmCC [--split_sections --debug -c --asm --interleave -o.\Object\stm32f10x_tim.o --depend=.\Object\stm32f10x_tim.d --feedback=.\Object\stm32-speech-recognition.fed --cpu=Cortex-M3 --apcs=interwork -O0 -Otime -I.\Src\APP -I.\Src\BSP -I.\Src\GUI -I.\Src\CM3_SYS -I.\Src\FATFS -I.\Src\StdPeriph_Driver -I.\Src\StdPeriph_Driver\inc -I.\Src\Speech_Recog -IE:\SoftWare\KEIL\Keil4\path\ARM\INC -IE:\SoftWare\KEIL\Keil4\path\ARM\INC\ST\STM32F10x -D__MICROLIB --omf_browse=.\Object\stm32f10x_tim.crf Src\StdPeriph_Driver\src\stm32f10x_tim.c]
                          THUMB

                          AREA ||i.TI1_Config||, CODE, READONLY, ALIGN=1

                  TI1_Config PROC
;;;2690     */
;;;2691   static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
000000  b5f0              PUSH     {r4-r7,lr}
;;;2692                          uint16_t TIM_ICFilter)
;;;2693   {
000002  460c              MOV      r4,r1
000004  4615              MOV      r5,r2
;;;2694     uint16_t tmpccmr1 = 0, tmpccer = 0;
000006  2100              MOVS     r1,#0
000008  2200              MOVS     r2,#0
;;;2695     /* Disable the Channel 1: Reset the CC1E Bit */
;;;2696     TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
00000a  8c06              LDRH     r6,[r0,#0x20]
00000c  f64f77fe          MOV      r7,#0xfffe
000010  403e              ANDS     r6,r6,r7
000012  8406              STRH     r6,[r0,#0x20]
;;;2697     tmpccmr1 = TIMx->CCMR1;
000014  8b01              LDRH     r1,[r0,#0x18]
;;;2698     tmpccer = TIMx->CCER;
000016  8c02              LDRH     r2,[r0,#0x20]
;;;2699     /* Select the Input and set the filter */
;;;2700     tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
000018  f64f760c          MOV      r6,#0xff0c
00001c  4031              ANDS     r1,r1,r6
;;;2701     tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
00001e  051e              LSLS     r6,r3,#20
000020  ea454616          ORR      r6,r5,r6,LSR #16
000024  4331              ORRS     r1,r1,r6
;;;2702     /* Select the Polarity and set the CC1E Bit */
;;;2703     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
000026  1e7e              SUBS     r6,r7,#1
000028  4032              ANDS     r2,r2,r6
;;;2704     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
00002a  f0440601          ORR      r6,r4,#1
00002e  4332              ORRS     r2,r2,r6
;;;2705     /* Write to TIMx CCMR1 and CCER registers */
;;;2706     TIMx->CCMR1 = tmpccmr1;
000030  8301              STRH     r1,[r0,#0x18]
;;;2707     TIMx->CCER = tmpccer;
000032  8402              STRH     r2,[r0,#0x20]
;;;2708   }
000034  bdf0              POP      {r4-r7,pc}
;;;2709   
                          ENDP


                          AREA ||i.TI2_Config||, CODE, READONLY, ALIGN=1

                  TI2_Config PROC
;;;2725     */
;;;2726   static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
000000  b5f0              PUSH     {r4-r7,lr}
;;;2727                          uint16_t TIM_ICFilter)
;;;2728   {
000002  460c              MOV      r4,r1
000004  4615              MOV      r5,r2
;;;2729     uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
000006  2100              MOVS     r1,#0
000008  2200              MOVS     r2,#0
00000a  2600              MOVS     r6,#0
;;;2730     /* Disable the Channel 2: Reset the CC2E Bit */
;;;2731     TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
00000c  8c07              LDRH     r7,[r0,#0x20]
00000e  f64f7cef          MOV      r12,#0xffef
000012  ea07070c          AND      r7,r7,r12
000016  8407              STRH     r7,[r0,#0x20]
;;;2732     tmpccmr1 = TIMx->CCMR1;
000018  8b01              LDRH     r1,[r0,#0x18]
;;;2733     tmpccer = TIMx->CCER;
00001a  8c02              LDRH     r2,[r0,#0x20]
;;;2734     tmp = (uint16_t)(TIM_ICPolarity << 4);
00001c  0527              LSLS     r7,r4,#20
00001e  0c3e              LSRS     r6,r7,#16
;;;2735     /* Select the Input and set the filter */
;;;2736     tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
000020  f64047ff          MOV      r7,#0xcff
000024  4039              ANDS     r1,r1,r7
;;;2737     tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
000026  071f              LSLS     r7,r3,#28
000028  ea414117          ORR      r1,r1,r7,LSR #16
;;;2738     tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
00002c  062f              LSLS     r7,r5,#24
00002e  ea414117          ORR      r1,r1,r7,LSR #16
;;;2739     /* Select the Polarity and set the CC2E Bit */
;;;2740      tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
000032  f64f77df          MOV      r7,#0xffdf
000036  403a              ANDS     r2,r2,r7
;;;2741     tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
000038  f0460710          ORR      r7,r6,#0x10
00003c  433a              ORRS     r2,r2,r7
;;;2742     /* Write to TIMx CCMR1 and CCER registers */
;;;2743     TIMx->CCMR1 = tmpccmr1 ;
00003e  8301              STRH     r1,[r0,#0x18]
;;;2744     TIMx->CCER = tmpccer;
000040  8402              STRH     r2,[r0,#0x20]
;;;2745   }
000042  bdf0              POP      {r4-r7,pc}
;;;2746   
                          ENDP


                          AREA ||i.TI3_Config||, CODE, READONLY, ALIGN=1

                  TI3_Config PROC
;;;2762     */
;;;2763   static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
000000  b5f0              PUSH     {r4-r7,lr}
;;;2764                          uint16_t TIM_ICFilter)
;;;2765   {
000002  460c              MOV      r4,r1
000004  4615              MOV      r5,r2
;;;2766     uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
000006  2100              MOVS     r1,#0
000008  2200              MOVS     r2,#0
00000a  2600              MOVS     r6,#0
;;;2767     /* Disable the Channel 3: Reset the CC3E Bit */
;;;2768     TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
00000c  8c07              LDRH     r7,[r0,#0x20]
00000e  f64f6cff          MOV      r12,#0xfeff
000012  ea07070c          AND      r7,r7,r12
000016  8407              STRH     r7,[r0,#0x20]
;;;2769     tmpccmr2 = TIMx->CCMR2;
000018  8b81              LDRH     r1,[r0,#0x1c]
;;;2770     tmpccer = TIMx->CCER;
00001a  8c02              LDRH     r2,[r0,#0x20]
;;;2771     tmp = (uint16_t)(TIM_ICPolarity << 8);
00001c  0627              LSLS     r7,r4,#24
00001e  0c3e              LSRS     r6,r7,#16
;;;2772     /* Select the Input and set the filter */
;;;2773     tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
000020  f64f770c          MOV      r7,#0xff0c
000024  4039              ANDS     r1,r1,r7
;;;2774     tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
000026  051f              LSLS     r7,r3,#20
000028  ea454717          ORR      r7,r5,r7,LSR #16
00002c  4339              ORRS     r1,r1,r7
;;;2775     /* Select the Polarity and set the CC3E Bit */
;;;2776     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
00002e  f64f57ff          MOV      r7,#0xfdff
000032  403a              ANDS     r2,r2,r7
;;;2777     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
000034  f4467780          ORR      r7,r6,#0x100
000038  433a              ORRS     r2,r2,r7
;;;2778     /* Write to TIMx CCMR2 and CCER registers */
;;;2779     TIMx->CCMR2 = tmpccmr2;
00003a  8381              STRH     r1,[r0,#0x1c]
;;;2780     TIMx->CCER = tmpccer;
00003c  8402              STRH     r2,[r0,#0x20]
;;;2781   }
00003e  bdf0              POP      {r4-r7,pc}
;;;2782   
                          ENDP


                          AREA ||i.TI4_Config||, CODE, READONLY, ALIGN=1

                  TI4_Config PROC
;;;2798     */
;;;2799   static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
000000  b5f0              PUSH     {r4-r7,lr}
;;;2800                          uint16_t TIM_ICFilter)
;;;2801   {
000002  460c              MOV      r4,r1
000004  4615              MOV      r5,r2
;;;2802     uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
000006  2100              MOVS     r1,#0
000008  2200              MOVS     r2,#0
00000a  2600              MOVS     r6,#0
;;;2803   
;;;2804      /* Disable the Channel 4: Reset the CC4E Bit */
;;;2805     TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
00000c  8c07              LDRH     r7,[r0,#0x20]
00000e  f64e7cff          MOV      r12,#0xefff
000012  ea07070c          AND      r7,r7,r12
000016  8407              STRH     r7,[r0,#0x20]
;;;2806     tmpccmr2 = TIMx->CCMR2;
000018  8b81              LDRH     r1,[r0,#0x1c]
;;;2807     tmpccer = TIMx->CCER;
00001a  8c02              LDRH     r2,[r0,#0x20]
;;;2808     tmp = (uint16_t)(TIM_ICPolarity << 12);
00001c  0727              LSLS     r7,r4,#28
00001e  0c3e              LSRS     r6,r7,#16
;;;2809     /* Select the Input and set the filter */
;;;2810     tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
000020  f64047ff          MOV      r7,#0xcff
000024  4039              ANDS     r1,r1,r7
;;;2811     tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
000026  062f              LSLS     r7,r5,#24
000028  ea414117          ORR      r1,r1,r7,LSR #16
;;;2812     tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
00002c  071f              LSLS     r7,r3,#28
00002e  ea414117          ORR      r1,r1,r7,LSR #16
;;;2813   
;;;2814     /* Select the Polarity and set the CC4E Bit */
;;;2815     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
000032  f64d77ff          MOV      r7,#0xdfff
000036  403a              ANDS     r2,r2,r7
;;;2816     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
000038  f4465780          ORR      r7,r6,#0x1000
00003c  433a              ORRS     r2,r2,r7
;;;2817     /* Write to TIMx CCMR2 and CCER registers */
;;;2818     TIMx->CCMR2 = tmpccmr2;
00003e  8381              STRH     r1,[r0,#0x1c]
;;;2819     TIMx->CCER = tmpccer;
000040  8402              STRH     r2,[r0,#0x20]
;;;2820   }
000042  bdf0              POP      {r4-r7,pc}
;;;2821   
                          ENDP


                          AREA ||i.TIM_ARRPreloadConfig||, CODE, READONLY, ALIGN=1

                  TIM_ARRPreloadConfig PROC
;;;1398     */
;;;1399   void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
000000  b121              CBZ      r1,|L5.12|
;;;1400   {
;;;1401     /* Check the parameters */
;;;1402     assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;1403     assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;1404     if (NewState != DISABLE)
;;;1405     {
;;;1406       /* Set the ARR Preload Bit */
;;;1407       TIMx->CR1 |= TIM_CR1_ARPE;
000002  8802              LDRH     r2,[r0,#0]
000004  f0420280          ORR      r2,r2,#0x80
000008  8002              STRH     r2,[r0,#0]
00000a  e004              B        |L5.22|
                  |L5.12|
;;;1408     }
;;;1409     else
;;;1410     {
;;;1411       /* Reset the ARR Preload Bit */
;;;1412       TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
00000c  8802              LDRH     r2,[r0,#0]
00000e  f64f737f          MOV      r3,#0xff7f
000012  401a              ANDS     r2,r2,r3
000014  8002              STRH     r2,[r0,#0]
                  |L5.22|
;;;1413     }
;;;1414   }
000016  4770              BX       lr
;;;1415   
                          ENDP


                          AREA ||i.TIM_BDTRConfig||, CODE, READONLY, ALIGN=1

                  TIM_BDTRConfig PROC
;;;701      */
;;;702    void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
000000  880a              LDRH     r2,[r1,#0]
;;;703    {
;;;704      /* Check the parameters */
;;;705      assert_param(IS_TIM_LIST2_PERIPH(TIMx));
;;;706      assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
;;;707      assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
;;;708      assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
;;;709      assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
;;;710      assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
;;;711      assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
;;;712      /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
;;;713         the OSSI State, the dead time value and the Automatic Output Enable Bit */
;;;714      TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
000002  884b              LDRH     r3,[r1,#2]
000004  431a              ORRS     r2,r2,r3
000006  888b              LDRH     r3,[r1,#4]
000008  431a              ORRS     r2,r2,r3
00000a  88cb              LDRH     r3,[r1,#6]
00000c  431a              ORRS     r2,r2,r3
00000e  890b              LDRH     r3,[r1,#8]
000010  431a              ORRS     r2,r2,r3
000012  894b              LDRH     r3,[r1,#0xa]
000014  431a              ORRS     r2,r2,r3
000016  898b              LDRH     r3,[r1,#0xc]
000018  431a              ORRS     r2,r2,r3
00001a  f8a02044          STRH     r2,[r0,#0x44]
;;;715                 TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
;;;716                 TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
;;;717                 TIM_BDTRInitStruct->TIM_AutomaticOutput;
;;;718    }
00001e  4770              BX       lr
;;;719    
                          ENDP


                          AREA ||i.TIM_BDTRStructInit||, CODE, READONLY, ALIGN=1

                  TIM_BDTRStructInit PROC
;;;776      */
;;;777    void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
000000  2100              MOVS     r1,#0
;;;778    {
;;;779      /* Set the default configuration */
;;;780      TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
000002  8001              STRH     r1,[r0,#0]
;;;781      TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
000004  8041              STRH     r1,[r0,#2]
;;;782      TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
000006  8081              STRH     r1,[r0,#4]
;;;783      TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
000008  80c1              STRH     r1,[r0,#6]
;;;784      TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
00000a  8101              STRH     r1,[r0,#8]
;;;785      TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
00000c  8141              STRH     r1,[r0,#0xa]
;;;786      TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
00000e  8181              STRH     r1,[r0,#0xc]
;;;787    }
000010  4770              BX       lr
;;;788    
                          ENDP


                          AREA ||i.TIM_CCPreloadControl||, CODE, READONLY, ALIGN=1

                  TIM_CCPreloadControl PROC
;;;1472     */
;;;1473   void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
000000  b121              CBZ      r1,|L8.12|
;;;1474   { 
;;;1475     /* Check the parameters */
;;;1476     assert_param(IS_TIM_LIST5_PERIPH(TIMx));
;;;1477     assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;1478     if (NewState != DISABLE)
;;;1479     {
;;;1480       /* Set the CCPC Bit */
;;;1481       TIMx->CR2 |= TIM_CR2_CCPC;
000002  8882              LDRH     r2,[r0,#4]
000004  f0420201          ORR      r2,r2,#1
000008  8082              STRH     r2,[r0,#4]
00000a  e004              B        |L8.22|
                  |L8.12|
;;;1482     }
;;;1483     else
;;;1484     {
;;;1485       /* Reset the CCPC Bit */
;;;1486       TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
00000c  8882              LDRH     r2,[r0,#4]
00000e  f64f73fe          MOV      r3,#0xfffe
000012  401a              ANDS     r2,r2,r3
000014  8082              STRH     r2,[r0,#4]
                  |L8.22|
;;;1487     }
;;;1488   }
000016  4770              BX       lr
;;;1489   
                          ENDP


                          AREA ||i.TIM_CCxCmd||, CODE, READONLY, ALIGN=1

                  TIM_CCxCmd PROC
;;;1963     */
;;;1964   void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
000000  b530              PUSH     {r4,r5,lr}
;;;1965   {
;;;1966     uint16_t tmp = 0;
000002  2300              MOVS     r3,#0
;;;1967   
;;;1968     /* Check the parameters */
;;;1969     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
;;;1970     assert_param(IS_TIM_CHANNEL(TIM_Channel));
;;;1971     assert_param(IS_TIM_CCX(TIM_CCx));
;;;1972   
;;;1973     tmp = CCER_CCE_Set << TIM_Channel;
000004  2401              MOVS     r4,#1
000006  408c              LSLS     r4,r4,r1
000008  b2a3              UXTH     r3,r4
;;;1974   
;;;1975     /* Reset the CCxE Bit */
;;;1976     TIMx->CCER &= (uint16_t)~ tmp;
00000a  8c04              LDRH     r4,[r0,#0x20]
00000c  43dd              MVNS     r5,r3
00000e  b2ad              UXTH     r5,r5
000010  402c              ANDS     r4,r4,r5
000012  8404              STRH     r4,[r0,#0x20]
;;;1977   
;;;1978     /* Set or reset the CCxE Bit */ 
;;;1979     TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
000014  8c04              LDRH     r4,[r0,#0x20]
000016  fa02f501          LSL      r5,r2,r1
00001a  b2ad              UXTH     r5,r5
00001c  432c              ORRS     r4,r4,r5
00001e  8404              STRH     r4,[r0,#0x20]
;;;1980   }
000020  bd30              POP      {r4,r5,pc}
;;;1981   
                          ENDP


                          AREA ||i.TIM_CCxNCmd||, CODE, READONLY, ALIGN=1

                  TIM_CCxNCmd PROC
;;;1993     */
;;;1994   void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
000000  b530              PUSH     {r4,r5,lr}
;;;1995   {
;;;1996     uint16_t tmp = 0;
000002  2300              MOVS     r3,#0
;;;1997   
;;;1998     /* Check the parameters */
;;;1999     assert_param(IS_TIM_LIST2_PERIPH(TIMx));
;;;2000     assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
;;;2001     assert_param(IS_TIM_CCXN(TIM_CCxN));
;;;2002   
;;;2003     tmp = CCER_CCNE_Set << TIM_Channel;
000004  2404              MOVS     r4,#4
000006  408c              LSLS     r4,r4,r1
000008  b2a3              UXTH     r3,r4
;;;2004   
;;;2005     /* Reset the CCxNE Bit */
;;;2006     TIMx->CCER &= (uint16_t) ~tmp;
00000a  8c04              LDRH     r4,[r0,#0x20]
00000c  43dd              MVNS     r5,r3
00000e  b2ad              UXTH     r5,r5
000010  402c              ANDS     r4,r4,r5
000012  8404              STRH     r4,[r0,#0x20]
;;;2007   
;;;2008     /* Set or reset the CCxNE Bit */ 
;;;2009     TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
000014  8c04              LDRH     r4,[r0,#0x20]
000016  fa02f501          LSL      r5,r2,r1
00001a  b2ad              UXTH     r5,r5
00001c  432c              ORRS     r4,r4,r5
00001e  8404              STRH     r4,[r0,#0x20]
;;;2010   }
000020  bd30              POP      {r4,r5,pc}
;;;2011   
                          ENDP


                          AREA ||i.TIM_ClearFlag||, CODE, READONLY, ALIGN=1

                  TIM_ClearFlag PROC
;;;2589     */
;;;2590   void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
000000  43ca              MVNS     r2,r1
;;;2591   {  
;;;2592     /* Check the parameters */
;;;2593     assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;2594     assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
;;;2595      
;;;2596     /* Clear the flags */
;;;2597     TIMx->SR = (uint16_t)~TIM_FLAG;
000002  8202              STRH     r2,[r0,#0x10]
;;;2598   }
000004  4770              BX       lr
;;;2599   
                          ENDP


                          AREA ||i.TIM_ClearITPendingBit||, CODE, READONLY, ALIGN=1

                  TIM_ClearITPendingBit PROC
;;;2665     */
;;;2666   void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
000000  43ca              MVNS     r2,r1
;;;2667   {
;;;2668     /* Check the parameters */
;;;2669     assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;2670     assert_param(IS_TIM_IT(TIM_IT));
;;;2671     /* Clear the IT pending Bit */
;;;2672     TIMx->SR = (uint16_t)~TIM_IT;
000002  8202              STRH     r2,[r0,#0x10]
;;;2673   }
000004  4770              BX       lr
;;;2674   
                          ENDP


                          AREA ||i.TIM_ClearOC1Ref||, CODE, READONLY, ALIGN=1

                  TIM_ClearOC1Ref PROC
;;;1696     */
;;;1697   void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
000000  460a              MOV      r2,r1
;;;1698   {
;;;1699     uint16_t tmpccmr1 = 0;
000002  2100              MOVS     r1,#0
;;;1700     /* Check the parameters */
;;;1701     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1702     assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
;;;1703   
;;;1704     tmpccmr1 = TIMx->CCMR1;
000004  8b01              LDRH     r1,[r0,#0x18]
;;;1705   
;;;1706     /* Reset the OC1CE Bit */
;;;1707     tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
000006  f64f737f          MOV      r3,#0xff7f
00000a  4019              ANDS     r1,r1,r3
;;;1708     /* Enable or Disable the Output Compare Clear Bit */
;;;1709     tmpccmr1 |= TIM_OCClear;
00000c  4311              ORRS     r1,r1,r2
;;;1710     /* Write to TIMx CCMR1 register */
;;;1711     TIMx->CCMR1 = tmpccmr1;
00000e  8301              STRH     r1,[r0,#0x18]
;;;1712   }
000010  4770              BX       lr
;;;1713   
                          ENDP


                          AREA ||i.TIM_ClearOC2Ref||, CODE, READONLY, ALIGN=1

                  TIM_ClearOC2Ref PROC
;;;1722     */
;;;1723   void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
000000  460a              MOV      r2,r1
;;;1724   {
;;;1725     uint16_t tmpccmr1 = 0;
000002  2100              MOVS     r1,#0
;;;1726     /* Check the parameters */
;;;1727     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1728     assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
;;;1729     tmpccmr1 = TIMx->CCMR1;
000004  8b01              LDRH     r1,[r0,#0x18]
;;;1730     /* Reset the OC2CE Bit */
;;;1731     tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
000006  f3c1010e          UBFX     r1,r1,#0,#15
;;;1732     /* Enable or Disable the Output Compare Clear Bit */
;;;1733     tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
00000a  0613              LSLS     r3,r2,#24
00000c  ea414113          ORR      r1,r1,r3,LSR #16
;;;1734     /* Write to TIMx CCMR1 register */
;;;1735     TIMx->CCMR1 = tmpccmr1;
000010  8301              STRH     r1,[r0,#0x18]
;;;1736   }
000012  4770              BX       lr
;;;1737   
                          ENDP


                          AREA ||i.TIM_ClearOC3Ref||, CODE, READONLY, ALIGN=1

                  TIM_ClearOC3Ref PROC
;;;1746     */
;;;1747   void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
000000  460a              MOV      r2,r1
;;;1748   {
;;;1749     uint16_t tmpccmr2 = 0;
000002  2100              MOVS     r1,#0
;;;1750     /* Check the parameters */
;;;1751     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1752     assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
;;;1753     tmpccmr2 = TIMx->CCMR2;
000004  8b81              LDRH     r1,[r0,#0x1c]
;;;1754     /* Reset the OC3CE Bit */
;;;1755     tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
000006  f64f737f          MOV      r3,#0xff7f
00000a  4019              ANDS     r1,r1,r3
;;;1756     /* Enable or Disable the Output Compare Clear Bit */
;;;1757     tmpccmr2 |= TIM_OCClear;
00000c  4311              ORRS     r1,r1,r2
;;;1758     /* Write to TIMx CCMR2 register */
;;;1759     TIMx->CCMR2 = tmpccmr2;
00000e  8381              STRH     r1,[r0,#0x1c]
;;;1760   }
000010  4770              BX       lr
;;;1761   
                          ENDP


                          AREA ||i.TIM_ClearOC4Ref||, CODE, READONLY, ALIGN=1

                  TIM_ClearOC4Ref PROC
;;;1770     */
;;;1771   void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
000000  460a              MOV      r2,r1
;;;1772   {
;;;1773     uint16_t tmpccmr2 = 0;
000002  2100              MOVS     r1,#0
;;;1774     /* Check the parameters */
;;;1775     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1776     assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
;;;1777     tmpccmr2 = TIMx->CCMR2;
000004  8b81              LDRH     r1,[r0,#0x1c]
;;;1778     /* Reset the OC4CE Bit */
;;;1779     tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
000006  f3c1010e          UBFX     r1,r1,#0,#15
;;;1780     /* Enable or Disable the Output Compare Clear Bit */
;;;1781     tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
00000a  0613              LSLS     r3,r2,#24
00000c  ea414113          ORR      r1,r1,r3,LSR #16
;;;1782     /* Write to TIMx CCMR2 register */
;;;1783     TIMx->CCMR2 = tmpccmr2;
000010  8381              STRH     r1,[r0,#0x1c]
;;;1784   }
000012  4770              BX       lr
;;;1785   
                          ENDP


                          AREA ||i.TIM_Cmd||, CODE, READONLY, ALIGN=1

                  TIM_Cmd PROC
;;;795      */
;;;796    void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
000000  b121              CBZ      r1,|L17.12|
;;;797    {
;;;798      /* Check the parameters */
;;;799      assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;800      assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;801      
;;;802      if (NewState != DISABLE)
;;;803      {
;;;804        /* Enable the TIM Counter */
;;;805        TIMx->CR1 |= TIM_CR1_CEN;
000002  8802              LDRH     r2,[r0,#0]
000004  f0420201          ORR      r2,r2,#1
000008  8002              STRH     r2,[r0,#0]
00000a  e004              B        |L17.22|
                  |L17.12|
;;;806      }
;;;807      else
;;;808      {
;;;809        /* Disable the TIM Counter */
;;;810        TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
00000c  8802              LDRH     r2,[r0,#0]
00000e  f64f73fe          MOV      r3,#0xfffe
000012  401a              ANDS     r2,r2,r3
000014  8002              STRH     r2,[r0,#0]
                  |L17.22|
;;;811      }
;;;812    }
000016  4770              BX       lr
;;;813    
                          ENDP


                          AREA ||i.TIM_CounterModeConfig||, CODE, READONLY, ALIGN=1

                  TIM_CounterModeConfig PROC
;;;1188     */
;;;1189   void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
000000  460a              MOV      r2,r1
;;;1190   {
;;;1191     uint16_t tmpcr1 = 0;
000002  2100              MOVS     r1,#0
;;;1192     /* Check the parameters */
;;;1193     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1194     assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
;;;1195     tmpcr1 = TIMx->CR1;
000004  8801              LDRH     r1,[r0,#0]
;;;1196     /* Reset the CMS and DIR Bits */
;;;1197     tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
000006  f64f738f          MOV      r3,#0xff8f
00000a  4019              ANDS     r1,r1,r3
;;;1198     /* Set the Counter Mode */
;;;1199     tmpcr1 |= TIM_CounterMode;
00000c  4311              ORRS     r1,r1,r2
;;;1200     /* Write to TIMx CR1 register */
;;;1201     TIMx->CR1 = tmpcr1;
00000e  8001              STRH     r1,[r0,#0]
;;;1202   }
000010  4770              BX       lr
;;;1203   
                          ENDP


                          AREA ||i.TIM_CtrlPWMOutputs||, CODE, READONLY, ALIGN=1

                  TIM_CtrlPWMOutputs PROC
;;;820      */
;;;821    void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
000000  b131              CBZ      r1,|L19.16|
;;;822    {
;;;823      /* Check the parameters */
;;;824      assert_param(IS_TIM_LIST2_PERIPH(TIMx));
;;;825      assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;826      if (NewState != DISABLE)
;;;827      {
;;;828        /* Enable the TIM Main Output */
;;;829        TIMx->BDTR |= TIM_BDTR_MOE;
000002  f8b02044          LDRH     r2,[r0,#0x44]
000006  f4424200          ORR      r2,r2,#0x8000
00000a  f8a02044          STRH     r2,[r0,#0x44]
00000e  e005              B        |L19.28|
                  |L19.16|
;;;830      }
;;;831      else
;;;832      {
;;;833        /* Disable the TIM Main Output */
;;;834        TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
000010  f8b02044          LDRH     r2,[r0,#0x44]
000014  f3c2020e          UBFX     r2,r2,#0,#15
000018  f8a02044          STRH     r2,[r0,#0x44]
                  |L19.28|
;;;835      }  
;;;836    }
00001c  4770              BX       lr
;;;837    
                          ENDP


                          AREA ||i.TIM_DMACmd||, CODE, READONLY, ALIGN=1

                  TIM_DMACmd PROC
;;;953      */
;;;954    void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
000000  b510              PUSH     {r4,lr}
;;;955    { 
;;;956      /* Check the parameters */
;;;957      assert_param(IS_TIM_LIST9_PERIPH(TIMx));
;;;958      assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
;;;959      assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;960      
;;;961      if (NewState != DISABLE)
000002  b11a              CBZ      r2,|L20.12|
;;;962      {
;;;963        /* Enable the DMA sources */
;;;964        TIMx->DIER |= TIM_DMASource; 
000004  8983              LDRH     r3,[r0,#0xc]
000006  430b              ORRS     r3,r3,r1
000008  8183              STRH     r3,[r0,#0xc]
00000a  e004              B        |L20.22|
                  |L20.12|
;;;965      }
;;;966      else
;;;967      {
;;;968        /* Disable the DMA sources */
;;;969        TIMx->DIER &= (uint16_t)~TIM_DMASource;
00000c  8983              LDRH     r3,[r0,#0xc]
00000e  43cc              MVNS     r4,r1
000010  b2a4              UXTH     r4,r4
000012  4023              ANDS     r3,r3,r4
000014  8183              STRH     r3,[r0,#0xc]
                  |L20.22|
;;;970      }
;;;971    }
000016  bd10              POP      {r4,pc}
;;;972    
                          ENDP


                          AREA ||i.TIM_DMAConfig||, CODE, READONLY, ALIGN=1

                  TIM_DMAConfig PROC
;;;926      */
;;;927    void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
000000  ea410302          ORR      r3,r1,r2
;;;928    {
;;;929      /* Check the parameters */
;;;930      assert_param(IS_TIM_LIST4_PERIPH(TIMx));
;;;931      assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
;;;932      assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
;;;933      /* Set the DMA Base and the DMA Burst Length */
;;;934      TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
000004  f8a03048          STRH     r3,[r0,#0x48]
;;;935    }
000008  4770              BX       lr
;;;936    
                          ENDP


                          AREA ||i.TIM_DeInit||, CODE, READONLY, ALIGN=2

                  TIM_DeInit PROC
;;;120      */
;;;121    void TIM_DeInit(TIM_TypeDef* TIMx)
000000  b510              PUSH     {r4,lr}
;;;122    {
000002  4604              MOV      r4,r0
;;;123      /* Check the parameters */
;;;124      assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
;;;125     
;;;126      if (TIMx == TIM1)
000004  4868              LDR      r0,|L22.424|
000006  4284              CMP      r4,r0
000008  d108              BNE      |L22.28|
;;;127      {
;;;128        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
00000a  2101              MOVS     r1,#1
00000c  14c0              ASRS     r0,r0,#19
00000e  f7fffffe          BL       RCC_APB2PeriphResetCmd
;;;129        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
000012  2100              MOVS     r1,#0
000014  14e0              ASRS     r0,r4,#19
000016  f7fffffe          BL       RCC_APB2PeriphResetCmd
00001a  e0c4              B        |L22.422|
                  |L22.28|
;;;130      }     
;;;131      else if (TIMx == TIM2)
00001c  f1b44f80          CMP      r4,#0x40000000
000020  d108              BNE      |L22.52|
;;;132      {
;;;133        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
000022  2101              MOVS     r1,#1
000024  4608              MOV      r0,r1
000026  f7fffffe          BL       RCC_APB1PeriphResetCmd
;;;134        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
00002a  2100              MOVS     r1,#0
00002c  2001              MOVS     r0,#1
00002e  f7fffffe          BL       RCC_APB1PeriphResetCmd
000032  e0b8              B        |L22.422|
                  |L22.52|
;;;135      }
;;;136      else if (TIMx == TIM3)
000034  485d              LDR      r0,|L22.428|
000036  4284              CMP      r4,r0
000038  d108              BNE      |L22.76|
;;;137      {
;;;138        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
00003a  2101              MOVS     r1,#1
00003c  2002              MOVS     r0,#2
00003e  f7fffffe          BL       RCC_APB1PeriphResetCmd
;;;139        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
000042  2100              MOVS     r1,#0
000044  2002              MOVS     r0,#2
000046  f7fffffe          BL       RCC_APB1PeriphResetCmd
00004a  e0ac              B        |L22.422|
                  |L22.76|
;;;140      }
;;;141      else if (TIMx == TIM4)
00004c  4858              LDR      r0,|L22.432|
00004e  4284              CMP      r4,r0
000050  d108              BNE      |L22.100|
;;;142      {
;;;143        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
000052  2101              MOVS     r1,#1
000054  2004              MOVS     r0,#4
000056  f7fffffe          BL       RCC_APB1PeriphResetCmd
;;;144        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
00005a  2100              MOVS     r1,#0
00005c  2004              MOVS     r0,#4
00005e  f7fffffe          BL       RCC_APB1PeriphResetCmd
000062  e0a0              B        |L22.422|
                  |L22.100|
;;;145      } 
;;;146      else if (TIMx == TIM5)
000064  4853              LDR      r0,|L22.436|
000066  4284              CMP      r4,r0
000068  d108              BNE      |L22.124|
;;;147      {
;;;148        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
00006a  2101              MOVS     r1,#1
00006c  2008              MOVS     r0,#8
00006e  f7fffffe          BL       RCC_APB1PeriphResetCmd
;;;149        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
000072  2100              MOVS     r1,#0
000074  2008              MOVS     r0,#8
000076  f7fffffe          BL       RCC_APB1PeriphResetCmd
00007a  e094              B        |L22.422|
                  |L22.124|
;;;150      } 
;;;151      else if (TIMx == TIM6)
00007c  484e              LDR      r0,|L22.440|
00007e  4284              CMP      r4,r0
000080  d108              BNE      |L22.148|
;;;152      {
;;;153        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
000082  2101              MOVS     r1,#1
000084  2010              MOVS     r0,#0x10
000086  f7fffffe          BL       RCC_APB1PeriphResetCmd
;;;154        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
00008a  2100              MOVS     r1,#0
00008c  2010              MOVS     r0,#0x10
00008e  f7fffffe          BL       RCC_APB1PeriphResetCmd
000092  e088              B        |L22.422|
                  |L22.148|
;;;155      } 
;;;156      else if (TIMx == TIM7)
000094  4849              LDR      r0,|L22.444|
000096  4284              CMP      r4,r0
000098  d108              BNE      |L22.172|
;;;157      {
;;;158        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
00009a  2101              MOVS     r1,#1
00009c  2020              MOVS     r0,#0x20
00009e  f7fffffe          BL       RCC_APB1PeriphResetCmd
;;;159        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
0000a2  2100              MOVS     r1,#0
0000a4  2020              MOVS     r0,#0x20
0000a6  f7fffffe          BL       RCC_APB1PeriphResetCmd
0000aa  e07c              B        |L22.422|
                  |L22.172|
;;;160      } 
;;;161      else if (TIMx == TIM8)
0000ac  4844              LDR      r0,|L22.448|
0000ae  4284              CMP      r4,r0
0000b0  d108              BNE      |L22.196|
;;;162      {
;;;163        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
0000b2  2101              MOVS     r1,#1
0000b4  1440              ASRS     r0,r0,#17
0000b6  f7fffffe          BL       RCC_APB2PeriphResetCmd
;;;164        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
0000ba  2100              MOVS     r1,#0
0000bc  1460              ASRS     r0,r4,#17
0000be  f7fffffe          BL       RCC_APB2PeriphResetCmd
0000c2  e070              B        |L22.422|
                  |L22.196|
;;;165      }
;;;166      else if (TIMx == TIM9)
0000c4  483f              LDR      r0,|L22.452|
0000c6  4284              CMP      r4,r0
0000c8  d109              BNE      |L22.222|
;;;167      {      
;;;168        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
0000ca  2101              MOVS     r1,#1
0000cc  04c8              LSLS     r0,r1,#19
0000ce  f7fffffe          BL       RCC_APB2PeriphResetCmd
;;;169        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
0000d2  2100              MOVS     r1,#0
0000d4  f44f2000          MOV      r0,#0x80000
0000d8  f7fffffe          BL       RCC_APB2PeriphResetCmd
0000dc  e063              B        |L22.422|
                  |L22.222|
;;;170       }  
;;;171      else if (TIMx == TIM10)
0000de  483a              LDR      r0,|L22.456|
0000e0  4284              CMP      r4,r0
0000e2  d109              BNE      |L22.248|
;;;172      {      
;;;173        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
0000e4  2101              MOVS     r1,#1
0000e6  0508              LSLS     r0,r1,#20
0000e8  f7fffffe          BL       RCC_APB2PeriphResetCmd
;;;174        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
0000ec  2100              MOVS     r1,#0
0000ee  f44f1080          MOV      r0,#0x100000
0000f2  f7fffffe          BL       RCC_APB2PeriphResetCmd
0000f6  e056              B        |L22.422|
                  |L22.248|
;;;175      }  
;;;176      else if (TIMx == TIM11) 
0000f8  4834              LDR      r0,|L22.460|
0000fa  4284              CMP      r4,r0
0000fc  d109              BNE      |L22.274|
;;;177      {     
;;;178        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
0000fe  2101              MOVS     r1,#1
000100  0548              LSLS     r0,r1,#21
000102  f7fffffe          BL       RCC_APB2PeriphResetCmd
;;;179        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
000106  2100              MOVS     r1,#0
000108  f44f1000          MOV      r0,#0x200000
00010c  f7fffffe          BL       RCC_APB2PeriphResetCmd
000110  e049              B        |L22.422|
                  |L22.274|
;;;180      }  
;;;181      else if (TIMx == TIM12)
000112  482f              LDR      r0,|L22.464|
000114  4284              CMP      r4,r0
000116  d108              BNE      |L22.298|
;;;182      {      
;;;183        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
000118  2101              MOVS     r1,#1
00011a  2040              MOVS     r0,#0x40
00011c  f7fffffe          BL       RCC_APB1PeriphResetCmd
;;;184        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
000120  2100              MOVS     r1,#0
000122  2040              MOVS     r0,#0x40
000124  f7fffffe          BL       RCC_APB1PeriphResetCmd
000128  e03d              B        |L22.422|
                  |L22.298|
;;;185      }  
;;;186      else if (TIMx == TIM13) 
00012a  482a              LDR      r0,|L22.468|
00012c  4284              CMP      r4,r0
00012e  d108              BNE      |L22.322|
;;;187      {       
;;;188        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
000130  2101              MOVS     r1,#1
000132  2080              MOVS     r0,#0x80
000134  f7fffffe          BL       RCC_APB1PeriphResetCmd
;;;189        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
000138  2100              MOVS     r1,#0
00013a  2080              MOVS     r0,#0x80
00013c  f7fffffe          BL       RCC_APB1PeriphResetCmd
000140  e031              B        |L22.422|
                  |L22.322|
;;;190      }
;;;191      else if (TIMx == TIM14) 
000142  4825              LDR      r0,|L22.472|
000144  4284              CMP      r4,r0
000146  d108              BNE      |L22.346|
;;;192      {       
;;;193        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
000148  2101              MOVS     r1,#1
00014a  1580              ASRS     r0,r0,#22
00014c  f7fffffe          BL       RCC_APB1PeriphResetCmd
;;;194        RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
000150  2100              MOVS     r1,#0
000152  15a0              ASRS     r0,r4,#22
000154  f7fffffe          BL       RCC_APB1PeriphResetCmd
000158  e025              B        |L22.422|
                  |L22.346|
;;;195      }        
;;;196      else if (TIMx == TIM15)
00015a  4820              LDR      r0,|L22.476|
00015c  4284              CMP      r4,r0
00015e  d109              BNE      |L22.372|
;;;197      {
;;;198        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
000160  2101              MOVS     r1,#1
000162  0408              LSLS     r0,r1,#16
000164  f7fffffe          BL       RCC_APB2PeriphResetCmd
;;;199        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
000168  2100              MOVS     r1,#0
00016a  f44f3080          MOV      r0,#0x10000
00016e  f7fffffe          BL       RCC_APB2PeriphResetCmd
000172  e018              B        |L22.422|
                  |L22.372|
;;;200      } 
;;;201      else if (TIMx == TIM16)
000174  481a              LDR      r0,|L22.480|
000176  4284              CMP      r4,r0
000178  d109              BNE      |L22.398|
;;;202      {
;;;203        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
00017a  2101              MOVS     r1,#1
00017c  0448              LSLS     r0,r1,#17
00017e  f7fffffe          BL       RCC_APB2PeriphResetCmd
;;;204        RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
000182  2100              MOVS     r1,#0
000184  f44f3000          MOV      r0,#0x20000
000188  f7fffffe          BL       RCC_APB2PeriphResetCmd
00018c  e00b              B        |L22.422|
                  |L22.398|
;;;205      } 
;;;206      else
;;;207      {
;;;208        if (TIMx == TIM17)
00018e  4815              LDR      r0,|L22.484|
000190  4284              CMP      r4,r0
000192  d108              BNE      |L22.422|
;;;209        {
;;;210          RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
000194  2101              MOVS     r1,#1
000196  0488              LSLS     r0,r1,#18
000198  f7fffffe          BL       RCC_APB2PeriphResetCmd
;;;211          RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
00019c  2100              MOVS     r1,#0
00019e  f44f2080          MOV      r0,#0x40000
0001a2  f7fffffe          BL       RCC_APB2PeriphResetCmd
                  |L22.422|
;;;212        }  
;;;213      }
;;;214    }
0001a6  bd10              POP      {r4,pc}
;;;215    
                          ENDP

                  |L22.424|
                          DCD      0x40012c00
                  |L22.428|
                          DCD      0x40000400
                  |L22.432|
                          DCD      0x40000800
                  |L22.436|
                          DCD      0x40000c00
                  |L22.440|
                          DCD      0x40001000
                  |L22.444|
                          DCD      0x40001400
                  |L22.448|
                          DCD      0x40013400
                  |L22.452|
                          DCD      0x40014c00
                  |L22.456|
                          DCD      0x40015000
                  |L22.460|
                          DCD      0x40015400
                  |L22.464|
                          DCD      0x40001800
                  |L22.468|
                          DCD      0x40001c00
                  |L22.472|
                          DCD      0x40002000
                  |L22.476|
                          DCD      0x40014000
                  |L22.480|
                          DCD      0x40014400
                  |L22.484|
                          DCD      0x40014800

                          AREA ||i.TIM_ETRClockMode1Config||, CODE, READONLY, ALIGN=1

                  TIM_ETRClockMode1Config PROC
;;;1064     */
;;;1065   void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;1066                                uint16_t ExtTRGFilter)
;;;1067   {
000004  4605              MOV      r5,r0
000006  460e              MOV      r6,r1
000008  4617              MOV      r7,r2
00000a  4698              MOV      r8,r3
;;;1068     uint16_t tmpsmcr = 0;
00000c  2400              MOVS     r4,#0
;;;1069     /* Check the parameters */
;;;1070     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1071     assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
;;;1072     assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
;;;1073     assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
;;;1074     /* Configure the ETR Clock source */
;;;1075     TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
00000e  4643              MOV      r3,r8
000010  463a              MOV      r2,r7
000012  4631              MOV      r1,r6
000014  4628              MOV      r0,r5
000016  f7fffffe          BL       TIM_ETRConfig
;;;1076     
;;;1077     /* Get the TIMx SMCR register value */
;;;1078     tmpsmcr = TIMx->SMCR;
00001a  892c              LDRH     r4,[r5,#8]
;;;1079     /* Reset the SMS Bits */
;;;1080     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
00001c  f64f71f8          MOV      r1,#0xfff8
000020  400c              ANDS     r4,r4,r1
;;;1081     /* Select the External clock mode1 */
;;;1082     tmpsmcr |= TIM_SlaveMode_External1;
000022  f0440407          ORR      r4,r4,#7
;;;1083     /* Select the Trigger selection : ETRF */
;;;1084     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
000026  f64f718f          MOV      r1,#0xff8f
00002a  400c              ANDS     r4,r4,r1
;;;1085     tmpsmcr |= TIM_TS_ETRF;
00002c  f0440470          ORR      r4,r4,#0x70
;;;1086     /* Write to TIMx SMCR */
;;;1087     TIMx->SMCR = tmpsmcr;
000030  812c              STRH     r4,[r5,#8]
;;;1088   }
000032  e8bd81f0          POP      {r4-r8,pc}
;;;1089   
                          ENDP


                          AREA ||i.TIM_ETRClockMode2Config||, CODE, READONLY, ALIGN=1

                  TIM_ETRClockMode2Config PROC
;;;1106     */
;;;1107   void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
000000  b5f0              PUSH     {r4-r7,lr}
;;;1108                                uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
;;;1109   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
000006  4616              MOV      r6,r2
000008  461f              MOV      r7,r3
;;;1110     /* Check the parameters */
;;;1111     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1112     assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
;;;1113     assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
;;;1114     assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
;;;1115     /* Configure the ETR Clock source */
;;;1116     TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
00000a  463b              MOV      r3,r7
00000c  4632              MOV      r2,r6
00000e  4629              MOV      r1,r5
000010  4620              MOV      r0,r4
000012  f7fffffe          BL       TIM_ETRConfig
;;;1117     /* Enable the External clock mode2 */
;;;1118     TIMx->SMCR |= TIM_SMCR_ECE;
000016  8920              LDRH     r0,[r4,#8]
000018  f4404080          ORR      r0,r0,#0x4000
00001c  8120              STRH     r0,[r4,#8]
;;;1119   }
00001e  bdf0              POP      {r4-r7,pc}
;;;1120   
                          ENDP


                          AREA ||i.TIM_ETRConfig||, CODE, READONLY, ALIGN=1

                  TIM_ETRConfig PROC
;;;1137     */
;;;1138   void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
000000  b530              PUSH     {r4,r5,lr}
;;;1139                      uint16_t ExtTRGFilter)
;;;1140   {
000002  460c              MOV      r4,r1
;;;1141     uint16_t tmpsmcr = 0;
000004  2100              MOVS     r1,#0
;;;1142     /* Check the parameters */
;;;1143     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1144     assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
;;;1145     assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
;;;1146     assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
;;;1147     tmpsmcr = TIMx->SMCR;
000006  8901              LDRH     r1,[r0,#8]
;;;1148     /* Reset the ETR Bits */
;;;1149     tmpsmcr &= SMCR_ETR_Mask;
000008  b2c9              UXTB     r1,r1
;;;1150     /* Set the Prescaler, the Filter value and the Polarity */
;;;1151     tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
00000a  061d              LSLS     r5,r3,#24
00000c  ea424515          ORR      r5,r2,r5,LSR #16
000010  4325              ORRS     r5,r5,r4
000012  4329              ORRS     r1,r1,r5
;;;1152     /* Write to TIMx SMCR */
;;;1153     TIMx->SMCR = tmpsmcr;
000014  8101              STRH     r1,[r0,#8]
;;;1154   }
000016  bd30              POP      {r4,r5,pc}
;;;1155   
                          ENDP


                          AREA ||i.TIM_EncoderInterfaceConfig||, CODE, READONLY, ALIGN=1

                  TIM_EncoderInterfaceConfig PROC
;;;1253     */
;;;1254   void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
000000  b5f0              PUSH     {r4-r7,lr}
;;;1255                                   uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
;;;1256   {
000002  460c              MOV      r4,r1
000004  4615              MOV      r5,r2
000006  461e              MOV      r6,r3
;;;1257     uint16_t tmpsmcr = 0;
000008  2100              MOVS     r1,#0
;;;1258     uint16_t tmpccmr1 = 0;
00000a  2200              MOVS     r2,#0
;;;1259     uint16_t tmpccer = 0;
00000c  2300              MOVS     r3,#0
;;;1260       
;;;1261     /* Check the parameters */
;;;1262     assert_param(IS_TIM_LIST5_PERIPH(TIMx));
;;;1263     assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
;;;1264     assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
;;;1265     assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
;;;1266   
;;;1267     /* Get the TIMx SMCR register value */
;;;1268     tmpsmcr = TIMx->SMCR;
00000e  8901              LDRH     r1,[r0,#8]
;;;1269     
;;;1270     /* Get the TIMx CCMR1 register value */
;;;1271     tmpccmr1 = TIMx->CCMR1;
000010  8b02              LDRH     r2,[r0,#0x18]
;;;1272     
;;;1273     /* Get the TIMx CCER register value */
;;;1274     tmpccer = TIMx->CCER;
000012  8c03              LDRH     r3,[r0,#0x20]
;;;1275     
;;;1276     /* Set the encoder Mode */
;;;1277     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
000014  f64f77f8          MOV      r7,#0xfff8
000018  4039              ANDS     r1,r1,r7
;;;1278     tmpsmcr |= TIM_EncoderMode;
00001a  4321              ORRS     r1,r1,r4
;;;1279     
;;;1280     /* Select the Capture Compare 1 and the Capture Compare 2 as input */
;;;1281     tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
00001c  f64f47fc          MOV      r7,#0xfcfc
000020  403a              ANDS     r2,r2,r7
;;;1282     tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
000022  f2401701          MOV      r7,#0x101
000026  433a              ORRS     r2,r2,r7
;;;1283     
;;;1284     /* Set the TI1 and the TI2 Polarities */
;;;1285     tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
000028  f64f77dd          MOV      r7,#0xffdd
00002c  403b              ANDS     r3,r3,r7
;;;1286     tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
00002e  0537              LSLS     r7,r6,#20
000030  ea454717          ORR      r7,r5,r7,LSR #16
000034  433b              ORRS     r3,r3,r7
;;;1287     
;;;1288     /* Write to TIMx SMCR */
;;;1289     TIMx->SMCR = tmpsmcr;
000036  8101              STRH     r1,[r0,#8]
;;;1290     /* Write to TIMx CCMR1 */
;;;1291     TIMx->CCMR1 = tmpccmr1;
000038  8302              STRH     r2,[r0,#0x18]
;;;1292     /* Write to TIMx CCER */
;;;1293     TIMx->CCER = tmpccer;
00003a  8403              STRH     r3,[r0,#0x20]
;;;1294   }
00003c  bdf0              POP      {r4-r7,pc}
;;;1295   
                          ENDP


                          AREA ||i.TIM_ForcedOC1Config||, CODE, READONLY, ALIGN=1

                  TIM_ForcedOC1Config PROC
;;;1304     */
;;;1305   void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
000000  460a              MOV      r2,r1
;;;1306   {
;;;1307     uint16_t tmpccmr1 = 0;
000002  2100              MOVS     r1,#0
;;;1308     /* Check the parameters */
;;;1309     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
;;;1310     assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
;;;1311     tmpccmr1 = TIMx->CCMR1;
000004  8b01              LDRH     r1,[r0,#0x18]
;;;1312     /* Reset the OC1M Bits */
;;;1313     tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
000006  f64f738f          MOV      r3,#0xff8f
00000a  4019              ANDS     r1,r1,r3
;;;1314     /* Configure The Forced output Mode */
;;;1315     tmpccmr1 |= TIM_ForcedAction;
00000c  4311              ORRS     r1,r1,r2
;;;1316     /* Write to TIMx CCMR1 register */
;;;1317     TIMx->CCMR1 = tmpccmr1;
00000e  8301              STRH     r1,[r0,#0x18]
;;;1318   }
000010  4770              BX       lr
;;;1319   
                          ENDP


                          AREA ||i.TIM_ForcedOC2Config||, CODE, READONLY, ALIGN=1

                  TIM_ForcedOC2Config PROC
;;;1328     */
;;;1329   void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
000000  460a              MOV      r2,r1
;;;1330   {
;;;1331     uint16_t tmpccmr1 = 0;
000002  2100              MOVS     r1,#0
;;;1332     /* Check the parameters */
;;;1333     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;1334     assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
;;;1335     tmpccmr1 = TIMx->CCMR1;
000004  8b01              LDRH     r1,[r0,#0x18]
;;;1336     /* Reset the OC2M Bits */
;;;1337     tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
000006  f64873ff          MOV      r3,#0x8fff
00000a  4019              ANDS     r1,r1,r3
;;;1338     /* Configure The Forced output Mode */
;;;1339     tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
00000c  0613              LSLS     r3,r2,#24
00000e  ea414113          ORR      r1,r1,r3,LSR #16
;;;1340     /* Write to TIMx CCMR1 register */
;;;1341     TIMx->CCMR1 = tmpccmr1;
000012  8301              STRH     r1,[r0,#0x18]
;;;1342   }
000014  4770              BX       lr
;;;1343   
                          ENDP


                          AREA ||i.TIM_ForcedOC3Config||, CODE, READONLY, ALIGN=1

                  TIM_ForcedOC3Config PROC
;;;1352     */
;;;1353   void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
000000  460a              MOV      r2,r1
;;;1354   {
;;;1355     uint16_t tmpccmr2 = 0;
000002  2100              MOVS     r1,#0
;;;1356     /* Check the parameters */
;;;1357     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1358     assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
;;;1359     tmpccmr2 = TIMx->CCMR2;
000004  8b81              LDRH     r1,[r0,#0x1c]
;;;1360     /* Reset the OC1M Bits */
;;;1361     tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
000006  f64f738f          MOV      r3,#0xff8f
00000a  4019              ANDS     r1,r1,r3
;;;1362     /* Configure The Forced output Mode */
;;;1363     tmpccmr2 |= TIM_ForcedAction;
00000c  4311              ORRS     r1,r1,r2
;;;1364     /* Write to TIMx CCMR2 register */
;;;1365     TIMx->CCMR2 = tmpccmr2;
00000e  8381              STRH     r1,[r0,#0x1c]
;;;1366   }
000010  4770              BX       lr
;;;1367   
                          ENDP


                          AREA ||i.TIM_ForcedOC4Config||, CODE, READONLY, ALIGN=1

                  TIM_ForcedOC4Config PROC
;;;1376     */
;;;1377   void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
000000  460a              MOV      r2,r1
;;;1378   {
;;;1379     uint16_t tmpccmr2 = 0;
000002  2100              MOVS     r1,#0
;;;1380     /* Check the parameters */
;;;1381     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1382     assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
;;;1383     tmpccmr2 = TIMx->CCMR2;
000004  8b81              LDRH     r1,[r0,#0x1c]
;;;1384     /* Reset the OC2M Bits */
;;;1385     tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
000006  f64873ff          MOV      r3,#0x8fff
00000a  4019              ANDS     r1,r1,r3
;;;1386     /* Configure The Forced output Mode */
;;;1387     tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
00000c  0613              LSLS     r3,r2,#24
00000e  ea414113          ORR      r1,r1,r3,LSR #16
;;;1388     /* Write to TIMx CCMR2 register */
;;;1389     TIMx->CCMR2 = tmpccmr2;
000012  8381              STRH     r1,[r0,#0x1c]
;;;1390   }
000014  4770              BX       lr
;;;1391   
                          ENDP


                          AREA ||i.TIM_GenerateEvent||, CODE, READONLY, ALIGN=1

                  TIM_GenerateEvent PROC
;;;898      */
;;;899    void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
000000  8281              STRH     r1,[r0,#0x14]
;;;900    { 
;;;901      /* Check the parameters */
;;;902      assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;903      assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
;;;904      
;;;905      /* Set the event sources */
;;;906      TIMx->EGR = TIM_EventSource;
;;;907    }
000002  4770              BX       lr
;;;908    
                          ENDP


                          AREA ||i.TIM_GetCapture1||, CODE, READONLY, ALIGN=1

                  TIM_GetCapture1 PROC
;;;2446     */
;;;2447   uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
000000  4601              MOV      r1,r0
;;;2448   {
;;;2449     /* Check the parameters */
;;;2450     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
;;;2451     /* Get the Capture 1 Register value */
;;;2452     return TIMx->CCR1;
000002  8e88              LDRH     r0,[r1,#0x34]
;;;2453   }
000004  4770              BX       lr
;;;2454   
                          ENDP


                          AREA ||i.TIM_GetCapture2||, CODE, READONLY, ALIGN=1

                  TIM_GetCapture2 PROC
;;;2459     */
;;;2460   uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
000000  4601              MOV      r1,r0
;;;2461   {
;;;2462     /* Check the parameters */
;;;2463     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;2464     /* Get the Capture 2 Register value */
;;;2465     return TIMx->CCR2;
000002  8f08              LDRH     r0,[r1,#0x38]
;;;2466   }
000004  4770              BX       lr
;;;2467   
                          ENDP


                          AREA ||i.TIM_GetCapture3||, CODE, READONLY, ALIGN=1

                  TIM_GetCapture3 PROC
;;;2472     */
;;;2473   uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
000000  4601              MOV      r1,r0
;;;2474   {
;;;2475     /* Check the parameters */
;;;2476     assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
;;;2477     /* Get the Capture 3 Register value */
;;;2478     return TIMx->CCR3;
000002  8f88              LDRH     r0,[r1,#0x3c]
;;;2479   }
000004  4770              BX       lr
;;;2480   
                          ENDP


                          AREA ||i.TIM_GetCapture4||, CODE, READONLY, ALIGN=1

                  TIM_GetCapture4 PROC
;;;2485     */
;;;2486   uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
000000  4601              MOV      r1,r0
;;;2487   {
;;;2488     /* Check the parameters */
;;;2489     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;2490     /* Get the Capture 4 Register value */
;;;2491     return TIMx->CCR4;
000002  f8b10040          LDRH     r0,[r1,#0x40]
;;;2492   }
000006  4770              BX       lr
;;;2493   
                          ENDP


                          AREA ||i.TIM_GetCounter||, CODE, READONLY, ALIGN=1

                  TIM_GetCounter PROC
;;;2498     */
;;;2499   uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
000000  4601              MOV      r1,r0
;;;2500   {
;;;2501     /* Check the parameters */
;;;2502     assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;2503     /* Get the Counter Register value */
;;;2504     return TIMx->CNT;
000002  8c88              LDRH     r0,[r1,#0x24]
;;;2505   }
000004  4770              BX       lr
;;;2506   
                          ENDP


                          AREA ||i.TIM_GetFlagStatus||, CODE, READONLY, ALIGN=1

                  TIM_GetFlagStatus PROC
;;;2545     */
;;;2546   FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
000000  4602              MOV      r2,r0
;;;2547   { 
;;;2548     ITStatus bitstatus = RESET;  
000002  2000              MOVS     r0,#0
;;;2549     /* Check the parameters */
;;;2550     assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;2551     assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
;;;2552     
;;;2553     if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
000004  8a13              LDRH     r3,[r2,#0x10]
000006  420b              TST      r3,r1
000008  d001              BEQ      |L37.14|
;;;2554     {
;;;2555       bitstatus = SET;
00000a  2001              MOVS     r0,#1
00000c  e000              B        |L37.16|
                  |L37.14|
;;;2556     }
;;;2557     else
;;;2558     {
;;;2559       bitstatus = RESET;
00000e  2000              MOVS     r0,#0
                  |L37.16|
;;;2560     }
;;;2561     return bitstatus;
;;;2562   }
000010  4770              BX       lr
;;;2563   
                          ENDP


                          AREA ||i.TIM_GetITStatus||, CODE, READONLY, ALIGN=1

                  TIM_GetITStatus PROC
;;;2621     */
;;;2622   ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
000000  b530              PUSH     {r4,r5,lr}
;;;2623   {
000002  4602              MOV      r2,r0
;;;2624     ITStatus bitstatus = RESET;  
000004  2000              MOVS     r0,#0
;;;2625     uint16_t itstatus = 0x0, itenable = 0x0;
000006  2300              MOVS     r3,#0
000008  2400              MOVS     r4,#0
;;;2626     /* Check the parameters */
;;;2627     assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;2628     assert_param(IS_TIM_GET_IT(TIM_IT));
;;;2629      
;;;2630     itstatus = TIMx->SR & TIM_IT;
00000a  8a15              LDRH     r5,[r2,#0x10]
00000c  ea050301          AND      r3,r5,r1
;;;2631     
;;;2632     itenable = TIMx->DIER & TIM_IT;
000010  8995              LDRH     r5,[r2,#0xc]
000012  ea050401          AND      r4,r5,r1
;;;2633     if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
000016  b113              CBZ      r3,|L38.30|
000018  b10c              CBZ      r4,|L38.30|
;;;2634     {
;;;2635       bitstatus = SET;
00001a  2001              MOVS     r0,#1
00001c  e000              B        |L38.32|
                  |L38.30|
;;;2636     }
;;;2637     else
;;;2638     {
;;;2639       bitstatus = RESET;
00001e  2000              MOVS     r0,#0
                  |L38.32|
;;;2640     }
;;;2641     return bitstatus;
;;;2642   }
000020  bd30              POP      {r4,r5,pc}
;;;2643   
                          ENDP


                          AREA ||i.TIM_GetPrescaler||, CODE, READONLY, ALIGN=1

                  TIM_GetPrescaler PROC
;;;2511     */
;;;2512   uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
000000  4601              MOV      r1,r0
;;;2513   {
;;;2514     /* Check the parameters */
;;;2515     assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;2516     /* Get the Prescaler Register value */
;;;2517     return TIMx->PSC;
000002  8d08              LDRH     r0,[r1,#0x28]
;;;2518   }
000004  4770              BX       lr
;;;2519   
                          ENDP


                          AREA ||i.TIM_ICInit||, CODE, READONLY, ALIGN=1

                  TIM_ICInit PROC
;;;584      */
;;;585    void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
000000  b570              PUSH     {r4-r6,lr}
;;;586    {
000002  4605              MOV      r5,r0
000004  460c              MOV      r4,r1
;;;587      /* Check the parameters */
;;;588      assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel));
;;;589      assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
;;;590      assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
;;;591      assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
;;;592      assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
;;;593      
;;;594      if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
000006  8820              LDRH     r0,[r4,#0]
000008  b950              CBNZ     r0,|L40.32|
;;;595      {
;;;596        assert_param(IS_TIM_LIST8_PERIPH(TIMx));
;;;597        /* TI1 Configuration */
;;;598        TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
00000a  8923              LDRH     r3,[r4,#8]
00000c  88a2              LDRH     r2,[r4,#4]
00000e  8861              LDRH     r1,[r4,#2]
000010  4628              MOV      r0,r5
000012  f7fffffe          BL       TI1_Config
;;;599                   TIM_ICInitStruct->TIM_ICSelection,
;;;600                   TIM_ICInitStruct->TIM_ICFilter);
;;;601        /* Set the Input Capture Prescaler value */
;;;602        TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
000016  88e1              LDRH     r1,[r4,#6]
000018  4628              MOV      r0,r5
00001a  f7fffffe          BL       TIM_SetIC1Prescaler
00001e  e025              B        |L40.108|
                  |L40.32|
;;;603      }
;;;604      else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
000020  8820              LDRH     r0,[r4,#0]
000022  2804              CMP      r0,#4
000024  d10a              BNE      |L40.60|
;;;605      {
;;;606        assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;607        /* TI2 Configuration */
;;;608        TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
000026  8923              LDRH     r3,[r4,#8]
000028  88a2              LDRH     r2,[r4,#4]
00002a  8861              LDRH     r1,[r4,#2]
00002c  4628              MOV      r0,r5
00002e  f7fffffe          BL       TI2_Config
;;;609                   TIM_ICInitStruct->TIM_ICSelection,
;;;610                   TIM_ICInitStruct->TIM_ICFilter);
;;;611        /* Set the Input Capture Prescaler value */
;;;612        TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
000032  88e1              LDRH     r1,[r4,#6]
000034  4628              MOV      r0,r5
000036  f7fffffe          BL       TIM_SetIC2Prescaler
00003a  e017              B        |L40.108|
                  |L40.60|
;;;613      }
;;;614      else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
00003c  8820              LDRH     r0,[r4,#0]
00003e  2808              CMP      r0,#8
000040  d10a              BNE      |L40.88|
;;;615      {
;;;616        assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;617        /* TI3 Configuration */
;;;618        TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
000042  8923              LDRH     r3,[r4,#8]
000044  88a2              LDRH     r2,[r4,#4]
000046  8861              LDRH     r1,[r4,#2]
000048  4628              MOV      r0,r5
00004a  f7fffffe          BL       TI3_Config
;;;619                   TIM_ICInitStruct->TIM_ICSelection,
;;;620                   TIM_ICInitStruct->TIM_ICFilter);
;;;621        /* Set the Input Capture Prescaler value */
;;;622        TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
00004e  88e1              LDRH     r1,[r4,#6]
000050  4628              MOV      r0,r5
000052  f7fffffe          BL       TIM_SetIC3Prescaler
000056  e009              B        |L40.108|
                  |L40.88|
;;;623      }
;;;624      else
;;;625      {
;;;626        assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;627        /* TI4 Configuration */
;;;628        TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
000058  8923              LDRH     r3,[r4,#8]
00005a  88a2              LDRH     r2,[r4,#4]
00005c  8861              LDRH     r1,[r4,#2]
00005e  4628              MOV      r0,r5
000060  f7fffffe          BL       TI4_Config
;;;629                   TIM_ICInitStruct->TIM_ICSelection,
;;;630                   TIM_ICInitStruct->TIM_ICFilter);
;;;631        /* Set the Input Capture Prescaler value */
;;;632        TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
000064  88e1              LDRH     r1,[r4,#6]
000066  4628              MOV      r0,r5
000068  f7fffffe          BL       TIM_SetIC4Prescaler
                  |L40.108|
;;;633      }
;;;634    }
00006c  bd70              POP      {r4-r6,pc}
;;;635    
                          ENDP


                          AREA ||i.TIM_ICStructInit||, CODE, READONLY, ALIGN=1

                  TIM_ICStructInit PROC
;;;760      */
;;;761    void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
000000  2100              MOVS     r1,#0
;;;762    {
;;;763      /* Set the default configuration */
;;;764      TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
000002  8001              STRH     r1,[r0,#0]
;;;765      TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
000004  8041              STRH     r1,[r0,#2]
;;;766      TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
000006  2101              MOVS     r1,#1
000008  8081              STRH     r1,[r0,#4]
;;;767      TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
00000a  2100              MOVS     r1,#0
00000c  80c1              STRH     r1,[r0,#6]
;;;768      TIM_ICInitStruct->TIM_ICFilter = 0x00;
00000e  8101              STRH     r1,[r0,#8]
;;;769    }
000010  4770              BX       lr
;;;770    
                          ENDP


                          AREA ||i.TIM_ITConfig||, CODE, READONLY, ALIGN=1

                  TIM_ITConfig PROC
;;;861      */
;;;862    void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
000000  b510              PUSH     {r4,lr}
;;;863    {  
;;;864      /* Check the parameters */
;;;865      assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;866      assert_param(IS_TIM_IT(TIM_IT));
;;;867      assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;868      
;;;869      if (NewState != DISABLE)
000002  b11a              CBZ      r2,|L42.12|
;;;870      {
;;;871        /* Enable the Interrupt sources */
;;;872        TIMx->DIER |= TIM_IT;
000004  8983              LDRH     r3,[r0,#0xc]
000006  430b              ORRS     r3,r3,r1
000008  8183              STRH     r3,[r0,#0xc]
00000a  e004              B        |L42.22|
                  |L42.12|
;;;873      }
;;;874      else
;;;875      {
;;;876        /* Disable the Interrupt sources */
;;;877        TIMx->DIER &= (uint16_t)~TIM_IT;
00000c  8983              LDRH     r3,[r0,#0xc]
00000e  43cc              MVNS     r4,r1
000010  b2a4              UXTH     r4,r4
000012  4023              ANDS     r3,r3,r4
000014  8183              STRH     r3,[r0,#0xc]
                  |L42.22|
;;;878      }
;;;879    }
000016  bd10              POP      {r4,pc}
;;;880    
                          ENDP


                          AREA ||i.TIM_ITRxExternalClockConfig||, CODE, READONLY, ALIGN=1

                  TIM_ITRxExternalClockConfig PROC
;;;997      */
;;;998    void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
000000  b530              PUSH     {r4,r5,lr}
;;;999    {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;1000     /* Check the parameters */
;;;1001     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;1002     assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
;;;1003     /* Select the Internal Trigger */
;;;1004     TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
000006  4629              MOV      r1,r5
000008  4620              MOV      r0,r4
00000a  f7fffffe          BL       TIM_SelectInputTrigger
;;;1005     /* Select the External clock mode1 */
;;;1006     TIMx->SMCR |= TIM_SlaveMode_External1;
00000e  8920              LDRH     r0,[r4,#8]
000010  f0400007          ORR      r0,r0,#7
000014  8120              STRH     r0,[r4,#8]
;;;1007   }
000016  bd30              POP      {r4,r5,pc}
;;;1008   
                          ENDP


                          AREA ||i.TIM_InternalClockConfig||, CODE, READONLY, ALIGN=1

                  TIM_InternalClockConfig PROC
;;;978      */
;;;979    void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
000000  8901              LDRH     r1,[r0,#8]
;;;980    {
;;;981      /* Check the parameters */
;;;982      assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;983      /* Disable slave mode to clock the prescaler directly with the internal clock */
;;;984      TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
000002  f64f72f8          MOV      r2,#0xfff8
000006  4011              ANDS     r1,r1,r2
000008  8101              STRH     r1,[r0,#8]
;;;985    }
00000a  4770              BX       lr
;;;986    
                          ENDP


                          AREA ||i.TIM_OC1FastConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC1FastConfig PROC
;;;1595     */
;;;1596   void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
000000  460a              MOV      r2,r1
;;;1597   {
;;;1598     uint16_t tmpccmr1 = 0;
000002  2100              MOVS     r1,#0
;;;1599     /* Check the parameters */
;;;1600     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
;;;1601     assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
;;;1602     /* Get the TIMx CCMR1 register value */
;;;1603     tmpccmr1 = TIMx->CCMR1;
000004  8b01              LDRH     r1,[r0,#0x18]
;;;1604     /* Reset the OC1FE Bit */
;;;1605     tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
000006  f64f73fb          MOV      r3,#0xfffb
00000a  4019              ANDS     r1,r1,r3
;;;1606     /* Enable or Disable the Output Compare Fast Bit */
;;;1607     tmpccmr1 |= TIM_OCFast;
00000c  4311              ORRS     r1,r1,r2
;;;1608     /* Write to TIMx CCMR1 */
;;;1609     TIMx->CCMR1 = tmpccmr1;
00000e  8301              STRH     r1,[r0,#0x18]
;;;1610   }
000010  4770              BX       lr
;;;1611   
                          ENDP


                          AREA ||i.TIM_OC1Init||, CODE, READONLY, ALIGN=2

                  TIM_OC1Init PROC
;;;276      */
;;;277    void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
000000  b570              PUSH     {r4-r6,lr}
;;;278    {
;;;279      uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
000002  2400              MOVS     r4,#0
000004  2200              MOVS     r2,#0
000006  2300              MOVS     r3,#0
;;;280       
;;;281      /* Check the parameters */
;;;282      assert_param(IS_TIM_LIST8_PERIPH(TIMx));
;;;283      assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
;;;284      assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
;;;285      assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
;;;286     /* Disable the Channel 1: Reset the CC1E Bit */
;;;287      TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
000008  8c05              LDRH     r5,[r0,#0x20]
00000a  f64f76fe          MOV      r6,#0xfffe
00000e  4035              ANDS     r5,r5,r6
000010  8405              STRH     r5,[r0,#0x20]
;;;288      /* Get the TIMx CCER register value */
;;;289      tmpccer = TIMx->CCER;
000012  8c02              LDRH     r2,[r0,#0x20]
;;;290      /* Get the TIMx CR2 register value */
;;;291      tmpcr2 =  TIMx->CR2;
000014  8883              LDRH     r3,[r0,#4]
;;;292      
;;;293      /* Get the TIMx CCMR1 register value */
;;;294      tmpccmrx = TIMx->CCMR1;
000016  8b04              LDRH     r4,[r0,#0x18]
;;;295        
;;;296      /* Reset the Output Compare Mode Bits */
;;;297      tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
000018  f64f758f          MOV      r5,#0xff8f
00001c  402c              ANDS     r4,r4,r5
;;;298      tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
00001e  1eb5              SUBS     r5,r6,#2
000020  402c              ANDS     r4,r4,r5
;;;299    
;;;300      /* Select the Output Compare Mode */
;;;301      tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
000022  880d              LDRH     r5,[r1,#0]
000024  432c              ORRS     r4,r4,r5
;;;302      
;;;303      /* Reset the Output Polarity level */
;;;304      tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
000026  1e75              SUBS     r5,r6,#1
000028  402a              ANDS     r2,r2,r5
;;;305      /* Set the Output Compare Polarity */
;;;306      tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
00002a  890d              LDRH     r5,[r1,#8]
00002c  432a              ORRS     r2,r2,r5
;;;307      
;;;308      /* Set the Output State */
;;;309      tmpccer |= TIM_OCInitStruct->TIM_OutputState;
00002e  884d              LDRH     r5,[r1,#2]
000030  432a              ORRS     r2,r2,r5
;;;310        
;;;311      if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
000032  4d14              LDR      r5,|L46.132|
000034  42a8              CMP      r0,r5
000036  d00b              BEQ      |L46.80|
000038  4d13              LDR      r5,|L46.136|
00003a  42a8              CMP      r0,r5
00003c  d008              BEQ      |L46.80|
00003e  4d13              LDR      r5,|L46.140|
000040  42a8              CMP      r0,r5
000042  d005              BEQ      |L46.80|
;;;312         (TIMx == TIM16)|| (TIMx == TIM17))
000044  4d12              LDR      r5,|L46.144|
000046  42a8              CMP      r0,r5
000048  d002              BEQ      |L46.80|
00004a  4d12              LDR      r5,|L46.148|
00004c  42a8              CMP      r0,r5
00004e  d113              BNE      |L46.120|
                  |L46.80|
;;;313      {
;;;314        assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
;;;315        assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
;;;316        assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
;;;317        assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
;;;318        
;;;319        /* Reset the Output N Polarity level */
;;;320        tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
000050  f64f75f7          MOV      r5,#0xfff7
000054  402a              ANDS     r2,r2,r5
;;;321        /* Set the Output N Polarity */
;;;322        tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
000056  894d              LDRH     r5,[r1,#0xa]
000058  432a              ORRS     r2,r2,r5
;;;323        
;;;324        /* Reset the Output N State */
;;;325        tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
00005a  f64f75fb          MOV      r5,#0xfffb
00005e  402a              ANDS     r2,r2,r5
;;;326        /* Set the Output N State */
;;;327        tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
000060  888d              LDRH     r5,[r1,#4]
000062  432a              ORRS     r2,r2,r5
;;;328        
;;;329        /* Reset the Ouput Compare and Output Compare N IDLE State */
;;;330        tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
000064  f64f65ff          MOV      r5,#0xfeff
000068  402b              ANDS     r3,r3,r5
;;;331        tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
00006a  f64f55ff          MOV      r5,#0xfdff
00006e  402b              ANDS     r3,r3,r5
;;;332        
;;;333        /* Set the Output Idle state */
;;;334        tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
000070  898d              LDRH     r5,[r1,#0xc]
000072  432b              ORRS     r3,r3,r5
;;;335        /* Set the Output N Idle state */
;;;336        tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
000074  89cd              LDRH     r5,[r1,#0xe]
000076  432b              ORRS     r3,r3,r5
                  |L46.120|
;;;337      }
;;;338      /* Write to TIMx CR2 */
;;;339      TIMx->CR2 = tmpcr2;
000078  8083              STRH     r3,[r0,#4]
;;;340      
;;;341      /* Write to TIMx CCMR1 */
;;;342      TIMx->CCMR1 = tmpccmrx;
00007a  8304              STRH     r4,[r0,#0x18]
;;;343    
;;;344      /* Set the Capture Compare Register value */
;;;345      TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
00007c  88cd              LDRH     r5,[r1,#6]
00007e  8685              STRH     r5,[r0,#0x34]
;;;346     
;;;347      /* Write to TIMx CCER */
;;;348      TIMx->CCER = tmpccer;
000080  8402              STRH     r2,[r0,#0x20]
;;;349    }
000082  bd70              POP      {r4-r6,pc}
;;;350    
                          ENDP

                  |L46.132|
                          DCD      0x40012c00
                  |L46.136|
                          DCD      0x40013400
                  |L46.140|
                          DCD      0x40014000
                  |L46.144|
                          DCD      0x40014400
                  |L46.148|
                          DCD      0x40014800

                          AREA ||i.TIM_OC1NPolarityConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC1NPolarityConfig PROC
;;;1817     */
;;;1818   void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
000000  460a              MOV      r2,r1
;;;1819   {
;;;1820     uint16_t tmpccer = 0;
000002  2100              MOVS     r1,#0
;;;1821     /* Check the parameters */
;;;1822     assert_param(IS_TIM_LIST2_PERIPH(TIMx));
;;;1823     assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
;;;1824      
;;;1825     tmpccer = TIMx->CCER;
000004  8c01              LDRH     r1,[r0,#0x20]
;;;1826     /* Set or Reset the CC1NP Bit */
;;;1827     tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
000006  f64f73f7          MOV      r3,#0xfff7
00000a  4019              ANDS     r1,r1,r3
;;;1828     tmpccer |= TIM_OCNPolarity;
00000c  4311              ORRS     r1,r1,r2
;;;1829     /* Write to TIMx CCER register */
;;;1830     TIMx->CCER = tmpccer;
00000e  8401              STRH     r1,[r0,#0x20]
;;;1831   }
000010  4770              BX       lr
;;;1832   
                          ENDP


                          AREA ||i.TIM_OC1PolarityConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC1PolarityConfig PROC
;;;1794     */
;;;1795   void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
000000  460a              MOV      r2,r1
;;;1796   {
;;;1797     uint16_t tmpccer = 0;
000002  2100              MOVS     r1,#0
;;;1798     /* Check the parameters */
;;;1799     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
;;;1800     assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
;;;1801     tmpccer = TIMx->CCER;
000004  8c01              LDRH     r1,[r0,#0x20]
;;;1802     /* Set or Reset the CC1P Bit */
;;;1803     tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
000006  f64f73fd          MOV      r3,#0xfffd
00000a  4019              ANDS     r1,r1,r3
;;;1804     tmpccer |= TIM_OCPolarity;
00000c  4311              ORRS     r1,r1,r2
;;;1805     /* Write to TIMx CCER register */
;;;1806     TIMx->CCER = tmpccer;
00000e  8401              STRH     r1,[r0,#0x20]
;;;1807   }
000010  4770              BX       lr
;;;1808   
                          ENDP


                          AREA ||i.TIM_OC1PreloadConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC1PreloadConfig PROC
;;;1498     */
;;;1499   void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
000000  460a              MOV      r2,r1
;;;1500   {
;;;1501     uint16_t tmpccmr1 = 0;
000002  2100              MOVS     r1,#0
;;;1502     /* Check the parameters */
;;;1503     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
;;;1504     assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
;;;1505     tmpccmr1 = TIMx->CCMR1;
000004  8b01              LDRH     r1,[r0,#0x18]
;;;1506     /* Reset the OC1PE Bit */
;;;1507     tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
000006  f64f73f7          MOV      r3,#0xfff7
00000a  4019              ANDS     r1,r1,r3
;;;1508     /* Enable or Disable the Output Compare Preload feature */
;;;1509     tmpccmr1 |= TIM_OCPreload;
00000c  4311              ORRS     r1,r1,r2
;;;1510     /* Write to TIMx CCMR1 register */
;;;1511     TIMx->CCMR1 = tmpccmr1;
00000e  8301              STRH     r1,[r0,#0x18]
;;;1512   }
000010  4770              BX       lr
;;;1513   
                          ENDP


                          AREA ||i.TIM_OC2FastConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC2FastConfig PROC
;;;1621     */
;;;1622   void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
000000  460a              MOV      r2,r1
;;;1623   {
;;;1624     uint16_t tmpccmr1 = 0;
000002  2100              MOVS     r1,#0
;;;1625     /* Check the parameters */
;;;1626     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;1627     assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
;;;1628     /* Get the TIMx CCMR1 register value */
;;;1629     tmpccmr1 = TIMx->CCMR1;
000004  8b01              LDRH     r1,[r0,#0x18]
;;;1630     /* Reset the OC2FE Bit */
;;;1631     tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
000006  f64f33ff          MOV      r3,#0xfbff
00000a  4019              ANDS     r1,r1,r3
;;;1632     /* Enable or Disable the Output Compare Fast Bit */
;;;1633     tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
00000c  0613              LSLS     r3,r2,#24
00000e  ea414113          ORR      r1,r1,r3,LSR #16
;;;1634     /* Write to TIMx CCMR1 */
;;;1635     TIMx->CCMR1 = tmpccmr1;
000012  8301              STRH     r1,[r0,#0x18]
;;;1636   }
000014  4770              BX       lr
;;;1637   
                          ENDP


                          AREA ||i.TIM_OC2Init||, CODE, READONLY, ALIGN=2

                  TIM_OC2Init PROC
;;;359      */
;;;360    void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
000000  b570              PUSH     {r4-r6,lr}
;;;361    {
;;;362      uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
000002  2400              MOVS     r4,#0
000004  2200              MOVS     r2,#0
000006  2300              MOVS     r3,#0
;;;363       
;;;364      /* Check the parameters */
;;;365      assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
;;;366      assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
;;;367      assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
;;;368      assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
;;;369       /* Disable the Channel 2: Reset the CC2E Bit */
;;;370      TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
000008  8c05              LDRH     r5,[r0,#0x20]
00000a  f64f76ef          MOV      r6,#0xffef
00000e  4035              ANDS     r5,r5,r6
000010  8405              STRH     r5,[r0,#0x20]
;;;371      
;;;372      /* Get the TIMx CCER register value */  
;;;373      tmpccer = TIMx->CCER;
000012  8c02              LDRH     r2,[r0,#0x20]
;;;374      /* Get the TIMx CR2 register value */
;;;375      tmpcr2 =  TIMx->CR2;
000014  8883              LDRH     r3,[r0,#4]
;;;376      
;;;377      /* Get the TIMx CCMR1 register value */
;;;378      tmpccmrx = TIMx->CCMR1;
000016  8b04              LDRH     r4,[r0,#0x18]
;;;379        
;;;380      /* Reset the Output Compare mode and Capture/Compare selection Bits */
;;;381      tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
000018  f64875ff          MOV      r5,#0x8fff
00001c  402c              ANDS     r4,r4,r5
;;;382      tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
00001e  f64f45ff          MOV      r5,#0xfcff
000022  402c              ANDS     r4,r4,r5
;;;383      
;;;384      /* Select the Output Compare Mode */
;;;385      tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
000024  880d              LDRH     r5,[r1,#0]
000026  062d              LSLS     r5,r5,#24
000028  ea444415          ORR      r4,r4,r5,LSR #16
;;;386      
;;;387      /* Reset the Output Polarity level */
;;;388      tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
00002c  f64f75df          MOV      r5,#0xffdf
000030  402a              ANDS     r2,r2,r5
;;;389      /* Set the Output Compare Polarity */
;;;390      tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
000032  890d              LDRH     r5,[r1,#8]
000034  052d              LSLS     r5,r5,#20
000036  ea424215          ORR      r2,r2,r5,LSR #16
;;;391      
;;;392      /* Set the Output State */
;;;393      tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
00003a  884d              LDRH     r5,[r1,#2]
00003c  052d              LSLS     r5,r5,#20
00003e  ea424215          ORR      r2,r2,r5,LSR #16
;;;394        
;;;395      if((TIMx == TIM1) || (TIMx == TIM8))
000042  4d14              LDR      r5,|L51.148|
000044  42a8              CMP      r0,r5
000046  d002              BEQ      |L51.78|
000048  4d13              LDR      r5,|L51.152|
00004a  42a8              CMP      r0,r5
00004c  d11b              BNE      |L51.134|
                  |L51.78|
;;;396      {
;;;397        assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
;;;398        assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
;;;399        assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
;;;400        assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
;;;401        
;;;402        /* Reset the Output N Polarity level */
;;;403        tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
00004e  f64f757f          MOV      r5,#0xff7f
000052  402a              ANDS     r2,r2,r5
;;;404        /* Set the Output N Polarity */
;;;405        tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
000054  894d              LDRH     r5,[r1,#0xa]
000056  052d              LSLS     r5,r5,#20
000058  ea424215          ORR      r2,r2,r5,LSR #16
;;;406        
;;;407        /* Reset the Output N State */
;;;408        tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
00005c  f64f75bf          MOV      r5,#0xffbf
000060  402a              ANDS     r2,r2,r5
;;;409        /* Set the Output N State */
;;;410        tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
000062  888d              LDRH     r5,[r1,#4]
000064  052d              LSLS     r5,r5,#20
000066  ea424215          ORR      r2,r2,r5,LSR #16
;;;411        
;;;412        /* Reset the Ouput Compare and Output Compare N IDLE State */
;;;413        tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
00006a  f64f35ff          MOV      r5,#0xfbff
00006e  402b              ANDS     r3,r3,r5
;;;414        tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
000070  f24f75ff          MOV      r5,#0xf7ff
000074  402b              ANDS     r3,r3,r5
;;;415        
;;;416        /* Set the Output Idle state */
;;;417        tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
000076  898d              LDRH     r5,[r1,#0xc]
000078  04ad              LSLS     r5,r5,#18
00007a  ea434315          ORR      r3,r3,r5,LSR #16
;;;418        /* Set the Output N Idle state */
;;;419        tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
00007e  89cd              LDRH     r5,[r1,#0xe]
000080  04ad              LSLS     r5,r5,#18
000082  ea434315          ORR      r3,r3,r5,LSR #16
                  |L51.134|
;;;420      }
;;;421      /* Write to TIMx CR2 */
;;;422      TIMx->CR2 = tmpcr2;
000086  8083              STRH     r3,[r0,#4]
;;;423      
;;;424      /* Write to TIMx CCMR1 */
;;;425      TIMx->CCMR1 = tmpccmrx;
000088  8304              STRH     r4,[r0,#0x18]
;;;426    
;;;427      /* Set the Capture Compare Register value */
;;;428      TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
00008a  88cd              LDRH     r5,[r1,#6]
00008c  8705              STRH     r5,[r0,#0x38]
;;;429      
;;;430      /* Write to TIMx CCER */
;;;431      TIMx->CCER = tmpccer;
00008e  8402              STRH     r2,[r0,#0x20]
;;;432    }
000090  bd70              POP      {r4-r6,pc}
;;;433    
                          ENDP

000092  0000              DCW      0x0000
                  |L51.148|
                          DCD      0x40012c00
                  |L51.152|
                          DCD      0x40013400

                          AREA ||i.TIM_OC2NPolarityConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC2NPolarityConfig PROC
;;;1864     */
;;;1865   void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
000000  460a              MOV      r2,r1
;;;1866   {
;;;1867     uint16_t tmpccer = 0;
000002  2100              MOVS     r1,#0
;;;1868     /* Check the parameters */
;;;1869     assert_param(IS_TIM_LIST1_PERIPH(TIMx));
;;;1870     assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
;;;1871     
;;;1872     tmpccer = TIMx->CCER;
000004  8c01              LDRH     r1,[r0,#0x20]
;;;1873     /* Set or Reset the CC2NP Bit */
;;;1874     tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
000006  f64f737f          MOV      r3,#0xff7f
00000a  4019              ANDS     r1,r1,r3
;;;1875     tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
00000c  0513              LSLS     r3,r2,#20
00000e  ea414113          ORR      r1,r1,r3,LSR #16
;;;1876     /* Write to TIMx CCER register */
;;;1877     TIMx->CCER = tmpccer;
000012  8401              STRH     r1,[r0,#0x20]
;;;1878   }
000014  4770              BX       lr
;;;1879   
                          ENDP


                          AREA ||i.TIM_OC2PolarityConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC2PolarityConfig PROC
;;;1841     */
;;;1842   void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
000000  460a              MOV      r2,r1
;;;1843   {
;;;1844     uint16_t tmpccer = 0;
000002  2100              MOVS     r1,#0
;;;1845     /* Check the parameters */
;;;1846     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;1847     assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
;;;1848     tmpccer = TIMx->CCER;
000004  8c01              LDRH     r1,[r0,#0x20]
;;;1849     /* Set or Reset the CC2P Bit */
;;;1850     tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
000006  f64f73df          MOV      r3,#0xffdf
00000a  4019              ANDS     r1,r1,r3
;;;1851     tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
00000c  0513              LSLS     r3,r2,#20
00000e  ea414113          ORR      r1,r1,r3,LSR #16
;;;1852     /* Write to TIMx CCER register */
;;;1853     TIMx->CCER = tmpccer;
000012  8401              STRH     r1,[r0,#0x20]
;;;1854   }
000014  4770              BX       lr
;;;1855   
                          ENDP


                          AREA ||i.TIM_OC2PreloadConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC2PreloadConfig PROC
;;;1523     */
;;;1524   void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
000000  460a              MOV      r2,r1
;;;1525   {
;;;1526     uint16_t tmpccmr1 = 0;
000002  2100              MOVS     r1,#0
;;;1527     /* Check the parameters */
;;;1528     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;1529     assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
;;;1530     tmpccmr1 = TIMx->CCMR1;
000004  8b01              LDRH     r1,[r0,#0x18]
;;;1531     /* Reset the OC2PE Bit */
;;;1532     tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
000006  f24f73ff          MOV      r3,#0xf7ff
00000a  4019              ANDS     r1,r1,r3
;;;1533     /* Enable or Disable the Output Compare Preload feature */
;;;1534     tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
00000c  0613              LSLS     r3,r2,#24
00000e  ea414113          ORR      r1,r1,r3,LSR #16
;;;1535     /* Write to TIMx CCMR1 register */
;;;1536     TIMx->CCMR1 = tmpccmr1;
000012  8301              STRH     r1,[r0,#0x18]
;;;1537   }
000014  4770              BX       lr
;;;1538   
                          ENDP


                          AREA ||i.TIM_OC3FastConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC3FastConfig PROC
;;;1646     */
;;;1647   void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
000000  460a              MOV      r2,r1
;;;1648   {
;;;1649     uint16_t tmpccmr2 = 0;
000002  2100              MOVS     r1,#0
;;;1650     /* Check the parameters */
;;;1651     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1652     assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
;;;1653     /* Get the TIMx CCMR2 register value */
;;;1654     tmpccmr2 = TIMx->CCMR2;
000004  8b81              LDRH     r1,[r0,#0x1c]
;;;1655     /* Reset the OC3FE Bit */
;;;1656     tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
000006  f64f73fb          MOV      r3,#0xfffb
00000a  4019              ANDS     r1,r1,r3
;;;1657     /* Enable or Disable the Output Compare Fast Bit */
;;;1658     tmpccmr2 |= TIM_OCFast;
00000c  4311              ORRS     r1,r1,r2
;;;1659     /* Write to TIMx CCMR2 */
;;;1660     TIMx->CCMR2 = tmpccmr2;
00000e  8381              STRH     r1,[r0,#0x1c]
;;;1661   }
000010  4770              BX       lr
;;;1662   
                          ENDP


                          AREA ||i.TIM_OC3Init||, CODE, READONLY, ALIGN=2

                  TIM_OC3Init PROC
;;;441      */
;;;442    void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
000000  b570              PUSH     {r4-r6,lr}
;;;443    {
;;;444      uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
000002  2400              MOVS     r4,#0
000004  2200              MOVS     r2,#0
000006  2300              MOVS     r3,#0
;;;445       
;;;446      /* Check the parameters */
;;;447      assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
;;;448      assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
;;;449      assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
;;;450      assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
;;;451      /* Disable the Channel 2: Reset the CC2E Bit */
;;;452      TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
000008  8c05              LDRH     r5,[r0,#0x20]
00000a  f64f66ff          MOV      r6,#0xfeff
00000e  4035              ANDS     r5,r5,r6
000010  8405              STRH     r5,[r0,#0x20]
;;;453      
;;;454      /* Get the TIMx CCER register value */
;;;455      tmpccer = TIMx->CCER;
000012  8c02              LDRH     r2,[r0,#0x20]
;;;456      /* Get the TIMx CR2 register value */
;;;457      tmpcr2 =  TIMx->CR2;
000014  8883              LDRH     r3,[r0,#4]
;;;458      
;;;459      /* Get the TIMx CCMR2 register value */
;;;460      tmpccmrx = TIMx->CCMR2;
000016  8b84              LDRH     r4,[r0,#0x1c]
;;;461        
;;;462      /* Reset the Output Compare mode and Capture/Compare selection Bits */
;;;463      tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
000018  f64f758f          MOV      r5,#0xff8f
00001c  402c              ANDS     r4,r4,r5
;;;464      tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
00001e  f64f75fc          MOV      r5,#0xfffc
000022  402c              ANDS     r4,r4,r5
;;;465      /* Select the Output Compare Mode */
;;;466      tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
000024  880d              LDRH     r5,[r1,#0]
000026  432c              ORRS     r4,r4,r5
;;;467      
;;;468      /* Reset the Output Polarity level */
;;;469      tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
000028  f64f55ff          MOV      r5,#0xfdff
00002c  402a              ANDS     r2,r2,r5
;;;470      /* Set the Output Compare Polarity */
;;;471      tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
00002e  890d              LDRH     r5,[r1,#8]
000030  062d              LSLS     r5,r5,#24
000032  ea424215          ORR      r2,r2,r5,LSR #16
;;;472      
;;;473      /* Set the Output State */
;;;474      tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
000036  884d              LDRH     r5,[r1,#2]
000038  062d              LSLS     r5,r5,#24
00003a  ea424215          ORR      r2,r2,r5,LSR #16
;;;475        
;;;476      if((TIMx == TIM1) || (TIMx == TIM8))
00003e  4d14              LDR      r5,|L56.144|
000040  42a8              CMP      r0,r5
000042  d002              BEQ      |L56.74|
000044  4d13              LDR      r5,|L56.148|
000046  42a8              CMP      r0,r5
000048  d11b              BNE      |L56.130|
                  |L56.74|
;;;477      {
;;;478        assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
;;;479        assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
;;;480        assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
;;;481        assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
;;;482        
;;;483        /* Reset the Output N Polarity level */
;;;484        tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
00004a  f24f75ff          MOV      r5,#0xf7ff
00004e  402a              ANDS     r2,r2,r5
;;;485        /* Set the Output N Polarity */
;;;486        tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
000050  894d              LDRH     r5,[r1,#0xa]
000052  062d              LSLS     r5,r5,#24
000054  ea424215          ORR      r2,r2,r5,LSR #16
;;;487        /* Reset the Output N State */
;;;488        tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
000058  f64f35ff          MOV      r5,#0xfbff
00005c  402a              ANDS     r2,r2,r5
;;;489        
;;;490        /* Set the Output N State */
;;;491        tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
00005e  888d              LDRH     r5,[r1,#4]
000060  062d              LSLS     r5,r5,#24
000062  ea424215          ORR      r2,r2,r5,LSR #16
;;;492        /* Reset the Ouput Compare and Output Compare N IDLE State */
;;;493        tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
000066  f64e75ff          MOV      r5,#0xefff
00006a  402b              ANDS     r3,r3,r5
;;;494        tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
00006c  f64d75ff          MOV      r5,#0xdfff
000070  402b              ANDS     r3,r3,r5
;;;495        /* Set the Output Idle state */
;;;496        tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
000072  898d              LDRH     r5,[r1,#0xc]
000074  052d              LSLS     r5,r5,#20
000076  ea434315          ORR      r3,r3,r5,LSR #16
;;;497        /* Set the Output N Idle state */
;;;498        tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
00007a  89cd              LDRH     r5,[r1,#0xe]
00007c  052d              LSLS     r5,r5,#20
00007e  ea434315          ORR      r3,r3,r5,LSR #16
                  |L56.130|
;;;499      }
;;;500      /* Write to TIMx CR2 */
;;;501      TIMx->CR2 = tmpcr2;
000082  8083              STRH     r3,[r0,#4]
;;;502      
;;;503      /* Write to TIMx CCMR2 */
;;;504      TIMx->CCMR2 = tmpccmrx;
000084  8384              STRH     r4,[r0,#0x1c]
;;;505    
;;;506      /* Set the Capture Compare Register value */
;;;507      TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
000086  88cd              LDRH     r5,[r1,#6]
000088  8785              STRH     r5,[r0,#0x3c]
;;;508      
;;;509      /* Write to TIMx CCER */
;;;510      TIMx->CCER = tmpccer;
00008a  8402              STRH     r2,[r0,#0x20]
;;;511    }
00008c  bd70              POP      {r4-r6,pc}
;;;512    
                          ENDP

00008e  0000              DCW      0x0000
                  |L56.144|
                          DCD      0x40012c00
                  |L56.148|
                          DCD      0x40013400

                          AREA ||i.TIM_OC3NPolarityConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC3NPolarityConfig PROC
;;;1911     */
;;;1912   void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
000000  460a              MOV      r2,r1
;;;1913   {
;;;1914     uint16_t tmpccer = 0;
000002  2100              MOVS     r1,#0
;;;1915    
;;;1916     /* Check the parameters */
;;;1917     assert_param(IS_TIM_LIST1_PERIPH(TIMx));
;;;1918     assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
;;;1919       
;;;1920     tmpccer = TIMx->CCER;
000004  8c01              LDRH     r1,[r0,#0x20]
;;;1921     /* Set or Reset the CC3NP Bit */
;;;1922     tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
000006  f24f73ff          MOV      r3,#0xf7ff
00000a  4019              ANDS     r1,r1,r3
;;;1923     tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
00000c  0613              LSLS     r3,r2,#24
00000e  ea414113          ORR      r1,r1,r3,LSR #16
;;;1924     /* Write to TIMx CCER register */
;;;1925     TIMx->CCER = tmpccer;
000012  8401              STRH     r1,[r0,#0x20]
;;;1926   }
000014  4770              BX       lr
;;;1927   
                          ENDP


                          AREA ||i.TIM_OC3PolarityConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC3PolarityConfig PROC
;;;1888     */
;;;1889   void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
000000  460a              MOV      r2,r1
;;;1890   {
;;;1891     uint16_t tmpccer = 0;
000002  2100              MOVS     r1,#0
;;;1892     /* Check the parameters */
;;;1893     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1894     assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
;;;1895     tmpccer = TIMx->CCER;
000004  8c01              LDRH     r1,[r0,#0x20]
;;;1896     /* Set or Reset the CC3P Bit */
;;;1897     tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
000006  f64f53ff          MOV      r3,#0xfdff
00000a  4019              ANDS     r1,r1,r3
;;;1898     tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
00000c  0613              LSLS     r3,r2,#24
00000e  ea414113          ORR      r1,r1,r3,LSR #16
;;;1899     /* Write to TIMx CCER register */
;;;1900     TIMx->CCER = tmpccer;
000012  8401              STRH     r1,[r0,#0x20]
;;;1901   }
000014  4770              BX       lr
;;;1902   
                          ENDP


                          AREA ||i.TIM_OC3PreloadConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC3PreloadConfig PROC
;;;1547     */
;;;1548   void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
000000  460a              MOV      r2,r1
;;;1549   {
;;;1550     uint16_t tmpccmr2 = 0;
000002  2100              MOVS     r1,#0
;;;1551     /* Check the parameters */
;;;1552     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1553     assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
;;;1554     tmpccmr2 = TIMx->CCMR2;
000004  8b81              LDRH     r1,[r0,#0x1c]
;;;1555     /* Reset the OC3PE Bit */
;;;1556     tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
000006  f64f73f7          MOV      r3,#0xfff7
00000a  4019              ANDS     r1,r1,r3
;;;1557     /* Enable or Disable the Output Compare Preload feature */
;;;1558     tmpccmr2 |= TIM_OCPreload;
00000c  4311              ORRS     r1,r1,r2
;;;1559     /* Write to TIMx CCMR2 register */
;;;1560     TIMx->CCMR2 = tmpccmr2;
00000e  8381              STRH     r1,[r0,#0x1c]
;;;1561   }
000010  4770              BX       lr
;;;1562   
                          ENDP


                          AREA ||i.TIM_OC4FastConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC4FastConfig PROC
;;;1671     */
;;;1672   void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
000000  460a              MOV      r2,r1
;;;1673   {
;;;1674     uint16_t tmpccmr2 = 0;
000002  2100              MOVS     r1,#0
;;;1675     /* Check the parameters */
;;;1676     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1677     assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
;;;1678     /* Get the TIMx CCMR2 register value */
;;;1679     tmpccmr2 = TIMx->CCMR2;
000004  8b81              LDRH     r1,[r0,#0x1c]
;;;1680     /* Reset the OC4FE Bit */
;;;1681     tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
000006  f64f33ff          MOV      r3,#0xfbff
00000a  4019              ANDS     r1,r1,r3
;;;1682     /* Enable or Disable the Output Compare Fast Bit */
;;;1683     tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
00000c  0613              LSLS     r3,r2,#24
00000e  ea414113          ORR      r1,r1,r3,LSR #16
;;;1684     /* Write to TIMx CCMR2 */
;;;1685     TIMx->CCMR2 = tmpccmr2;
000012  8381              STRH     r1,[r0,#0x1c]
;;;1686   }
000014  4770              BX       lr
;;;1687   
                          ENDP


                          AREA ||i.TIM_OC4Init||, CODE, READONLY, ALIGN=2

                  TIM_OC4Init PROC
;;;520      */
;;;521    void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
000000  b570              PUSH     {r4-r6,lr}
;;;522    {
;;;523      uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
000002  2200              MOVS     r2,#0
000004  2300              MOVS     r3,#0
000006  2400              MOVS     r4,#0
;;;524       
;;;525      /* Check the parameters */
;;;526      assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
;;;527      assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
;;;528      assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
;;;529      assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
;;;530      /* Disable the Channel 2: Reset the CC4E Bit */
;;;531      TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
000008  8c05              LDRH     r5,[r0,#0x20]
00000a  f64e76ff          MOV      r6,#0xefff
00000e  4035              ANDS     r5,r5,r6
000010  8405              STRH     r5,[r0,#0x20]
;;;532      
;;;533      /* Get the TIMx CCER register value */
;;;534      tmpccer = TIMx->CCER;
000012  8c03              LDRH     r3,[r0,#0x20]
;;;535      /* Get the TIMx CR2 register value */
;;;536      tmpcr2 =  TIMx->CR2;
000014  8884              LDRH     r4,[r0,#4]
;;;537      
;;;538      /* Get the TIMx CCMR2 register value */
;;;539      tmpccmrx = TIMx->CCMR2;
000016  8b82              LDRH     r2,[r0,#0x1c]
;;;540        
;;;541      /* Reset the Output Compare mode and Capture/Compare selection Bits */
;;;542      tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
000018  f64875ff          MOV      r5,#0x8fff
00001c  402a              ANDS     r2,r2,r5
;;;543      tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
00001e  f64f45ff          MOV      r5,#0xfcff
000022  402a              ANDS     r2,r2,r5
;;;544      
;;;545      /* Select the Output Compare Mode */
;;;546      tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
000024  880d              LDRH     r5,[r1,#0]
000026  062d              LSLS     r5,r5,#24
000028  ea424215          ORR      r2,r2,r5,LSR #16
;;;547      
;;;548      /* Reset the Output Polarity level */
;;;549      tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
00002c  f64d75ff          MOV      r5,#0xdfff
000030  402b              ANDS     r3,r3,r5
;;;550      /* Set the Output Compare Polarity */
;;;551      tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
000032  890d              LDRH     r5,[r1,#8]
000034  072d              LSLS     r5,r5,#28
000036  ea434315          ORR      r3,r3,r5,LSR #16
;;;552      
;;;553      /* Set the Output State */
;;;554      tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
00003a  884d              LDRH     r5,[r1,#2]
00003c  072d              LSLS     r5,r5,#28
00003e  ea434315          ORR      r3,r3,r5,LSR #16
;;;555        
;;;556      if((TIMx == TIM1) || (TIMx == TIM8))
000042  4d0a              LDR      r5,|L61.108|
000044  42a8              CMP      r0,r5
000046  d002              BEQ      |L61.78|
000048  4d09              LDR      r5,|L61.112|
00004a  42a8              CMP      r0,r5
00004c  d106              BNE      |L61.92|
                  |L61.78|
;;;557      {
;;;558        assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
;;;559        /* Reset the Ouput Compare IDLE State */
;;;560        tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
00004e  f64b75ff          MOV      r5,#0xbfff
000052  402c              ANDS     r4,r4,r5
;;;561        /* Set the Output Idle state */
;;;562        tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
000054  898d              LDRH     r5,[r1,#0xc]
000056  05ad              LSLS     r5,r5,#22
000058  ea444415          ORR      r4,r4,r5,LSR #16
                  |L61.92|
;;;563      }
;;;564      /* Write to TIMx CR2 */
;;;565      TIMx->CR2 = tmpcr2;
00005c  8084              STRH     r4,[r0,#4]
;;;566      
;;;567      /* Write to TIMx CCMR2 */  
;;;568      TIMx->CCMR2 = tmpccmrx;
00005e  8382              STRH     r2,[r0,#0x1c]
;;;569    
;;;570      /* Set the Capture Compare Register value */
;;;571      TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
000060  88cd              LDRH     r5,[r1,#6]
000062  f8a05040          STRH     r5,[r0,#0x40]
;;;572      
;;;573      /* Write to TIMx CCER */
;;;574      TIMx->CCER = tmpccer;
000066  8403              STRH     r3,[r0,#0x20]
;;;575    }
000068  bd70              POP      {r4-r6,pc}
;;;576    
                          ENDP

00006a  0000              DCW      0x0000
                  |L61.108|
                          DCD      0x40012c00
                  |L61.112|
                          DCD      0x40013400

                          AREA ||i.TIM_OC4PolarityConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC4PolarityConfig PROC
;;;1936     */
;;;1937   void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
000000  460a              MOV      r2,r1
;;;1938   {
;;;1939     uint16_t tmpccer = 0;
000002  2100              MOVS     r1,#0
;;;1940     /* Check the parameters */
;;;1941     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1942     assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
;;;1943     tmpccer = TIMx->CCER;
000004  8c01              LDRH     r1,[r0,#0x20]
;;;1944     /* Set or Reset the CC4P Bit */
;;;1945     tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
000006  f64d73ff          MOV      r3,#0xdfff
00000a  4019              ANDS     r1,r1,r3
;;;1946     tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
00000c  0713              LSLS     r3,r2,#28
00000e  ea414113          ORR      r1,r1,r3,LSR #16
;;;1947     /* Write to TIMx CCER register */
;;;1948     TIMx->CCER = tmpccer;
000012  8401              STRH     r1,[r0,#0x20]
;;;1949   }
000014  4770              BX       lr
;;;1950   
                          ENDP


                          AREA ||i.TIM_OC4PreloadConfig||, CODE, READONLY, ALIGN=1

                  TIM_OC4PreloadConfig PROC
;;;1571     */
;;;1572   void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
000000  460a              MOV      r2,r1
;;;1573   {
;;;1574     uint16_t tmpccmr2 = 0;
000002  2100              MOVS     r1,#0
;;;1575     /* Check the parameters */
;;;1576     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;1577     assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
;;;1578     tmpccmr2 = TIMx->CCMR2;
000004  8b81              LDRH     r1,[r0,#0x1c]
;;;1579     /* Reset the OC4PE Bit */
;;;1580     tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
000006  f24f73ff          MOV      r3,#0xf7ff
00000a  4019              ANDS     r1,r1,r3
;;;1581     /* Enable or Disable the Output Compare Preload feature */
;;;1582     tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
00000c  0613              LSLS     r3,r2,#24
00000e  ea414113          ORR      r1,r1,r3,LSR #16
;;;1583     /* Write to TIMx CCMR2 register */
;;;1584     TIMx->CCMR2 = tmpccmr2;
000012  8381              STRH     r1,[r0,#0x1c]
;;;1585   }
000014  4770              BX       lr
;;;1586   
                          ENDP


                          AREA ||i.TIM_OCStructInit||, CODE, READONLY, ALIGN=1

                  TIM_OCStructInit PROC
;;;741      */
;;;742    void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
000000  2100              MOVS     r1,#0
;;;743    {
;;;744      /* Set the default configuration */
;;;745      TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
000002  8001              STRH     r1,[r0,#0]
;;;746      TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
000004  8041              STRH     r1,[r0,#2]
;;;747      TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
000006  8081              STRH     r1,[r0,#4]
;;;748      TIM_OCInitStruct->TIM_Pulse = 0x0000;
000008  80c1              STRH     r1,[r0,#6]
;;;749      TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
00000a  8101              STRH     r1,[r0,#8]
;;;750      TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
00000c  8141              STRH     r1,[r0,#0xa]
;;;751      TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
00000e  8181              STRH     r1,[r0,#0xc]
;;;752      TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
000010  81c1              STRH     r1,[r0,#0xe]
;;;753    }
000012  4770              BX       lr
;;;754    
                          ENDP


                          AREA ||i.TIM_PWMIConfig||, CODE, READONLY, ALIGN=1

                  TIM_PWMIConfig PROC
;;;643      */
;;;644    void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;645    {
000004  4605              MOV      r5,r0
000006  460c              MOV      r4,r1
;;;646      uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
000008  2600              MOVS     r6,#0
;;;647      uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
00000a  2701              MOVS     r7,#1
;;;648      /* Check the parameters */
;;;649      assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;650      /* Select the Opposite Input Polarity */
;;;651      if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
00000c  8860              LDRH     r0,[r4,#2]
00000e  b908              CBNZ     r0,|L65.20|
;;;652      {
;;;653        icoppositepolarity = TIM_ICPolarity_Falling;
000010  2602              MOVS     r6,#2
000012  e000              B        |L65.22|
                  |L65.20|
;;;654      }
;;;655      else
;;;656      {
;;;657        icoppositepolarity = TIM_ICPolarity_Rising;
000014  2600              MOVS     r6,#0
                  |L65.22|
;;;658      }
;;;659      /* Select the Opposite Input */
;;;660      if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
000016  88a0              LDRH     r0,[r4,#4]
000018  2801              CMP      r0,#1
00001a  d101              BNE      |L65.32|
;;;661      {
;;;662        icoppositeselection = TIM_ICSelection_IndirectTI;
00001c  2702              MOVS     r7,#2
00001e  e000              B        |L65.34|
                  |L65.32|
;;;663      }
;;;664      else
;;;665      {
;;;666        icoppositeselection = TIM_ICSelection_DirectTI;
000020  2701              MOVS     r7,#1
                  |L65.34|
;;;667      }
;;;668      if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
000022  8820              LDRH     r0,[r4,#0]
000024  b9a0              CBNZ     r0,|L65.80|
;;;669      {
;;;670        /* TI1 Configuration */
;;;671        TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
000026  8923              LDRH     r3,[r4,#8]
000028  88a2              LDRH     r2,[r4,#4]
00002a  8861              LDRH     r1,[r4,#2]
00002c  4628              MOV      r0,r5
00002e  f7fffffe          BL       TI1_Config
;;;672                   TIM_ICInitStruct->TIM_ICFilter);
;;;673        /* Set the Input Capture Prescaler value */
;;;674        TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
000032  88e1              LDRH     r1,[r4,#6]
000034  4628              MOV      r0,r5
000036  f7fffffe          BL       TIM_SetIC1Prescaler
;;;675        /* TI2 Configuration */
;;;676        TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
00003a  8923              LDRH     r3,[r4,#8]
00003c  463a              MOV      r2,r7
00003e  4631              MOV      r1,r6
000040  4628              MOV      r0,r5
000042  f7fffffe          BL       TI2_Config
;;;677        /* Set the Input Capture Prescaler value */
;;;678        TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
000046  88e1              LDRH     r1,[r4,#6]
000048  4628              MOV      r0,r5
00004a  f7fffffe          BL       TIM_SetIC2Prescaler
00004e  e013              B        |L65.120|
                  |L65.80|
;;;679      }
;;;680      else
;;;681      { 
;;;682        /* TI2 Configuration */
;;;683        TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
000050  8923              LDRH     r3,[r4,#8]
000052  88a2              LDRH     r2,[r4,#4]
000054  8861              LDRH     r1,[r4,#2]
000056  4628              MOV      r0,r5
000058  f7fffffe          BL       TI2_Config
;;;684                   TIM_ICInitStruct->TIM_ICFilter);
;;;685        /* Set the Input Capture Prescaler value */
;;;686        TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
00005c  88e1              LDRH     r1,[r4,#6]
00005e  4628              MOV      r0,r5
000060  f7fffffe          BL       TIM_SetIC2Prescaler
;;;687        /* TI1 Configuration */
;;;688        TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
000064  8923              LDRH     r3,[r4,#8]
000066  463a              MOV      r2,r7
000068  4631              MOV      r1,r6
00006a  4628              MOV      r0,r5
00006c  f7fffffe          BL       TI1_Config
;;;689        /* Set the Input Capture Prescaler value */
;;;690        TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
000070  88e1              LDRH     r1,[r4,#6]
000072  4628              MOV      r0,r5
000074  f7fffffe          BL       TIM_SetIC1Prescaler
                  |L65.120|
;;;691      }
;;;692    }
000078  e8bd81f0          POP      {r4-r8,pc}
;;;693    
                          ENDP


                          AREA ||i.TIM_PrescalerConfig||, CODE, READONLY, ALIGN=1

                  TIM_PrescalerConfig PROC
;;;1165     */
;;;1166   void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
000000  8501              STRH     r1,[r0,#0x28]
;;;1167   {
;;;1168     /* Check the parameters */
;;;1169     assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;1170     assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
;;;1171     /* Set the Prescaler value */
;;;1172     TIMx->PSC = Prescaler;
;;;1173     /* Set or reset the UG Bit */
;;;1174     TIMx->EGR = TIM_PSCReloadMode;
000002  8282              STRH     r2,[r0,#0x14]
;;;1175   }
000004  4770              BX       lr
;;;1176   
                          ENDP


                          AREA ||i.TIM_SelectCCDMA||, CODE, READONLY, ALIGN=1

                  TIM_SelectCCDMA PROC
;;;1447     */
;;;1448   void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
000000  b121              CBZ      r1,|L67.12|
;;;1449   {
;;;1450     /* Check the parameters */
;;;1451     assert_param(IS_TIM_LIST4_PERIPH(TIMx));
;;;1452     assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;1453     if (NewState != DISABLE)
;;;1454     {
;;;1455       /* Set the CCDS Bit */
;;;1456       TIMx->CR2 |= TIM_CR2_CCDS;
000002  8882              LDRH     r2,[r0,#4]
000004  f0420208          ORR      r2,r2,#8
000008  8082              STRH     r2,[r0,#4]
00000a  e004              B        |L67.22|
                  |L67.12|
;;;1457     }
;;;1458     else
;;;1459     {
;;;1460       /* Reset the CCDS Bit */
;;;1461       TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
00000c  8882              LDRH     r2,[r0,#4]
00000e  f64f73f7          MOV      r3,#0xfff7
000012  401a              ANDS     r2,r2,r3
000014  8082              STRH     r2,[r0,#4]
                  |L67.22|
;;;1462     }
;;;1463   }
000016  4770              BX       lr
;;;1464   
                          ENDP


                          AREA ||i.TIM_SelectCOM||, CODE, READONLY, ALIGN=1

                  TIM_SelectCOM PROC
;;;1422     */
;;;1423   void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
000000  b121              CBZ      r1,|L68.12|
;;;1424   {
;;;1425     /* Check the parameters */
;;;1426     assert_param(IS_TIM_LIST2_PERIPH(TIMx));
;;;1427     assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;1428     if (NewState != DISABLE)
;;;1429     {
;;;1430       /* Set the COM Bit */
;;;1431       TIMx->CR2 |= TIM_CR2_CCUS;
000002  8882              LDRH     r2,[r0,#4]
000004  f0420204          ORR      r2,r2,#4
000008  8082              STRH     r2,[r0,#4]
00000a  e004              B        |L68.22|
                  |L68.12|
;;;1432     }
;;;1433     else
;;;1434     {
;;;1435       /* Reset the COM Bit */
;;;1436       TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
00000c  8882              LDRH     r2,[r0,#4]
00000e  f64f73fb          MOV      r3,#0xfffb
000012  401a              ANDS     r2,r2,r3
000014  8082              STRH     r2,[r0,#4]
                  |L68.22|
;;;1437     }
;;;1438   }
000016  4770              BX       lr
;;;1439   
                          ENDP


                          AREA ||i.TIM_SelectHallSensor||, CODE, READONLY, ALIGN=1

                  TIM_SelectHallSensor PROC
;;;2133     */
;;;2134   void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
000000  b121              CBZ      r1,|L69.12|
;;;2135   {
;;;2136     /* Check the parameters */
;;;2137     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;2138     assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;2139     if (NewState != DISABLE)
;;;2140     {
;;;2141       /* Set the TI1S Bit */
;;;2142       TIMx->CR2 |= TIM_CR2_TI1S;
000002  8882              LDRH     r2,[r0,#4]
000004  f0420280          ORR      r2,r2,#0x80
000008  8082              STRH     r2,[r0,#4]
00000a  e004              B        |L69.22|
                  |L69.12|
;;;2143     }
;;;2144     else
;;;2145     {
;;;2146       /* Reset the TI1S Bit */
;;;2147       TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
00000c  8882              LDRH     r2,[r0,#4]
00000e  f64f737f          MOV      r3,#0xff7f
000012  401a              ANDS     r2,r2,r3
000014  8082              STRH     r2,[r0,#4]
                  |L69.22|
;;;2148     }
;;;2149   }
000016  4770              BX       lr
;;;2150   
                          ENDP


                          AREA ||i.TIM_SelectInputTrigger||, CODE, READONLY, ALIGN=1

                  TIM_SelectInputTrigger PROC
;;;1218     */
;;;1219   void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
000000  460a              MOV      r2,r1
;;;1220   {
;;;1221     uint16_t tmpsmcr = 0;
000002  2100              MOVS     r1,#0
;;;1222     /* Check the parameters */
;;;1223     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;1224     assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
;;;1225     /* Get the TIMx SMCR register value */
;;;1226     tmpsmcr = TIMx->SMCR;
000004  8901              LDRH     r1,[r0,#8]
;;;1227     /* Reset the TS Bits */
;;;1228     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
000006  f64f738f          MOV      r3,#0xff8f
00000a  4019              ANDS     r1,r1,r3
;;;1229     /* Set the Input Trigger source */
;;;1230     tmpsmcr |= TIM_InputTriggerSource;
00000c  4311              ORRS     r1,r1,r2
;;;1231     /* Write to TIMx SMCR */
;;;1232     TIMx->SMCR = tmpsmcr;
00000e  8101              STRH     r1,[r0,#8]
;;;1233   }
000010  4770              BX       lr
;;;1234   
                          ENDP


                          AREA ||i.TIM_SelectMasterSlaveMode||, CODE, READONLY, ALIGN=1

                  TIM_SelectMasterSlaveMode PROC
;;;2235     */
;;;2236   void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
000000  8902              LDRH     r2,[r0,#8]
;;;2237   {
;;;2238     /* Check the parameters */
;;;2239     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;2240     assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
;;;2241     /* Reset the MSM Bit */
;;;2242     TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
000002  f64f737f          MOV      r3,#0xff7f
000006  401a              ANDS     r2,r2,r3
000008  8102              STRH     r2,[r0,#8]
;;;2243     
;;;2244     /* Set or Reset the MSM Bit */
;;;2245     TIMx->SMCR |= TIM_MasterSlaveMode;
00000a  8902              LDRH     r2,[r0,#8]
00000c  430a              ORRS     r2,r2,r1
00000e  8102              STRH     r2,[r0,#8]
;;;2246   }
000010  4770              BX       lr
;;;2247   
                          ENDP


                          AREA ||i.TIM_SelectOCxM||, CODE, READONLY, ALIGN=1

                  TIM_SelectOCxM PROC
;;;2034     */
;;;2035   void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
000000  b570              PUSH     {r4-r6,lr}
;;;2036   {
000002  4603              MOV      r3,r0
;;;2037     uint32_t tmp = 0;
000004  2000              MOVS     r0,#0
;;;2038     uint16_t tmp1 = 0;
000006  2400              MOVS     r4,#0
;;;2039   
;;;2040     /* Check the parameters */
;;;2041     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
;;;2042     assert_param(IS_TIM_CHANNEL(TIM_Channel));
;;;2043     assert_param(IS_TIM_OCM(TIM_OCMode));
;;;2044   
;;;2045     tmp = (uint32_t) TIMx;
000008  4618              MOV      r0,r3
;;;2046     tmp += CCMR_Offset;
00000a  3018              ADDS     r0,r0,#0x18
;;;2047   
;;;2048     tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
00000c  2501              MOVS     r5,#1
00000e  408d              LSLS     r5,r5,r1
000010  b2ac              UXTH     r4,r5
;;;2049   
;;;2050     /* Disable the Channel: Reset the CCxE Bit */
;;;2051     TIMx->CCER &= (uint16_t) ~tmp1;
000012  8c1d              LDRH     r5,[r3,#0x20]
000014  43e6              MVNS     r6,r4
000016  b2b6              UXTH     r6,r6
000018  4035              ANDS     r5,r5,r6
00001a  841d              STRH     r5,[r3,#0x20]
;;;2052   
;;;2053     if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
00001c  b109              CBZ      r1,|L72.34|
00001e  2908              CMP      r1,#8
000020  d109              BNE      |L72.54|
                  |L72.34|
;;;2054     {
;;;2055       tmp += (TIM_Channel>>1);
000022  eb000061          ADD      r0,r0,r1,ASR #1
;;;2056   
;;;2057       /* Reset the OCxM bits in the CCMRx register */
;;;2058       *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
000026  6805              LDR      r5,[r0,#0]
000028  f0250570          BIC      r5,r5,#0x70
00002c  6005              STR      r5,[r0,#0]
;;;2059      
;;;2060       /* Configure the OCxM bits in the CCMRx register */
;;;2061       *(__IO uint32_t *) tmp |= TIM_OCMode;
00002e  6805              LDR      r5,[r0,#0]
000030  4315              ORRS     r5,r5,r2
000032  6005              STR      r5,[r0,#0]
000034  e00c              B        |L72.80|
                  |L72.54|
;;;2062     }
;;;2063     else
;;;2064     {
;;;2065       tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
000036  1f0d              SUBS     r5,r1,#4
000038  b2ad              UXTH     r5,r5
00003a  eb000065          ADD      r0,r0,r5,ASR #1
;;;2066   
;;;2067       /* Reset the OCxM bits in the CCMRx register */
;;;2068       *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
00003e  6805              LDR      r5,[r0,#0]
000040  f42545e0          BIC      r5,r5,#0x7000
000044  6005              STR      r5,[r0,#0]
;;;2069       
;;;2070       /* Configure the OCxM bits in the CCMRx register */
;;;2071       *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
000046  6805              LDR      r5,[r0,#0]
000048  0616              LSLS     r6,r2,#24
00004a  ea454516          ORR      r5,r5,r6,LSR #16
00004e  6005              STR      r5,[r0,#0]
                  |L72.80|
;;;2072     }
;;;2073   }
000050  bd70              POP      {r4-r6,pc}
;;;2074   
                          ENDP


                          AREA ||i.TIM_SelectOnePulseMode||, CODE, READONLY, ALIGN=1

                  TIM_SelectOnePulseMode PROC
;;;2159     */
;;;2160   void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
000000  8802              LDRH     r2,[r0,#0]
;;;2161   {
;;;2162     /* Check the parameters */
;;;2163     assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;2164     assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
;;;2165     /* Reset the OPM Bit */
;;;2166     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
000002  f64f73f7          MOV      r3,#0xfff7
000006  401a              ANDS     r2,r2,r3
000008  8002              STRH     r2,[r0,#0]
;;;2167     /* Configure the OPM Mode */
;;;2168     TIMx->CR1 |= TIM_OPMode;
00000a  8802              LDRH     r2,[r0,#0]
00000c  430a              ORRS     r2,r2,r1
00000e  8002              STRH     r2,[r0,#0]
;;;2169   }
000010  4770              BX       lr
;;;2170   
                          ENDP


                          AREA ||i.TIM_SelectOutputTrigger||, CODE, READONLY, ALIGN=1

                  TIM_SelectOutputTrigger PROC
;;;2191     */
;;;2192   void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
000000  8882              LDRH     r2,[r0,#4]
;;;2193   {
;;;2194     /* Check the parameters */
;;;2195     assert_param(IS_TIM_LIST7_PERIPH(TIMx));
;;;2196     assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
;;;2197     /* Reset the MMS Bits */
;;;2198     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
000002  f64f738f          MOV      r3,#0xff8f
000006  401a              ANDS     r2,r2,r3
000008  8082              STRH     r2,[r0,#4]
;;;2199     /* Select the TRGO source */
;;;2200     TIMx->CR2 |=  TIM_TRGOSource;
00000a  8882              LDRH     r2,[r0,#4]
00000c  430a              ORRS     r2,r2,r1
00000e  8082              STRH     r2,[r0,#4]
;;;2201   }
000010  4770              BX       lr
;;;2202   
                          ENDP


                          AREA ||i.TIM_SelectSlaveMode||, CODE, READONLY, ALIGN=1

                  TIM_SelectSlaveMode PROC
;;;2214     */
;;;2215   void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
000000  8902              LDRH     r2,[r0,#8]
;;;2216   {
;;;2217     /* Check the parameters */
;;;2218     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;2219     assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
;;;2220    /* Reset the SMS Bits */
;;;2221     TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
000002  f64f73f8          MOV      r3,#0xfff8
000006  401a              ANDS     r2,r2,r3
000008  8102              STRH     r2,[r0,#8]
;;;2222     /* Select the Slave Mode */
;;;2223     TIMx->SMCR |= TIM_SlaveMode;
00000a  8902              LDRH     r2,[r0,#8]
00000c  430a              ORRS     r2,r2,r1
00000e  8102              STRH     r2,[r0,#8]
;;;2224   }
000010  4770              BX       lr
;;;2225   
                          ENDP


                          AREA ||i.TIM_SetAutoreload||, CODE, READONLY, ALIGN=1

                  TIM_SetAutoreload PROC
;;;2267     */
;;;2268   void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
000000  8581              STRH     r1,[r0,#0x2c]
;;;2269   {
;;;2270     /* Check the parameters */
;;;2271     assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;2272     /* Set the Autoreload Register value */
;;;2273     TIMx->ARR = Autoreload;
;;;2274   }
000002  4770              BX       lr
;;;2275   
                          ENDP


                          AREA ||i.TIM_SetClockDivision||, CODE, READONLY, ALIGN=1

                  TIM_SetClockDivision PROC
;;;2430     */
;;;2431   void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
000000  8802              LDRH     r2,[r0,#0]
;;;2432   {
;;;2433     /* Check the parameters */
;;;2434     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
;;;2435     assert_param(IS_TIM_CKD_DIV(TIM_CKD));
;;;2436     /* Reset the CKD Bits */
;;;2437     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
000002  f64f43ff          MOV      r3,#0xfcff
000006  401a              ANDS     r2,r2,r3
000008  8002              STRH     r2,[r0,#0]
;;;2438     /* Set the CKD value */
;;;2439     TIMx->CR1 |= TIM_CKD;
00000a  8802              LDRH     r2,[r0,#0]
00000c  430a              ORRS     r2,r2,r1
00000e  8002              STRH     r2,[r0,#0]
;;;2440   }
000010  4770              BX       lr
;;;2441   
                          ENDP


                          AREA ||i.TIM_SetCompare1||, CODE, READONLY, ALIGN=1

                  TIM_SetCompare1 PROC
;;;2281     */
;;;2282   void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
000000  8681              STRH     r1,[r0,#0x34]
;;;2283   {
;;;2284     /* Check the parameters */
;;;2285     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
;;;2286     /* Set the Capture Compare1 Register value */
;;;2287     TIMx->CCR1 = Compare1;
;;;2288   }
000002  4770              BX       lr
;;;2289   
                          ENDP


                          AREA ||i.TIM_SetCompare2||, CODE, READONLY, ALIGN=1

                  TIM_SetCompare2 PROC
;;;2295     */
;;;2296   void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
000000  8701              STRH     r1,[r0,#0x38]
;;;2297   {
;;;2298     /* Check the parameters */
;;;2299     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;2300     /* Set the Capture Compare2 Register value */
;;;2301     TIMx->CCR2 = Compare2;
;;;2302   }
000002  4770              BX       lr
;;;2303   
                          ENDP


                          AREA ||i.TIM_SetCompare3||, CODE, READONLY, ALIGN=1

                  TIM_SetCompare3 PROC
;;;2309     */
;;;2310   void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
000000  8781              STRH     r1,[r0,#0x3c]
;;;2311   {
;;;2312     /* Check the parameters */
;;;2313     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;2314     /* Set the Capture Compare3 Register value */
;;;2315     TIMx->CCR3 = Compare3;
;;;2316   }
000002  4770              BX       lr
;;;2317   
                          ENDP


                          AREA ||i.TIM_SetCompare4||, CODE, READONLY, ALIGN=1

                  TIM_SetCompare4 PROC
;;;2323     */
;;;2324   void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
000000  f8a01040          STRH     r1,[r0,#0x40]
;;;2325   {
;;;2326     /* Check the parameters */
;;;2327     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;2328     /* Set the Capture Compare4 Register value */
;;;2329     TIMx->CCR4 = Compare4;
;;;2330   }
000004  4770              BX       lr
;;;2331   
                          ENDP


                          AREA ||i.TIM_SetCounter||, CODE, READONLY, ALIGN=1

                  TIM_SetCounter PROC
;;;2253     */
;;;2254   void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
000000  8481              STRH     r1,[r0,#0x24]
;;;2255   {
;;;2256     /* Check the parameters */
;;;2257     assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;2258     /* Set the Counter Register value */
;;;2259     TIMx->CNT = Counter;
;;;2260   }
000002  4770              BX       lr
;;;2261   
                          ENDP


                          AREA ||i.TIM_SetIC1Prescaler||, CODE, READONLY, ALIGN=1

                  TIM_SetIC1Prescaler PROC
;;;2342     */
;;;2343   void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
000000  8b02              LDRH     r2,[r0,#0x18]
;;;2344   {
;;;2345     /* Check the parameters */
;;;2346     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
;;;2347     assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
;;;2348     /* Reset the IC1PSC Bits */
;;;2349     TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
000002  f64f73f3          MOV      r3,#0xfff3
000006  401a              ANDS     r2,r2,r3
000008  8302              STRH     r2,[r0,#0x18]
;;;2350     /* Set the IC1PSC value */
;;;2351     TIMx->CCMR1 |= TIM_ICPSC;
00000a  8b02              LDRH     r2,[r0,#0x18]
00000c  430a              ORRS     r2,r2,r1
00000e  8302              STRH     r2,[r0,#0x18]
;;;2352   }
000010  4770              BX       lr
;;;2353   
                          ENDP


                          AREA ||i.TIM_SetIC2Prescaler||, CODE, READONLY, ALIGN=1

                  TIM_SetIC2Prescaler PROC
;;;2364     */
;;;2365   void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
000000  8b02              LDRH     r2,[r0,#0x18]
;;;2366   {
;;;2367     /* Check the parameters */
;;;2368     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;2369     assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
;;;2370     /* Reset the IC2PSC Bits */
;;;2371     TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
000002  f24f33ff          MOV      r3,#0xf3ff
000006  401a              ANDS     r2,r2,r3
000008  8302              STRH     r2,[r0,#0x18]
;;;2372     /* Set the IC2PSC value */
;;;2373     TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
00000a  8b02              LDRH     r2,[r0,#0x18]
00000c  060b              LSLS     r3,r1,#24
00000e  ea424213          ORR      r2,r2,r3,LSR #16
000012  8302              STRH     r2,[r0,#0x18]
;;;2374   }
000014  4770              BX       lr
;;;2375   
                          ENDP


                          AREA ||i.TIM_SetIC3Prescaler||, CODE, READONLY, ALIGN=1

                  TIM_SetIC3Prescaler PROC
;;;2386     */
;;;2387   void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
000000  8b82              LDRH     r2,[r0,#0x1c]
;;;2388   {
;;;2389     /* Check the parameters */
;;;2390     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;2391     assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
;;;2392     /* Reset the IC3PSC Bits */
;;;2393     TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
000002  f64f73f3          MOV      r3,#0xfff3
000006  401a              ANDS     r2,r2,r3
000008  8382              STRH     r2,[r0,#0x1c]
;;;2394     /* Set the IC3PSC value */
;;;2395     TIMx->CCMR2 |= TIM_ICPSC;
00000a  8b82              LDRH     r2,[r0,#0x1c]
00000c  430a              ORRS     r2,r2,r1
00000e  8382              STRH     r2,[r0,#0x1c]
;;;2396   }
000010  4770              BX       lr
;;;2397   
                          ENDP


                          AREA ||i.TIM_SetIC4Prescaler||, CODE, READONLY, ALIGN=1

                  TIM_SetIC4Prescaler PROC
;;;2408     */
;;;2409   void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
000000  8b82              LDRH     r2,[r0,#0x1c]
;;;2410   {  
;;;2411     /* Check the parameters */
;;;2412     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
;;;2413     assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
;;;2414     /* Reset the IC4PSC Bits */
;;;2415     TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
000002  f24f33ff          MOV      r3,#0xf3ff
000006  401a              ANDS     r2,r2,r3
000008  8382              STRH     r2,[r0,#0x1c]
;;;2416     /* Set the IC4PSC value */
;;;2417     TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
00000a  8b82              LDRH     r2,[r0,#0x1c]
00000c  060b              LSLS     r3,r1,#24
00000e  ea424213          ORR      r2,r2,r3,LSR #16
000012  8382              STRH     r2,[r0,#0x1c]
;;;2418   }
000014  4770              BX       lr
;;;2419   
                          ENDP


                          AREA ||i.TIM_TIxExternalClockConfig||, CODE, READONLY, ALIGN=1

                  TIM_TIxExternalClockConfig PROC
;;;1024     */
;;;1025   void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;1026                                   uint16_t TIM_ICPolarity, uint16_t ICFilter)
;;;1027   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
000008  4616              MOV      r6,r2
00000a  461f              MOV      r7,r3
;;;1028     /* Check the parameters */
;;;1029     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
;;;1030     assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
;;;1031     assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
;;;1032     assert_param(IS_TIM_IC_FILTER(ICFilter));
;;;1033     /* Configure the Timer Input Clock Source */
;;;1034     if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
00000c  2d60              CMP      r5,#0x60
00000e  d106              BNE      |L87.30|
;;;1035     {
;;;1036       TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
000010  463b              MOV      r3,r7
000012  2201              MOVS     r2,#1
000014  4631              MOV      r1,r6
000016  4620              MOV      r0,r4
000018  f7fffffe          BL       TI2_Config
00001c  e005              B        |L87.42|
                  |L87.30|
;;;1037     }
;;;1038     else
;;;1039     {
;;;1040       TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
00001e  463b              MOV      r3,r7
000020  2201              MOVS     r2,#1
000022  4631              MOV      r1,r6
000024  4620              MOV      r0,r4
000026  f7fffffe          BL       TI1_Config
                  |L87.42|
;;;1041     }
;;;1042     /* Select the Trigger source */
;;;1043     TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
00002a  4629              MOV      r1,r5
00002c  4620              MOV      r0,r4
00002e  f7fffffe          BL       TIM_SelectInputTrigger
;;;1044     /* Select the External clock mode1 */
;;;1045     TIMx->SMCR |= TIM_SlaveMode_External1;
000032  8920              LDRH     r0,[r4,#8]
000034  f0400007          ORR      r0,r0,#7
000038  8120              STRH     r0,[r4,#8]
;;;1046   }
00003a  e8bd81f0          POP      {r4-r8,pc}
;;;1047   
                          ENDP


                          AREA ||i.TIM_TimeBaseInit||, CODE, READONLY, ALIGN=2

                  TIM_TimeBaseInit PROC
;;;223      */
;;;224    void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
000000  2200              MOVS     r2,#0
;;;225    {
;;;226      uint16_t tmpcr1 = 0;
;;;227    
;;;228      /* Check the parameters */
;;;229      assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
;;;230      assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
;;;231      assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
;;;232    
;;;233      tmpcr1 = TIMx->CR1;  
000002  8802              LDRH     r2,[r0,#0]
;;;234    
;;;235      if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
000004  4b1d              LDR      r3,|L88.124|
000006  4298              CMP      r0,r3
000008  d00e              BEQ      |L88.40|
00000a  4b1d              LDR      r3,|L88.128|
00000c  4298              CMP      r0,r3
00000e  d00b              BEQ      |L88.40|
000010  f1b04f80          CMP      r0,#0x40000000
000014  d008              BEQ      |L88.40|
000016  4b1b              LDR      r3,|L88.132|
000018  4298              CMP      r0,r3
00001a  d005              BEQ      |L88.40|
;;;236         (TIMx == TIM4) || (TIMx == TIM5)) 
00001c  4b1a              LDR      r3,|L88.136|
00001e  4298              CMP      r0,r3
000020  d002              BEQ      |L88.40|
000022  4b1a              LDR      r3,|L88.140|
000024  4298              CMP      r0,r3
000026  d104              BNE      |L88.50|
                  |L88.40|
;;;237      {
;;;238        /* Select the Counter Mode */
;;;239        tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
000028  f64f738f          MOV      r3,#0xff8f
00002c  401a              ANDS     r2,r2,r3
;;;240        tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
00002e  884b              LDRH     r3,[r1,#2]
000030  431a              ORRS     r2,r2,r3
                  |L88.50|
;;;241      }
;;;242     
;;;243      if((TIMx != TIM6) && (TIMx != TIM7))
000032  4b17              LDR      r3,|L88.144|
000034  4298              CMP      r0,r3
000036  d007              BEQ      |L88.72|
000038  4b16              LDR      r3,|L88.148|
00003a  4298              CMP      r0,r3
00003c  d004              BEQ      |L88.72|
;;;244      {
;;;245        /* Set the clock division */
;;;246        tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
00003e  f64f43ff          MOV      r3,#0xfcff
000042  401a              ANDS     r2,r2,r3
;;;247        tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
000044  88cb              LDRH     r3,[r1,#6]
000046  431a              ORRS     r2,r2,r3
                  |L88.72|
;;;248      }
;;;249    
;;;250      TIMx->CR1 = tmpcr1;
000048  8002              STRH     r2,[r0,#0]
;;;251    
;;;252      /* Set the Autoreload value */
;;;253      TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
00004a  888b              LDRH     r3,[r1,#4]
00004c  8583              STRH     r3,[r0,#0x2c]
;;;254     
;;;255      /* Set the Prescaler value */
;;;256      TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
00004e  880b              LDRH     r3,[r1,#0]
000050  8503              STRH     r3,[r0,#0x28]
;;;257        
;;;258      if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
000052  4b0a              LDR      r3,|L88.124|
000054  4298              CMP      r0,r3
000056  d00b              BEQ      |L88.112|
000058  4b09              LDR      r3,|L88.128|
00005a  4298              CMP      r0,r3
00005c  d008              BEQ      |L88.112|
00005e  4b0e              LDR      r3,|L88.152|
000060  4298              CMP      r0,r3
000062  d005              BEQ      |L88.112|
000064  4b0d              LDR      r3,|L88.156|
000066  4298              CMP      r0,r3
000068  d002              BEQ      |L88.112|
00006a  4b0d              LDR      r3,|L88.160|
00006c  4298              CMP      r0,r3
00006e  d101              BNE      |L88.116|
                  |L88.112|
;;;259      {
;;;260        /* Set the Repetition Counter value */
;;;261        TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
000070  7a0b              LDRB     r3,[r1,#8]
000072  8603              STRH     r3,[r0,#0x30]
                  |L88.116|
;;;262      }
;;;263    
;;;264      /* Generate an update event to reload the Prescaler and the Repetition counter
;;;265         values immediately */
;;;266      TIMx->EGR = TIM_PSCReloadMode_Immediate;           
000074  2301              MOVS     r3,#1
000076  8283              STRH     r3,[r0,#0x14]
;;;267    }
000078  4770              BX       lr
;;;268    
                          ENDP

00007a  0000              DCW      0x0000
                  |L88.124|
                          DCD      0x40012c00
                  |L88.128|
                          DCD      0x40013400
                  |L88.132|
                          DCD      0x40000400
                  |L88.136|
                          DCD      0x40000800
                  |L88.140|
                          DCD      0x40000c00
                  |L88.144|
                          DCD      0x40001000
                  |L88.148|
                          DCD      0x40001400
                  |L88.152|
                          DCD      0x40014000
                  |L88.156|
                          DCD      0x40014400
                  |L88.160|
                          DCD      0x40014800

                          AREA ||i.TIM_TimeBaseStructInit||, CODE, READONLY, ALIGN=1

                  TIM_TimeBaseStructInit PROC
;;;725      */
;;;726    void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
000000  f64f71ff          MOV      r1,#0xffff
;;;727    {
;;;728      /* Set the default configuration */
;;;729      TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
000004  8081              STRH     r1,[r0,#4]
;;;730      TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
000006  2100              MOVS     r1,#0
000008  8001              STRH     r1,[r0,#0]
;;;731      TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
00000a  80c1              STRH     r1,[r0,#6]
;;;732      TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
00000c  8041              STRH     r1,[r0,#2]
;;;733      TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
00000e  7201              STRB     r1,[r0,#8]
;;;734    }
000010  4770              BX       lr
;;;735    
                          ENDP


                          AREA ||i.TIM_UpdateDisableConfig||, CODE, READONLY, ALIGN=1

                  TIM_UpdateDisableConfig PROC
;;;2081     */
;;;2082   void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
000000  b121              CBZ      r1,|L90.12|
;;;2083   {
;;;2084     /* Check the parameters */
;;;2085     assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;2086     assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;2087     if (NewState != DISABLE)
;;;2088     {
;;;2089       /* Set the Update Disable Bit */
;;;2090       TIMx->CR1 |= TIM_CR1_UDIS;
000002  8802              LDRH     r2,[r0,#0]
000004  f0420202          ORR      r2,r2,#2
000008  8002              STRH     r2,[r0,#0]
00000a  e004              B        |L90.22|
                  |L90.12|
;;;2091     }
;;;2092     else
;;;2093     {
;;;2094       /* Reset the Update Disable Bit */
;;;2095       TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
00000c  8802              LDRH     r2,[r0,#0]
00000e  f64f73fd          MOV      r3,#0xfffd
000012  401a              ANDS     r2,r2,r3
000014  8002              STRH     r2,[r0,#0]
                  |L90.22|
;;;2096     }
;;;2097   }
000016  4770              BX       lr
;;;2098   
                          ENDP


                          AREA ||i.TIM_UpdateRequestConfig||, CODE, READONLY, ALIGN=1

                  TIM_UpdateRequestConfig PROC
;;;2109     */
;;;2110   void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
000000  b121              CBZ      r1,|L91.12|
;;;2111   {
;;;2112     /* Check the parameters */
;;;2113     assert_param(IS_TIM_ALL_PERIPH(TIMx));
;;;2114     assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
;;;2115     if (TIM_UpdateSource != TIM_UpdateSource_Global)
;;;2116     {
;;;2117       /* Set the URS Bit */
;;;2118       TIMx->CR1 |= TIM_CR1_URS;
000002  8802              LDRH     r2,[r0,#0]
000004  f0420204          ORR      r2,r2,#4
000008  8002              STRH     r2,[r0,#0]
00000a  e004              B        |L91.22|
                  |L91.12|
;;;2119     }
;;;2120     else
;;;2121     {
;;;2122       /* Reset the URS Bit */
;;;2123       TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
00000c  8802              LDRH     r2,[r0,#0]
00000e  f64f73fb          MOV      r3,#0xfffb
000012  401a              ANDS     r2,r2,r3
000014  8002              STRH     r2,[r0,#0]
                  |L91.22|
;;;2124     }
;;;2125   }
000016  4770              BX       lr
;;;2126   
                          ENDP

