Return-Path: <SRS0=szhz=OQ=vger.kernel.org=linux-kernel-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-0.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID,
	DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM,
	HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SPF_PASS,URIBL_BLOCKED
	autolearn=unavailable autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id 23FC3C64EB1
	for <linux-kernel@archiver.kernel.org>; Fri,  7 Dec 2018 23:57:37 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id DD13F2085B
	for <linux-kernel@archiver.kernel.org>; Fri,  7 Dec 2018 23:57:36 +0000 (UTC)
Authentication-Results: mail.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="pZhDAXKE"
DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org DD13F2085B
Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com
Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726135AbeLGX5g (ORCPT
        <rfc822;linux-kernel@archiver.kernel.org>);
        Fri, 7 Dec 2018 18:57:36 -0500
Received: from mail-wr1-f68.google.com ([209.85.221.68]:36212 "EHLO
        mail-wr1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726109AbeLGX5f (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 7 Dec 2018 18:57:35 -0500
Received: by mail-wr1-f68.google.com with SMTP id u3so5318640wrs.3;
        Fri, 07 Dec 2018 15:57:34 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc;
        bh=zuI5BM8BJUUW4hwIYwyotIWwbWzJMAnMpCLQgttFJfg=;
        b=pZhDAXKEaTKTh78xyN+jQ5G0IzwQT1+ANOi6LzfODi9q9VGsK5AZ/lZYn7HYggHQp/
         cG1j2s5kgkt4803H22UidaqyFuhmjil/IkiJGG30U+8x+R2dKOx7YQRnp2xyMFDwyeP8
         UgemmGRBirxJBxcifXXBLJx+anmRPSEqpj/S1l7CY7yOs1voNLRUhJA4UN3hL4pAr0XY
         U4hDZJ6I6NNTL8/nePzE6gva7u0zo6xwfQQeTqj8xiDacceQ5Z7xpv9rViq9OhPqNBVn
         RLReTM5Qk1VMbvleaN4r4irsruA3tHw4jl0owFQXQy4EMc2MVNBDSHkImkDULrFyypLo
         YtTg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc;
        bh=zuI5BM8BJUUW4hwIYwyotIWwbWzJMAnMpCLQgttFJfg=;
        b=HAZ6o9hWnZcQEst1VmI1WPS+2LHcYfnmMLQNNMr3AyB5IHbESutmIcVHhw4cT2arKB
         JgnyhCYH8VDO89bfvVkckAZiLyEKz7vbtQXasp5QCpGpYUc5/UdbqjcWTeACJgEg4+Xv
         Xv3sL7JCuCW9GwetzI+SOchYiG961wUTEPlCpOPYfUE9FtbZeHtfUjUEfxkrjHdXVRC1
         za98fUO1hP1oLSE84oByBiJzmaQc4DwWltPviIF3tWcZOzCVWKZWMOW1yBWrdLgOtYqs
         auCarLqscInvqtmYZ+Ufj4BH/XbJxmk9CNvpfntX7lpKpdKxfB/wGSbncioGIWyHyDjC
         uHmA==
X-Gm-Message-State: AA+aEWYGGvYmo6ZPYwBHjkaDdmd8BO2X5VpX5zEB444mQTiH934WuBZ9
        JRp1/UyIkvloPxmNQKMzw2U2BoIPWvjJ+QbP20E=
X-Google-Smtp-Source: AFSGD/WL1oHGjZyMqbJ2Cj2+h9N8Zpnbse6pWA7TZs4OfiVuEGXVoOtbCXdDi8mAqAWcz/S1c6CMhs4Pe19V6NUvk9k=
X-Received: by 2002:a5d:4b01:: with SMTP id v1mr3202946wrq.5.1544227053060;
 Fri, 07 Dec 2018 15:57:33 -0800 (PST)
MIME-Version: 1.0
References: <20181206074555.19579-1-andrew.smirnov@gmail.com>
 <1544092136.3709.57.camel@pengutronix.de> <CAHQ1cqFeJtxnpfzqWVQ3T9Sv=gfw+cvZZw-uKnZV7pxJg_S+EA@mail.gmail.com>
 <20181207131113.GA427@centauri.lan>
In-Reply-To: <20181207131113.GA427@centauri.lan>
From:   Andrey Smirnov <andrew.smirnov@gmail.com>
Date:   Fri, 7 Dec 2018 15:57:21 -0800
Message-ID: <CAHQ1cqFtnSrP=kNzZrFb7kf4i0-zn90k9JFpektFhh-5_HenBA@mail.gmail.com>
Subject: Re: [PATCH] PCI: controller: dwc: Make PCI_IMX6 depend on PCIEPORTBUS
To:     niklas.cassel@linaro.org
Cc:     Lucas Stach <l.stach@pengutronix.de>, linux-pci@vger.kernel.org,
        Bjorn Helgaas <bhelgaas@google.com>,
        Chris Healy <cphealy@gmail.com>,
        Leonard Crestez <leonard.crestez@nxp.com>,
        Dong Aisheng <aisheng.dong@nxp.com>,
        Richard Zhu <hongxing.zhu@nxp.com>, linux-imx@nxp.com,
        linux-arm-kernel <linux-arm-kernel@lists.infradead.org>,
        linux-kernel <linux-kernel@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Fri, Dec 7, 2018 at 5:11 AM Niklas Cassel <niklas.cassel@linaro.org> wrote:
>
> On Thu, Dec 06, 2018 at 08:55:13PM -0800, Andrey Smirnov wrote:
> > On Thu, Dec 6, 2018 at 2:28 AM Lucas Stach <l.stach@pengutronix.de> wrote:
> > >
> > > Am Mittwoch, den 05.12.2018, 23:45 -0800 schrieb Andrey Smirnov:
> > > > Building a kernel with CONFIG_PCI_IMX6=y, but CONFIG_PCIEPORTBUS=n
> > > > produces a system where built-in PCIE bridge (16c3:abcd) isn't bound
> > > > to pcieport driver. This, in turn, results in a PCIE bus that is
> > > > capable of enumerating attached PCIE device, but lacks functional
> > > > interrupt support.
> > >
> > > This is odd. AFAIK PCI port services are a totally optional thing and
> > > them being absent should not lead to a non-functional PCI bus. So I
> > > would really like to see some deeper analysis what is going on here.
> > >
> >
> > AFAICT, this is due to pcieport driver enabling MSI of the bridge
> > device (16c3:abcd) via pcie_port_device_register() ->
> > pcie_init_service_irqs() -> pcie_port_enable_irq_vec() -> etc.
> >
> > I did an experiment on a i.MX8MQ/PCIE -> i210 setup I have: I disabled
> > CONFIG_PCIEPORTBUS and hacked igb_main.c enough to make the i210
> > driver believe it should fall back onto legacy interrupts. Even
> > without pcieport present in the system, i210 worked as expected via
> > legacy interrupts, which seems to collaborate my conjecture above.
> >
> > Thanks,
> > Andrey Smirnov
>
> IIUC PCIEPORTBUS should not be needed for MSIs to work,
> it is only needed if you want e.g. PME or AER.
>
> The difference is that if PCIEPORTBUS is enabled, a MSI irq vector will be
> allocated for the Root Complex itself, so that it can send an irq when
> e.g. AER has detected an error.
>
>
> If we disregard that MSI handling is currently broken on DWC PCIe:
> https://marc.info/?l=linux-pci&m=154214986924244&w=2
> It is very possible to have MSIs on dragonboard 820c, which also
> uses the DWC PCIe controller, without having PCIEPORTBUS selected:
>
> # zcat /proc/config.gz | grep -E "PCIE_QCOM|PCIEPORTBUS"
> # CONFIG_PCIEPORTBUS is not set
> CONFIG_PCIE_QCOM=y
>
>
> # lspci -v -s 0000:00:00.0
> 0000:00:00.0 PCI bridge: Qualcomm Device 0104 (prog-if 00 [Normal decode])
>         ...
>         Capabilities: [50] MSI: Enable- Count=1/32 Maskable+ 64bit+
>
> # lspci -v -s 0000:01:00.0
> 0000:01:00.0 Network controller: Qualcomm Atheros QCA6174 802.11ac Wireless Network Adapter (rev 32)
>         ...
>         Capabilities: [50] MSI: Enable+ Count=1/8 Maskable+ 64bit-
>
>
> # cat /proc/interrupts | grep MSI
>  70:       5620          0          0          0   PCI-MSI 524288 Edge      ath10k_pci
>
> So perhaps this is a bug specific to imx6?
>

Yeah, that seems entirely plausible. I reached out to NXP via one of
the support channels to clarify. I'll report if I hear back from them.

Thanks,
Andrey Smirnov
