EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# MC14071BDG
#
DEF MC14071BDG U 0 40 Y Y 1 L N
F0 "U" -214 752 50 H V L BNN
F1 "MC14071BDG" -210 -1011 50 H V L BNN
F2 "SOIC127P600X175-14N" 0 0 50 H I L BNN
F3 "Unavailable" 0 0 50 H I L BNN
F4 "MC14071BDG" 0 0 50 H I L BNN
F5 "None" 0 0 50 H I L BNN
F6 "MC14071B Series 3 to 18 Vdc CMOS Quad 2-Input OR Gate - SOIC-14" 0 0 50 H I L BNN
F7 "SOIC-14 ON Semiconductor" 0 0 50 H I L BNN
F8 "ON Semiconductor" 0 0 50 H I L BNN
DRAW
P 2 0 0 16 -500 700 -500 -900 N
P 2 0 0 16 -500 -900 500 -900 N
P 2 0 0 16 500 -900 500 700 N
P 2 0 0 16 500 700 -500 700 N
X VDD 14 -700 500 200 R 40 40 0 0 W 
X IN_1A 1 -700 300 200 R 40 40 0 0 I 
X IN_1B 5 -700 200 200 R 40 40 0 0 I 
X IN_1C 8 -700 100 200 R 40 40 0 0 I 
X IN_1D 12 -700 0 200 R 40 40 0 0 I 
X IN_2A 2 -700 -200 200 R 40 40 0 0 I 
X IN_2B 6 -700 -300 200 R 40 40 0 0 I 
X IN_2C 9 -700 -400 200 R 40 40 0 0 I 
X IN_2D 13 -700 -500 200 R 40 40 0 0 I 
X VSS 7 -700 -700 200 R 40 40 0 0 P 
X OUTA 3 700 500 200 L 40 40 0 0 O 
X OUTB 4 700 400 200 L 40 40 0 0 O 
X OUTC 10 700 300 200 L 40 40 0 0 O 
X OUTD 11 700 200 200 L 40 40 0 0 O 
ENDDRAW
ENDDEF
#
# End Library