4 /*n_tbl*/
3 /*nreg*/
/*block 0 for 800 x 600*/
129 /*n_entry*/
0    /*tblidx_min*/
0x30 /*sensorMode of this tbl*/
32 /*expidx0_tvscale*/
16 /*exp_tvscale*/
2 /*n_burst_tbl(loop number)*/
0x45
0
0x10
0
0x04
0
/*loop1 for n_burst_tbl*/
68 /*n_entry_burst*/
2  /*nbyte_entry*/
0  /*burstidx_min*/
2  /*nreg_involved*/
/*loop1 for nreg_involved*/
1  /*reg# in template*/
3  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
2  /*reg# in template*/
0  /*lsb right shift*/
8  /*lsb left shift*/
3  /*nbit_mask*/
/*loop1 ends for nreg_involved*/
/*contains for n_entry_burst*/
88
2
63
2
38
2
90
2
65
2
40
2
17
2
79
2
54
2
30
2
7
2
84
2
59
2
35
2
11
2
245
1
88
2
63
2
38
2
15
2
249
1
227
1
207
1
79
2
54
2
30
2
7
2
241
1
220
1
200
1
180
1
162
1
88
2
63
2
38
2
15
2
249
1
227
1
207
1
187
1
168
1
150
1
133
1
117
1
101
1
86
1
71
1
57
1
88
2
63
2
38
2
15
2
249
1
227
1
207
1
187
1
168
1
150
1
133
1
117
1
101
1
86
1
71
1
57
1
44
1
31
1
19
1
7
1
/*end contains loop 1 for n_burst_tbl*/
/*loop2 for n_burst_tbl*/
61 /*n_entry_burst*/
1  /*nbyte_entry*/
68  /*burstidx_min*/
2  /*nreg_involved*/
/*loop2 for nreg_involved*/
1  /*reg# in template*/
3  /*lsb right shift*/
8  /*lsb left shift*/
5  /*nbit_mask*/
2  /*reg# in template*/
0  /*lsb right shift*/
8  /*lsb left shift*/
3  /*nbit_mask*/
/*loop2 ends for nreg_involved */
/*contains for n_entry_burst*/
252
242
231
222
212
203
195
186
178
171
164
157
150
144
138
132
126
121
116
111
106
102
97
93
89
85
82
78
75
72
69
66
63
60
58
55
53
51
49
47
45
43
41
39
38
36
34
33
32
30
29
28
27
25
24
23
22
21
20
20
19
/* end contains loop 2 for n_burst_tbl*/
/*loop3 for V-count */
1
0 /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop3 for n_vtbl*/
48 /*n_vidx*/
1  /*nbyte_entry*/
0  /*vmin*/
2 /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
/*contains*/
7
7
7
6
6
6
6
5
5
5
5
4
4
4
4
4
3
3
3
3
3
3
3
2
2
2
2
2
2
2
2
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
/*end loop3 for V-count */
0
0
64 /*etable,n_eidx,emin,escale in evtbl*/
/*block 0 for 800 x 600 end*/
/*block 1 for 1280 x 960*/
129 /*n_entry*/
0    /*tblidx_min*/
0x31 /*sensorMode of this tbl*/
32 /*expidx0_tvscale*/
16 /*exp_tvscale*/
2 /*n_burst_tbl(loop number)*/
0x45
0
0x10
0
0x04
0
/*loop1 for n_burst_tbl*/
68 /*n_entry_burst*/
2  /*nbyte_entry*/
0  /*burstidx_min*/
2  /*nreg_involved*/
/*loop1 for nreg_involved*/
1  /*reg# in template*/
3  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
2  /*reg# in template*/
0  /*lsb right shift*/
8  /*lsb left shift*/
3  /*nbit_mask*/
/*loop1 ends for nreg_involved*/
/*contains for n_entry_burst*/
192
3
151
3
112
3
75
3
39
3
198
3
157
3
118
3
81
3
45
3
10
3
233
2
183
3
143
3
104
3
67
3
32
3
254
2
222
2
191
2
161
2
198
3
157
3
118
3
81
3
45
3
10
3
233
2
202
2
171
2
142
2
115
2
88
2
63
2
38
2
15
2
249
1
198
3
157
3
118
3
81
3
45
3
10
3
233
2
202
2
171
2
142
2
115
2
88
2
63
2
38
2
15
2
249
1
227
1
207
1
187
1
168
1
150
1
133
1
117
1
101
1
86
1
71
1
57
1
44
1
31
1
19
1
7
1
/*end contains loop 1 for n_burst_tbl*/
/*loop2 for n_burst_tbl*/
61 /*n_entry_burst*/
1  /*nbyte_entry*/
68  /*burstidx_min*/
2  /*nreg_involved*/
/*loop2 for nreg_involved*/
1  /*reg# in template*/
3  /*lsb right shift*/
8  /*lsb left shift*/
5  /*nbit_mask*/
2  /*reg# in template*/
0  /*lsb right shift*/
8  /*lsb left shift*/
3  /*nbit_mask*/
/*loop2 ends for nreg_involved */
/*contains for n_entry_burst*/
252
242
231
222
212
203
195
186
178
171
164
157
150
144
138
132
126
121
116
111
106
102
97
93
89
85
82
78
75
72
69
66
63
60
58
55
53
51
49
47
45
43
41
39
38
36
34
33
32
30
29
28
27
25
24
23
22
21
20
20
19
/* end contains loop 2 for n_burst_tbl*/
/*loop3 for V-count */
1
0 /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop3 for n_vtbl*/
37 /*n_vidx*/
1  /*nbyte_entry*/
0  /*vmin*/
2 /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
/*contains*/
4
4
4
4
4
3
3
3
3
3
3
3
2
2
2
2
2
2
2
2
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
/*end loop3 for V-count */
0
0
64 /*etable,n_eidx,emin,escale in evtbl*/
/*block 1 for 1280 x 960 end*/
/*block 2 for n_tbl snap rolling 3240 x 2025 */
161 /*n_entry*/
0    /*tblidx_min*/
0x40 /*sensorMode of this tbl*/
0  /*expidx0_tvscale*/
16 /*exp_tvscale*/
2 /*n_burst_tbl*/
0x45
0
0x10
0
0x04
0
/*loop1 for n_burst_tbl*/
78 /*n_entry_burst*/
2  /*nbyte_entry*/
0 /*burstidx_min*/
2  /*nreg_involved*/
/*loop1 for nreg_involved*/
1  /*reg# in template*/
3  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
2  /*reg# in template*/
0  /*lsb right shift*/
8  /*lsb left shift*/
3  /*nbit_mask*/
/*loop1 for nreg_involved ends*/
/*contains for n_entry_burst*/
53
7
231
6
156
6
84
6
15
6
206
5
105
7
25
7
204
6
130
6
59
6
248
5
183
5
121
5
61
5
135
7
53
7
231
6
156
6
84
6
15
6
206
5
143
5
82
5
25
5
225
4
172
4
122
4
73
4
27
4
238
3
135
7
53
7
231
6
156
6
84
6
15
6
206
5
143
5
82
5
25
5
225
4
172
4
122
4
73
4
27
4
238
3
195
3
155
3
115
3
78
3
42
3
8
3
231
2
199
2
169
2
140
2
113
2
86
2
61
2
37
2
13
2
247
1
226
1
205
1
186
1
167
1
149
1
132
1
115
1
100
1
85
1
70
1
56
1
43
1
30
1
18
1
7
1
/*end contains loop 1 for n_burst_tbl*/
/*loop2 for n_burst_tbl*/
83 /*n_entry_burst*/
1  /*nbyte_entry*/
78  /*burstidx_min*/
2  /*nreg_involved*/
/*loop2 for nreg_involved*/
1  /*reg# in template*/
3  /*lsb right shift*/
8  /*lsb left shift*/
5  /*nbit_mask*/
2  /*reg# in template*/
0  /*lsb right shift*/
8  /*lsb left shift*/
3  /*nbit_mask*/
/*loop2 ends for nreg_involved */
/*contains for n_entry_burst*/
252
241
231
221
211
203
194
186
178
170
163
156
150
143
137
131
126
120
115
110
106
101
97
93
89
85
82
78
75
72
69
66
63
60
58
55
53
51
48
46
44
43
41
39
37
36
34
33
31
30
29
28
26
25
24
23
22
21
20
20
19
18
17
16
16
15
14
14
13
13
12
12
11
11
10
10
9
9
9
8
8
8
7
/*end contains loop2 for n_burst_tbl */
/*loop3 for V-count */
1
0 /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop3 for n_vtbl*/
31
1
0
2 /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
/*contains*/
3
3
3
3
3
3
2
2
2
2
2
2
2
2
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
/*end loop3*/
0
0
64 /*etable,n_eidx,emin,escale in N-th ev*/
/*end block2 for n_tbl snap rolling 3240 x 2025 */
/*block 3 for n_tbl snap frame 3240 x 2025 */
161 /*n_entry*/
0    /*tblidx_min*/
0x41 /*sensorMode of this tbl*/
0  /*expidx0_tvscale*/
16 /*exp_tvscale*/
2 /*n_burst_tbl*/
0x45
0
0x10
0
0x04
0
/*loop1 for n_burst_tbl*/
78 /*n_entry_burst*/
2  /*nbyte_entry*/
0 /*burstidx_min*/
3  /*nreg_involved*/
/*loop1 for nreg_involved*/
0  /*reg# in template*/
11  /*lsb right shift*/
8  /*lsb left shift*/
6  /*nbit_mask*/
1  /*reg# in template*/
3  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
2  /*reg# in template*/
0  /*lsb right shift*/
8  /*lsb left shift*/
3  /*nbit_mask*/
/*loop1 for nreg_involved ends*/
/*contains for n_entry_burst*/
212
28
155
27
112
26
81
25
62
24
55
23
59
22
74
21
99
20
133
19
177
18
231
17
36
17
106
16
184
15
13
15
106
14
206
13
56
13
168
12
31
12
155
11
29
11
165
10
49
10
195
9
89
9
243
8
146
8
53
8
220
7
135
7
53
7
231
6
156
6
84
6
15
6
206
5
143
5
82
5
25
5
225
4
172
4
122
4
73
4
27
4
238
3
195
3
155
3
115
3
78
3
42
3
8
3
231
2
199
2
169
2
140
2
113
2
86
2
61
2
37
2
13
2
247
1
226
1
205
1
186
1
167
1
149
1
132
1
115
1
100
1
85
1
70
1
56
1
43
1
30
1
18
1
7
1
/*end contains loop 1 for n_burst_tbl*/
/*loop2 for n_burst_tbl*/
83 /*n_entry_burst*/
1  /*nbyte_entry*/
78  /*burstidx_min*/
2  /*nreg_involved*/
/*loop2 for nreg_involved*/
1  /*reg# in template*/
3  /*lsb right shift*/
8  /*lsb left shift*/
5  /*nbit_mask*/
2  /*reg# in template*/
0  /*lsb right shift*/
8  /*lsb left shift*/
3  /*nbit_mask*/
/*loop2 ends for nreg_involved */
/*contains for n_entry_burst*/
252
241
231
221
211
203
194
186
178
170
163
156
150
143
137
131
126
120
115
110
106
101
97
93
89
85
82
78
75
72
69
66
63
60
58
55
53
51
48
46
44
43
41
39
37
36
34
33
31
30
29
28
26
25
24
23
22
21
20
20
19
18
17
16
16
15
14
14
13
13
12
12
11
11
10
10
9
9
9
8
8
8
7
/*end contains loop2 for n_burst_tbl */
/*loop3 for V-count */
2
0xff /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop3 for n_vtbl*/
85
2
0
0xff /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
/*contains*/
16
39
104
37
210
35
77
34
217
32
116
31
31
30
216
28
159
27
115
26
84
25
65
24
58
23
62
22
77
21
101
20
136
19
180
18
233
17
39
17
108
16
186
15
16
15
108
14
208
13
58
13
170
12
33
12
157
11
31
11
166
10
51
10
196
9
90
9
245
8
147
8
54
8
221
7
136
7
54
7
232
6
157
6
85
6
16
6
207
5
143
5
83
5
25
5
226
4
173
4
122
4
74
4
27
4
239
3
196
3
155
3
116
3
78
3
43
3
8
3
231
2
200
2
170
2
141
2
113
2
87
2
61
2
37
2
14
2
247
1
226
1
206
1
186
1
167
1
149
1
132
1
116
1
100
1
85
1
70
1
57
1
43
1
31
1
18
1
7
1
/*end loop3*/
/*loop4 for n_vtbl*/
76
1
85
0xff /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
/*contains*/
252
241
231
221
212
203
194
186
178
170
163
156
150
143
137
131
126
120
115
110
106
101
97
93
89
85
82
78
75
72
69
66
63
60
58
55
53
51
49
46
44
43
41
39
37
36
34
33
31
30
29
28
26
25
24
23
22
21
20
20
19
18
17
16
16
15
14
14
13
13
12
12
11
11
10
10
/*end loop4*/
0
0
64 /*etable,n_eidx,emin,escale in N-th ev*/
/* end block 3 for n_tbl snap frame 3240 x 2025 */