$date
	Sat Sep 05 23:36:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module U1 $end
$var wire 1 " clk $end
$var wire 2 & d [1:0] $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var reg 2 ' q [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
0%
0$
0#
0"
x!
$end
#1
b1 &
1#
#2
b0 &
0#
#3
b1 &
1#
#5
1!
b1 '
1"
#7
0!
b0 '
1$
#10
0"
#11
0$
#13
1%
#15
1!
b1 '
0%
1"
#17
0!
b0 '
1$
#20
0"
#25
1"
#30
0"
#35
1"
#37
