<stg><name>makePatch_alignedToLine</name>


<trans_list>

<trans id="219" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight

]]></Node>
<StgValue><ssdm name="leftRight_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top

]]></Node>
<StgValue><ssdm name="z_top_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:6 %init_patch_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_V_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:7 %init_patch_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_V_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:8 %init_patch_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_V_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:9 %init_patch_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_V_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:10 %init_patch_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_V_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:11 %NPpatches_superpoints_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_0_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:12 %NPpatches_superpoints_1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_1_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:13 %NPpatches_superpoints_2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_2_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:14 %NPpatches_superpoints_3_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_3_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:15 %NPpatches_superpoints_4_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_4_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:16 %NPpatches_parameters_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64">
<![CDATA[
:17 %NPpatches_parameters_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:18 %NPpatches_parameters_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64">
<![CDATA[
:19 %NPpatches_parameters_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:20 %NPpatches_parameters_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:21 %br_ln1116 = br void

]]></Node>
<StgValue><ssdm name="br_ln1116"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten13 = phi i8 0, void, i8 %add_ln1116_2, void %.split197

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %a = phi i3 0, void, i3 %select_ln1116_3, void %.split197

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i7 0, void, i7 %select_ln1118_6, void %.split197

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3 %b = phi i5 0, void, i5 %select_ln1118_5, void %.split197

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:4 %c = phi i2 0, void, i2 %add_ln1120, void %.split197

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %add_ln1116_2 = add i8 %indvar_flatten13, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1116_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln1116 = icmp_eq  i8 %indvar_flatten13, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln1116"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln1116 = br i1 %icmp_ln1116, void %.split23, void %.preheader27.preheader

]]></Node>
<StgValue><ssdm name="br_ln1116"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split23:0 %add_ln1116 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split23:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1120_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split23:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split23:3 %icmp_ln1118 = icmp_eq  i7 %indvar_flatten, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln1118"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split23:4 %select_ln1116 = select i1 %icmp_ln1118, i5 0, i5 %b

]]></Node>
<StgValue><ssdm name="select_ln1116"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split23:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split23:6 %xor_ln1116 = xor i1 %icmp_ln1118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1116"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split23:7 %icmp_ln1120 = icmp_eq  i2 %c, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1120"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split23:8 %and_ln1116 = and i1 %icmp_ln1120, i1 %xor_ln1116

]]></Node>
<StgValue><ssdm name="and_ln1116"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split23:9 %select_ln1116_3 = select i1 %icmp_ln1118, i3 %add_ln1116, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln1116_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split23:10 %add_ln1118 = add i5 %select_ln1116, i5 1

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split23:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1118_2_VITIS_LOOP_1120_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split23:12 %or_ln1118 = or i1 %and_ln1116, i1 %icmp_ln1118

]]></Node>
<StgValue><ssdm name="or_ln1118"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split23:13 %select_ln1118 = select i1 %or_ln1118, i2 0, i2 %c

]]></Node>
<StgValue><ssdm name="select_ln1118"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="5">
<![CDATA[
.split23:14 %trunc_ln1122 = trunc i5 %add_ln1118

]]></Node>
<StgValue><ssdm name="trunc_ln1122"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="5">
<![CDATA[
.split23:15 %trunc_ln1122_2 = trunc i5 %b

]]></Node>
<StgValue><ssdm name="trunc_ln1122_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split23:16 %select_ln1116_4 = select i1 %icmp_ln1118, i4 0, i4 %trunc_ln1122_2

]]></Node>
<StgValue><ssdm name="select_ln1116_4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split23:17 %select_ln1118_4 = select i1 %and_ln1116, i4 %trunc_ln1122, i4 %select_ln1116_4

]]></Node>
<StgValue><ssdm name="select_ln1118_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.split23:18 %tmp_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln1118_4, i1 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split23:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split23:20 %select_ln1118_5 = select i1 %and_ln1116, i5 %add_ln1118, i5 %select_ln1116

]]></Node>
<StgValue><ssdm name="select_ln1118_5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="2">
<![CDATA[
.split23:21 %zext_ln1122 = zext i2 %select_ln1118

]]></Node>
<StgValue><ssdm name="zext_ln1122"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split23:22 %add_ln1122 = add i5 %tmp_cast, i5 %zext_ln1122

]]></Node>
<StgValue><ssdm name="add_ln1122"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="5">
<![CDATA[
.split23:23 %zext_ln1122_2 = zext i5 %add_ln1122

]]></Node>
<StgValue><ssdm name="zext_ln1122_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:24 %init_patch_V_0_addr = getelementptr i32 %init_patch_V_0, i64 0, i64 %zext_ln1122_2

]]></Node>
<StgValue><ssdm name="init_patch_V_0_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:25 %init_patch_V_1_addr = getelementptr i32 %init_patch_V_1, i64 0, i64 %zext_ln1122_2

]]></Node>
<StgValue><ssdm name="init_patch_V_1_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:26 %init_patch_V_2_addr = getelementptr i32 %init_patch_V_2, i64 0, i64 %zext_ln1122_2

]]></Node>
<StgValue><ssdm name="init_patch_V_2_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:27 %init_patch_V_3_addr = getelementptr i32 %init_patch_V_3, i64 0, i64 %zext_ln1122_2

]]></Node>
<StgValue><ssdm name="init_patch_V_3_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:28 %init_patch_V_4_addr = getelementptr i32 %init_patch_V_4, i64 0, i64 %zext_ln1122_2

]]></Node>
<StgValue><ssdm name="init_patch_V_4_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split23:29 %specloopname_ln1120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln1120"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.split23:30 %switch_ln1122 = switch i3 %select_ln1116_3, void %branch4, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3

]]></Node>
<StgValue><ssdm name="switch_ln1122"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch3:0 %store_ln1122 = store i32 0, i5 %init_patch_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln1122"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln1122 = br void %.split197

]]></Node>
<StgValue><ssdm name="br_ln1122"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch2:0 %store_ln1122 = store i32 0, i5 %init_patch_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln1122"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln1122 = br void %.split197

]]></Node>
<StgValue><ssdm name="br_ln1122"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch1:0 %store_ln1122 = store i32 0, i5 %init_patch_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln1122"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln1122 = br void %.split197

]]></Node>
<StgValue><ssdm name="br_ln1122"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch0:0 %store_ln1122 = store i32 0, i5 %init_patch_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln1122"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln1122 = br void %.split197

]]></Node>
<StgValue><ssdm name="br_ln1122"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_3" val="!0"/>
<literal name="select_ln1116_3" val="!1"/>
<literal name="select_ln1116_3" val="!2"/>
<literal name="select_ln1116_3" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch4:0 %store_ln1122 = store i32 0, i5 %init_patch_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln1122"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_3" val="!0"/>
<literal name="select_ln1116_3" val="!1"/>
<literal name="select_ln1116_3" val="!2"/>
<literal name="select_ln1116_3" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln1122 = br void %.split197

]]></Node>
<StgValue><ssdm name="br_ln1122"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split197:0 %add_ln1120 = add i2 %select_ln1118, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1120"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split197:1 %add_ln1118_2 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1118_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split197:2 %select_ln1118_6 = select i1 %icmp_ln1118, i7 1, i7 %add_ln1118_2

]]></Node>
<StgValue><ssdm name="select_ln1118_6"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.split197:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader27.preheader:0 %br_ln1134 = br void %.preheader27

]]></Node>
<StgValue><ssdm name="br_ln1134"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader27:0 %init_patch_size_0 = phi i8 %init_patch_size, void %.split17, i8 0, void %.preheader27.preheader

]]></Node>
<StgValue><ssdm name="init_patch_size_0"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader27:1 %ppl_0 = phi i32 %ppl_ret, void %.split17, i32 %p_read_4, void %.preheader27.preheader

]]></Node>
<StgValue><ssdm name="ppl_0"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader27:2 %i = phi i3 %add_ln1134, void %.split17, i3 0, void %.preheader27.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader27:3 %add_ln1134 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1134"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader27:4 %icmp_ln1134 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1134"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader27:5 %empty_114 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader27:6 %br_ln1134 = br i1 %icmp_ln1134, void %.split17, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1134"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="3" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="8" op_13_bw="32" op_14_bw="25" op_15_bw="26" op_16_bw="32">
<![CDATA[
.split17:1 %call_ret1 = call i40 @makeSuperPoint_alignedToLine8, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %GDarrayDecoded, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln1141 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1141"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:0 %specloopname_ln1134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln1134"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="3" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="8" op_13_bw="32" op_14_bw="25" op_15_bw="26" op_16_bw="32">
<![CDATA[
.split17:1 %call_ret1 = call i40 @makeSuperPoint_alignedToLine8, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %GDarrayDecoded, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="40">
<![CDATA[
.split17:2 %ppl_ret = extractvalue i40 %call_ret1

]]></Node>
<StgValue><ssdm name="ppl_ret"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="40">
<![CDATA[
.split17:3 %init_patch_size = extractvalue i40 %call_ret1

]]></Node>
<StgValue><ssdm name="init_patch_size"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.split17:4 %br_ln0 = br void %.preheader27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten35 = phi i8 %add_ln1141_2, void %.split1115, i8 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten35"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %b_3 = phi i3 %select_ln1141_3, void %.split1115, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten21 = phi i7 %select_ln1143_6, void %.split1115, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c_3 = phi i5 %select_ln1143_5, void %.split1115, i5 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %d = phi i2 %add_ln1145, void %.split1115, i2 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:5 %add_ln1141_2 = add i8 %indvar_flatten35, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1141_2"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:7 %icmp_ln1141 = icmp_eq  i8 %indvar_flatten35, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln1141"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln1141 = br i1 %icmp_ln1141, void %.preheader, void %.preheader26.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1141"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln1141 = add i3 %b_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1141"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1141_4_VITIS_LOOP_1143_5_VITIS_LOOP_1145_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_115 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3 %icmp_ln1143 = icmp_eq  i7 %indvar_flatten21, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln1143"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:4 %select_ln1141 = select i1 %icmp_ln1143, i5 0, i5 %c_3

]]></Node>
<StgValue><ssdm name="select_ln1141"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:6 %xor_ln1141 = xor i1 %icmp_ln1143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1141"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:7 %icmp_ln1145 = icmp_eq  i2 %d, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1145"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %and_ln1141 = and i1 %icmp_ln1145, i1 %xor_ln1141

]]></Node>
<StgValue><ssdm name="and_ln1141"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:9 %select_ln1141_3 = select i1 %icmp_ln1143, i3 %add_ln1141, i3 %b_3

]]></Node>
<StgValue><ssdm name="select_ln1141_3"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:10 %add_ln1143 = add i5 %select_ln1141, i5 1

]]></Node>
<StgValue><ssdm name="add_ln1143"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1143_5_VITIS_LOOP_1145_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %or_ln1143 = or i1 %and_ln1141, i1 %icmp_ln1143

]]></Node>
<StgValue><ssdm name="or_ln1143"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:13 %select_ln1143 = select i1 %or_ln1143, i2 0, i2 %d

]]></Node>
<StgValue><ssdm name="select_ln1143"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="5">
<![CDATA[
.preheader:14 %trunc_ln1147 = trunc i5 %add_ln1143

]]></Node>
<StgValue><ssdm name="trunc_ln1147"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="5">
<![CDATA[
.preheader:15 %trunc_ln1147_2 = trunc i5 %c_3

]]></Node>
<StgValue><ssdm name="trunc_ln1147_2"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:16 %select_ln1141_4 = select i1 %icmp_ln1143, i4 0, i4 %trunc_ln1147_2

]]></Node>
<StgValue><ssdm name="select_ln1141_4"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:17 %select_ln1143_4 = select i1 %and_ln1141, i4 %trunc_ln1147, i4 %select_ln1141_4

]]></Node>
<StgValue><ssdm name="select_ln1143_4"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader:18 %tmp_110_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln1143_4, i1 0

]]></Node>
<StgValue><ssdm name="tmp_110_cast"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:20 %select_ln1143_5 = select i1 %and_ln1141, i5 %add_ln1143, i5 %select_ln1141

]]></Node>
<StgValue><ssdm name="select_ln1143_5"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="2">
<![CDATA[
.preheader:21 %zext_ln1147 = zext i2 %select_ln1143

]]></Node>
<StgValue><ssdm name="zext_ln1147"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:22 %add_ln1147 = add i5 %tmp_110_cast, i5 %zext_ln1147

]]></Node>
<StgValue><ssdm name="add_ln1147"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="5">
<![CDATA[
.preheader:23 %zext_ln1147_2 = zext i5 %add_ln1147

]]></Node>
<StgValue><ssdm name="zext_ln1147_2"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:24 %NPpatches_superpoints_0_V_addr = getelementptr i32 %NPpatches_superpoints_0_V, i64 0, i64 %zext_ln1147_2

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_0_V_addr"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:25 %NPpatches_superpoints_1_V_addr = getelementptr i32 %NPpatches_superpoints_1_V, i64 0, i64 %zext_ln1147_2

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_1_V_addr"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:26 %NPpatches_superpoints_2_V_addr = getelementptr i32 %NPpatches_superpoints_2_V, i64 0, i64 %zext_ln1147_2

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_2_V_addr"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:27 %NPpatches_superpoints_3_V_addr = getelementptr i32 %NPpatches_superpoints_3_V, i64 0, i64 %zext_ln1147_2

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_3_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:28 %NPpatches_superpoints_4_V_addr = getelementptr i32 %NPpatches_superpoints_4_V, i64 0, i64 %zext_ln1147_2

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_4_V_addr"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:29 %specloopname_ln1145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln1145"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader:30 %switch_ln1147 = switch i3 %select_ln1141_3, void %branch9, i3 0, void %branch5, i3 1, void %branch6, i3 2, void %branch7, i3 3, void %branch8

]]></Node>
<StgValue><ssdm name="switch_ln1147"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch8:0 %store_ln1147 = store i32 0, i5 %NPpatches_superpoints_3_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1147"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln1147 = br void %.split1115

]]></Node>
<StgValue><ssdm name="br_ln1147"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch7:0 %store_ln1147 = store i32 0, i5 %NPpatches_superpoints_2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1147"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln1147 = br void %.split1115

]]></Node>
<StgValue><ssdm name="br_ln1147"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch6:0 %store_ln1147 = store i32 0, i5 %NPpatches_superpoints_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1147"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln1147 = br void %.split1115

]]></Node>
<StgValue><ssdm name="br_ln1147"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch5:0 %store_ln1147 = store i32 0, i5 %NPpatches_superpoints_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1147"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln1147 = br void %.split1115

]]></Node>
<StgValue><ssdm name="br_ln1147"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_3" val="!0"/>
<literal name="select_ln1141_3" val="!1"/>
<literal name="select_ln1141_3" val="!2"/>
<literal name="select_ln1141_3" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch9:0 %store_ln1147 = store i32 0, i5 %NPpatches_superpoints_4_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1147"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_3" val="!0"/>
<literal name="select_ln1141_3" val="!1"/>
<literal name="select_ln1141_3" val="!2"/>
<literal name="select_ln1141_3" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln1147 = br void %.split1115

]]></Node>
<StgValue><ssdm name="br_ln1147"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split1115:0 %add_ln1145 = add i2 %select_ln1143, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1145"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split1115:1 %add_ln1143_2 = add i7 %indvar_flatten21, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1143_2"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split1115:2 %select_ln1143_6 = select i1 %icmp_ln1143, i7 1, i7 %add_ln1143_2

]]></Node>
<StgValue><ssdm name="select_ln1143_6"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.split1115:3 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.preheader26.preheader.preheader:0 %br_ln1153 = br void %.preheader26.preheader

]]></Node>
<StgValue><ssdm name="br_ln1153"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader26.preheader:0 %indvar_flatten57 = phi i7 %add_ln1153_2, void %.split24, i7 0, void %.preheader26.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten57"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader26.preheader:1 %b_4 = phi i3 %select_ln1153_2, void %.split24, i3 0, void %.preheader26.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_4"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader26.preheader:2 %indvar_flatten43 = phi i6 %select_ln1155_4, void %.split24, i6 0, void %.preheader26.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten43"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader26.preheader:3 %c_4 = phi i3 %select_ln1155_3, void %.split24, i3 0, void %.preheader26.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader26.preheader:4 %d_2 = phi i3 %add_ln1157, void %.split24, i3 0, void %.preheader26.preheader.preheader

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader26.preheader:5 %add_ln1153_2 = add i7 %indvar_flatten57, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1153_2"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader26.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader26.preheader:7 %icmp_ln1153 = icmp_eq  i7 %indvar_flatten57, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln1153"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26.preheader:8 %br_ln1153 = br i1 %icmp_ln1153, void %.preheader26, void

]]></Node>
<StgValue><ssdm name="br_ln1153"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader26:0 %add_ln1153 = add i3 %b_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1153"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader26:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1153_7_VITIS_LOOP_1155_8_VITIS_LOOP_1157_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader26:2 %empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader26:3 %icmp_ln1155 = icmp_eq  i6 %indvar_flatten43, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln1155"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader26:4 %select_ln1153 = select i1 %icmp_ln1155, i3 0, i3 %c_4

]]></Node>
<StgValue><ssdm name="select_ln1153"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader26:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader26:6 %xor_ln1153 = xor i1 %icmp_ln1155, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1153"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader26:7 %icmp_ln1157 = icmp_eq  i3 %d_2, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln1157"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader26:8 %and_ln1153 = and i1 %icmp_ln1157, i1 %xor_ln1153

]]></Node>
<StgValue><ssdm name="and_ln1153"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader26:9 %select_ln1153_2 = select i1 %icmp_ln1155, i3 %add_ln1153, i3 %b_4

]]></Node>
<StgValue><ssdm name="select_ln1153_2"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader26:10 %add_ln1155 = add i3 %select_ln1153, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1155"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader26:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1155_8_VITIS_LOOP_1157_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader26:12 %or_ln1155 = or i1 %and_ln1153, i1 %icmp_ln1155

]]></Node>
<StgValue><ssdm name="or_ln1155"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader26:13 %select_ln1155 = select i1 %or_ln1155, i3 0, i3 %d_2

]]></Node>
<StgValue><ssdm name="select_ln1155"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader26:14 %select_ln1155_3 = select i1 %and_ln1153, i3 %add_ln1155, i3 %select_ln1153

]]></Node>
<StgValue><ssdm name="select_ln1155_3"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="3">
<![CDATA[
.preheader26:15 %trunc_ln1159 = trunc i3 %select_ln1155_3

]]></Node>
<StgValue><ssdm name="trunc_ln1159"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader26:16 %p_shl_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln1159, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader26:17 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln1155_3, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="4">
<![CDATA[
.preheader26:18 %zext_ln1159 = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1159"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader26:19 %sub_ln1159 = sub i5 %p_shl_cast, i5 %zext_ln1159

]]></Node>
<StgValue><ssdm name="sub_ln1159"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader26:20 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="3">
<![CDATA[
.preheader26:21 %zext_ln1159_3 = zext i3 %select_ln1155

]]></Node>
<StgValue><ssdm name="zext_ln1159_3"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader26:22 %add_ln1159 = add i5 %sub_ln1159, i5 %zext_ln1159_3

]]></Node>
<StgValue><ssdm name="add_ln1159"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="5">
<![CDATA[
.preheader26:23 %zext_ln1159_4 = zext i5 %add_ln1159

]]></Node>
<StgValue><ssdm name="zext_ln1159_4"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader26:24 %NPpatches_parameters_V_0_addr = getelementptr i32 %NPpatches_parameters_V_0, i64 0, i64 %zext_ln1159_4

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_0_addr"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader26:25 %NPpatches_parameters_V_1_addr = getelementptr i1 %NPpatches_parameters_V_1, i64 0, i64 %zext_ln1159_4

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_1_addr"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader26:26 %NPpatches_parameters_V_2_addr = getelementptr i32 %NPpatches_parameters_V_2, i64 0, i64 %zext_ln1159_4

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_2_addr"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader26:27 %NPpatches_parameters_V_3_addr = getelementptr i1 %NPpatches_parameters_V_3, i64 0, i64 %zext_ln1159_4

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_3_addr"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader26:28 %NPpatches_parameters_V_4_addr = getelementptr i32 %NPpatches_parameters_V_4, i64 0, i64 %zext_ln1159_4

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_4_addr"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader26:29 %specloopname_ln1157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln1157"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader26:30 %switch_ln1159 = switch i3 %select_ln1153_2, void %branch14, i3 0, void %branch10, i3 1, void %branch11, i3 2, void %branch12, i3 3, void %branch13

]]></Node>
<StgValue><ssdm name="switch_ln1159"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
branch13:0 %store_ln1159 = store i1 0, i5 %NPpatches_parameters_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln1159"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln1159 = br void %.split24

]]></Node>
<StgValue><ssdm name="br_ln1159"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch12:0 %store_ln1159 = store i32 0, i5 %NPpatches_parameters_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln1159"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln1159 = br void %.split24

]]></Node>
<StgValue><ssdm name="br_ln1159"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
branch11:0 %store_ln1159 = store i1 0, i5 %NPpatches_parameters_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln1159"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln1159 = br void %.split24

]]></Node>
<StgValue><ssdm name="br_ln1159"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch10:0 %store_ln1159 = store i32 0, i5 %NPpatches_parameters_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln1159"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln1159 = br void %.split24

]]></Node>
<StgValue><ssdm name="br_ln1159"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_2" val="!0"/>
<literal name="select_ln1153_2" val="!1"/>
<literal name="select_ln1153_2" val="!2"/>
<literal name="select_ln1153_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch14:0 %store_ln1159 = store i32 0, i5 %NPpatches_parameters_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln1159"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_2" val="!0"/>
<literal name="select_ln1153_2" val="!1"/>
<literal name="select_ln1153_2" val="!2"/>
<literal name="select_ln1153_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln1159 = br void %.split24

]]></Node>
<StgValue><ssdm name="br_ln1159"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split24:0 %add_ln1157 = add i3 %select_ln1155, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1157"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split24:1 %add_ln1155_2 = add i6 %indvar_flatten43, i6 1

]]></Node>
<StgValue><ssdm name="add_ln1155_2"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split24:2 %select_ln1155_4 = select i1 %icmp_ln1155, i6 1, i6 %add_ln1155_2

]]></Node>
<StgValue><ssdm name="select_ln1155_4"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.split24:3 %br_ln0 = br void %.preheader26.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="213" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="8" op_17_bw="32" op_18_bw="25">
<![CDATA[
:0 %call_ln1166 = call void @wedgePatch_init, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %apexZ0_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln1166"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="214" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="8" op_17_bw="32" op_18_bw="25">
<![CDATA[
:0 %call_ln1166 = call void @wedgePatch_init, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %apexZ0_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln1166"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="216" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="1" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:2 %call_ln1169 = call void @add_patch6, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1169"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="217" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="1" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:2 %call_ln1169 = call void @add_patch6, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1169"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32">
<![CDATA[
:3 %ret_ln1170 = ret i32 %ppl_0

]]></Node>
<StgValue><ssdm name="ret_ln1170"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
