0.7
2020.2
May 22 2024
19:03:11
C:/Users/khare/Desktop/hey/Post-arrival USA/ECE 622 - Modeling and Verification of Embedded Systems/Labs/Lab 1/StateGraphBySimulation/StateGraphBySimulation.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/khare/Desktop/hey/Post-arrival USA/ECE 622 - Modeling and Verification of Embedded Systems/Labs/Lab 1/srcverilog/demo.v,1772060204,verilog,,,,tb_stoplight1,,,,,,,,
C:/Users/khare/Desktop/hey/Post-arrival USA/ECE 622 - Modeling and Verification of Embedded Systems/Labs/Lab 1/srcverilog/ex1.v,1643863637,verilog,,C:/Users/khare/Desktop/hey/Post-arrival USA/ECE 622 - Modeling and Verification of Embedded Systems/Labs/Lab 1/srcverilog/demo.v,,ex1,,,,,,,,
C:/Users/khare/Desktop/hey/Post-arrival USA/ECE 622 - Modeling and Verification of Embedded Systems/Labs/Lab 1/srcverilog/stoplight1.v,1772059822,verilog,,C:/Users/khare/Desktop/hey/Post-arrival USA/ECE 622 - Modeling and Verification of Embedded Systems/Labs/Lab 1/srcverilog/demo.v,,stoplight1,,,,,,,,
