Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 17 11:17:10 2024
| Host         : PC-630 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.247        0.000                      0                  197        0.101        0.000                      0                  197        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.247        0.000                      0                  197        0.101        0.000                      0                  197        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 clk_en0/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/sig_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.084ns (27.305%)  route 2.886ns (72.695%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.171    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  clk_en0/sig_count_reg[1]/Q
                         net (fo=8, routed)           1.002     6.630    clk_en0/sig_count_reg[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.148     6.778 f  clk_en0/pulse_i_2/O
                         net (fo=1, routed)           0.436     7.214    clk_en0/pulse_i_2_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.328     7.542 r  clk_en0/pulse_i_1/O
                         net (fo=2, routed)           0.801     8.342    clk_en0/eqOp
    SLICE_X5Y56          LUT2 (Prop_lut2_I0_O)        0.152     8.494 r  clk_en0/sig_count[9]_i_1/O
                         net (fo=10, routed)          0.647     9.141    clk_en0/clear
    SLICE_X6Y57          FDRE                                         r  clk_en0/sig_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.503    14.874    clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  clk_en0/sig_count_reg[5]/C
                         clock pessimism              0.275    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X6Y57          FDRE (Setup_fdre_C_R)       -0.726    14.388    clk_en0/sig_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 clk_en0/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/sig_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.084ns (27.305%)  route 2.886ns (72.695%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.171    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  clk_en0/sig_count_reg[1]/Q
                         net (fo=8, routed)           1.002     6.630    clk_en0/sig_count_reg[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.148     6.778 f  clk_en0/pulse_i_2/O
                         net (fo=1, routed)           0.436     7.214    clk_en0/pulse_i_2_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.328     7.542 r  clk_en0/pulse_i_1/O
                         net (fo=2, routed)           0.801     8.342    clk_en0/eqOp
    SLICE_X5Y56          LUT2 (Prop_lut2_I0_O)        0.152     8.494 r  clk_en0/sig_count[9]_i_1/O
                         net (fo=10, routed)          0.647     9.141    clk_en0/clear
    SLICE_X6Y57          FDRE                                         r  clk_en0/sig_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.503    14.874    clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  clk_en0/sig_count_reg[6]/C
                         clock pessimism              0.275    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X6Y57          FDRE (Setup_fdre_C_R)       -0.726    14.388    clk_en0/sig_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 clk_en0/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/sig_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.084ns (27.305%)  route 2.886ns (72.695%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.171    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  clk_en0/sig_count_reg[1]/Q
                         net (fo=8, routed)           1.002     6.630    clk_en0/sig_count_reg[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.148     6.778 f  clk_en0/pulse_i_2/O
                         net (fo=1, routed)           0.436     7.214    clk_en0/pulse_i_2_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.328     7.542 r  clk_en0/pulse_i_1/O
                         net (fo=2, routed)           0.801     8.342    clk_en0/eqOp
    SLICE_X5Y56          LUT2 (Prop_lut2_I0_O)        0.152     8.494 r  clk_en0/sig_count[9]_i_1/O
                         net (fo=10, routed)          0.647     9.141    clk_en0/clear
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.503    14.874    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[0]/C
                         clock pessimism              0.297    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X7Y57          FDRE (Setup_fdre_C_R)       -0.631    14.505    clk_en0/sig_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 clk_en0/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/sig_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.084ns (27.305%)  route 2.886ns (72.695%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.171    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  clk_en0/sig_count_reg[1]/Q
                         net (fo=8, routed)           1.002     6.630    clk_en0/sig_count_reg[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.148     6.778 f  clk_en0/pulse_i_2/O
                         net (fo=1, routed)           0.436     7.214    clk_en0/pulse_i_2_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.328     7.542 r  clk_en0/pulse_i_1/O
                         net (fo=2, routed)           0.801     8.342    clk_en0/eqOp
    SLICE_X5Y56          LUT2 (Prop_lut2_I0_O)        0.152     8.494 r  clk_en0/sig_count[9]_i_1/O
                         net (fo=10, routed)          0.647     9.141    clk_en0/clear
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.503    14.874    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[1]/C
                         clock pessimism              0.297    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X7Y57          FDRE (Setup_fdre_C_R)       -0.631    14.505    clk_en0/sig_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 clk_en0/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/sig_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.084ns (27.305%)  route 2.886ns (72.695%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.171    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  clk_en0/sig_count_reg[1]/Q
                         net (fo=8, routed)           1.002     6.630    clk_en0/sig_count_reg[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.148     6.778 f  clk_en0/pulse_i_2/O
                         net (fo=1, routed)           0.436     7.214    clk_en0/pulse_i_2_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.328     7.542 r  clk_en0/pulse_i_1/O
                         net (fo=2, routed)           0.801     8.342    clk_en0/eqOp
    SLICE_X5Y56          LUT2 (Prop_lut2_I0_O)        0.152     8.494 r  clk_en0/sig_count[9]_i_1/O
                         net (fo=10, routed)          0.647     9.141    clk_en0/clear
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.503    14.874    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[2]/C
                         clock pessimism              0.297    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X7Y57          FDRE (Setup_fdre_C_R)       -0.631    14.505    clk_en0/sig_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 clk_en0/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/sig_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.084ns (27.305%)  route 2.886ns (72.695%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.171    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  clk_en0/sig_count_reg[1]/Q
                         net (fo=8, routed)           1.002     6.630    clk_en0/sig_count_reg[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.148     6.778 f  clk_en0/pulse_i_2/O
                         net (fo=1, routed)           0.436     7.214    clk_en0/pulse_i_2_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.328     7.542 r  clk_en0/pulse_i_1/O
                         net (fo=2, routed)           0.801     8.342    clk_en0/eqOp
    SLICE_X5Y56          LUT2 (Prop_lut2_I0_O)        0.152     8.494 r  clk_en0/sig_count[9]_i_1/O
                         net (fo=10, routed)          0.647     9.141    clk_en0/clear
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.503    14.874    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[3]/C
                         clock pessimism              0.297    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X7Y57          FDRE (Setup_fdre_C_R)       -0.631    14.505    clk_en0/sig_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 clk_en0/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/sig_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.084ns (27.305%)  route 2.886ns (72.695%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.171    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  clk_en0/sig_count_reg[1]/Q
                         net (fo=8, routed)           1.002     6.630    clk_en0/sig_count_reg[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.148     6.778 f  clk_en0/pulse_i_2/O
                         net (fo=1, routed)           0.436     7.214    clk_en0/pulse_i_2_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.328     7.542 r  clk_en0/pulse_i_1/O
                         net (fo=2, routed)           0.801     8.342    clk_en0/eqOp
    SLICE_X5Y56          LUT2 (Prop_lut2_I0_O)        0.152     8.494 r  clk_en0/sig_count[9]_i_1/O
                         net (fo=10, routed)          0.647     9.141    clk_en0/clear
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.503    14.874    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[4]/C
                         clock pessimism              0.297    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X7Y57          FDRE (Setup_fdre_C_R)       -0.631    14.505    clk_en0/sig_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 clk_en0/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/sig_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.084ns (28.346%)  route 2.740ns (71.654%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.171    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  clk_en0/sig_count_reg[1]/Q
                         net (fo=8, routed)           1.002     6.630    clk_en0/sig_count_reg[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.148     6.778 f  clk_en0/pulse_i_2/O
                         net (fo=1, routed)           0.436     7.214    clk_en0/pulse_i_2_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.328     7.542 r  clk_en0/pulse_i_1/O
                         net (fo=2, routed)           0.801     8.342    clk_en0/eqOp
    SLICE_X5Y56          LUT2 (Prop_lut2_I0_O)        0.152     8.494 r  clk_en0/sig_count[9]_i_1/O
                         net (fo=10, routed)          0.501     8.996    clk_en0/clear
    SLICE_X6Y56          FDRE                                         r  clk_en0/sig_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.504    14.875    clk_en0/CLK
    SLICE_X6Y56          FDRE                                         r  clk_en0/sig_count_reg[7]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y56          FDRE (Setup_fdre_C_R)       -0.726    14.386    clk_en0/sig_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 clk_en0/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/sig_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.084ns (28.346%)  route 2.740ns (71.654%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.171    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  clk_en0/sig_count_reg[1]/Q
                         net (fo=8, routed)           1.002     6.630    clk_en0/sig_count_reg[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.148     6.778 f  clk_en0/pulse_i_2/O
                         net (fo=1, routed)           0.436     7.214    clk_en0/pulse_i_2_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.328     7.542 r  clk_en0/pulse_i_1/O
                         net (fo=2, routed)           0.801     8.342    clk_en0/eqOp
    SLICE_X5Y56          LUT2 (Prop_lut2_I0_O)        0.152     8.494 r  clk_en0/sig_count[9]_i_1/O
                         net (fo=10, routed)          0.501     8.996    clk_en0/clear
    SLICE_X6Y56          FDRE                                         r  clk_en0/sig_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.504    14.875    clk_en0/CLK
    SLICE_X6Y56          FDRE                                         r  clk_en0/sig_count_reg[8]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y56          FDRE (Setup_fdre_C_R)       -0.726    14.386    clk_en0/sig_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 clk_en0/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/sig_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.084ns (28.346%)  route 2.740ns (71.654%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.620     5.171    clk_en0/CLK
    SLICE_X7Y57          FDRE                                         r  clk_en0/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  clk_en0/sig_count_reg[1]/Q
                         net (fo=8, routed)           1.002     6.630    clk_en0/sig_count_reg[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.148     6.778 f  clk_en0/pulse_i_2/O
                         net (fo=1, routed)           0.436     7.214    clk_en0/pulse_i_2_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.328     7.542 r  clk_en0/pulse_i_1/O
                         net (fo=2, routed)           0.801     8.342    clk_en0/eqOp
    SLICE_X5Y56          LUT2 (Prop_lut2_I0_O)        0.152     8.494 r  clk_en0/sig_count[9]_i_1/O
                         net (fo=10, routed)          0.501     8.996    clk_en0/clear
    SLICE_X6Y56          FDRE                                         r  clk_en0/sig_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.504    14.875    clk_en0/CLK
    SLICE_X6Y56          FDRE                                         r  clk_en0/sig_count_reg[9]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y56          FDRE (Setup_fdre_C_R)       -0.726    14.386    clk_en0/sig_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 clk_en2/sig_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.598     1.511    clk_en2/CLK
    SLICE_X2Y49          FDRE                                         r  clk_en2/sig_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  clk_en2/sig_count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.802    clk_en2/sig_count_reg[6]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.958 r  clk_en2/sig_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    clk_en2/sig_count_reg[4]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.012 r  clk_en2/sig_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.012    clk_en2/sig_count_reg[8]_i_1__0_n_7
    SLICE_X2Y50          FDRE                                         r  clk_en2/sig_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     2.021    clk_en2/CLK
    SLICE_X2Y50          FDRE                                         r  clk_en2/sig_count_reg[8]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.910    clk_en2/sig_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clk_en1/sig_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.598     1.511    clk_en1/CLK
    SLICE_X1Y49          FDRE                                         r  clk_en1/sig_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clk_en1/sig_count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.773    clk_en1/sig_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  clk_en1/sig_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    clk_en1/sig_count_reg[4]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  clk_en1/sig_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    clk_en1/sig_count_reg[8]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  clk_en1/sig_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     2.021    clk_en1/CLK
    SLICE_X1Y50          FDRE                                         r  clk_en1/sig_count_reg[8]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    clk_en1/sig_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk_en2/sig_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.598     1.511    clk_en2/CLK
    SLICE_X2Y49          FDRE                                         r  clk_en2/sig_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  clk_en2/sig_count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.802    clk_en2/sig_count_reg[6]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.958 r  clk_en2/sig_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    clk_en2/sig_count_reg[4]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.025 r  clk_en2/sig_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.025    clk_en2/sig_count_reg[8]_i_1__0_n_5
    SLICE_X2Y50          FDRE                                         r  clk_en2/sig_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     2.021    clk_en2/CLK
    SLICE_X2Y50          FDRE                                         r  clk_en2/sig_count_reg[10]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.910    clk_en2/sig_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clk_en1/sig_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.598     1.511    clk_en1/CLK
    SLICE_X1Y49          FDRE                                         r  clk_en1/sig_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clk_en1/sig_count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.773    clk_en1/sig_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  clk_en1/sig_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    clk_en1/sig_count_reg[4]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  clk_en1/sig_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    clk_en1/sig_count_reg[8]_i_1_n_5
    SLICE_X1Y50          FDRE                                         r  clk_en1/sig_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     2.021    clk_en1/CLK
    SLICE_X1Y50          FDRE                                         r  clk_en1/sig_count_reg[10]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    clk_en1/sig_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk_en2/sig_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.598     1.511    clk_en2/CLK
    SLICE_X2Y49          FDRE                                         r  clk_en2/sig_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  clk_en2/sig_count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.802    clk_en2/sig_count_reg[6]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.958 r  clk_en2/sig_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    clk_en2/sig_count_reg[4]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.048 r  clk_en2/sig_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.048    clk_en2/sig_count_reg[8]_i_1__0_n_6
    SLICE_X2Y50          FDRE                                         r  clk_en2/sig_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     2.021    clk_en2/CLK
    SLICE_X2Y50          FDRE                                         r  clk_en2/sig_count_reg[9]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.910    clk_en2/sig_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk_en2/sig_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.598     1.511    clk_en2/CLK
    SLICE_X2Y49          FDRE                                         r  clk_en2/sig_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  clk_en2/sig_count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.802    clk_en2/sig_count_reg[6]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.958 r  clk_en2/sig_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    clk_en2/sig_count_reg[4]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.050 r  clk_en2/sig_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.050    clk_en2/sig_count_reg[8]_i_1__0_n_4
    SLICE_X2Y50          FDRE                                         r  clk_en2/sig_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     2.021    clk_en2/CLK
    SLICE_X2Y50          FDRE                                         r  clk_en2/sig_count_reg[11]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.910    clk_en2/sig_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 clk_en2/sig_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.598     1.511    clk_en2/CLK
    SLICE_X2Y49          FDRE                                         r  clk_en2/sig_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  clk_en2/sig_count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.802    clk_en2/sig_count_reg[6]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.958 r  clk_en2/sig_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    clk_en2/sig_count_reg[4]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.999 r  clk_en2/sig_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.999    clk_en2/sig_count_reg[8]_i_1__0_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.052 r  clk_en2/sig_count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.052    clk_en2/sig_count_reg[12]_i_1__0_n_7
    SLICE_X2Y51          FDRE                                         r  clk_en2/sig_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     2.021    clk_en2/CLK
    SLICE_X2Y51          FDRE                                         r  clk_en2/sig_count_reg[12]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.134     1.910    clk_en2/sig_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk_en1/sig_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.598     1.511    clk_en1/CLK
    SLICE_X1Y49          FDRE                                         r  clk_en1/sig_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clk_en1/sig_count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.773    clk_en1/sig_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  clk_en1/sig_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    clk_en1/sig_count_reg[4]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  clk_en1/sig_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    clk_en1/sig_count_reg[8]_i_1_n_4
    SLICE_X1Y50          FDRE                                         r  clk_en1/sig_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     2.021    clk_en1/CLK
    SLICE_X1Y50          FDRE                                         r  clk_en1/sig_count_reg[11]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    clk_en1/sig_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk_en1/sig_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.598     1.511    clk_en1/CLK
    SLICE_X1Y49          FDRE                                         r  clk_en1/sig_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clk_en1/sig_count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.773    clk_en1/sig_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  clk_en1/sig_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    clk_en1/sig_count_reg[4]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  clk_en1/sig_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    clk_en1/sig_count_reg[8]_i_1_n_6
    SLICE_X1Y50          FDRE                                         r  clk_en1/sig_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     2.021    clk_en1/CLK
    SLICE_X1Y50          FDRE                                         r  clk_en1/sig_count_reg[9]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    clk_en1/sig_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clk_en1/sig_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.598     1.511    clk_en1/CLK
    SLICE_X1Y49          FDRE                                         r  clk_en1/sig_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clk_en1/sig_count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.773    clk_en1/sig_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  clk_en1/sig_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    clk_en1/sig_count_reg[4]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  clk_en1/sig_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    clk_en1/sig_count_reg[8]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  clk_en1/sig_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    clk_en1/sig_count_reg[12]_i_1_n_7
    SLICE_X1Y51          FDRE                                         r  clk_en1/sig_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     2.021    clk_en1/CLK
    SLICE_X1Y51          FDRE                                         r  clk_en1/sig_count_reg[12]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    clk_en1/sig_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y56     clk_en0/pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y56     clk_en0/sig_count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y56     clk_en0/sig_count_reg[9]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51     clk_en1/pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y48     clk_en1/sig_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y50     clk_en1/sig_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y50     clk_en1/sig_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y51     clk_en1/sig_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y51     clk_en1/sig_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48     clk_en1/sig_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48     clk_en1/sig_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48     clk_en1/sig_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48     clk_en1/sig_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     clk_en1/sig_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     clk_en1/sig_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     clk_en1/sig_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     clk_en1/sig_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48     clk_en2/sig_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48     clk_en2/sig_count_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     clk_en1/pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50     clk_en1/sig_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50     clk_en1/sig_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     clk_en1/sig_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     clk_en1/sig_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     clk_en1/sig_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     clk_en1/sig_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y52     clk_en1/sig_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y52     clk_en1/sig_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50     clk_en1/sig_count_reg[8]/C



