{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.946429",
   "Default View_TopLeft":"-165,-62",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"axi stream are for input/output  fifo and bram 
",
   "commentid":"comment_0|",
   "font_comment_0":"12",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port M_AXIS_0_0 -pg 1 -lvl 3 -x 840 -y 190 -defaultsOSRD
preplace port S_AXIS_1_0 -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port S_AXIS_0_0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port S_AXIS_2_0 -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace port test_mode -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port enable -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port intr_dtpu -pg 1 -lvl 3 -x 840 -y 250 -defaultsOSRD
preplace port clk -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port axi_resetn -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port idle_signal -pg 1 -lvl 3 -x 840 -y 420 -defaultsOSRD
preplace port axi_aclk -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace inst axis_accelerator_ada_0 -pg 1 -lvl 2 -x 660 -y 220 -defaultsOSRD
preplace inst dtpu_core_0 -pg 1 -lvl 1 -x 250 -y 150 -defaultsOSRD
preplace netloc axi_resetn_1 1 0 2 NJ 330 510
preplace netloc axis_accelerator_ada_0_interrupt 1 2 1 NJ 250
preplace netloc test_mode_1 1 0 1 NJ 180
preplace netloc enable_1 1 0 1 NJ 200
preplace netloc axis_accelerator_ada_0_aresetn 1 0 3 40 420 NJ 420 810
preplace netloc dtpu_core_0_cs_idle 1 0 3 30 430 NJ 430 820J
preplace netloc clk_1 1 0 2 20 30 460J
preplace netloc axi_aclk_1 1 0 2 NJ 310 500
preplace netloc S_AXI_1 1 0 2 NJ 40 470J
preplace netloc S_AXIS_1_0_1 1 0 2 NJ 270 480J
preplace netloc dtpu_core_0_input_fifo 1 1 1 N 160
preplace netloc dtpu_core_0_output_fifo 1 1 1 N 180
preplace netloc S_AXIS_2_0_1 1 0 2 NJ 290 490J
preplace netloc dtpu_core_0_weight_mem_interface 1 1 1 450 140n
preplace netloc axis_accelerator_ada_0_M_AXIS_0 1 2 1 NJ 190
preplace netloc dtpu_core_0_csr_mem_interface 1 1 1 470 120n
preplace netloc S_AXIS_0_0_1 1 0 2 NJ 20 490J
preplace netloc axis_accelerator_ada_0_AP_CTRL 1 0 3 30 10 NJ 10 810
preplace cgraphic comment_0 place top 90 -51 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 250 660 840
pagesize -pg 1 -db -bbox -sgen -140 0 980 440
"
}
{
   """""""""""""""""""""""""""""""""""da_bram_cntlr_cnt""""""""""""""""""""""""""""""""""":"1",
   ""da_clkrst_cnt"":"1"
}
{
   "/comment_0":"comment_0"
}