<profile>

<section name = "Vitis HLS Report for 'Mem2Stream_Batch_64u_784u_s'" level="0">
<item name = "Date">Wed Mar 26 22:46:56 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">project_StreamingDataflowPartition_0_IODMA_hls_0</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 14.600 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104">Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11, 101, 101, 2.020 us, 2.020 us, 99, 99, loop auto-rewind flp (delay=0 clock cycles(s))</column>
<column name="grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113">Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1, 1571, 1571, 31.420 us, 31.420 us, 1569, 1569, loop auto-rewind flp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_166_1">?, ?, 112 ~ 1582, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 271, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 166, 228, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 384, -</column>
<column name="Register">-, -, 218, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113">Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1, 0, 0, 85, 112, 0</column>
<column name="grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104">Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11, 0, 0, 81, 116, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln140_fu_190_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln170_fu_172_p2">+, 0, 0, 32, 32, 32</column>
<column name="rep_2_fu_225_p2">+, 0, 0, 39, 32, 5</column>
<column name="rep_3_fu_215_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub_ln170_fu_160_p2">-, 0, 0, 32, 32, 32</column>
<column name="icmp_ln166_fu_134_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln168_fu_143_p2">icmp, 0, 0, 13, 4, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">106, 21, 1, 21</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="dma2dwc_din">9, 2, 64, 128</column>
<column name="dma2dwc_write">14, 3, 1, 3</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="m_axi_gmem_0_ARADDR">20, 4, 64, 256</column>
<column name="m_axi_gmem_0_ARBURST">14, 3, 2, 6</column>
<column name="m_axi_gmem_0_ARCACHE">14, 3, 4, 12</column>
<column name="m_axi_gmem_0_ARID">14, 3, 1, 3</column>
<column name="m_axi_gmem_0_ARLEN">25, 5, 32, 160</column>
<column name="m_axi_gmem_0_ARLOCK">14, 3, 2, 6</column>
<column name="m_axi_gmem_0_ARPROT">14, 3, 3, 9</column>
<column name="m_axi_gmem_0_ARQOS">14, 3, 4, 12</column>
<column name="m_axi_gmem_0_ARREGION">14, 3, 4, 12</column>
<column name="m_axi_gmem_0_ARSIZE">14, 3, 3, 9</column>
<column name="m_axi_gmem_0_ARUSER">14, 3, 1, 3</column>
<column name="m_axi_gmem_0_ARVALID">20, 4, 1, 4</column>
<column name="m_axi_gmem_0_RREADY">14, 3, 1, 3</column>
<column name="numReps_c_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="rep_fu_72">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="empty_reg_253">4, 0, 4, 0</column>
<column name="grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln168_reg_264">1, 0, 1, 0</column>
<column name="in_read_reg_248">64, 0, 64, 0</column>
<column name="numReps_read_reg_243">32, 0, 32, 0</column>
<column name="rep_fu_72">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln1_reg_268">61, 0, 61, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mem2Stream_Batch&lt;64u, 784u&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mem2Stream_Batch&lt;64u, 784u&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mem2Stream_Batch&lt;64u, 784u&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Mem2Stream_Batch&lt;64u, 784u&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mem2Stream_Batch&lt;64u, 784u&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Mem2Stream_Batch&lt;64u, 784u&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mem2Stream_Batch&lt;64u, 784u&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mem2Stream_Batch&lt;64u, 784u&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Mem2Stream_Batch&lt;64u, 784u&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Mem2Stream_Batch&lt;64u, 784u&gt;, return value</column>
<column name="m_axi_gmem_0_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WDATA">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WSTRB">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RDATA">in, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="in_r">in, 64, ap_none, in_r, scalar</column>
<column name="dma2dwc_din">out, 64, ap_fifo, dma2dwc, pointer</column>
<column name="dma2dwc_full_n">in, 1, ap_fifo, dma2dwc, pointer</column>
<column name="dma2dwc_write">out, 1, ap_fifo, dma2dwc, pointer</column>
<column name="dma2dwc_num_data_valid">in, 3, ap_fifo, dma2dwc, pointer</column>
<column name="dma2dwc_fifo_cap">in, 3, ap_fifo, dma2dwc, pointer</column>
<column name="numReps">in, 32, ap_none, numReps, scalar</column>
<column name="numReps_c_din">out, 32, ap_fifo, numReps_c, pointer</column>
<column name="numReps_c_full_n">in, 1, ap_fifo, numReps_c, pointer</column>
<column name="numReps_c_write">out, 1, ap_fifo, numReps_c, pointer</column>
<column name="numReps_c_num_data_valid">in, 3, ap_fifo, numReps_c, pointer</column>
<column name="numReps_c_fifo_cap">in, 3, ap_fifo, numReps_c, pointer</column>
</table>
</item>
</section>
</profile>
