<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer&nbspTeil/Verilog/CPU/Prozessor/src/cpu.sv<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 29 19:01:36 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>topmodule</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.173s, Elapsed time = 0h 0m 0.177s, Peak memory usage = 113.891MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.071s, Elapsed time = 0h 0m 0.071s, Peak memory usage = 117.562MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.017s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 117.562MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.058s, Elapsed time = 0h 0m 0.058s, Peak memory usage = 117.562MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.04s, Elapsed time = 0h 0m 0.04s, Peak memory usage = 117.562MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.003s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 125.703MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 125.750MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 125.812MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.065s, Elapsed time = 0h 0m 0.065s, Peak memory usage = 125.859MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.01s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 125.859MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.007s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 125.859MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 172.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.037s, Elapsed time = 0h 0m 0.037s, Peak memory usage = 172.766MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.038s, Elapsed time = 0h 0m 0.04s, Peak memory usage = 184.688MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 184.688MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>325</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>101</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>224</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1762</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>105</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>502</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1155</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>160</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>160</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP1</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>10</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1971(1763 LUT, 160 ALU, 8 RAM16) / 23040</td>
<td>9%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>325 / 23280</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>325 / 23280</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>10 / 56</td>
<td>18%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>65.062(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>353</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s3/RAD[0]</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s3/DO</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s237/I0</td>
</tr>
<tr>
<td>2.560</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s237/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s314/I0</td>
</tr>
<tr>
<td>3.461</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_init/I0</td>
</tr>
<tr>
<td>4.362</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>machine/regfile[0]_ER_init/F</td>
</tr>
<tr>
<td>4.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s89/I0</td>
</tr>
<tr>
<td>5.264</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s89/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s81/I3</td>
</tr>
<tr>
<td>5.901</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/tmp_rd_0_s81/F</td>
</tr>
<tr>
<td>6.276</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s77/I2</td>
</tr>
<tr>
<td>6.737</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>machine/tmp_rd_0_s77/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n31_s5/I1</td>
</tr>
<tr>
<td>7.629</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>machine/n31_s5/F</td>
</tr>
<tr>
<td>8.004</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n61_s6/I0</td>
</tr>
<tr>
<td>8.530</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>machine/n61_s6/F</td>
</tr>
<tr>
<td>8.905</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8353_s27/I1</td>
</tr>
<tr>
<td>9.421</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/n8353_s27/F</td>
</tr>
<tr>
<td>9.796</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8353_s22/I2</td>
</tr>
<tr>
<td>10.257</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/n8353_s22/F</td>
</tr>
<tr>
<td>10.632</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8337_s21/I1</td>
</tr>
<tr>
<td>11.149</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8337_s21/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8337_s17/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8337_s17/F</td>
</tr>
<tr>
<td>12.415</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8337_s14/I1</td>
</tr>
<tr>
<td>12.931</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8337_s14/F</td>
</tr>
<tr>
<td>13.306</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8337_s12/I0</td>
</tr>
<tr>
<td>13.832</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8337_s12/F</td>
</tr>
<tr>
<td>14.207</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8337_s11/I2</td>
</tr>
<tr>
<td>14.669</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8337_s11/F</td>
</tr>
<tr>
<td>15.044</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8337_s10/I3</td>
</tr>
<tr>
<td>15.306</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8337_s10/F</td>
</tr>
<tr>
<td>15.681</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_27_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>353</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_27_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/tmp_rd_27_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.174, 53.401%; route: 6.750, 44.100%; tC2Q: 0.382, 2.499%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>353</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s3/RAD[0]</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s3/DO</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s237/I0</td>
</tr>
<tr>
<td>2.560</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s237/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s314/I0</td>
</tr>
<tr>
<td>3.461</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_init/I0</td>
</tr>
<tr>
<td>4.362</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>machine/regfile[0]_ER_init/F</td>
</tr>
<tr>
<td>4.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_17_s14/I0</td>
</tr>
<tr>
<td>5.264</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_17_s14/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_17_s12/I3</td>
</tr>
<tr>
<td>5.901</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/tmp_rd_17_s12/F</td>
</tr>
<tr>
<td>6.276</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_17_s9/I2</td>
</tr>
<tr>
<td>6.737</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>machine/tmp_rd_17_s9/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n47_s12/I0</td>
</tr>
<tr>
<td>7.639</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/n47_s12/F</td>
</tr>
<tr>
<td>8.014</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n47_s8/I0</td>
</tr>
<tr>
<td>8.540</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>machine/n47_s8/F</td>
</tr>
<tr>
<td>8.915</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s35/I1</td>
</tr>
<tr>
<td>9.431</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s35/F</td>
</tr>
<tr>
<td>9.806</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s34/I3</td>
</tr>
<tr>
<td>10.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s34/F</td>
</tr>
<tr>
<td>10.444</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s32/I2</td>
</tr>
<tr>
<td>10.905</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s32/F</td>
</tr>
<tr>
<td>11.280</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s30/I0</td>
</tr>
<tr>
<td>11.806</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s30/F</td>
</tr>
<tr>
<td>12.181</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s26/I2</td>
</tr>
<tr>
<td>12.642</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s26/F</td>
</tr>
<tr>
<td>13.017</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s19/I2</td>
</tr>
<tr>
<td>13.479</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s19/F</td>
</tr>
<tr>
<td>13.854</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s12/I2</td>
</tr>
<tr>
<td>14.315</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s12/F</td>
</tr>
<tr>
<td>14.690</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s10/I1</td>
</tr>
<tr>
<td>15.206</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8350_s10/F</td>
</tr>
<tr>
<td>15.581</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_14_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>353</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_14_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/tmp_rd_14_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.074, 53.095%; route: 6.750, 44.390%; tC2Q: 0.382, 2.515%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>353</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s3/RAD[0]</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s3/DO</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s237/I0</td>
</tr>
<tr>
<td>2.560</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s237/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s314/I0</td>
</tr>
<tr>
<td>3.461</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_init/I0</td>
</tr>
<tr>
<td>4.362</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>machine/regfile[0]_ER_init/F</td>
</tr>
<tr>
<td>4.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_7_s14/I0</td>
</tr>
<tr>
<td>5.264</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_7_s14/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_7_s12/I3</td>
</tr>
<tr>
<td>5.901</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/tmp_rd_7_s12/F</td>
</tr>
<tr>
<td>6.276</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_7_s9/I2</td>
</tr>
<tr>
<td>6.737</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>machine/tmp_rd_7_s9/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n55_s9/I0</td>
</tr>
<tr>
<td>7.639</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/n55_s9/F</td>
</tr>
<tr>
<td>8.014</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n57_s8/I1</td>
</tr>
<tr>
<td>8.530</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>machine/n57_s8/F</td>
</tr>
<tr>
<td>8.905</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s27/I0</td>
</tr>
<tr>
<td>9.431</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/n8349_s27/F</td>
</tr>
<tr>
<td>9.806</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s20/I0</td>
</tr>
<tr>
<td>10.332</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/n8349_s20/F</td>
</tr>
<tr>
<td>10.707</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8333_s31/I1</td>
</tr>
<tr>
<td>11.224</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8333_s31/F</td>
</tr>
<tr>
<td>11.599</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8333_s27/I2</td>
</tr>
<tr>
<td>12.060</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8333_s27/F</td>
</tr>
<tr>
<td>12.435</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8333_s25/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8333_s25/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8333_s21/I1</td>
</tr>
<tr>
<td>13.842</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8333_s21/F</td>
</tr>
<tr>
<td>14.217</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8333_s14/I3</td>
</tr>
<tr>
<td>14.480</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8333_s14/F</td>
</tr>
<tr>
<td>14.855</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8333_s11/I3</td>
</tr>
<tr>
<td>15.117</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8333_s11/F</td>
</tr>
<tr>
<td>15.492</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_31_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>353</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_31_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/tmp_rd_31_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.985, 52.820%; route: 6.750, 44.650%; tC2Q: 0.382, 2.530%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>353</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s3/RAD[0]</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s3/DO</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s237/I0</td>
</tr>
<tr>
<td>2.560</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s237/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s314/I0</td>
</tr>
<tr>
<td>3.461</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_init/I0</td>
</tr>
<tr>
<td>4.362</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>machine/regfile[0]_ER_init/F</td>
</tr>
<tr>
<td>4.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_17_s14/I0</td>
</tr>
<tr>
<td>5.264</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_17_s14/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_17_s12/I3</td>
</tr>
<tr>
<td>5.901</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/tmp_rd_17_s12/F</td>
</tr>
<tr>
<td>6.276</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_17_s9/I2</td>
</tr>
<tr>
<td>6.737</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>machine/tmp_rd_17_s9/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n48_s12/I1</td>
</tr>
<tr>
<td>7.629</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/n48_s12/F</td>
</tr>
<tr>
<td>8.004</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n48_s8/I0</td>
</tr>
<tr>
<td>8.530</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>machine/n48_s8/F</td>
</tr>
<tr>
<td>8.905</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s37/I0</td>
</tr>
<tr>
<td>9.431</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s37/F</td>
</tr>
<tr>
<td>9.806</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s35/I2</td>
</tr>
<tr>
<td>10.267</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s35/F</td>
</tr>
<tr>
<td>10.642</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s32/I1</td>
</tr>
<tr>
<td>11.159</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s32/F</td>
</tr>
<tr>
<td>11.534</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s29/I1</td>
</tr>
<tr>
<td>12.050</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s29/F</td>
</tr>
<tr>
<td>12.425</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s23/I0</td>
</tr>
<tr>
<td>12.951</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s23/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s16/I2</td>
</tr>
<tr>
<td>13.787</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s16/F</td>
</tr>
<tr>
<td>14.162</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s13/I3</td>
</tr>
<tr>
<td>14.425</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s13/F</td>
</tr>
<tr>
<td>14.800</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s10/I3</td>
</tr>
<tr>
<td>15.062</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8349_s10/F</td>
</tr>
<tr>
<td>15.437</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_15_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>353</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_15_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/tmp_rd_15_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.930, 52.648%; route: 6.750, 44.813%; tC2Q: 0.382, 2.539%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>353</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s3/RAD[0]</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s3/DO</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s237/I0</td>
</tr>
<tr>
<td>2.560</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s237/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s314/I0</td>
</tr>
<tr>
<td>3.461</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_init/I0</td>
</tr>
<tr>
<td>4.362</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>machine/regfile[0]_ER_init/F</td>
</tr>
<tr>
<td>4.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_17_s14/I0</td>
</tr>
<tr>
<td>5.264</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_17_s14/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_17_s12/I3</td>
</tr>
<tr>
<td>5.901</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/tmp_rd_17_s12/F</td>
</tr>
<tr>
<td>6.276</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_17_s9/I2</td>
</tr>
<tr>
<td>6.737</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>machine/tmp_rd_17_s9/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n47_s11/I0</td>
</tr>
<tr>
<td>7.639</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/n47_s11/F</td>
</tr>
<tr>
<td>8.014</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n45_s8/I1</td>
</tr>
<tr>
<td>8.530</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>machine/n45_s8/F</td>
</tr>
<tr>
<td>8.905</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s34/I0</td>
</tr>
<tr>
<td>9.431</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s34/F</td>
</tr>
<tr>
<td>9.806</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s32/I3</td>
</tr>
<tr>
<td>10.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s32/F</td>
</tr>
<tr>
<td>10.444</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s29/I0</td>
</tr>
<tr>
<td>10.970</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s29/F</td>
</tr>
<tr>
<td>11.345</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s26/I1</td>
</tr>
<tr>
<td>11.861</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s26/F</td>
</tr>
<tr>
<td>12.236</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s20/I0</td>
</tr>
<tr>
<td>12.762</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s20/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s14/I2</td>
</tr>
<tr>
<td>13.599</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s14/F</td>
</tr>
<tr>
<td>13.974</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s11/I3</td>
</tr>
<tr>
<td>14.236</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s11/F</td>
</tr>
<tr>
<td>14.611</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s10/I3</td>
</tr>
<tr>
<td>14.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8341_s10/F</td>
</tr>
<tr>
<td>15.249</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_23_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>353</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_23_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/tmp_rd_23_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.741, 52.046%; route: 6.750, 45.382%; tC2Q: 0.382, 2.572%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
