INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_01/LAB_01_ half_adder/LAB_01_ half_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_01/LAB_01_ half_adder/LAB_01_ half_adder.srcs/sim_2/new/ha_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_01/LAB_01_ half_adder/LAB_01_ half_adder.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
