## ===== Input Clock (CLK_GEN) =====
set_property PACKAGE_PIN H19 [get_ports CLK_GEN]
set_property IOSTANDARD LVCMOS18 [get_ports CLK_GEN]

## ===== Input Reset (RST) =====
set_property PACKAGE_PIN AV40 [get_ports RST]
set_property IOSTANDARD LVCMOS18 [get_ports RST]

## ===== Output Clock Signal (CLK) → LED DS2 =====
set_property PACKAGE_PIN AM39 [get_ports CLK]
set_property IOSTANDARD LVCMOS18 [get_ports CLK]

## ===== Debug Outputs Mapped to LEDs =====

# CPU_ACTIVE → LED DS3
set_property PACKAGE_PIN AN39 [get_ports CPU_ACTIVE]
set_property IOSTANDARD LVCMOS18 [get_ports CPU_ACTIVE]

# REG_WRITE → LED DS4
set_property PACKAGE_PIN AR37 [get_ports REG_WRITE]
set_property IOSTANDARD LVCMOS18 [get_ports REG_WRITE]

# MEM_ACCESS → LED DS5
set_property PACKAGE_PIN AT37 [get_ports MEM_ACCESS]
set_property IOSTANDARD LVCMOS18 [get_ports MEM_ACCESS]

# BRANCH_TAKEN → LED DS6
set_property PACKAGE_PIN AR35 [get_ports BRANCH_TAKEN]
set_property IOSTANDARD LVCMOS18 [get_ports BRANCH_TAKEN]

# HAZARD_DETECTED → LED DS7
set_property PACKAGE_PIN AP41 [get_ports HAZARD_DETECTED]
set_property IOSTANDARD LVCMOS18 [get_ports HAZARD_DETECTED]

# PC_out → LED DS8
set_property PACKAGE_PIN AP42 [get_ports PC_out]
set_property IOSTANDARD LVCMOS18 [get_ports PC_out]

# INST_out → LED DS9
set_property PACKAGE_PIN AU39 [get_ports INST_out]
set_property IOSTANDARD LVCMOS18 [get_ports INST_out]

set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[6]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[3]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[0]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[1]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[2]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[4]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[5]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[7]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[8]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[9]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[10]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[16]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[17]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[14]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[20]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[21]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[18]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[24]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[25]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[22]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[23]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[19]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[15]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[11]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[12]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[13]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[26]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[27]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[28]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[29]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[30]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/ALU_OUT_EX[31]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][6]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][2]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][0]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][1]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][3]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][4]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][5]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][11]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][12]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][7]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][8]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][15]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][16]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][13]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][19]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][20]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][17]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][18]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][14]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][9]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][10]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][26]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][22]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][21]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][23]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][24]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][25]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][31]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][27]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][28]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][29]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/instr_out_reg[31][30]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[13]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[5]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[0]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[1]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[2]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[3]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[4]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[6]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[7]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[14]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[15]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[12]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[18]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[19]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[16]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[22]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[23]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[20]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[26]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[27]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[24]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[30]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[31]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[28]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[29]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[25]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[21]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[17]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[8]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[9]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[10]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/pc_out[11]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[9]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[4]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[0]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[1]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[2]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[3]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[5]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[6]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[7]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[8]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[11]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[17]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[18]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[15]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[21]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[22]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[19]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[25]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[26]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[23]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[29]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[30]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[27]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[31]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[28]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[24]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[20]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[16]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[12]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[13]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[14]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/D[10]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[14]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[6]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[2]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[0]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[1]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[3]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[4]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[5]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[11]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[12]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[7]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[8]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[15]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[16]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[13]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[19]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[20]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[17]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[23]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[24]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[21]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[27]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[28]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[25]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[31]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[29]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[30]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[26]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[22]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[18]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[9]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[1]_30[10]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[14]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[6]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[2]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[0]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[1]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[3]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[4]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[5]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[11]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[12]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[7]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[8]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[15]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[16]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[13]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[19]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[20]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[17]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[23]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[24]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[21]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[27]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[28]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[25]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[31]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[29]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[30]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[26]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[22]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[18]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[9]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[2]_29[10]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[14]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[6]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[2]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[0]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[1]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[3]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[4]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[5]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[11]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[12]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[7]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[8]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[15]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[16]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[13]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[19]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[20]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[17]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[23]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[24]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[21]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[27]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[28]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[25]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[31]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[29]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[30]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[26]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[22]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[18]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[9]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[3]_28[10]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[6]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[2]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[0]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[1]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[3]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[4]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[5]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[11]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[12]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[7]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[8]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[15]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[16]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[13]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[14]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[9]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[10]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[22]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[18]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[17]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[19]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[20]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[21]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[27]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[28]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[23]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[24]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[25]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[31]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[29]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[30]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[4]_27[26]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[14]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[6]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[2]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[0]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[1]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[3]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[4]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[5]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[11]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[12]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[7]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[8]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[15]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[16]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[13]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[19]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[20]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[17]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[23]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[24]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[21]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[27]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[28]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[25]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[31]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[29]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[30]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[26]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[22]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[18]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[9]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[5]_26[10]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[14]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[6]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[2]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[0]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[1]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[3]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[4]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[5]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[11]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[12]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[7]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[8]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[15]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[16]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[13]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[19]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[20]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[17]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[23]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[24]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[21]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[27]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[28]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[25]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[31]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[29]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[30]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[26]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[22]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[18]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[9]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[6]_25[10]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[14]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[6]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[2]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[0]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[1]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[3]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[4]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[5]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[11]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[12]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[7]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[8]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[15]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[16]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[13]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[19]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[20]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[17]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[23]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[24]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[21]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[27]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[28]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[25]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[31]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[29]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[30]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[26]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[22]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[18]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[9]}]
set_property MARK_DEBUG true [get_nets {cpu_inst/reg_files_inst/mem_reg[7]_24[10]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[14]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[6]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[2]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[0]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[1]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[3]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[4]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[5]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[11]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[12]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[7]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[8]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[15]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[16]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[13]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[19]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[20]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[17]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[23]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[24]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[21]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[27]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[28]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[25]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[31]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[29]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[30]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[26]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[22]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[18]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[9]}]
set_property MARK_DEBUG false [get_nets {cpu_inst/sign_extender_inst/imm_ext[10]}]




create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list CLK_GEN_IBUF_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cpu_inst/reg_files_inst/mem_reg[1]_30[0]} {cpu_inst/reg_files_inst/mem_reg[1]_30[1]} {cpu_inst/reg_files_inst/mem_reg[1]_30[2]} {cpu_inst/reg_files_inst/mem_reg[1]_30[3]} {cpu_inst/reg_files_inst/mem_reg[1]_30[4]} {cpu_inst/reg_files_inst/mem_reg[1]_30[5]} {cpu_inst/reg_files_inst/mem_reg[1]_30[6]} {cpu_inst/reg_files_inst/mem_reg[1]_30[7]} {cpu_inst/reg_files_inst/mem_reg[1]_30[8]} {cpu_inst/reg_files_inst/mem_reg[1]_30[9]} {cpu_inst/reg_files_inst/mem_reg[1]_30[10]} {cpu_inst/reg_files_inst/mem_reg[1]_30[11]} {cpu_inst/reg_files_inst/mem_reg[1]_30[12]} {cpu_inst/reg_files_inst/mem_reg[1]_30[13]} {cpu_inst/reg_files_inst/mem_reg[1]_30[14]} {cpu_inst/reg_files_inst/mem_reg[1]_30[15]} {cpu_inst/reg_files_inst/mem_reg[1]_30[16]} {cpu_inst/reg_files_inst/mem_reg[1]_30[17]} {cpu_inst/reg_files_inst/mem_reg[1]_30[18]} {cpu_inst/reg_files_inst/mem_reg[1]_30[19]} {cpu_inst/reg_files_inst/mem_reg[1]_30[20]} {cpu_inst/reg_files_inst/mem_reg[1]_30[21]} {cpu_inst/reg_files_inst/mem_reg[1]_30[22]} {cpu_inst/reg_files_inst/mem_reg[1]_30[23]} {cpu_inst/reg_files_inst/mem_reg[1]_30[24]} {cpu_inst/reg_files_inst/mem_reg[1]_30[25]} {cpu_inst/reg_files_inst/mem_reg[1]_30[26]} {cpu_inst/reg_files_inst/mem_reg[1]_30[27]} {cpu_inst/reg_files_inst/mem_reg[1]_30[28]} {cpu_inst/reg_files_inst/mem_reg[1]_30[29]} {cpu_inst/reg_files_inst/mem_reg[1]_30[30]} {cpu_inst/reg_files_inst/mem_reg[1]_30[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cpu_inst/reg_files_inst/mem_reg[2]_29[0]} {cpu_inst/reg_files_inst/mem_reg[2]_29[1]} {cpu_inst/reg_files_inst/mem_reg[2]_29[2]} {cpu_inst/reg_files_inst/mem_reg[2]_29[3]} {cpu_inst/reg_files_inst/mem_reg[2]_29[4]} {cpu_inst/reg_files_inst/mem_reg[2]_29[5]} {cpu_inst/reg_files_inst/mem_reg[2]_29[6]} {cpu_inst/reg_files_inst/mem_reg[2]_29[7]} {cpu_inst/reg_files_inst/mem_reg[2]_29[8]} {cpu_inst/reg_files_inst/mem_reg[2]_29[9]} {cpu_inst/reg_files_inst/mem_reg[2]_29[10]} {cpu_inst/reg_files_inst/mem_reg[2]_29[11]} {cpu_inst/reg_files_inst/mem_reg[2]_29[12]} {cpu_inst/reg_files_inst/mem_reg[2]_29[13]} {cpu_inst/reg_files_inst/mem_reg[2]_29[14]} {cpu_inst/reg_files_inst/mem_reg[2]_29[15]} {cpu_inst/reg_files_inst/mem_reg[2]_29[16]} {cpu_inst/reg_files_inst/mem_reg[2]_29[17]} {cpu_inst/reg_files_inst/mem_reg[2]_29[18]} {cpu_inst/reg_files_inst/mem_reg[2]_29[19]} {cpu_inst/reg_files_inst/mem_reg[2]_29[20]} {cpu_inst/reg_files_inst/mem_reg[2]_29[21]} {cpu_inst/reg_files_inst/mem_reg[2]_29[22]} {cpu_inst/reg_files_inst/mem_reg[2]_29[23]} {cpu_inst/reg_files_inst/mem_reg[2]_29[24]} {cpu_inst/reg_files_inst/mem_reg[2]_29[25]} {cpu_inst/reg_files_inst/mem_reg[2]_29[26]} {cpu_inst/reg_files_inst/mem_reg[2]_29[27]} {cpu_inst/reg_files_inst/mem_reg[2]_29[28]} {cpu_inst/reg_files_inst/mem_reg[2]_29[29]} {cpu_inst/reg_files_inst/mem_reg[2]_29[30]} {cpu_inst/reg_files_inst/mem_reg[2]_29[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cpu_inst/reg_files_inst/mem_reg[3]_28[0]} {cpu_inst/reg_files_inst/mem_reg[3]_28[1]} {cpu_inst/reg_files_inst/mem_reg[3]_28[2]} {cpu_inst/reg_files_inst/mem_reg[3]_28[3]} {cpu_inst/reg_files_inst/mem_reg[3]_28[4]} {cpu_inst/reg_files_inst/mem_reg[3]_28[5]} {cpu_inst/reg_files_inst/mem_reg[3]_28[6]} {cpu_inst/reg_files_inst/mem_reg[3]_28[7]} {cpu_inst/reg_files_inst/mem_reg[3]_28[8]} {cpu_inst/reg_files_inst/mem_reg[3]_28[9]} {cpu_inst/reg_files_inst/mem_reg[3]_28[10]} {cpu_inst/reg_files_inst/mem_reg[3]_28[11]} {cpu_inst/reg_files_inst/mem_reg[3]_28[12]} {cpu_inst/reg_files_inst/mem_reg[3]_28[13]} {cpu_inst/reg_files_inst/mem_reg[3]_28[14]} {cpu_inst/reg_files_inst/mem_reg[3]_28[15]} {cpu_inst/reg_files_inst/mem_reg[3]_28[16]} {cpu_inst/reg_files_inst/mem_reg[3]_28[17]} {cpu_inst/reg_files_inst/mem_reg[3]_28[18]} {cpu_inst/reg_files_inst/mem_reg[3]_28[19]} {cpu_inst/reg_files_inst/mem_reg[3]_28[20]} {cpu_inst/reg_files_inst/mem_reg[3]_28[21]} {cpu_inst/reg_files_inst/mem_reg[3]_28[22]} {cpu_inst/reg_files_inst/mem_reg[3]_28[23]} {cpu_inst/reg_files_inst/mem_reg[3]_28[24]} {cpu_inst/reg_files_inst/mem_reg[3]_28[25]} {cpu_inst/reg_files_inst/mem_reg[3]_28[26]} {cpu_inst/reg_files_inst/mem_reg[3]_28[27]} {cpu_inst/reg_files_inst/mem_reg[3]_28[28]} {cpu_inst/reg_files_inst/mem_reg[3]_28[29]} {cpu_inst/reg_files_inst/mem_reg[3]_28[30]} {cpu_inst/reg_files_inst/mem_reg[3]_28[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cpu_inst/reg_files_inst/mem_reg[4]_27[0]} {cpu_inst/reg_files_inst/mem_reg[4]_27[1]} {cpu_inst/reg_files_inst/mem_reg[4]_27[2]} {cpu_inst/reg_files_inst/mem_reg[4]_27[3]} {cpu_inst/reg_files_inst/mem_reg[4]_27[4]} {cpu_inst/reg_files_inst/mem_reg[4]_27[5]} {cpu_inst/reg_files_inst/mem_reg[4]_27[6]} {cpu_inst/reg_files_inst/mem_reg[4]_27[7]} {cpu_inst/reg_files_inst/mem_reg[4]_27[8]} {cpu_inst/reg_files_inst/mem_reg[4]_27[9]} {cpu_inst/reg_files_inst/mem_reg[4]_27[10]} {cpu_inst/reg_files_inst/mem_reg[4]_27[11]} {cpu_inst/reg_files_inst/mem_reg[4]_27[12]} {cpu_inst/reg_files_inst/mem_reg[4]_27[13]} {cpu_inst/reg_files_inst/mem_reg[4]_27[14]} {cpu_inst/reg_files_inst/mem_reg[4]_27[15]} {cpu_inst/reg_files_inst/mem_reg[4]_27[16]} {cpu_inst/reg_files_inst/mem_reg[4]_27[17]} {cpu_inst/reg_files_inst/mem_reg[4]_27[18]} {cpu_inst/reg_files_inst/mem_reg[4]_27[19]} {cpu_inst/reg_files_inst/mem_reg[4]_27[20]} {cpu_inst/reg_files_inst/mem_reg[4]_27[21]} {cpu_inst/reg_files_inst/mem_reg[4]_27[22]} {cpu_inst/reg_files_inst/mem_reg[4]_27[23]} {cpu_inst/reg_files_inst/mem_reg[4]_27[24]} {cpu_inst/reg_files_inst/mem_reg[4]_27[25]} {cpu_inst/reg_files_inst/mem_reg[4]_27[26]} {cpu_inst/reg_files_inst/mem_reg[4]_27[27]} {cpu_inst/reg_files_inst/mem_reg[4]_27[28]} {cpu_inst/reg_files_inst/mem_reg[4]_27[29]} {cpu_inst/reg_files_inst/mem_reg[4]_27[30]} {cpu_inst/reg_files_inst/mem_reg[4]_27[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cpu_inst/reg_files_inst/mem_reg[5]_26[0]} {cpu_inst/reg_files_inst/mem_reg[5]_26[1]} {cpu_inst/reg_files_inst/mem_reg[5]_26[2]} {cpu_inst/reg_files_inst/mem_reg[5]_26[3]} {cpu_inst/reg_files_inst/mem_reg[5]_26[4]} {cpu_inst/reg_files_inst/mem_reg[5]_26[5]} {cpu_inst/reg_files_inst/mem_reg[5]_26[6]} {cpu_inst/reg_files_inst/mem_reg[5]_26[7]} {cpu_inst/reg_files_inst/mem_reg[5]_26[8]} {cpu_inst/reg_files_inst/mem_reg[5]_26[9]} {cpu_inst/reg_files_inst/mem_reg[5]_26[10]} {cpu_inst/reg_files_inst/mem_reg[5]_26[11]} {cpu_inst/reg_files_inst/mem_reg[5]_26[12]} {cpu_inst/reg_files_inst/mem_reg[5]_26[13]} {cpu_inst/reg_files_inst/mem_reg[5]_26[14]} {cpu_inst/reg_files_inst/mem_reg[5]_26[15]} {cpu_inst/reg_files_inst/mem_reg[5]_26[16]} {cpu_inst/reg_files_inst/mem_reg[5]_26[17]} {cpu_inst/reg_files_inst/mem_reg[5]_26[18]} {cpu_inst/reg_files_inst/mem_reg[5]_26[19]} {cpu_inst/reg_files_inst/mem_reg[5]_26[20]} {cpu_inst/reg_files_inst/mem_reg[5]_26[21]} {cpu_inst/reg_files_inst/mem_reg[5]_26[22]} {cpu_inst/reg_files_inst/mem_reg[5]_26[23]} {cpu_inst/reg_files_inst/mem_reg[5]_26[24]} {cpu_inst/reg_files_inst/mem_reg[5]_26[25]} {cpu_inst/reg_files_inst/mem_reg[5]_26[26]} {cpu_inst/reg_files_inst/mem_reg[5]_26[27]} {cpu_inst/reg_files_inst/mem_reg[5]_26[28]} {cpu_inst/reg_files_inst/mem_reg[5]_26[29]} {cpu_inst/reg_files_inst/mem_reg[5]_26[30]} {cpu_inst/reg_files_inst/mem_reg[5]_26[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cpu_inst/reg_files_inst/mem_reg[6]_25[0]} {cpu_inst/reg_files_inst/mem_reg[6]_25[1]} {cpu_inst/reg_files_inst/mem_reg[6]_25[2]} {cpu_inst/reg_files_inst/mem_reg[6]_25[3]} {cpu_inst/reg_files_inst/mem_reg[6]_25[4]} {cpu_inst/reg_files_inst/mem_reg[6]_25[5]} {cpu_inst/reg_files_inst/mem_reg[6]_25[6]} {cpu_inst/reg_files_inst/mem_reg[6]_25[7]} {cpu_inst/reg_files_inst/mem_reg[6]_25[8]} {cpu_inst/reg_files_inst/mem_reg[6]_25[9]} {cpu_inst/reg_files_inst/mem_reg[6]_25[10]} {cpu_inst/reg_files_inst/mem_reg[6]_25[11]} {cpu_inst/reg_files_inst/mem_reg[6]_25[12]} {cpu_inst/reg_files_inst/mem_reg[6]_25[13]} {cpu_inst/reg_files_inst/mem_reg[6]_25[14]} {cpu_inst/reg_files_inst/mem_reg[6]_25[15]} {cpu_inst/reg_files_inst/mem_reg[6]_25[16]} {cpu_inst/reg_files_inst/mem_reg[6]_25[17]} {cpu_inst/reg_files_inst/mem_reg[6]_25[18]} {cpu_inst/reg_files_inst/mem_reg[6]_25[19]} {cpu_inst/reg_files_inst/mem_reg[6]_25[20]} {cpu_inst/reg_files_inst/mem_reg[6]_25[21]} {cpu_inst/reg_files_inst/mem_reg[6]_25[22]} {cpu_inst/reg_files_inst/mem_reg[6]_25[23]} {cpu_inst/reg_files_inst/mem_reg[6]_25[24]} {cpu_inst/reg_files_inst/mem_reg[6]_25[25]} {cpu_inst/reg_files_inst/mem_reg[6]_25[26]} {cpu_inst/reg_files_inst/mem_reg[6]_25[27]} {cpu_inst/reg_files_inst/mem_reg[6]_25[28]} {cpu_inst/reg_files_inst/mem_reg[6]_25[29]} {cpu_inst/reg_files_inst/mem_reg[6]_25[30]} {cpu_inst/reg_files_inst/mem_reg[6]_25[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cpu_inst/reg_files_inst/mem_reg[7]_24[0]} {cpu_inst/reg_files_inst/mem_reg[7]_24[1]} {cpu_inst/reg_files_inst/mem_reg[7]_24[2]} {cpu_inst/reg_files_inst/mem_reg[7]_24[3]} {cpu_inst/reg_files_inst/mem_reg[7]_24[4]} {cpu_inst/reg_files_inst/mem_reg[7]_24[5]} {cpu_inst/reg_files_inst/mem_reg[7]_24[6]} {cpu_inst/reg_files_inst/mem_reg[7]_24[7]} {cpu_inst/reg_files_inst/mem_reg[7]_24[8]} {cpu_inst/reg_files_inst/mem_reg[7]_24[9]} {cpu_inst/reg_files_inst/mem_reg[7]_24[10]} {cpu_inst/reg_files_inst/mem_reg[7]_24[11]} {cpu_inst/reg_files_inst/mem_reg[7]_24[12]} {cpu_inst/reg_files_inst/mem_reg[7]_24[13]} {cpu_inst/reg_files_inst/mem_reg[7]_24[14]} {cpu_inst/reg_files_inst/mem_reg[7]_24[15]} {cpu_inst/reg_files_inst/mem_reg[7]_24[16]} {cpu_inst/reg_files_inst/mem_reg[7]_24[17]} {cpu_inst/reg_files_inst/mem_reg[7]_24[18]} {cpu_inst/reg_files_inst/mem_reg[7]_24[19]} {cpu_inst/reg_files_inst/mem_reg[7]_24[20]} {cpu_inst/reg_files_inst/mem_reg[7]_24[21]} {cpu_inst/reg_files_inst/mem_reg[7]_24[22]} {cpu_inst/reg_files_inst/mem_reg[7]_24[23]} {cpu_inst/reg_files_inst/mem_reg[7]_24[24]} {cpu_inst/reg_files_inst/mem_reg[7]_24[25]} {cpu_inst/reg_files_inst/mem_reg[7]_24[26]} {cpu_inst/reg_files_inst/mem_reg[7]_24[27]} {cpu_inst/reg_files_inst/mem_reg[7]_24[28]} {cpu_inst/reg_files_inst/mem_reg[7]_24[29]} {cpu_inst/reg_files_inst/mem_reg[7]_24[30]} {cpu_inst/reg_files_inst/mem_reg[7]_24[31]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets CLK_GEN_IBUF_BUFG]
