

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c8c883f82f149f8a735f810bff4b4328d99c95c2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             2 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                     16 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c755b4e9e6a1118e2d736bdbb88f76f4  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_Gvei8C
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_FfNMXt"
Running: cat _ptx_FfNMXt | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_maUiNk
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_maUiNk --output-file  /dev/null 2> _ptx_FfNMXtinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_FfNMXt _ptx2_maUiNk _ptx_FfNMXtinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [1024, 1024]
border:[2, 2]
blockGrid:[86, 86]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 1812336
gpu_sim_insn = 415466464
gpu_ipc =     229.2436
gpu_tot_sim_cycle = 2034486
gpu_tot_sim_insn = 415466464
gpu_tot_ipc =     204.2120
gpu_tot_issued_cta = 7396
max_total_param_size = 0
gpu_stall_dramfull = 61306
gpu_stall_icnt2sh    = 605602
partiton_reqs_in_parallel = 39810086
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9662
partiton_level_parallism_total  =      19.5676
partiton_reqs_in_parallel_util = 39810086
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1811704
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9738
partiton_level_parallism_util_total  =      21.9738
partiton_replys_in_parallel = 456444
partiton_replys_in_parallel_total    = 0
L2_BW  =      23.8717 GB/Sec
L2_BW_total  =      21.2651 GB/Sec
gpu_total_sim_rate=175524

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7740000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 769184
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0029
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 766989
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7731312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 769184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7740000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
9731, 12274, 12297, 12261, 12294, 12258, 12289, 9834, 9985, 12585, 12613, 12577, 12612, 12572, 12615, 10089, 9483, 11962, 11989, 11959, 11990, 11945, 11982, 9587, 9307, 11645, 11661, 11630, 11658, 11623, 11662, 9326, 9306, 11645, 11669, 11631, 11664, 11626, 11660, 9330, 9064, 11322, 11352, 11324, 11351, 11319, 11345, 9084, 9057, 11329, 11349, 11305, 11337, 11301, 11337, 9079, 
gpgpu_n_tot_thrd_icount = 485326208
gpgpu_n_tot_w_icount = 15166444
gpgpu_n_stall_shd_mem = 394758
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 346456
gpgpu_n_mem_write_global = 109568
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 3720992
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = 24940324
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24613888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 319818
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 70054
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:535479	W0_Idle:41615483	W0_Scoreboard:46566406	W1:0	W2:0	W3:0	W4:0	W5:8500	W6:0	W7:0	W8:28160	W9:0	W10:25600	W11:0	W12:12958	W13:8500	W14:714000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:3517792	W25:0	W26:25600	W27:0	W28:3287550	W29:0	W30:0	W31:0	W32:7537784
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2771648 {8:346456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7856128 {40:44032,72:44032,136:21504,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28785856 {40:114576,72:114576,136:117304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 876544 {8:109568,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 553 
maxdqlatency = 0 
maxmflatency = 127540 
averagemflatency = 5759 
max_icnt2mem_latency = 127293 
max_icnt2sh_latency = 2034485 
mrq_lat_table:110209 	5895 	5931 	12144 	12306 	11611 	10317 	10960 	9369 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	278194 	130354 	2386 	132 	2626 	1897 	3422 	7585 	18445 	11039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	229564 	48227 	4228 	1299 	119884 	7807 	280 	15 	259 	2494 	1896 	3422 	7981 	18049 	11039 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	106453 	147000 	84686 	8203 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14873 	81855 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	392 	63 	6 	5 	15 	13 	13 	22 	30 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        66        64        69        70        69        70        69        70        68        66        69        70 
dram[1]:        69        70        69        70        65        65        69        70        69        70        69        70        68        65        69        70 
dram[2]:        69        70        69        70        67        67        69        70        69        70        69        70        66        65        69        70 
dram[3]:        69        70        69        70        64        64        69        70        69        70        69        70        63        65        69        70 
dram[4]:        69        70        69        70        66        65        69        70        69        70        69        70        66        64        69        70 
dram[5]:        69        70        69        70        66        66        69        70        69        70        69        70        67        69        69        70 
dram[6]:        69        70        69        70        66        64        69        70        69        70        69        70        69        66        69        70 
dram[7]:        69        70        69        70        66        68        69        70        69        70        69        70        66        66        69        70 
dram[8]:        69        70        69        70        65        65        69        70        69        70        69        70        65        66        69        70 
dram[9]:        69        70        69        70        66        63        69        70        69        70        69        69        64        64        69        70 
dram[10]:        69        70        69        70        66        68        69        70        69        70        69        70        67        66        69        70 
maximum service time to same row:
dram[0]:    247246    246541    380784    380772    379272    257024    384641    384382    378830    378938    378177    249156    252146    252658    251195    251167 
dram[1]:    246189    246505    380843    380839    379041    379041    384378    384389    379075    378947    249142    248955    253875    252114    251093    251071 
dram[2]:    202069    245903    380779    380593    378731    378835    384312    384347    379077    378935    248875    248961    252206    252168    250788    250004 
dram[3]:    247244    246554    380412    380383    378866    378590    384342    387616    378904    378857    248854    248582    252291    252292    251188    251092 
dram[4]:    247248    246631    380350    380620    378488    378374    384543    384375    378944    379046    249062    248526    252240    252303    251143    251053 
dram[5]:    247215    246542    380836    380827    379288    257012    384359    384354    378847    378964    248370    253946    252145    252659    251201    251091 
dram[6]:    247258    246515    380798    380790    379050    379054    384743    384398    378927    378878    377692    260922    259190    252644    251089    251186 
dram[7]:    201777    201765    380563    380515    378758    378827    384305    384347    378942    378780    248254    245923    252221    253158    250792    250031 
dram[8]:    247421    246168    380410    380300    378874    378517    384345    387705    378888    378789    245921    245638    252197    252088    251197    251104 
dram[9]:    247249    246623    380368    380620    378505    378342    384552    384374    378714    378786    248871    245928    252243    252294    251176    251080 
dram[10]:    249757    249556    380838    380829    256900    256681    384346    384360    378680    378757    245618    251191    252156    252316    251194    251100 
average row accesses per activate:
dram[0]: 13.558441 14.369863 10.076923  9.731482 11.326087  9.157895 10.715686  9.657895  9.669642 10.194445 10.850000  9.954128 11.250000 11.268042 11.244680 10.278846 
dram[1]: 15.101449 14.452055 10.673470 10.430000 11.909091 10.857142 10.728155 11.131313 10.524272 10.345795 11.815217 11.278351 11.494737 13.382716 10.896907 11.125000 
dram[2]: 14.619719 14.802817 11.268817 10.612245 11.180851 12.022727 12.043956 14.285714 10.375000 10.000000 11.185567 12.269663 12.790698 13.023809 12.482353 12.090909 
dram[3]: 15.028986 14.873240 10.510000 11.304348 11.954545 11.977273 15.869565 14.102564 10.880000  9.857142 10.979798 11.858696 12.662790 13.432098 11.451612 10.514852 
dram[4]: 13.671053 14.328767 11.588889 11.633333 11.234042 11.965909 13.370370 11.505263  9.333333  9.675439 11.431579 11.709678 13.358025 12.292135 11.189474 11.156250 
dram[5]: 13.126582 13.960000 11.538462 10.336634 10.274509  9.877358 11.677420 10.476191  9.478261  9.981818 11.090909  9.935780 12.146068 11.173470  9.526786 11.597826 
dram[6]: 14.260274 13.675324 12.232558 10.254902 11.755555 10.520000 12.325843 11.340206 10.394231 10.615385 11.173470 12.077778 12.454545 13.402439 10.401960 11.877778 
dram[7]: 15.522388 15.333333 10.724490 11.053191 10.450000 11.297873 12.586206 13.860760  9.981482 10.222222 12.100000 10.509615 11.881721 12.847059 11.255320 11.061855 
dram[8]: 15.028986 14.452055 11.700000 11.633333 11.965909 10.826530 14.207792 13.353659 11.102041 10.852942 11.442105 13.317073 12.329545 12.869047 10.757576 10.650000 
dram[9]: 13.893333 14.760564 10.927083 11.622222 10.590000 11.800000 14.077922 12.870588 10.557693  9.716814 11.322917 11.484211 13.182927 12.586206 11.308511 11.166667 
dram[10]: 12.682927 13.487180 11.247312 10.194175 10.163462 12.045455 11.934066 11.557895 10.205607 10.000000 11.288660  9.954128 11.955556 11.164948 10.620000 10.797979 
average row locality = 188750/16336 = 11.554236
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       561       560       560       560       560       560       560       560       560       560       548       548       560       560       560       560 
dram[1]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[2]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[3]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[4]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       561       561 
dram[5]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[6]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[7]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[8]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[9]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[10]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       560 
total reads: 98318
bank skew: 561/548 = 1.02
chip skew: 8940/8937 = 1.00
number of total write accesses:
dram[0]:       483       489       488       491       482       484       533       541       523       541       537       537       520       533       497       509 
dram[1]:       482       495       486       483       488       504       545       542       524       547       538       545       532       524       497       508 
dram[2]:       478       491       488       480       491       498       536       540       519       540       536       543       540       534       501       504 
dram[3]:       477       496       491       480       492       494       535       540       528       544       538       542       529       528       505       502 
dram[4]:       479       486       483       487       496       493       523       533       532       543       537       540       522       534       502       510 
dram[5]:       477       487       490       484       488       487       526       540       530       538       550       535       521       535       506       506 
dram[6]:       481       493       492       486       498       492       537       540       521       544       547       539       536       539       500       508 
dram[7]:       480       498       491       479       485       502       535       535       518       544       541       545       545       532       497       512 
dram[8]:       477       495       493       487       493       501       534       535       528       547       539       544       525       521       504       504 
dram[9]:       482       488       489       486       499       502       524       534       538       538       539       543       521       535       502       511 
dram[10]:       480       492       486       490       497       500       526       538       532       540       547       537       516       523       501       509 
total reads: 90432
bank skew: 550/477 = 1.15
chip skew: 8253/8188 = 1.01
average mf latency per bank:
dram[0]:      18998     18932     18842     19063     16185     16093     12639     12606      6717      6445      9742      9516     14179     14167     13569     13318
dram[1]:      19736     19724     19190     19238     16206     15821     12540     12606      6721      6447      9655      9803     14110     14234     13397     13290
dram[2]:      19894     19900     19265     19506     16197     16069     12604     12627      6507      6103      9845      9844     14147     14355     14058     14343
dram[3]:      20391     19702     19106     19277     16596     16100     12326     12225      6502      6210      9674      9741     14189     14391     14474     14337
dram[4]:      20179     20145     18311     17901     16554     16312     12185     12008      6634      6394      9811      9446     14318     14195     14514     14227
dram[5]:      19942     19870     17483     17619     16866     16763     12060     12112      6853      6694      9011      9033     14250     14354     14009     13776
dram[6]:      20436     20135     18088     18291     16502     16290     12219     12421      6993      6525     10159     10328     14200     14308     13495     13489
dram[7]:      20348     20387     18390     18633     16518     16281     12998     13190      6581      6227     10361     10340     14328     14657     13534     13527
dram[8]:      20788     20391     18439     18578     16343     15680     12929     12777      6355      6001     10254     10184     14647     14850     13966     13899
dram[9]:      20994     20657     18238     18062     15413     14979     12810     12537      6426      6236     10315     10517     14618     14584     14216     13898
dram[10]:      19508     19032     17674     17619     15837     15802     12586     12604      6534      6360     10636     10659     14595     14476     14245     13919
maximum mf latency per bank:
dram[0]:     123950    123914    124642    124532    124574    124534    127336    127343    123585    123666    125482    125300    123741    123871    123726    123653
dram[1]:     124040    123957    124585    124613    124615    124679    127284    127097    123713    123573    125499    125305    123795    123894    123712    123507
dram[2]:     123969    123929    124666    124549    124681    124660    127081    127196    123772    123651    125294    125487    123749    123863    123642    123666
dram[3]:     124032    124038    124600    124545    124635    124638    127044    127053    123760    123620    125482    125483    123615    123743    123538    123652
dram[4]:     124080    123923    124619    124636    124581    124590    127025    127029    123540    123623    125500    125424    123810    123941    123596    123543
dram[5]:     123941    123935    124682    124575    124632    124519    126893    126935    123586    123660    125416    125490    123768    123939    123557    123589
dram[6]:     123991    124000    124588    124504    124589    124464    126884    127108    123658    123567    125508    125271    123682    123842    123687    123713
dram[7]:     123927    123967    124659    124606    124547    124632    127419    127346    123639    123640    125296    125470    123749    123857    123547    123523
dram[8]:     124075    124083    124652    124532    124625    124576    127342    127422    123682    123634    125491    125487    123609    123684    123564    123600
dram[9]:     124156    123948    124643    124658    124574    124585    127540    127519    123662    123616    125514    125425    123752    123861    123740    123766
dram[10]:     123972    124007    124676    124657    124567    124556    127519    127426    123553    123626    125525    125494    123828    123934    123578    123567
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3365241 n_nop=3307130 n_act=1605 n_pre=1589 n_req=17125 n_rd=35748 n_write=19169 bw_util=0.03264
n_activity=193698 dram_eff=0.567
bk0: 2244a 3344166i bk1: 2240a 3343231i bk2: 2240a 3343716i bk3: 2240a 3342778i bk4: 2240a 3345175i bk5: 2240a 3343605i bk6: 2240a 3342962i bk7: 2240a 3342199i bk8: 2240a 3342391i bk9: 2240a 3342368i bk10: 2192a 3344185i bk11: 2192a 3343321i bk12: 2240a 3344177i bk13: 2240a 3342155i bk14: 2240a 3344537i bk15: 2240a 3343270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356903
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3365241 n_nop=3307258 n_act=1496 n_pre=1480 n_req=17178 n_rd=35752 n_write=19255 bw_util=0.03269
n_activity=192695 dram_eff=0.5709
bk0: 2240a 3344927i bk1: 2240a 3343526i bk2: 2240a 3343475i bk3: 2240a 3342130i bk4: 2240a 3343356i bk5: 2240a 3342947i bk6: 2240a 3343231i bk7: 2240a 3342301i bk8: 2240a 3342765i bk9: 2240a 3342336i bk10: 2196a 3343857i bk11: 2196a 3342043i bk12: 2240a 3343306i bk13: 2240a 3342516i bk14: 2240a 3344631i bk15: 2240a 3343511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3365241 n_nop=3307427 n_act=1426 n_pre=1410 n_req=17157 n_rd=35752 n_write=19226 bw_util=0.03267
n_activity=193084 dram_eff=0.5695
bk0: 2240a 3345433i bk1: 2240a 3343475i bk2: 2240a 3343082i bk3: 2240a 3343023i bk4: 2240a 3344067i bk5: 2240a 3343798i bk6: 2240a 3343836i bk7: 2240a 3343415i bk8: 2240a 3343137i bk9: 2240a 3342344i bk10: 2196a 3343971i bk11: 2196a 3343327i bk12: 2240a 3343741i bk13: 2240a 3342110i bk14: 2240a 3344797i bk15: 2240a 3343693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355634
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3365241 n_nop=3307344 n_act=1419 n_pre=1403 n_req=17159 n_rd=35752 n_write=19323 bw_util=0.03273
n_activity=192718 dram_eff=0.5716
bk0: 2240a 3344924i bk1: 2240a 3343512i bk2: 2240a 3343713i bk3: 2240a 3344202i bk4: 2240a 3344063i bk5: 2240a 3343162i bk6: 2240a 3343832i bk7: 2240a 3343182i bk8: 2240a 3343300i bk9: 2240a 3341903i bk10: 2196a 3342870i bk11: 2196a 3342941i bk12: 2240a 3343578i bk13: 2240a 3342702i bk14: 2240a 3344343i bk15: 2240a 3342884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351523
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3365241 n_nop=3307371 n_act=1467 n_pre=1451 n_req=17140 n_rd=35760 n_write=19192 bw_util=0.03266
n_activity=194503 dram_eff=0.5651
bk0: 2240a 3344719i bk1: 2240a 3344249i bk2: 2240a 3344203i bk3: 2240a 3344127i bk4: 2240a 3345084i bk5: 2240a 3343813i bk6: 2240a 3344475i bk7: 2240a 3342972i bk8: 2240a 3343068i bk9: 2240a 3342455i bk10: 2196a 3343831i bk11: 2196a 3342491i bk12: 2240a 3344726i bk13: 2240a 3342871i bk14: 2244a 3344843i bk15: 2244a 3343506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350743
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3365241 n_nop=3307166 n_act=1576 n_pre=1560 n_req=17138 n_rd=35752 n_write=19187 bw_util=0.03265
n_activity=193122 dram_eff=0.569
bk0: 2240a 3344077i bk1: 2240a 3343724i bk2: 2240a 3344657i bk3: 2240a 3343742i bk4: 2240a 3343824i bk5: 2240a 3342703i bk6: 2240a 3343818i bk7: 2240a 3342276i bk8: 2240a 3342089i bk9: 2240a 3341756i bk10: 2192a 3343169i bk11: 2192a 3342917i bk12: 2240a 3343881i bk13: 2240a 3341588i bk14: 2244a 3343459i bk15: 2244a 3343106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351375
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3365241 n_nop=3307285 n_act=1472 n_pre=1456 n_req=17191 n_rd=35752 n_write=19276 bw_util=0.0327
n_activity=192999 dram_eff=0.5702
bk0: 2240a 3344773i bk1: 2240a 3343949i bk2: 2240a 3344853i bk3: 2240a 3344186i bk4: 2240a 3344506i bk5: 2240a 3342619i bk6: 2240a 3343594i bk7: 2240a 3342444i bk8: 2240a 3343238i bk9: 2240a 3342073i bk10: 2192a 3343348i bk11: 2192a 3342593i bk12: 2240a 3344156i bk13: 2240a 3342467i bk14: 2244a 3344533i bk15: 2244a 3343484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353884
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3365241 n_nop=3307311 n_act=1467 n_pre=1451 n_req=17177 n_rd=35752 n_write=19260 bw_util=0.03269
n_activity=193370 dram_eff=0.569
bk0: 2240a 3345560i bk1: 2240a 3344032i bk2: 2240a 3343858i bk3: 2240a 3343973i bk4: 2240a 3344197i bk5: 2240a 3343340i bk6: 2240a 3343645i bk7: 2240a 3343877i bk8: 2240a 3343022i bk9: 2240a 3342740i bk10: 2192a 3343564i bk11: 2192a 3342755i bk12: 2240a 3342990i bk13: 2240a 3342038i bk14: 2244a 3344499i bk15: 2244a 3343475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351988
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3365241 n_nop=3307406 n_act=1415 n_pre=1399 n_req=17165 n_rd=35752 n_write=19269 bw_util=0.0327
n_activity=193597 dram_eff=0.5684
bk0: 2240a 3344937i bk1: 2240a 3343654i bk2: 2240a 3344256i bk3: 2240a 3343697i bk4: 2240a 3344680i bk5: 2240a 3342589i bk6: 2240a 3344175i bk7: 2240a 3344039i bk8: 2240a 3343086i bk9: 2240a 3342186i bk10: 2192a 3343810i bk11: 2192a 3343002i bk12: 2240a 3343829i bk13: 2240a 3343275i bk14: 2244a 3344619i bk15: 2244a 3343547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351048
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3365241 n_nop=3307322 n_act=1451 n_pre=1435 n_req=17169 n_rd=35752 n_write=19281 bw_util=0.03271
n_activity=193107 dram_eff=0.57
bk0: 2240a 3344530i bk1: 2240a 3344331i bk2: 2240a 3344141i bk3: 2240a 3343526i bk4: 2240a 3344106i bk5: 2240a 3343220i bk6: 2240a 3344466i bk7: 2240a 3343353i bk8: 2240a 3343489i bk9: 2240a 3342374i bk10: 2192a 3344251i bk11: 2192a 3343056i bk12: 2240a 3343908i bk13: 2240a 3342807i bk14: 2244a 3344296i bk15: 2244a 3342663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356476
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3365241 n_nop=3307208 n_act=1543 n_pre=1527 n_req=17151 n_rd=35748 n_write=19215 bw_util=0.03267
n_activity=193677 dram_eff=0.5676
bk0: 2240a 3344692i bk1: 2240a 3343879i bk2: 2240a 3344217i bk3: 2240a 3342769i bk4: 2240a 3343973i bk5: 2240a 3343011i bk6: 2240a 3343305i bk7: 2240a 3342714i bk8: 2240a 3343185i bk9: 2240a 3341912i bk10: 2192a 3342651i bk11: 2192a 3342888i bk12: 2240a 3344344i bk13: 2240a 3342407i bk14: 2244a 3344362i bk15: 2240a 3342926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356843

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20620, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6846, Reservation_fails = 7
L2_cache_bank[1]: Access = 20905, Miss = 4468, Miss_rate = 0.214, Pending_hits = 7045, Reservation_fails = 6
L2_cache_bank[2]: Access = 20570, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6914, Reservation_fails = 5
L2_cache_bank[3]: Access = 20910, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7032, Reservation_fails = 4
L2_cache_bank[4]: Access = 20562, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6863, Reservation_fails = 4
L2_cache_bank[5]: Access = 20901, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7043, Reservation_fails = 9
L2_cache_bank[6]: Access = 20556, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6847, Reservation_fails = 2
L2_cache_bank[7]: Access = 20897, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7012, Reservation_fails = 9
L2_cache_bank[8]: Access = 20582, Miss = 4470, Miss_rate = 0.217, Pending_hits = 6886, Reservation_fails = 3
L2_cache_bank[9]: Access = 20926, Miss = 4470, Miss_rate = 0.214, Pending_hits = 7035, Reservation_fails = 1
L2_cache_bank[10]: Access = 20583, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6955, Reservation_fails = 2
L2_cache_bank[11]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7011, Reservation_fails = 7
L2_cache_bank[12]: Access = 20590, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6972, Reservation_fails = 2
L2_cache_bank[13]: Access = 20929, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7060, Reservation_fails = 6
L2_cache_bank[14]: Access = 20586, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6829, Reservation_fails = 7
L2_cache_bank[15]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7042, Reservation_fails = 7
L2_cache_bank[16]: Access = 20580, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6885, Reservation_fails = 5
L2_cache_bank[17]: Access = 20920, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7033, Reservation_fails = 6
L2_cache_bank[18]: Access = 20578, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6872, Reservation_fails = 6
L2_cache_bank[19]: Access = 20921, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7082, Reservation_fails = 6
L2_cache_bank[20]: Access = 20581, Miss = 4469, Miss_rate = 0.217, Pending_hits = 7009, Reservation_fails = 3
L2_cache_bank[21]: Access = 20897, Miss = 4468, Miss_rate = 0.214, Pending_hits = 6970, Reservation_fails = 7
L2_total_cache_accesses = 456444
L2_total_cache_misses = 98318
L2_total_cache_miss_rate = 0.2154
L2_total_cache_pending_hits = 153243
L2_total_cache_reservation_fails = 114
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 171976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 108944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32869
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 43931
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 113
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 346456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109568
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=1270956
icnt_total_pkts_simt_to_mem=674556
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.6781
	minimum = 6
	maximum = 740
Network latency average = 13.1198
	minimum = 6
	maximum = 728
Slowest packet = 534848
Flit latency average = 13.0344
	minimum = 6
	maximum = 726
Slowest flit = 1143069
Fragmentation average = 0.00170886
	minimum = 0
	maximum = 712
Injected packet rate average = 0.00503708
	minimum = 0.0043775 (at node 16)
	maximum = 0.00577404 (at node 41)
Accepted packet rate average = 0.00503708
	minimum = 0.0043775 (at node 16)
	maximum = 0.00577404 (at node 41)
Injected flit rate average = 0.0107348
	minimum = 0.00649411 (at node 16)
	maximum = 0.0160677 (at node 37)
Accepted flit rate average= 0.0107348
	minimum = 0.00841815 (at node 34)
	maximum = 0.0127479 (at node 24)
Injected packet length average = 2.13116
Accepted packet length average = 2.13116
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6781 (1 samples)
	minimum = 6 (1 samples)
	maximum = 740 (1 samples)
Network latency average = 13.1198 (1 samples)
	minimum = 6 (1 samples)
	maximum = 728 (1 samples)
Flit latency average = 13.0344 (1 samples)
	minimum = 6 (1 samples)
	maximum = 726 (1 samples)
Fragmentation average = 0.00170886 (1 samples)
	minimum = 0 (1 samples)
	maximum = 712 (1 samples)
Injected packet rate average = 0.00503708 (1 samples)
	minimum = 0.0043775 (1 samples)
	maximum = 0.00577404 (1 samples)
Accepted packet rate average = 0.00503708 (1 samples)
	minimum = 0.0043775 (1 samples)
	maximum = 0.00577404 (1 samples)
Injected flit rate average = 0.0107348 (1 samples)
	minimum = 0.00649411 (1 samples)
	maximum = 0.0160677 (1 samples)
Accepted flit rate average = 0.0107348 (1 samples)
	minimum = 0.00841815 (1 samples)
	maximum = 0.0127479 (1 samples)
Injected packet size average = 2.13116 (1 samples)
Accepted packet size average = 2.13116 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 27 sec (2367 sec)
gpgpu_simulation_rate = 175524 (inst/sec)
gpgpu_simulation_rate = 859 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 278333
gpu_sim_insn = 415466464
gpu_ipc =    1492.6957
gpu_tot_sim_cycle = 2534969
gpu_tot_sim_insn = 830932928
gpu_tot_ipc =     327.7882
gpu_tot_issued_cta = 14792
max_total_param_size = 0
gpu_stall_dramfull = 70524
gpu_stall_icnt2sh    = 885444
partiton_reqs_in_parallel = 6114108
partiton_reqs_in_parallel_total    = 39810086
partiton_level_parallism =      21.9669
partiton_level_parallism_total  =      18.1163
partiton_reqs_in_parallel_util = 6114108
partiton_reqs_in_parallel_util_total    = 39810086
gpu_sim_cycle_parition_util = 278289
gpu_tot_sim_cycle_parition_util    = 1811704
partiton_level_parallism_util =      21.9704
partiton_level_parallism_util_total  =      21.9734
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 456444
L2_BW  =     155.2952 GB/Sec
L2_BW_total  =      34.1177 GB/Sec
gpu_total_sim_rate=216445

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15480000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1538368
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1536173
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15471312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1538368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15480000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
19218, 24217, 24279, 24185, 24279, 24184, 24264, 19413, 19469, 24531, 24600, 24491, 24601, 24501, 24602, 19661, 18979, 23921, 23990, 23906, 23982, 23891, 23967, 19170, 18629, 23284, 23348, 23260, 23342, 23259, 23336, 18661, 18623, 23297, 23352, 23273, 23339, 23261, 23330, 18673, 18373, 22956, 23022, 22928, 23019, 22923, 23014, 18407, 18366, 22960, 23022, 22922, 23005, 22897, 23005, 18404, 
gpgpu_n_tot_thrd_icount = 970652416
gpgpu_n_tot_w_icount = 30332888
gpgpu_n_stall_shd_mem = 740688
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 692912
gpgpu_n_mem_write_global = 219136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 7441984
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 49880648
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49227776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 665467
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 70335
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1061621	W0_Idle:41927269	W0_Scoreboard:48548384	W1:0	W2:0	W3:0	W4:0	W5:17000	W6:0	W7:0	W8:56320	W9:0	W10:51200	W11:0	W12:25916	W13:17000	W14:1428000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:7035584	W25:0	W26:51200	W27:0	W28:6575100	W29:0	W30:0	W31:0	W32:15075568
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5543296 {8:692912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15712256 {40:88064,72:88064,136:43008,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57571712 {40:229152,72:229152,136:234608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1753088 {8:219136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 575 
maxdqlatency = 0 
maxmflatency = 127540 
averagemflatency = 2982 
max_icnt2mem_latency = 127293 
max_icnt2sh_latency = 2534968 
mrq_lat_table:244457 	14862 	14399 	30611 	30302 	20755 	12805 	11726 	10505 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	641360 	221557 	4033 	140 	2626 	1897 	3422 	7585 	18445 	11039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	578179 	146015 	8195 	2014 	124066 	8559 	283 	15 	259 	2494 	1896 	3422 	7981 	18049 	11039 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	241342 	295760 	143269 	12405 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14873 	81855 	109568 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	936 	69 	6 	5 	15 	13 	13 	22 	30 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        66        64        69        70        69        70        69        70        68        66        69        70 
dram[1]:        69        70        69        70        65        65        69        70        69        70        69        70        68        65        69        70 
dram[2]:        69        70        69        70        67        67        69        70        69        70        69        70        66        65        69        70 
dram[3]:        69        70        69        70        64        64        69        70        69        70        69        70        63        65        69        70 
dram[4]:        69        70        69        70        66        65        69        70        69        70        69        70        66        64        69        70 
dram[5]:        69        70        69        70        66        66        69        70        69        70        69        70        67        69        69        70 
dram[6]:        69        70        69        70        66        64        69        70        69        70        69        70        69        66        69        70 
dram[7]:        69        70        69        70        66        68        69        70        69        70        69        70        66        66        69        70 
dram[8]:        69        70        69        70        65        65        69        70        69        70        69        70        65        66        69        70 
dram[9]:        69        70        69        70        66        63        69        70        69        70        69        69        64        64        69        70 
dram[10]:        69        70        69        70        66        68        69        70        69        70        69        70        67        66        69        70 
maximum service time to same row:
dram[0]:    247246    246541    380784    380772    379272    257024    384641    384382    378830    378938    378177    249156    252146    252658    251195    251167 
dram[1]:    246189    246505    380843    380839    379041    379041    384378    384389    379075    378947    249142    248955    253875    252114    251093    251071 
dram[2]:    202069    245903    380779    380593    378731    378835    384312    384347    379077    378935    248875    248961    252206    252168    250788    250004 
dram[3]:    247244    246554    380412    380383    378866    378590    384342    387616    378904    378857    248854    248582    252291    252292    251188    251092 
dram[4]:    247248    246631    380350    380620    378488    378374    384543    384375    378944    379046    249062    248526    252240    252303    251143    251053 
dram[5]:    247215    246542    380836    380827    379288    257012    384359    384354    378847    378964    248370    253946    252145    252659    251201    251091 
dram[6]:    247258    246515    380798    380790    379050    379054    384743    384398    378927    378878    377692    260922    259190    252644    251089    251186 
dram[7]:    201777    201765    380563    380515    378758    378827    384305    384347    378942    378780    248254    245923    252221    253158    250792    250031 
dram[8]:    247421    246168    380410    380300    378874    378517    384345    387705    378888    378789    245921    245638    252197    252088    251197    251104 
dram[9]:    247249    246623    380368    380620    378505    378342    384552    384374    378714    378786    248871    245928    252243    252294    251176    251080 
dram[10]:    249757    249556    380838    380829    256900    256681    384346    384360    378680    378757    245618    251191    252156    252316    251194    251100 
average row accesses per activate:
dram[0]:  7.368243  7.392617  6.656627  6.478134  6.775701  6.475073  6.368571  6.208333  6.538691  6.322946  6.768518  5.927224  6.821212  6.789156  6.237430  6.083110 
dram[1]:  7.981617  7.489796  6.881620  6.788343  7.067961  6.974843  6.612426  6.645833  6.617470  6.438040  6.415698  6.457726  7.142405  6.812121  6.378917  6.352941 
dram[2]:  7.683099  7.822064  6.993630  6.946541  7.006410  7.086538  6.953125  7.318033  6.579579  6.501458  6.360230  6.742424  7.037383  6.920489  6.740181  6.752239 
dram[3]:  7.629371  7.949640  6.801857  6.890966  7.119741  6.918495  7.313531  7.170418  7.312293  6.233984  6.610778  7.015823  6.830303  6.836858  6.311615  6.105691 
dram[4]:  7.127869  7.618055  6.984177  6.777439  7.019231  6.946541  7.119355  6.792683  6.419825  6.406877  6.811728  6.890625  7.156051  6.584302  6.438040  6.387006 
dram[5]:  7.215947  7.651568  6.785933  6.668674  6.584337  6.752294  6.476608  6.517442  6.393586  6.261236  6.344828  6.142458  6.739521  6.839394  6.018868  6.119241 
dram[6]:  7.667844  7.264026  6.946709  6.559172  7.022508  6.665663  7.047468  6.746223  6.461765  6.650746  6.758410  6.473529  7.062696  6.770149  6.318310  6.323120 
dram[7]:  7.280000  7.429054  6.990476  7.102894  6.513433  6.691843  6.822086  7.056962  6.483679  6.505814  6.814815  6.296296  6.821752  6.842424  6.435159  6.619186 
dram[8]:  7.574394  7.681818  7.351171  6.735562  7.129450  6.653615  7.383333  7.118211  7.465986  7.082278  6.884735  7.227273  6.850610  6.809668  6.321023  6.270195 
dram[9]:  7.147541  7.575862  6.796923  6.812883  6.599398  6.574405  7.135922  6.888545  6.987342  6.191136  6.475073  6.971609  6.810976  7.046584  6.383954  6.351124 
dram[10]:  6.974359  7.312293  6.563798  6.340000  6.304598  6.767584  6.502941  6.610620  6.604790  6.714715  6.787692  6.483776  6.738739  6.668639  6.070845  6.339888 
average row locality = 390543/57671 = 6.771913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1121      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1120      1120 
dram[1]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[2]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[3]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[4]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1121      1121 
dram[5]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[6]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[7]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[8]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[9]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[10]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1120 
total reads: 196622
bank skew: 1121/1096 = 1.02
chip skew: 17878/17873 = 1.00
number of total write accesses:
dram[0]:      1060      1083      1090      1102      1055      1088      1109      1115      1077      1112      1097      1103      1131      1134      1113      1149 
dram[1]:      1051      1082      1089      1093      1064      1098      1115      1113      1077      1114      1109      1117      1137      1128      1119      1148 
dram[2]:      1062      1078      1076      1089      1066      1091      1105      1112      1071      1110      1109      1127      1139      1143      1111      1142 
dram[3]:      1062      1090      1077      1092      1080      1087      1096      1110      1081      1118      1110      1119      1134      1143      1108      1133 
dram[4]:      1054      1074      1087      1103      1070      1089      1087      1108      1082      1116      1109      1107      1127      1145      1113      1140 
dram[5]:      1052      1076      1099      1094      1066      1088      1095      1122      1073      1109      1112      1103      1131      1137      1112      1137 
dram[6]:      1050      1081      1096      1097      1064      1093      1107      1113      1077      1108      1114      1105      1133      1148      1122      1149 
dram[7]:      1064      1079      1082      1089      1062      1095      1104      1110      1065      1118      1112      1114      1138      1138      1112      1156 
dram[8]:      1069      1077      1078      1096      1083      1089      1095      1108      1075      1118      1114      1130      1127      1134      1104      1130 
dram[9]:      1060      1077      1089      1101      1071      1089      1085      1105      1088      1115      1112      1114      1114      1149      1107      1140 
dram[10]:      1056      1081      1092      1099      1074      1093      1091      1121      1086      1116      1110      1102      1124      1134      1107      1137 
total reads: 193921
bank skew: 1156/1050 = 1.10
chip skew: 17657/17606 = 1.00
average mf latency per bank:
dram[0]:       9333      9255      9175      9258      7995      7850      6433      6448      3549      3419      5054      4933      7039      7107      6667      6521
dram[1]:       9712      9689      9324      9310      8015      7830      6435      6461      3554      3435      4989      5080      7060      7104      6566      6506
dram[2]:       9704      9756      9431      9426      8026      7931      6445      6463      3443      3250      5074      5068      7122      7177      6927      6992
dram[3]:       9931      9653      9376      9306      8173      7930      6327      6268      3451      3302      4995      5031      7089      7157      7160      7002
dram[4]:       9884      9846      8889      8671      8221      8018      6216      6130      3526      3391      5062      4902      7129      7096      7148      6984
dram[5]:       9761      9714      8508      8549      8325      8189      6151      6181      3642      3538      4713      4686      7078      7203      6935      6756
dram[6]:      10043      9874      8824      8872      8233      7985      6255      6358      3679      3474      5266      5339      7143      7171      6626      6600
dram[7]:       9929     10050      9012      9006      8149      8047      6637      6717      3486      3313      5344      5352      7244      7327      6654      6620
dram[8]:      10089     10033      9071      9020      8050      7773      6623      6519      3389      3208      5278      5233      7308      7359      6927      6821
dram[9]:      10274     10096      8897      8747      7688      7442      6536      6405      3433      3302      5311      5430      7307      7276      7024      6834
dram[10]:       9565      9338      8592      8576      7867      7809      6419      6415      3469      3368      5511      5499      7233      7195      7033      6839
maximum mf latency per bank:
dram[0]:     123950    123914    124642    124532    124574    124534    127336    127343    123585    123666    125482    125300    123741    123871    123726    123653
dram[1]:     124040    123957    124585    124613    124615    124679    127284    127097    123713    123573    125499    125305    123795    123894    123712    123507
dram[2]:     123969    123929    124666    124549    124681    124660    127081    127196    123772    123651    125294    125487    123749    123863    123642    123666
dram[3]:     124032    124038    124600    124545    124635    124638    127044    127053    123760    123620    125482    125483    123615    123743    123538    123652
dram[4]:     124080    123923    124619    124636    124581    124590    127025    127029    123540    123623    125500    125424    123810    123941    123596    123543
dram[5]:     123941    123935    124682    124575    124632    124519    126893    126935    123586    123660    125416    125490    123768    123939    123557    123589
dram[6]:     123991    124000    124588    124504    124589    124464    126884    127108    123658    123567    125508    125271    123682    123842    123687    123713
dram[7]:     123927    123967    124659    124606    124547    124632    127419    127346    123639    123640    125296    125470    123749    123857    123547    123523
dram[8]:     124075    124083    124652    124532    124625    124576    127342    127422    123682    123634    125491    125487    123609    123684    123564    123600
dram[9]:     124156    123948    124643    124658    124574    124585    127540    127519    123662    123616    125514    125425    123752    123861    123740    123766
dram[10]:     123972    124007    124676    124657    124567    124556    127519    127426    123553    123626    125525    125494    123828    123934    123578    123567
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882063 n_nop=3758121 n_act=5419 n_pre=5403 n_req=35491 n_rd=71492 n_write=41628 bw_util=0.05828
n_activity=439523 dram_eff=0.5147
bk0: 4484a 3838210i bk1: 4480a 3836531i bk2: 4480a 3838168i bk3: 4480a 3836452i bk4: 4480a 3838839i bk5: 4480a 3837067i bk6: 4480a 3837910i bk7: 4480a 3836096i bk8: 4480a 3837208i bk9: 4480a 3836063i bk10: 4384a 3839052i bk11: 4384a 3836740i bk12: 4480a 3837612i bk13: 4480a 3834934i bk14: 4480a 3837283i bk15: 4480a 3834751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391915
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882063 n_nop=3758454 n_act=5234 n_pre=5218 n_req=35530 n_rd=71504 n_write=41653 bw_util=0.0583
n_activity=439243 dram_eff=0.5152
bk0: 4480a 3839458i bk1: 4480a 3837149i bk2: 4480a 3838392i bk3: 4480a 3835982i bk4: 4480a 3837969i bk5: 4480a 3836785i bk6: 4480a 3838634i bk7: 4480a 3836989i bk8: 4480a 3837868i bk9: 4480a 3836340i bk10: 4392a 3837162i bk11: 4392a 3835816i bk12: 4480a 3836893i bk13: 4480a 3834937i bk14: 4480a 3837010i bk15: 4480a 3835009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391282
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882063 n_nop=3758716 n_act=5113 n_pre=5097 n_req=35507 n_rd=71504 n_write=41633 bw_util=0.05829
n_activity=438612 dram_eff=0.5159
bk0: 4480a 3839999i bk1: 4480a 3837726i bk2: 4480a 3837043i bk3: 4480a 3837084i bk4: 4480a 3838287i bk5: 4480a 3836851i bk6: 4480a 3839421i bk7: 4480a 3837939i bk8: 4480a 3838160i bk9: 4480a 3836375i bk10: 4392a 3838120i bk11: 4392a 3836727i bk12: 4480a 3837659i bk13: 4480a 3835352i bk14: 4480a 3837801i bk15: 4480a 3835713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389675
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882063 n_nop=3758552 n_act=5143 n_pre=5127 n_req=35516 n_rd=71504 n_write=41737 bw_util=0.05834
n_activity=437889 dram_eff=0.5172
bk0: 4480a 3839160i bk1: 4480a 3837372i bk2: 4480a 3838470i bk3: 4480a 3837555i bk4: 4480a 3838122i bk5: 4480a 3835726i bk6: 4480a 3839044i bk7: 4480a 3837724i bk8: 4480a 3839299i bk9: 4480a 3835481i bk10: 4392a 3837270i bk11: 4392a 3836693i bk12: 4480a 3837525i bk13: 4480a 3835219i bk14: 4480a 3836853i bk15: 4480a 3834588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.386971
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882063 n_nop=3758564 n_act=5200 n_pre=5184 n_req=35489 n_rd=71512 n_write=41603 bw_util=0.05828
n_activity=440919 dram_eff=0.5131
bk0: 4480a 3839155i bk1: 4480a 3838316i bk2: 4480a 3838707i bk3: 4480a 3836942i bk4: 4480a 3838897i bk5: 4480a 3836800i bk6: 4480a 3839481i bk7: 4480a 3837290i bk8: 4480a 3837909i bk9: 4480a 3836734i bk10: 4392a 3838343i bk11: 4392a 3836815i bk12: 4480a 3838557i bk13: 4480a 3835882i bk14: 4484a 3838114i bk15: 4484a 3835424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.385232
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882063 n_nop=3758137 n_act=5401 n_pre=5385 n_req=35480 n_rd=71496 n_write=41644 bw_util=0.05829
n_activity=438792 dram_eff=0.5157
bk0: 4480a 3838774i bk1: 4480a 3837045i bk2: 4480a 3839280i bk3: 4480a 3837969i bk4: 4480a 3837767i bk5: 4480a 3836197i bk6: 4480a 3837756i bk7: 4480a 3836386i bk8: 4480a 3837143i bk9: 4480a 3835469i bk10: 4384a 3837312i bk11: 4384a 3836000i bk12: 4480a 3837151i bk13: 4480a 3834761i bk14: 4484a 3836162i bk15: 4484a 3835193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.386081
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882063 n_nop=3758464 n_act=5243 n_pre=5227 n_req=35531 n_rd=71496 n_write=41633 bw_util=0.05828
n_activity=439655 dram_eff=0.5146
bk0: 4480a 3839744i bk1: 4480a 3837766i bk2: 4480a 3839381i bk3: 4480a 3837458i bk4: 4480a 3838499i bk5: 4480a 3835809i bk6: 4480a 3838653i bk7: 4480a 3836714i bk8: 4480a 3838665i bk9: 4480a 3836394i bk10: 4384a 3837281i bk11: 4384a 3836037i bk12: 4480a 3837848i bk13: 4480a 3834805i bk14: 4484a 3837588i bk15: 4484a 3834717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.38949
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882063 n_nop=3758473 n_act=5238 n_pre=5222 n_req=35512 n_rd=71496 n_write=41634 bw_util=0.05828
n_activity=440307 dram_eff=0.5139
bk0: 4480a 3839714i bk1: 4480a 3837582i bk2: 4480a 3838982i bk3: 4480a 3838242i bk4: 4480a 3838888i bk5: 4480a 3836793i bk6: 4480a 3838304i bk7: 4480a 3838369i bk8: 4480a 3837994i bk9: 4480a 3836536i bk10: 4384a 3837805i bk11: 4384a 3836198i bk12: 4480a 3835966i bk13: 4480a 3834962i bk14: 4484a 3837737i bk15: 4484a 3835291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387265
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882063 n_nop=3758810 n_act=5066 n_pre=5050 n_req=35501 n_rd=71496 n_write=41641 bw_util=0.05829
n_activity=438383 dram_eff=0.5162
bk0: 4480a 3839279i bk1: 4480a 3837713i bk2: 4480a 3839869i bk3: 4480a 3837166i bk4: 4480a 3838840i bk5: 4480a 3835645i bk6: 4480a 3839235i bk7: 4480a 3838340i bk8: 4480a 3838791i bk9: 4480a 3836473i bk10: 4384a 3838313i bk11: 4384a 3836829i bk12: 4480a 3836928i bk13: 4480a 3835968i bk14: 4484a 3836689i bk15: 4484a 3835465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.38678
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882063 n_nop=3758468 n_act=5236 n_pre=5220 n_req=35490 n_rd=71496 n_write=41643 bw_util=0.05829
n_activity=439656 dram_eff=0.5147
bk0: 4480a 3838496i bk1: 4480a 3838008i bk2: 4480a 3838547i bk3: 4480a 3837249i bk4: 4480a 3838007i bk5: 4480a 3836436i bk6: 4480a 3839648i bk7: 4480a 3838249i bk8: 4480a 3839337i bk9: 4480a 3835743i bk10: 4384a 3838606i bk11: 4384a 3836908i bk12: 4480a 3838027i bk13: 4480a 3836108i bk14: 4484a 3837441i bk15: 4484a 3835036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388765
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882063 n_nop=3758222 n_act=5379 n_pre=5363 n_req=35496 n_rd=71492 n_write=41607 bw_util=0.05827
n_activity=439601 dram_eff=0.5146
bk0: 4480a 3838568i bk1: 4480a 3837695i bk2: 4480a 3838730i bk3: 4480a 3836385i bk4: 4480a 3837603i bk5: 4480a 3835705i bk6: 4480a 3838187i bk7: 4480a 3836643i bk8: 4480a 3837848i bk9: 4480a 3836312i bk10: 4384a 3837732i bk11: 4384a 3836668i bk12: 4480a 3837749i bk13: 4480a 3834868i bk14: 4484a 3836901i bk15: 4480a 3835257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390078

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41184, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15148, Reservation_fails = 14
L2_cache_bank[1]: Access = 41810, Miss = 8936, Miss_rate = 0.214, Pending_hits = 15486, Reservation_fails = 20
L2_cache_bank[2]: Access = 41138, Miss = 8938, Miss_rate = 0.217, Pending_hits = 15231, Reservation_fails = 12
L2_cache_bank[3]: Access = 41815, Miss = 8938, Miss_rate = 0.214, Pending_hits = 15516, Reservation_fails = 14
L2_cache_bank[4]: Access = 41118, Miss = 8938, Miss_rate = 0.217, Pending_hits = 15162, Reservation_fails = 11
L2_cache_bank[5]: Access = 41798, Miss = 8938, Miss_rate = 0.214, Pending_hits = 15507, Reservation_fails = 17
L2_cache_bank[6]: Access = 41110, Miss = 8938, Miss_rate = 0.217, Pending_hits = 15125, Reservation_fails = 8
L2_cache_bank[7]: Access = 41793, Miss = 8938, Miss_rate = 0.214, Pending_hits = 15385, Reservation_fails = 19
L2_cache_bank[8]: Access = 41136, Miss = 8939, Miss_rate = 0.217, Pending_hits = 15183, Reservation_fails = 16
L2_cache_bank[9]: Access = 41823, Miss = 8939, Miss_rate = 0.214, Pending_hits = 15494, Reservation_fails = 7
L2_cache_bank[10]: Access = 41141, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15253, Reservation_fails = 10
L2_cache_bank[11]: Access = 41826, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15393, Reservation_fails = 21
L2_cache_bank[12]: Access = 41157, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15251, Reservation_fails = 12
L2_cache_bank[13]: Access = 41834, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15534, Reservation_fails = 17
L2_cache_bank[14]: Access = 41145, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15101, Reservation_fails = 12
L2_cache_bank[15]: Access = 41823, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15548, Reservation_fails = 12
L2_cache_bank[16]: Access = 41131, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15182, Reservation_fails = 17
L2_cache_bank[17]: Access = 41813, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15423, Reservation_fails = 12
L2_cache_bank[18]: Access = 41129, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15089, Reservation_fails = 13
L2_cache_bank[19]: Access = 41814, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15509, Reservation_fails = 15
L2_cache_bank[20]: Access = 41135, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15322, Reservation_fails = 13
L2_cache_bank[21]: Access = 41795, Miss = 8936, Miss_rate = 0.214, Pending_hits = 15371, Reservation_fails = 21
L2_total_cache_accesses = 912468
L2_total_cache_misses = 196622
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 337213
L2_total_cache_reservation_fails = 313
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 322081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56514
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 97086
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 302
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 692912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 219136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=2539924
icnt_total_pkts_simt_to_mem=1348692
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.0953
	minimum = 6
	maximum = 486
Network latency average = 11.8061
	minimum = 6
	maximum = 415
Slowest packet = 923700
Flit latency average = 11.7604
	minimum = 6
	maximum = 415
Slowest flit = 2001149
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327683
	minimum = 0.0283187 (at node 19)
	maximum = 0.0375541 (at node 29)
Accepted packet rate average = 0.0327683
	minimum = 0.0283187 (at node 19)
	maximum = 0.0375541 (at node 29)
Injected flit rate average = 0.0698125
	minimum = 0.0422661 (at node 15)
	maximum = 0.104415 (at node 41)
Accepted flit rate average= 0.0698125
	minimum = 0.0548051 (at node 46)
	maximum = 0.0820028 (at node 4)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3867 (2 samples)
	minimum = 6 (2 samples)
	maximum = 613 (2 samples)
Network latency average = 12.463 (2 samples)
	minimum = 6 (2 samples)
	maximum = 571.5 (2 samples)
Flit latency average = 12.3974 (2 samples)
	minimum = 6 (2 samples)
	maximum = 570.5 (2 samples)
Fragmentation average = 0.000854431 (2 samples)
	minimum = 0 (2 samples)
	maximum = 356 (2 samples)
Injected packet rate average = 0.0189027 (2 samples)
	minimum = 0.0163481 (2 samples)
	maximum = 0.0216641 (2 samples)
Accepted packet rate average = 0.0189027 (2 samples)
	minimum = 0.0163481 (2 samples)
	maximum = 0.0216641 (2 samples)
Injected flit rate average = 0.0402736 (2 samples)
	minimum = 0.0243801 (2 samples)
	maximum = 0.0602413 (2 samples)
Accepted flit rate average = 0.0402736 (2 samples)
	minimum = 0.0316116 (2 samples)
	maximum = 0.0473754 (2 samples)
Injected packet size average = 2.13057 (2 samples)
Accepted packet size average = 2.13057 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 59 sec (3839 sec)
gpgpu_simulation_rate = 216445 (inst/sec)
gpgpu_simulation_rate = 660 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 278307
gpu_sim_insn = 415466464
gpu_ipc =    1492.8351
gpu_tot_sim_cycle = 3035426
gpu_tot_sim_insn = 1246399392
gpu_tot_ipc =     410.6176
gpu_tot_issued_cta = 22188
max_total_param_size = 0
gpu_stall_dramfull = 76185
gpu_stall_icnt2sh    = 1124625
partiton_reqs_in_parallel = 6117093
partiton_reqs_in_parallel_total    = 45924194
partiton_level_parallism =      21.9797
partiton_level_parallism_total  =      17.1446
partiton_reqs_in_parallel_util = 6117093
partiton_reqs_in_parallel_util_total    = 45924194
gpu_sim_cycle_parition_util = 278307
gpu_tot_sim_cycle_parition_util    = 2089993
partiton_level_parallism_util =      21.9797
partiton_level_parallism_util_total  =      21.9741
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 912468
L2_BW  =     155.3097 GB/Sec
L2_BW_total  =      42.7324 GB/Sec
gpu_total_sim_rate=229243

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23220000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2307552
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2305357
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23211312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2307552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23220000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
28702, 36155, 36267, 36114, 36262, 36100, 36251, 28990, 28962, 36477, 36601, 36425, 36598, 36437, 36595, 29244, 28471, 35869, 35987, 35842, 35974, 35823, 35960, 28746, 27952, 34929, 35034, 34872, 35019, 34865, 35004, 27989, 27937, 34930, 35029, 34882, 35010, 34857, 34998, 27999, 27687, 34588, 34689, 34548, 34675, 34529, 34667, 27733, 27687, 34610, 34706, 34565, 34689, 34536, 34680, 27750, 
gpgpu_n_tot_thrd_icount = 1455978624
gpgpu_n_tot_w_icount = 45499332
gpgpu_n_stall_shd_mem = 1085487
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1039368
gpgpu_n_mem_write_global = 328704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 11162976
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 74820972
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 73841664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1010256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 70345
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1586084	W0_Idle:42242753	W0_Scoreboard:50521792	W1:0	W2:0	W3:0	W4:0	W5:25500	W6:0	W7:0	W8:84480	W9:0	W10:76800	W11:0	W12:38874	W13:25500	W14:2142000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:10553376	W25:0	W26:76800	W27:0	W28:9862650	W29:0	W30:0	W31:0	W32:22613352
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8314944 {8:1039368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23568384 {40:132096,72:132096,136:64512,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86357568 {40:343728,72:343728,136:351912,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2629632 {8:328704,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 667 
maxdqlatency = 0 
maxmflatency = 127540 
averagemflatency = 2055 
max_icnt2mem_latency = 127293 
max_icnt2sh_latency = 3035425 
mrq_lat_table:390952 	22128 	21880 	46846 	43225 	27158 	14378 	12371 	11132 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1018222 	299781 	4965 	146 	2626 	1897 	3422 	7585 	18445 	11039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	930786 	244406 	11730 	2474 	124688 	8967 	284 	15 	259 	2494 	1896 	3422 	7981 	18049 	11039 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	378833 	445064 	199070 	16246 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14873 	81855 	219136 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1480 	75 	6 	5 	15 	13 	13 	22 	30 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        66        64        69        70        69        70        69        70        68        66        69        70 
dram[1]:        69        70        69        70        65        65        69        70        69        70        69        70        68        65        69        70 
dram[2]:        69        70        69        70        67        67        69        70        69        70        69        70        66        65        69        70 
dram[3]:        69        70        69        70        64        64        69        70        69        70        69        70        64        65        69        70 
dram[4]:        69        70        69        70        66        65        69        70        69        70        69        70        66        64        69        70 
dram[5]:        69        70        69        70        66        66        69        70        69        70        69        70        67        69        69        70 
dram[6]:        69        70        69        70        66        64        69        70        69        70        69        70        69        66        69        70 
dram[7]:        69        70        69        70        66        68        69        70        69        70        69        70        66        66        69        70 
dram[8]:        69        70        69        70        65        65        69        70        69        70        69        70        65        66        69        70 
dram[9]:        69        70        69        70        66        63        69        70        69        70        69        69        67        64        69        70 
dram[10]:        69        70        69        70        66        68        69        70        69        70        69        70        67        66        69        70 
maximum service time to same row:
dram[0]:    247246    246541    380784    380772    379272    257024    384641    384382    378830    378938    378177    249156    252146    252658    251195    251167 
dram[1]:    246189    246505    380843    380839    379041    379041    384378    384389    379075    378947    249142    248955    253875    252114    251093    251071 
dram[2]:    202069    245903    380779    380593    378731    378835    384312    384347    379077    378935    248875    248961    252206    252168    250788    250004 
dram[3]:    247244    246554    380412    380383    378866    378590    384342    387616    378904    378857    248854    248582    252291    252292    251188    251092 
dram[4]:    247248    246631    380350    380620    378488    378374    384543    384375    378944    379046    249062    248526    252240    252303    251143    251053 
dram[5]:    247215    246542    380836    380827    379288    257012    384359    384354    378847    378964    248370    253946    252145    252659    251201    251091 
dram[6]:    247258    246515    380798    380790    379050    379054    384743    384398    378927    378878    377692    260922    259190    252644    251089    251186 
dram[7]:    201777    201765    380563    380515    378758    378827    384305    384347    378942    378780    248254    245923    252221    253158    250792    250031 
dram[8]:    247421    246168    380410    380300    378874    378517    384345    387705    378888    378789    245921    245638    252197    252088    251197    251104 
dram[9]:    247249    246623    380368    380620    378505    378342    384552    384374    378714    378786    248871    245928    252243    252294    251176    251080 
dram[10]:    249757    249556    380838    380829    256900    256681    384346    384360    378680    378757    245618    251191    252156    252316    251194    251100 
average row accesses per activate:
dram[0]:  7.488688  7.474273  7.025532  6.953975  6.974468  6.857732  6.823529  6.735587  7.027311  6.874747  7.134903  6.365019  7.369330  7.206316  6.653465  6.520154 
dram[1]:  8.245000  7.983253  7.333333  7.288840  7.460318  7.080679  7.099156  7.241453  7.460000  7.284188  6.945946  6.869388  7.538631  7.373650  7.054622  7.142857 
dram[2]:  8.153465  8.245658  7.538813  7.687500  7.239561  7.388027  7.563063  8.002364  7.480984  7.345572  6.991614  7.265086  7.670403  7.491266  7.576577  7.621076 
dram[3]:  7.997567  8.111922  7.485261  7.531674  7.328160  7.063560  8.131068  8.052257  7.856808  7.072765  7.167024  7.482222  7.580931  7.521930  7.265086  7.004132 
dram[4]:  7.262115  7.706018  7.572414  7.323789  7.402247  7.325275  7.896226  7.598655  6.960499  6.898580  7.178112  7.248918  7.843678  7.257928  7.225322  7.085417 
dram[5]:  7.291391  7.646789  7.098712  7.098501  6.785567  7.014737  7.016702  7.162447  6.726358  6.764940  6.929461  6.599606  7.217759  7.103519  6.523256  6.541426 
dram[6]:  7.932530  7.720554  7.515909  7.244009  7.237363  6.914761  7.580135  7.408297  7.259740  7.383948  7.362638  6.952282  7.506608  7.307693  7.035491  6.969262 
dram[7]:  7.877990  7.928571  7.694639  7.706018  6.966102  6.962422  7.516778  7.890443  7.401330  7.443232  7.400000  6.921811  7.419913  7.455338  7.250540  7.511013 
dram[8]:  8.051471  8.060679  8.090686  7.440716  7.186551  6.991614  8.055288  7.815242  8.038369  7.981221  7.444445  7.698630  7.486842  7.446623  7.133758  7.041494 
dram[9]:  7.414414  7.807512  7.303097  7.321586  6.957806  6.884536  7.976134  7.808314  7.505593  6.798403  6.983298  7.281996  7.491189  7.840183  7.170576  7.125786 
dram[10]:  7.090129  7.319475  6.983051  6.867495  6.416342  7.000000  7.092827  7.301075  6.917526  7.179704  7.256522  6.802845  7.356371  7.103950  6.671968  6.757455 
average row locality = 590454/80886 = 7.299829
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1681      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1680      1680 
dram[1]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[2]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[3]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[4]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1681      1681 
dram[5]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[6]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[7]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[8]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[9]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[10]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1680 
total reads: 294926
bank skew: 1681/1644 = 1.02
chip skew: 26816/26809 = 1.00
number of total write accesses:
dram[0]:      1629      1661      1622      1644      1598      1646      1684      1708      1665      1723      1688      1704      1732      1743      1680      1717 
dram[1]:      1618      1657      1620      1651      1610      1655      1685      1709      1677      1729      1694      1719      1735      1734      1678      1720 
dram[2]:      1614      1643      1622      1641      1614      1652      1678      1705      1664      1721      1688      1724      1741      1751      1684      1719 
dram[3]:      1607      1654      1621      1649      1625      1654      1670      1710      1667      1722      1700      1720      1739      1750      1691      1710 
dram[4]:      1617      1649      1614      1645      1614      1653      1668      1709      1668      1721      1698      1702      1732      1753      1686      1720 
dram[5]:      1623      1654      1628      1635      1611      1652      1681      1715      1663      1716      1696      1702      1734      1751      1685      1714 
dram[6]:      1612      1663      1627      1645      1613      1646      1678      1713      1674      1724      1706      1707      1728      1740      1689      1720 
dram[7]:      1613      1650      1621      1649      1608      1655      1680      1705      1658      1729      1686      1720      1748      1742      1676      1729 
dram[8]:      1605      1641      1621      1646      1633      1655      1671      1704      1672      1720      1706      1728      1734      1738      1679      1713 
dram[9]:      1612      1646      1621      1644      1618      1659      1662      1701      1675      1726      1701      1713      1721      1754      1682      1718 
dram[10]:      1624      1665      1616      1637      1618      1659      1682      1715      1675      1716      1694      1703      1726      1737      1675      1719 
total reads: 295528
bank skew: 1754/1598 = 1.10
chip skew: 26891/26844 = 1.00
average mf latency per bank:
dram[0]:       6307      6262      6300      6350      5464      5370      4415      4408      2488      2403      3477      3392      4795      4834      4583      4509
dram[1]:       6552      6553      6399      6346      5478      5366      4426      4411      2482      2411      3447      3495      4817      4831      4529      4494
dram[2]:       6586      6612      6430      6428      5484      5421      4422      4415      2413      2291      3508      3496      4853      4887      4745      4805
dram[3]:       6750      6558      6398      6344      5597      5407      4338      4277      2427      2331      3446      3464      4824      4876      4884      4807
dram[4]:       6676      6649      6114      5957      5623      5472      4250      4185      2476      2390      3490      3379      4846      4835      4894      4796
dram[5]:       6577      6557      5864      5869      5688      5585      4207      4235      2548      2484      3266      3232      4819      4892      4753      4647
dram[6]:       6779      6661      6069      6076      5618      5471      4300      4337      2567      2434      3623      3659      4873      4909      4562      4558
dram[7]:       6742      6796      6170      6136      5566      5504      4545      4579      2440      2334      3692      3668      4922      4989      4578      4573
dram[8]:       6882      6797      6198      6170      5510      5306      4530      4446      2378      2270      3632      3605      4961      5007      4740      4678
dram[9]:       6963      6829      6112      6004      5266      5082      4466      4370      2416      2327      3656      3726      4952      4960      4806      4700
dram[10]:       6457      6304      5924      5897      5390      5334      4374      4388      2439      2377      3792      3763      4916      4900      4821      4695
maximum mf latency per bank:
dram[0]:     123950    123914    124642    124532    124574    124534    127336    127343    123585    123666    125482    125300    123741    123871    123726    123653
dram[1]:     124040    123957    124585    124613    124615    124679    127284    127097    123713    123573    125499    125305    123795    123894    123712    123507
dram[2]:     123969    123929    124666    124549    124681    124660    127081    127196    123772    123651    125294    125487    123749    123863    123642    123666
dram[3]:     124032    124038    124600    124545    124635    124638    127044    127053    123760    123620    125482    125483    123615    123743    123538    123652
dram[4]:     124080    123923    124619    124636    124581    124590    127025    127029    123540    123623    125500    125424    123810    123941    123596    123543
dram[5]:     123941    123935    124682    124575    124632    124519    126893    126935    123586    123660    125416    125490    123768    123939    123557    123589
dram[6]:     123991    124000    124588    124504    124589    124464    126884    127108    123658    123567    125508    125271    123682    123842    123687    123713
dram[7]:     123927    123967    124659    124606    124547    124632    127419    127346    123639    123640    125296    125470    123749    123857    123547    123523
dram[8]:     124075    124083    124652    124532    124625    124576    127342    127422    123682    123634    125491    125487    123609    123684    123564    123600
dram[9]:     124156    123948    124643    124658    124574    124585    127540    127519    123662    123616    125514    125425    123752    123861    123740    123766
dram[10]:     123972    124007    124676    124657    124567    124556    127519    127426    123553    123626    125525    125494    123828    123934    123578    123567
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4398837 n_nop=4212724 n_act=7717 n_pre=7701 n_req=53653 n_rd=107236 n_write=63459 bw_util=0.07761
n_activity=676527 dram_eff=0.5046
bk0: 6724a 4334969i bk1: 6720a 4331757i bk2: 6720a 4334821i bk3: 6720a 4333039i bk4: 6720a 4336227i bk5: 6720a 4333215i bk6: 6720a 4334399i bk7: 6720a 4331310i bk8: 6720a 4333041i bk9: 6720a 4330636i bk10: 6576a 4334361i bk11: 6576a 4331597i bk12: 6720a 4334124i bk13: 6720a 4330307i bk14: 6720a 4333370i bk15: 6720a 4330283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.402154
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4398837 n_nop=4213427 n_act=7336 n_pre=7320 n_req=53705 n_rd=107256 n_write=63498 bw_util=0.07764
n_activity=675022 dram_eff=0.5059
bk0: 6720a 4335917i bk1: 6720a 4333272i bk2: 6720a 4336066i bk3: 6720a 4332607i bk4: 6720a 4335201i bk5: 6720a 4332856i bk6: 6720a 4335240i bk7: 6720a 4332667i bk8: 6720a 4333570i bk9: 6720a 4330878i bk10: 6588a 4333012i bk11: 6588a 4331178i bk12: 6720a 4333081i bk13: 6720a 4330117i bk14: 6720a 4333918i bk15: 6720a 4331410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.400168
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4398837 n_nop=4213867 n_act=7095 n_pre=7079 n_req=53675 n_rd=107256 n_write=63540 bw_util=0.07766
n_activity=673094 dram_eff=0.5075
bk0: 6720a 4337024i bk1: 6720a 4333554i bk2: 6720a 4333598i bk3: 6720a 4334548i bk4: 6720a 4335205i bk5: 6720a 4332957i bk6: 6720a 4336600i bk7: 6720a 4334227i bk8: 6720a 4334386i bk9: 6720a 4331344i bk10: 6588a 4334118i bk11: 6588a 4332086i bk12: 6720a 4334000i bk13: 6720a 4330019i bk14: 6720a 4334387i bk15: 6720a 4332250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.397045
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4398837 n_nop=4213725 n_act=7140 n_pre=7124 n_req=53703 n_rd=107256 n_write=63592 bw_util=0.07768
n_activity=673408 dram_eff=0.5074
bk0: 6720a 4337179i bk1: 6720a 4333939i bk2: 6720a 4336222i bk3: 6720a 4334569i bk4: 6720a 4334880i bk5: 6720a 4331533i bk6: 6720a 4336249i bk7: 6720a 4334021i bk8: 6720a 4336038i bk9: 6720a 4331070i bk10: 6588a 4333600i bk11: 6588a 4332172i bk12: 6720a 4333949i bk13: 6720a 4329706i bk14: 6720a 4334469i bk15: 6720a 4331284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4398837 n_nop=4213535 n_act=7301 n_pre=7285 n_req=53665 n_rd=107264 n_write=63452 bw_util=0.07762
n_activity=675913 dram_eff=0.5051
bk0: 6720a 4335649i bk1: 6720a 4334571i bk2: 6720a 4335692i bk3: 6720a 4332914i bk4: 6720a 4336270i bk5: 6720a 4332995i bk6: 6720a 4336095i bk7: 6720a 4332456i bk8: 6720a 4334350i bk9: 6720a 4331509i bk10: 6588a 4334167i bk11: 6588a 4332093i bk12: 6720a 4334087i bk13: 6720a 4330780i bk14: 6724a 4335420i bk15: 6724a 4332111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4398837 n_nop=4212620 n_act=7714 n_pre=7698 n_req=53670 n_rd=107240 n_write=63565 bw_util=0.07766
n_activity=676158 dram_eff=0.5052
bk0: 6720a 4335712i bk1: 6720a 4332982i bk2: 6720a 4335913i bk3: 6720a 4333926i bk4: 6720a 4334355i bk5: 6720a 4332225i bk6: 6720a 4333941i bk7: 6720a 4331767i bk8: 6720a 4332922i bk9: 6720a 4329812i bk10: 6576a 4333643i bk11: 6576a 4331153i bk12: 6720a 4332936i bk13: 6720a 4329294i bk14: 6724a 4332774i bk15: 6724a 4330493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396403
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4398837 n_nop=4213480 n_act=7333 n_pre=7317 n_req=53695 n_rd=107240 n_write=63467 bw_util=0.07761
n_activity=674863 dram_eff=0.5059
bk0: 6720a 4336479i bk1: 6720a 4334048i bk2: 6720a 4337576i bk3: 6720a 4334610i bk4: 6720a 4335340i bk5: 6720a 4331777i bk6: 6720a 4336141i bk7: 6720a 4332846i bk8: 6720a 4334680i bk9: 6720a 4331397i bk10: 6576a 4334116i bk11: 6576a 4331582i bk12: 6720a 4333754i bk13: 6720a 4330170i bk14: 6724a 4334525i bk15: 6724a 4330924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.398278
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4398837 n_nop=4213766 n_act=7209 n_pre=7193 n_req=53679 n_rd=107240 n_write=63429 bw_util=0.0776
n_activity=674314 dram_eff=0.5062
bk0: 6720a 4336880i bk1: 6720a 4333807i bk2: 6720a 4336757i bk3: 6720a 4334802i bk4: 6720a 4336052i bk5: 6720a 4332935i bk6: 6720a 4334832i bk7: 6720a 4334021i bk8: 6720a 4333822i bk9: 6720a 4331395i bk10: 6576a 4334579i bk11: 6576a 4331329i bk12: 6720a 4331268i bk13: 6720a 4329399i bk14: 6724a 4334930i bk15: 6724a 4332293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396377
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4398837 n_nop=4213983 n_act=7061 n_pre=7045 n_req=53676 n_rd=107240 n_write=63508 bw_util=0.07763
n_activity=671905 dram_eff=0.5083
bk0: 6720a 4336929i bk1: 6720a 4334454i bk2: 6720a 4338106i bk3: 6720a 4334407i bk4: 6720a 4335716i bk5: 6720a 4331366i bk6: 6720a 4335842i bk7: 6720a 4333691i bk8: 6720a 4334139i bk9: 6720a 4332021i bk10: 6576a 4334580i bk11: 6576a 4332487i bk12: 6720a 4333344i bk13: 6720a 4330765i bk14: 6724a 4334576i bk15: 6724a 4331322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394812
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4398837 n_nop=4213496 n_act=7313 n_pre=7297 n_req=53663 n_rd=107240 n_write=63491 bw_util=0.07763
n_activity=674650 dram_eff=0.5061
bk0: 6720a 4335821i bk1: 6720a 4334288i bk2: 6720a 4335750i bk3: 6720a 4333496i bk4: 6720a 4335210i bk5: 6720a 4332335i bk6: 6720a 4337097i bk7: 6720a 4333787i bk8: 6720a 4336013i bk9: 6720a 4330658i bk10: 6576a 4334770i bk11: 6576a 4332414i bk12: 6720a 4334574i bk13: 6720a 4331727i bk14: 6724a 4334703i bk15: 6724a 4331240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.399991
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4398837 n_nop=4212774 n_act=7668 n_pre=7652 n_req=53670 n_rd=107236 n_write=63507 bw_util=0.07763
n_activity=677301 dram_eff=0.5042
bk0: 6720a 4334605i bk1: 6720a 4333530i bk2: 6720a 4335852i bk3: 6720a 4333539i bk4: 6720a 4333792i bk5: 6720a 4331968i bk6: 6720a 4334127i bk7: 6720a 4331977i bk8: 6720a 4333988i bk9: 6720a 4331629i bk10: 6576a 4334432i bk11: 6576a 4331653i bk12: 6720a 4334508i bk13: 6720a 4330059i bk14: 6724a 4334168i bk15: 6720a 4331031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.397749

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61748, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23244, Reservation_fails = 18
L2_cache_bank[1]: Access = 62715, Miss = 13404, Miss_rate = 0.214, Pending_hits = 23839, Reservation_fails = 23
L2_cache_bank[2]: Access = 61708, Miss = 13407, Miss_rate = 0.217, Pending_hits = 23313, Reservation_fails = 18
L2_cache_bank[3]: Access = 62725, Miss = 13407, Miss_rate = 0.214, Pending_hits = 23887, Reservation_fails = 23
L2_cache_bank[4]: Access = 61680, Miss = 13407, Miss_rate = 0.217, Pending_hits = 23250, Reservation_fails = 16
L2_cache_bank[5]: Access = 62699, Miss = 13407, Miss_rate = 0.214, Pending_hits = 23833, Reservation_fails = 22
L2_cache_bank[6]: Access = 61666, Miss = 13407, Miss_rate = 0.217, Pending_hits = 23240, Reservation_fails = 11
L2_cache_bank[7]: Access = 62690, Miss = 13407, Miss_rate = 0.214, Pending_hits = 23747, Reservation_fails = 22
L2_cache_bank[8]: Access = 61690, Miss = 13408, Miss_rate = 0.217, Pending_hits = 23277, Reservation_fails = 17
L2_cache_bank[9]: Access = 62721, Miss = 13408, Miss_rate = 0.214, Pending_hits = 23807, Reservation_fails = 12
L2_cache_bank[10]: Access = 61696, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23371, Reservation_fails = 17
L2_cache_bank[11]: Access = 62723, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23712, Reservation_fails = 24
L2_cache_bank[12]: Access = 61719, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23357, Reservation_fails = 16
L2_cache_bank[13]: Access = 62735, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23851, Reservation_fails = 20
L2_cache_bank[14]: Access = 61703, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23136, Reservation_fails = 19
L2_cache_bank[15]: Access = 62720, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23899, Reservation_fails = 16
L2_cache_bank[16]: Access = 61683, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23311, Reservation_fails = 21
L2_cache_bank[17]: Access = 62705, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23734, Reservation_fails = 19
L2_cache_bank[18]: Access = 61679, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23192, Reservation_fails = 15
L2_cache_bank[19]: Access = 62707, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23836, Reservation_fails = 21
L2_cache_bank[20]: Access = 61688, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23403, Reservation_fails = 18
L2_cache_bank[21]: Access = 62692, Miss = 13404, Miss_rate = 0.214, Pending_hits = 23670, Reservation_fails = 25
L2_total_cache_accesses = 1368492
L2_total_cache_misses = 294926
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 517909
L2_total_cache_reservation_fails = 413
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 475072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 367688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 80547
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 149853
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 398
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1039368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 328704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=3808892
icnt_total_pkts_simt_to_mem=2022828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8956
	minimum = 6
	maximum = 468
Network latency average = 11.7283
	minimum = 6
	maximum = 451
Slowest packet = 1835957
Flit latency average = 11.7125
	minimum = 6
	maximum = 451
Slowest flit = 3913263
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327714
	minimum = 0.0283285 (at node 23)
	maximum = 0.0375666 (at node 31)
Accepted packet rate average = 0.0327714
	minimum = 0.0283285 (at node 23)
	maximum = 0.0375666 (at node 31)
Injected flit rate average = 0.069819
	minimum = 0.0425431 (at node 24)
	maximum = 0.104448 (at node 31)
Accepted flit rate average= 0.069819
	minimum = 0.0548174 (at node 36)
	maximum = 0.0824416 (at node 8)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8897 (3 samples)
	minimum = 6 (3 samples)
	maximum = 564.667 (3 samples)
Network latency average = 12.2181 (3 samples)
	minimum = 6 (3 samples)
	maximum = 531.333 (3 samples)
Flit latency average = 12.1691 (3 samples)
	minimum = 6 (3 samples)
	maximum = 530.667 (3 samples)
Fragmentation average = 0.000569621 (3 samples)
	minimum = 0 (3 samples)
	maximum = 237.333 (3 samples)
Injected packet rate average = 0.0235256 (3 samples)
	minimum = 0.0203416 (3 samples)
	maximum = 0.0269649 (3 samples)
Accepted packet rate average = 0.0235256 (3 samples)
	minimum = 0.0203416 (3 samples)
	maximum = 0.0269649 (3 samples)
Injected flit rate average = 0.0501221 (3 samples)
	minimum = 0.0304344 (3 samples)
	maximum = 0.0749768 (3 samples)
Accepted flit rate average = 0.0501221 (3 samples)
	minimum = 0.0393469 (3 samples)
	maximum = 0.0590641 (3 samples)
Injected packet size average = 2.13053 (3 samples)
Accepted packet size average = 2.13053 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 30 min, 37 sec (5437 sec)
gpgpu_simulation_rate = 229243 (inst/sec)
gpgpu_simulation_rate = 558 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 278288
gpu_sim_insn = 415466464
gpu_ipc =    1492.9370
gpu_tot_sim_cycle = 3535864
gpu_tot_sim_insn = 1661865856
gpu_tot_ipc =     470.0028
gpu_tot_issued_cta = 29584
max_total_param_size = 0
gpu_stall_dramfull = 84346
gpu_stall_icnt2sh    = 1379585
partiton_reqs_in_parallel = 6114175
partiton_reqs_in_parallel_total    = 52041287
partiton_level_parallism =      21.9707
partiton_level_parallism_total  =      16.4473
partiton_reqs_in_parallel_util = 6114175
partiton_reqs_in_parallel_util_total    = 52041287
gpu_sim_cycle_parition_util = 278251
gpu_tot_sim_cycle_parition_util    = 2368300
partiton_level_parallism_util =      21.9736
partiton_level_parallism_util_total  =      21.9741
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 1368492
L2_BW  =     155.3203 GB/Sec
L2_BW_total  =      48.9088 GB/Sec
gpu_total_sim_rate=234065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30960000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3076736
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3074541
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30951312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3076736
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30960000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
38186, 48104, 48251, 48051, 48245, 48042, 48239, 38578, 38455, 48434, 48605, 48367, 48596, 48383, 48589, 38830, 37957, 47813, 47978, 47630, 47822, 47616, 47797, 38245, 37510, 46870, 47019, 46646, 46852, 46642, 46837, 37480, 37498, 46887, 47016, 46678, 46853, 46654, 46836, 37513, 37246, 46536, 46678, 46331, 46513, 46305, 46507, 37229, 36994, 46254, 46372, 46197, 46352, 46163, 46344, 37088, 
gpgpu_n_tot_thrd_icount = 1941304832
gpgpu_n_tot_w_icount = 60665776
gpgpu_n_stall_shd_mem = 1429696
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1385824
gpgpu_n_mem_write_global = 438272
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 14883968
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 99761296
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98455552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1354451
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 70359
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2113198	W0_Idle:42550543	W0_Scoreboard:52497488	W1:0	W2:0	W3:0	W4:0	W5:34000	W6:0	W7:0	W8:112640	W9:0	W10:102400	W11:0	W12:51832	W13:34000	W14:2856000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:14071168	W25:0	W26:102400	W27:0	W28:13150200	W29:0	W30:0	W31:0	W32:30151136
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11086592 {8:1385824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31424512 {40:176128,72:176128,136:86016,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115143424 {40:458304,72:458304,136:469216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3506176 {8:438272,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 667 
maxdqlatency = 0 
maxmflatency = 127540 
averagemflatency = 1592 
max_icnt2mem_latency = 127293 
max_icnt2sh_latency = 3535863 
mrq_lat_table:523701 	31274 	30776 	65333 	61145 	36999 	17156 	13055 	12062 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1382184 	390322 	6479 	153 	2626 	1897 	3422 	7585 	18445 	11039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	1281044 	344296 	15488 	3107 	125695 	9444 	284 	15 	259 	2494 	1896 	3422 	7981 	18049 	11039 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	512491 	598974 	254976 	19211 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14873 	81855 	328704 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2027 	79 	6 	5 	15 	13 	13 	22 	30 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        66        64        69        70        69        70        69        70        68        66        69        70 
dram[1]:        69        70        69        70        65        65        69        70        69        70        69        70        68        65        69        70 
dram[2]:        69        70        69        70        67        67        69        70        69        70        69        70        66        65        69        70 
dram[3]:        69        70        69        70        64        64        69        70        69        70        69        70        64        65        69        70 
dram[4]:        69        70        69        70        66        65        69        70        69        70        69        70        66        64        69        70 
dram[5]:        69        70        69        70        66        66        69        70        69        70        69        70        67        69        69        70 
dram[6]:        69        70        69        70        66        64        69        70        69        70        69        70        69        66        69        70 
dram[7]:        69        70        69        70        66        68        69        70        69        70        69        70        66        66        69        70 
dram[8]:        69        70        69        70        65        65        69        70        69        70        69        70        65        66        69        70 
dram[9]:        69        70        69        70        66        63        69        70        69        70        69        69        67        64        69        70 
dram[10]:        69        70        69        70        66        68        69        70        69        70        69        70        67        66        69        70 
maximum service time to same row:
dram[0]:    247246    246541    380784    380772    379272    257024    384641    384382    378830    378938    378177    249156    252146    252658    251195    251167 
dram[1]:    246189    246505    380843    380839    379041    379041    384378    384389    379075    378947    249142    248955    253875    252114    251093    251071 
dram[2]:    202069    245903    380779    380593    378731    378835    384312    384347    379077    378935    248875    248961    252206    252168    250788    250004 
dram[3]:    247244    246554    380412    380383    378866    378590    384342    387616    378904    378857    248854    248582    252291    252292    251188    251092 
dram[4]:    247248    246631    380350    380620    378488    378374    384543    384375    378944    379046    249062    248526    252240    252303    251143    251053 
dram[5]:    247215    246542    380836    380827    379288    257012    384359    384354    378847    378964    248370    253946    252145    252659    251201    251091 
dram[6]:    247258    246515    380798    380790    379050    379054    384743    384398    378927    378878    377692    260922    259190    252644    251089    251186 
dram[7]:    201777    201765    380563    380515    378758    378827    384305    384347    378942    378780    248254    245923    252221    253158    250792    250031 
dram[8]:    247421    246168    380410    380300    378874    378517    384345    387705    378888    378789    245921    245638    252197    252088    251197    251104 
dram[9]:    247249    246623    380368    380620    378505    378342    384552    384374    378714    378786    248871    245928    252243    252294    251176    251080 
dram[10]:    249757    249556    380838    380829    256900    256681    384346    384360    378680    378757    245618    251191    252156    252316    251194    251100 
average row accesses per activate:
dram[0]:  6.882535  6.864329  6.242297  6.367751  6.178771  6.351852  6.383523  6.138965  6.253501  6.276006  6.541974  5.963855  6.619392  6.550642  5.961892  6.107713 
dram[1]:  7.302631  7.159490  6.541850  6.748126  6.742033  6.475362  6.596182  6.664212  6.731524  6.448718  6.358060  6.237099  6.638607  6.703812  6.267956  6.483780 
dram[2]:  7.242671  7.400990  6.828484  7.031250  6.619403  6.904025  6.802732  7.143987  6.810398  6.499283  6.299291  6.476191  6.746313  6.831845  6.674009  6.853731 
dram[3]:  7.015873  7.506689  6.759819  6.863014  6.611607  6.563877  6.953416  7.277867  7.025118  6.396893  6.427128  6.684053  6.758112  6.894895  6.675477  6.402797 
dram[4]:  6.643713  7.106013  6.463097  6.541485  6.530191  6.598820  6.892142  6.876524  6.430216  6.270833  6.597037  6.647321  6.790801  6.497175  6.500000  6.567954 
dram[5]:  6.732224  6.900307  6.278481  6.389444  5.969044  6.494186  6.568082  6.552174  6.160000  6.182192  6.311615  6.151724  6.406732  6.418994  6.019894  6.166443 
dram[6]:  7.239414  7.062893  6.524854  6.671111  6.516887  6.316832  6.955039  6.680473  6.575000  6.610219  6.620178  6.379113  6.558106  6.569385  6.277241  6.400557 
dram[7]:  6.909798  7.127186  6.808868  7.168790  6.398268  6.406026  6.847561  7.148734  6.748103  6.622807  6.511730  6.225000  6.676856  6.739706  6.447443  6.799410 
dram[8]:  7.161551  7.299674  7.318033  6.741405  6.419913  6.523392  7.012519  6.929339  7.241491  6.976923  6.635417  6.800000  6.626996  6.772189  6.408192  6.467514 
dram[9]:  6.727963  7.103011  6.652303  6.606461  6.258474  6.266107  6.870769  6.973684  6.865237  6.296245  6.287129  6.721805  6.770030  6.947130  6.475036  6.584770 
dram[10]:  6.651719  6.764264  6.201669  6.153846  5.787484  6.504361  6.426934  6.735119  6.507267  6.524567  6.660180  6.508746  6.419128  6.326897  6.122973  6.233378 
average row locality = 792035/119904 = 6.605576
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2241      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2240      2240 
dram[1]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[2]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[3]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[4]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2241      2241 
dram[5]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[6]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[7]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[8]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[9]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[10]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2240 
total reads: 393230
bank skew: 2241/2192 = 1.02
chip skew: 35754/35745 = 1.00
number of total write accesses:
dram[0]:      2212      2263      2217      2262      2184      2219      2254      2266      2225      2285      2250      2263      2334      2352      2297      2353 
dram[1]:      2200      2249      2215      2261      2203      2228      2252      2285      2223      2287      2261      2276      2334      2332      2298      2357 
dram[2]:      2207      2245      2219      2260      2195      2220      2243      2275      2214      2290      2245      2292      2334      2351      2305      2352 
dram[3]:      2180      2249      2235      2269      2203      2230      2238      2265      2235      2289      2258      2289      2342      2352      2306      2338 
dram[4]:      2198      2251      2226      2254      2194      2234      2233      2271      2229      2275      2257      2271      2337      2360      2296      2350 
dram[5]:      2210      2259      2224      2239      2195      2228      2246      2281      2226      2273      2264      2268      2328      2356      2298      2353 
dram[6]:      2205      2252      2223      2263      2198      2226      2246      2276      2231      2288      2270      2267      2331      2352      2310      2361 
dram[7]:      2203      2243      2213      2262      2194      2225      2252      2278      2207      2290      2249      2290      2347      2343      2298      2369 
dram[8]:      2193      2242      2224      2270      2209      2222      2241      2271      2228      2295      2267      2296      2326      2338      2296      2338 
dram[9]:      2187      2242      2237      2259      2191      2234      2226      2265      2243      2287      2253      2278      2323      2359      2298      2342 
dram[10]:      2210      2265      2219      2240      2199      2235      2246      2286      2237      2275      2257      2273      2324      2347      2290      2354 
total reads: 398805
bank skew: 2369/2180 = 1.09
chip skew: 36299/36224 = 1.00
average mf latency per bank:
dram[0]:       4807      4765      4785      4808      4166      4125      3422      3433      1981      1925      2724      2668      3691      3720      3514      3456
dram[1]:       4985      4990      4858      4815      4175      4125      3433      3421      1983      1933      2698      2748      3711      3724      3473      3445
dram[2]:       4996      5019      4880      4864      4192      4170      3430      3429      1929      1838      2750      2744      3744      3768      3633      3677
dram[3]:       5139      4989      4837      4803      4282      4152      3363      3338      1932      1869      2705      2718      3715      3759      3742      3679
dram[4]:       5078      5048      4626      4526      4295      4197      3300      3263      1972      1918      2737      2651      3728      3725      3752      3672
dram[5]:       5000      4978      4463      4463      4339      4284      3270      3300      2024      1987      2564      2542      3717      3769      3645      3555
dram[6]:       5139      5076      4615      4606      4287      4193      3337      3377      2042      1949      2835      2866      3748      3772      3498      3488
dram[7]:       5115      5167      4691      4656      4246      4230      3517      3550      1949      1874      2885      2870      3793      3842      3507      3503
dram[8]:       5217      5156      4700      4669      4221      4085      3505      3453      1901      1821      2844      2826      3823      3854      3631      3587
dram[9]:       5297      5187      4624      4555      4037      3911      3460      3399      1926      1868      2867      2915      3806      3820      3680      3607
dram[10]:       4912      4800      4496      4485      4122      4099      3396      3411      1944      1906      2961      2939      3783      3767      3691      3594
maximum mf latency per bank:
dram[0]:     123950    123914    124642    124532    124574    124534    127336    127343    123585    123666    125482    125300    123741    123871    123726    123653
dram[1]:     124040    123957    124585    124613    124615    124679    127284    127097    123713    123573    125499    125305    123795    123894    123712    123507
dram[2]:     123969    123929    124666    124549    124681    124660    127081    127196    123772    123651    125294    125487    123749    123863    123642    123666
dram[3]:     124032    124038    124600    124545    124635    124638    127044    127053    123760    123620    125482    125483    123615    123743    123538    123652
dram[4]:     124080    123923    124619    124636    124581    124590    127025    127029    123540    123623    125500    125424    123810    123941    123596    123543
dram[5]:     123941    123935    124682    124575    124632    124519    126893    126935    123586    123660    125416    125490    123768    123939    123557    123589
dram[6]:     123991    124000    124588    124504    124589    124464    126884    127108    123658    123567    125508    125271    123682    123842    123687    123713
dram[7]:     123927    123967    124659    124606    124547    124632    127419    127346    123639    123640    125296    125470    123749    123857    123547    123523
dram[8]:     124075    124083    124652    124532    124625    124576    127342    127422    123682    123634    125491    125487    123609    123684    123564    123600
dram[9]:     124156    123948    124643    124658    124574    124585    127540    127519    123662    123616    125514    125425    123752    123861    123740    123766
dram[10]:     123972    124007    124676    124657    124567    124556    127519    127426    123553    123626    125525    125494    123828    123934    123578    123567
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915576 n_nop=4664268 n_act=11347 n_pre=11331 n_req=71981 n_rd=142980 n_write=85650 bw_util=0.09302
n_activity=918901 dram_eff=0.4976
bk0: 8964a 4828228i bk1: 8960a 4825228i bk2: 8960a 4828367i bk3: 8960a 4826100i bk4: 8960a 4829561i bk5: 8960a 4826981i bk6: 8960a 4829933i bk7: 8960a 4825472i bk8: 8960a 4827946i bk9: 8960a 4824751i bk10: 8768a 4828765i bk11: 8768a 4825847i bk12: 8960a 4828149i bk13: 8960a 4822975i bk14: 8960a 4825673i bk15: 8960a 4822163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42572
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915576 n_nop=4665156 n_act=10879 n_pre=10863 n_req=72013 n_rd=143008 n_write=85670 bw_util=0.09304
n_activity=916729 dram_eff=0.4989
bk0: 8960a 4830117i bk1: 8960a 4826449i bk2: 8960a 4830048i bk3: 8960a 4826001i bk4: 8960a 4829439i bk5: 8960a 4826594i bk6: 8960a 4831317i bk7: 8960a 4827018i bk8: 8960a 4829268i bk9: 8960a 4825468i bk10: 8784a 4827871i bk11: 8784a 4825593i bk12: 8960a 4826611i bk13: 8960a 4823591i bk14: 8960a 4826403i bk15: 8960a 4822942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.419866
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915576 n_nop=4665763 n_act=10570 n_pre=10554 n_req=71999 n_rd=143008 n_write=85681 bw_util=0.09305
n_activity=915375 dram_eff=0.4997
bk0: 8960a 4830682i bk1: 8960a 4827176i bk2: 8960a 4828029i bk3: 8960a 4827903i bk4: 8960a 4829202i bk5: 8960a 4826942i bk6: 8960a 4831909i bk7: 8960a 4827915i bk8: 8960a 4830114i bk9: 8960a 4825275i bk10: 8784a 4829125i bk11: 8784a 4826676i bk12: 8960a 4828128i bk13: 8960a 4823717i bk14: 8960a 4827178i bk15: 8960a 4824390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.420237
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915576 n_nop=4665573 n_act=10612 n_pre=10596 n_req=72030 n_rd=143008 n_write=85787 bw_util=0.09309
n_activity=913725 dram_eff=0.5008
bk0: 8960a 4830819i bk1: 8960a 4827844i bk2: 8960a 4829826i bk3: 8960a 4827641i bk4: 8960a 4828669i bk5: 8960a 4825588i bk6: 8960a 4831114i bk7: 8960a 4828464i bk8: 8960a 4831170i bk9: 8960a 4825185i bk10: 8784a 4828124i bk11: 8784a 4826428i bk12: 8960a 4827833i bk13: 8960a 4823436i bk14: 8960a 4828055i bk15: 8960a 4823463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41906
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915576 n_nop=4665173 n_act=10881 n_pre=10865 n_req=71990 n_rd=143016 n_write=85641 bw_util=0.09303
n_activity=918502 dram_eff=0.4979
bk0: 8960a 4829740i bk1: 8960a 4827772i bk2: 8960a 4829112i bk3: 8960a 4825680i bk4: 8960a 4830320i bk5: 8960a 4825916i bk6: 8960a 4831386i bk7: 8960a 4826661i bk8: 8960a 4829693i bk9: 8960a 4825573i bk10: 8784a 4829390i bk11: 8784a 4827719i bk12: 8960a 4827965i bk13: 8960a 4824105i bk14: 8964a 4828963i bk15: 8964a 4825373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.416863
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915576 n_nop=4664129 n_act=11343 n_pre=11327 n_req=71994 n_rd=142984 n_write=85793 bw_util=0.09308
n_activity=918684 dram_eff=0.4981
bk0: 8960a 4829563i bk1: 8960a 4825572i bk2: 8960a 4829316i bk3: 8960a 4827323i bk4: 8960a 4827167i bk5: 8960a 4825846i bk6: 8960a 4829141i bk7: 8960a 4826361i bk8: 8960a 4828098i bk9: 8960a 4824447i bk10: 8768a 4828097i bk11: 8768a 4825351i bk12: 8960a 4826624i bk13: 8960a 4821893i bk14: 8964a 4825468i bk15: 8964a 4822560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.419155
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915576 n_nop=4665129 n_act=10896 n_pre=10880 n_req=72045 n_rd=142984 n_write=85687 bw_util=0.09304
n_activity=917936 dram_eff=0.4982
bk0: 8960a 4830665i bk1: 8960a 4827417i bk2: 8960a 4830896i bk3: 8960a 4827634i bk4: 8960a 4829850i bk5: 8960a 4824831i bk6: 8960a 4831670i bk7: 8960a 4827333i bk8: 8960a 4829902i bk9: 8960a 4825676i bk10: 8768a 4829484i bk11: 8768a 4826452i bk12: 8960a 4826883i bk13: 8960a 4823168i bk14: 8964a 4826829i bk15: 8964a 4823177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.420987
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915576 n_nop=4665541 n_act=10726 n_pre=10710 n_req=72009 n_rd=142984 n_write=85615 bw_util=0.09301
n_activity=915388 dram_eff=0.4995
bk0: 8960a 4831242i bk1: 8960a 4828108i bk2: 8960a 4831504i bk3: 8960a 4828159i bk4: 8960a 4829686i bk5: 8960a 4826332i bk6: 8960a 4829604i bk7: 8960a 4828307i bk8: 8960a 4829521i bk9: 8960a 4825789i bk10: 8768a 4828834i bk11: 8768a 4825446i bk12: 8960a 4824685i bk13: 8960a 4822392i bk14: 8964a 4827198i bk15: 8964a 4824621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.417924
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915576 n_nop=4665770 n_act=10559 n_pre=10543 n_req=72002 n_rd=142984 n_write=85720 bw_util=0.09305
n_activity=913903 dram_eff=0.5005
bk0: 8960a 4831641i bk1: 8960a 4828454i bk2: 8960a 4833571i bk3: 8960a 4827932i bk4: 8960a 4830334i bk5: 8960a 4825869i bk6: 8960a 4830486i bk7: 8960a 4828047i bk8: 8960a 4829842i bk9: 8960a 4826356i bk10: 8768a 4829521i bk11: 8768a 4826812i bk12: 8960a 4826972i bk13: 8960a 4824402i bk14: 8964a 4827934i bk15: 8964a 4824098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.415451
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915576 n_nop=4665281 n_act=10838 n_pre=10822 n_req=71970 n_rd=142984 n_write=85651 bw_util=0.09302
n_activity=916542 dram_eff=0.4989
bk0: 8960a 4829997i bk1: 8960a 4828165i bk2: 8960a 4830699i bk3: 8960a 4827895i bk4: 8960a 4829620i bk5: 8960a 4825583i bk6: 8960a 4832063i bk7: 8960a 4827979i bk8: 8960a 4831528i bk9: 8960a 4825707i bk10: 8768a 4829287i bk11: 8768a 4827456i bk12: 8960a 4828369i bk13: 8960a 4824589i bk14: 8964a 4828219i bk15: 8964a 4823720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.420475
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915576 n_nop=4664432 n_act=11254 n_pre=11238 n_req=72002 n_rd=142980 n_write=85672 bw_util=0.09303
n_activity=919526 dram_eff=0.4973
bk0: 8960a 4829147i bk1: 8960a 4826142i bk2: 8960a 4829236i bk3: 8960a 4826525i bk4: 8960a 4827694i bk5: 8960a 4826679i bk6: 8960a 4829373i bk7: 8960a 4827154i bk8: 8960a 4829838i bk9: 8960a 4826054i bk10: 8768a 4829318i bk11: 8768a 4826463i bk12: 8960a 4827141i bk13: 8960a 4822725i bk14: 8964a 4826974i bk15: 8960a 4823657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.419421

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82312, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31794, Reservation_fails = 24
L2_cache_bank[1]: Access = 83620, Miss = 17872, Miss_rate = 0.214, Pending_hits = 32570, Reservation_fails = 34
L2_cache_bank[2]: Access = 82276, Miss = 17876, Miss_rate = 0.217, Pending_hits = 31899, Reservation_fails = 25
L2_cache_bank[3]: Access = 83630, Miss = 17876, Miss_rate = 0.214, Pending_hits = 32560, Reservation_fails = 28
L2_cache_bank[4]: Access = 82236, Miss = 17876, Miss_rate = 0.217, Pending_hits = 31758, Reservation_fails = 24
L2_cache_bank[5]: Access = 83596, Miss = 17876, Miss_rate = 0.214, Pending_hits = 32563, Reservation_fails = 30
L2_cache_bank[6]: Access = 82220, Miss = 17876, Miss_rate = 0.217, Pending_hits = 31858, Reservation_fails = 18
L2_cache_bank[7]: Access = 83586, Miss = 17876, Miss_rate = 0.214, Pending_hits = 32467, Reservation_fails = 33
L2_cache_bank[8]: Access = 82244, Miss = 17877, Miss_rate = 0.217, Pending_hits = 31824, Reservation_fails = 20
L2_cache_bank[9]: Access = 83618, Miss = 17877, Miss_rate = 0.214, Pending_hits = 32541, Reservation_fails = 21
L2_cache_bank[10]: Access = 82254, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31899, Reservation_fails = 23
L2_cache_bank[11]: Access = 83624, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32432, Reservation_fails = 34
L2_cache_bank[12]: Access = 82286, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31878, Reservation_fails = 17
L2_cache_bank[13]: Access = 83640, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32606, Reservation_fails = 26
L2_cache_bank[14]: Access = 82262, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31730, Reservation_fails = 26
L2_cache_bank[15]: Access = 83618, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32573, Reservation_fails = 21
L2_cache_bank[16]: Access = 82234, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31821, Reservation_fails = 26
L2_cache_bank[17]: Access = 83598, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32436, Reservation_fails = 24
L2_cache_bank[18]: Access = 82230, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31789, Reservation_fails = 23
L2_cache_bank[19]: Access = 83600, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32601, Reservation_fails = 31
L2_cache_bank[20]: Access = 82242, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31990, Reservation_fails = 26
L2_cache_bank[21]: Access = 83590, Miss = 17872, Miss_rate = 0.214, Pending_hits = 32387, Reservation_fails = 28
L2_total_cache_accesses = 1824516
L2_total_cache_misses = 393230
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 707976
L2_total_cache_reservation_fails = 562
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 620104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 503576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 204032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 543
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1385824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438272
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=5077860
icnt_total_pkts_simt_to_mem=2696964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9283
	minimum = 6
	maximum = 390
Network latency average = 11.7053
	minimum = 6
	maximum = 386
Slowest packet = 2747936
Flit latency average = 11.6277
	minimum = 6
	maximum = 386
Slowest flit = 5856356
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327736
	minimum = 0.0279999 (at node 15)
	maximum = 0.0375601 (at node 29)
Accepted packet rate average = 0.0327736
	minimum = 0.0279999 (at node 15)
	maximum = 0.0375601 (at node 29)
Injected flit rate average = 0.0698237
	minimum = 0.0422945 (at node 9)
	maximum = 0.104432 (at node 41)
Accepted flit rate average= 0.0698237
	minimum = 0.0548139 (at node 46)
	maximum = 0.0824544 (at node 0)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6493 (4 samples)
	minimum = 6 (4 samples)
	maximum = 521 (4 samples)
Network latency average = 12.0899 (4 samples)
	minimum = 6 (4 samples)
	maximum = 495 (4 samples)
Flit latency average = 12.0337 (4 samples)
	minimum = 6 (4 samples)
	maximum = 494.5 (4 samples)
Fragmentation average = 0.000427216 (4 samples)
	minimum = 0 (4 samples)
	maximum = 178 (4 samples)
Injected packet rate average = 0.0258376 (4 samples)
	minimum = 0.0222562 (4 samples)
	maximum = 0.0296137 (4 samples)
Accepted packet rate average = 0.0258376 (4 samples)
	minimum = 0.0222562 (4 samples)
	maximum = 0.0296137 (4 samples)
Injected flit rate average = 0.0550475 (4 samples)
	minimum = 0.0333994 (4 samples)
	maximum = 0.0823406 (4 samples)
Accepted flit rate average = 0.0550475 (4 samples)
	minimum = 0.0432136 (4 samples)
	maximum = 0.0649117 (4 samples)
Injected packet size average = 2.13052 (4 samples)
Accepted packet size average = 2.13052 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 58 min, 20 sec (7100 sec)
gpgpu_simulation_rate = 234065 (inst/sec)
gpgpu_simulation_rate = 498 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 65360 Tlb_hit: 58811 Tlb_miss: 6549 Tlb_hit_rate: 0.899801
Shader1: Tlb_access: 64756 Tlb_hit: 58333 Tlb_miss: 6423 Tlb_hit_rate: 0.900812
Shader2: Tlb_access: 65024 Tlb_hit: 58902 Tlb_miss: 6122 Tlb_hit_rate: 0.905850
Shader3: Tlb_access: 65796 Tlb_hit: 59346 Tlb_miss: 6450 Tlb_hit_rate: 0.901970
Shader4: Tlb_access: 65468 Tlb_hit: 59554 Tlb_miss: 5914 Tlb_hit_rate: 0.909666
Shader5: Tlb_access: 65064 Tlb_hit: 58917 Tlb_miss: 6147 Tlb_hit_rate: 0.905524
Shader6: Tlb_access: 66572 Tlb_hit: 60076 Tlb_miss: 6496 Tlb_hit_rate: 0.902421
Shader7: Tlb_access: 65828 Tlb_hit: 59829 Tlb_miss: 5999 Tlb_hit_rate: 0.908869
Shader8: Tlb_access: 65016 Tlb_hit: 59237 Tlb_miss: 5779 Tlb_hit_rate: 0.911114
Shader9: Tlb_access: 65040 Tlb_hit: 58447 Tlb_miss: 6593 Tlb_hit_rate: 0.898632
Shader10: Tlb_access: 64864 Tlb_hit: 58444 Tlb_miss: 6420 Tlb_hit_rate: 0.901024
Shader11: Tlb_access: 64904 Tlb_hit: 58656 Tlb_miss: 6248 Tlb_hit_rate: 0.903735
Shader12: Tlb_access: 64724 Tlb_hit: 58744 Tlb_miss: 5980 Tlb_hit_rate: 0.907608
Shader13: Tlb_access: 65452 Tlb_hit: 58862 Tlb_miss: 6590 Tlb_hit_rate: 0.899316
Shader14: Tlb_access: 64968 Tlb_hit: 58703 Tlb_miss: 6265 Tlb_hit_rate: 0.903568
Shader15: Tlb_access: 64288 Tlb_hit: 57815 Tlb_miss: 6473 Tlb_hit_rate: 0.899312
Shader16: Tlb_access: 64332 Tlb_hit: 58149 Tlb_miss: 6183 Tlb_hit_rate: 0.903889
Shader17: Tlb_access: 65576 Tlb_hit: 59544 Tlb_miss: 6032 Tlb_hit_rate: 0.908015
Shader18: Tlb_access: 65456 Tlb_hit: 59229 Tlb_miss: 6227 Tlb_hit_rate: 0.904867
Shader19: Tlb_access: 65284 Tlb_hit: 59037 Tlb_miss: 6247 Tlb_hit_rate: 0.904310
Shader20: Tlb_access: 64348 Tlb_hit: 58399 Tlb_miss: 5949 Tlb_hit_rate: 0.907550
Shader21: Tlb_access: 64236 Tlb_hit: 58205 Tlb_miss: 6031 Tlb_hit_rate: 0.906112
Shader22: Tlb_access: 64932 Tlb_hit: 58967 Tlb_miss: 5965 Tlb_hit_rate: 0.908135
Shader23: Tlb_access: 63904 Tlb_hit: 57596 Tlb_miss: 6308 Tlb_hit_rate: 0.901289
Shader24: Tlb_access: 65852 Tlb_hit: 59373 Tlb_miss: 6479 Tlb_hit_rate: 0.901613
Shader25: Tlb_access: 65212 Tlb_hit: 59001 Tlb_miss: 6211 Tlb_hit_rate: 0.904757
Shader26: Tlb_access: 65424 Tlb_hit: 58800 Tlb_miss: 6624 Tlb_hit_rate: 0.898753
Shader27: Tlb_access: 66416 Tlb_hit: 60058 Tlb_miss: 6358 Tlb_hit_rate: 0.904270
Tlb_tot_access: 1824096 Tlb_tot_hit: 1649034, Tlb_tot_miss: 175062, Tlb_tot_hit_rate: 0.904028
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader1: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader2: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader3: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader4: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader5: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader6: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader7: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader8: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader9: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader10: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader11: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader12: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader13: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader14: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader15: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader16: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader17: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader18: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader19: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader20: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader21: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader22: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader23: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader24: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader25: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader26: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader27: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Tlb_tot_valiate: 86016 Tlb_invalidate: 57344, Tlb_tot_evict: 0, Tlb_tot_evict page: 57344
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:6549 Page_hit: 4909 Page_miss: 1640 Page_hit_rate: 0.749580
Shader1: Page_table_access:6423 Page_hit: 4917 Page_miss: 1506 Page_hit_rate: 0.765530
Shader2: Page_table_access:6122 Page_hit: 4528 Page_miss: 1594 Page_hit_rate: 0.739628
Shader3: Page_table_access:6450 Page_hit: 4561 Page_miss: 1889 Page_hit_rate: 0.707132
Shader4: Page_table_access:5914 Page_hit: 4408 Page_miss: 1506 Page_hit_rate: 0.745350
Shader5: Page_table_access:6147 Page_hit: 4523 Page_miss: 1624 Page_hit_rate: 0.735806
Shader6: Page_table_access:6496 Page_hit: 4888 Page_miss: 1608 Page_hit_rate: 0.752463
Shader7: Page_table_access:5999 Page_hit: 4421 Page_miss: 1578 Page_hit_rate: 0.736956
Shader8: Page_table_access:5779 Page_hit: 4255 Page_miss: 1524 Page_hit_rate: 0.736287
Shader9: Page_table_access:6593 Page_hit: 4851 Page_miss: 1742 Page_hit_rate: 0.735780
Shader10: Page_table_access:6420 Page_hit: 4646 Page_miss: 1774 Page_hit_rate: 0.723676
Shader11: Page_table_access:6248 Page_hit: 4624 Page_miss: 1624 Page_hit_rate: 0.740077
Shader12: Page_table_access:5980 Page_hit: 4436 Page_miss: 1544 Page_hit_rate: 0.741806
Shader13: Page_table_access:6590 Page_hit: 4938 Page_miss: 1652 Page_hit_rate: 0.749317
Shader14: Page_table_access:6265 Page_hit: 4635 Page_miss: 1630 Page_hit_rate: 0.739824
Shader15: Page_table_access:6473 Page_hit: 4801 Page_miss: 1672 Page_hit_rate: 0.741696
Shader16: Page_table_access:6183 Page_hit: 4681 Page_miss: 1502 Page_hit_rate: 0.757076
Shader17: Page_table_access:6032 Page_hit: 4380 Page_miss: 1652 Page_hit_rate: 0.726127
Shader18: Page_table_access:6227 Page_hit: 4532 Page_miss: 1695 Page_hit_rate: 0.727798
Shader19: Page_table_access:6247 Page_hit: 4665 Page_miss: 1582 Page_hit_rate: 0.746758
Shader20: Page_table_access:5949 Page_hit: 4505 Page_miss: 1444 Page_hit_rate: 0.757270
Shader21: Page_table_access:6031 Page_hit: 4430 Page_miss: 1601 Page_hit_rate: 0.734538
Shader22: Page_table_access:5965 Page_hit: 4355 Page_miss: 1610 Page_hit_rate: 0.730092
Shader23: Page_table_access:6308 Page_hit: 4744 Page_miss: 1564 Page_hit_rate: 0.752061
Shader24: Page_table_access:6479 Page_hit: 4845 Page_miss: 1634 Page_hit_rate: 0.747801
Shader25: Page_table_access:6211 Page_hit: 4747 Page_miss: 1464 Page_hit_rate: 0.764289
Shader26: Page_table_access:6624 Page_hit: 4934 Page_miss: 1690 Page_hit_rate: 0.744867
Shader27: Page_table_access:6358 Page_hit: 4738 Page_miss: 1620 Page_hit_rate: 0.745203
Page_table_tot_access: 175062 Page_tot_hit: 129897, Page_tot_miss 45165, Page_tot_hit_rate: 0.742006 Page_tot_fault: 36 Page_tot_pending: 45052
Total_memory_access_page_fault: 36, Average_latency: 877770.750000
========================================Page thrashing statistics==============================
Page_validate: 3072 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 77
dma_migration_read 27
dma_migration_write 12
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.051991
[0-25]: 0.041822, [26-50]: 0.000000, [51-75]: 0.020505, [76-100]: 0.937673
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  2034486 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(1223.724487)
F:   223848----T:   230260 	 St: c0000000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   230260----T:   234072 	 St: c000b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   234072----T:   238713 	 St: c0010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   238713----T:   244228 	 St: c0017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   244228----T:   247314 	 St: c0020000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   247314----T:   262072 	 St: c0023000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:   262072----T:   264677 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264677----T:   272917 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   272917----T:   275522 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275522----T:   283762 	 St: c0811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   283762----T:   286367 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286367----T:   302062 	 St: c0821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   302062----T:   304667 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   304667----T:   312907 	 St: c0401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   312907----T:   315512 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   315512----T:   323752 	 St: c0411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   323752----T:   326357 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   326357----T:   342052 	 St: c0421000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   349667----T:   352753 	 St: c0040000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   352753----T:   382536 	 St: c0043000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:   382536----T:   385141 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385141----T:   415864 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   421169----T:   423774 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   423774----T:   454497 	 St: c0441000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   462832----T:   465918 	 St: c0080000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   465918----T:   525813 	 St: c0083000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:   525813----T:   528418 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528418----T:   589254 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   594748----T:   597353 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   597353----T:   658189 	 St: c0481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   682509----T:   682709 	 St: c0102000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   682709----T:   682909 	 St: c0103000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   682909----T:   683109 	 St: c0106000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   683109----T:   683309 	 St: c0107000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   683309----T:   685914 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   685914----T:   686114 	 St: c0902000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   686114----T:   686314 	 St: c0903000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   686314----T:   686514 	 St: c0906000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   686514----T:   686714 	 St: c0907000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   686714----T:   807803 	 St: c0101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   808086----T:   808286 	 St: c0902000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   808286----T:   811716 	 St: c0900000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   811716----T:   931393 	 St: c0904000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F:   936904----T:   939990 	 St: c0500000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   939990----T:  1060138 	 St: c0503000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  1120005----T:  1120205 	 St: c0202000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1120205----T:  1120405 	 St: c0203000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1120405----T:  1120605 	 St: c0200000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1120605----T:  1120805 	 St: c0201000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1120805----T:  1121005 	 St: c0204000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1121005----T:  1121205 	 St: c0205000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1121205----T:  1121405 	 St: c0202080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1121405----T:  1121605 	 St: c0203080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1121605----T:  1121805 	 St: c0a02000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1121805----T:  1122005 	 St: c0a03000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1122005----T:  1122205 	 St: c0a02700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1122205----T:  1122405 	 St: c0a03700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1122405----T:  1122605 	 St: c0a02800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1122605----T:  1122805 	 St: c0a03800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1122805----T:  1125891 	 St: c0200000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1125891----T:  1133213 	 St: c0203000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1133213----T:  1136299 	 St: c0a00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1136299----T:  1143621 	 St: c0a03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1144610----T:  1147215 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1147215----T:  1155455 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1155455----T:  1158060 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1158060----T:  1166300 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1166300----T:  1168905 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1168905----T:  1177145 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1178111----T:  1178311 	 St: c0222000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1178311----T:  1178511 	 St: c0223000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1178511----T:  1178711 	 St: c0226000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1178711----T:  1178911 	 St: c0227000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1178911----T:  1181997 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1181997----T:  1182197 	 St: c0a22000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1182197----T:  1182397 	 St: c0a23000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1182397----T:  1182597 	 St: c0a22440 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1182597----T:  1182797 	 St: c0a22480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1182797----T:  1182997 	 St: c0a23440 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1182997----T:  1183197 	 St: c0a23480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1183197----T:  1183397 	 St: c0a26000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1183397----T:  1183597 	 St: c0a27000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1183597----T:  1198355 	 St: c0223000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  1198355----T:  1200960 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1200960----T:  1209200 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1209200----T:  1211805 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1211805----T:  1227500 	 St: c0a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1229089----T:  1229289 	 St: c0240000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1229289----T:  1229489 	 St: c0241000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1229489----T:  1229689 	 St: c0240000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1229689----T:  1229889 	 St: c0241000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1229889----T:  1230089 	 St: c0240080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1230089----T:  1230289 	 St: c0241080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1230289----T:  1230489 	 St: c0240080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1230489----T:  1230689 	 St: c0241080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1230689----T:  1230889 	 St: c0240040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1230889----T:  1231089 	 St: c0240080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1231089----T:  1231289 	 St: c0241040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1231289----T:  1231489 	 St: c0241080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1231489----T:  1231689 	 St: c0a40000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1231689----T:  1231889 	 St: c0a41000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1231889----T:  1232089 	 St: c0a40000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1232089----T:  1232289 	 St: c0a41000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1232289----T:  1232489 	 St: c0a40080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1232489----T:  1232689 	 St: c0a41080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1232689----T:  1232889 	 St: c0a40080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1232889----T:  1233089 	 St: c0a41080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1233089----T:  1233289 	 St: c0a40040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1233289----T:  1233489 	 St: c0a40080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1233489----T:  1233689 	 St: c0a41040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1233689----T:  1233889 	 St: c0a41080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1233889----T:  1236494 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1236494----T:  1267217 	 St: c0241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1267217----T:  1269822 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1269822----T:  1285517 	 St: c0621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1285517----T:  1288122 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1288122----T:  1318845 	 St: c0a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1326258----T:  1328863 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1328863----T:  1359586 	 St: c0641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1368066----T:  1371152 	 St: c0280000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1371152----T:  1431047 	 St: c0283000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  1431047----T:  1433652 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1433652----T:  1494488 	 St: c0a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1499837----T:  1502442 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1502442----T:  1563278 	 St: c0681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1587191----T:  1587391 	 St: c0300140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1587391----T:  1587591 	 St: c0300180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1587591----T:  1587791 	 St: c0301140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1587791----T:  1587991 	 St: c0301180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1587991----T:  1588191 	 St: c0300080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1588191----T:  1588391 	 St: c0301080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1588391----T:  1588591 	 St: c0b005e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1588591----T:  1588791 	 St: c0b00600 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1588791----T:  1588991 	 St: c0b015e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1588991----T:  1589191 	 St: c0b01600 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1589191----T:  1589391 	 St: c0b00c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1589391----T:  1589591 	 St: c0b01c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1589591----T:  1589791 	 St: c0b00140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1589791----T:  1589991 	 St: c0b00180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1589991----T:  1590191 	 St: c0b01140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1590191----T:  1590391 	 St: c0b01180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1590391----T:  1590591 	 St: c0b00080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1590591----T:  1590791 	 St: c0b01080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1590791----T:  1593396 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1593396----T:  1714485 	 St: c0301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1714749----T:  1717354 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1717354----T:  1838443 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1844353----T:  1846958 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1846958----T:  1968047 	 St: c0701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  2256636----T:  2534969 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(187.935852)
F:  2757119----T:  3035426 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(187.918304)
F:  3257576----T:  3535864 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(187.905472)
F:  3535864----T:  3538469 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3535864----T:  3544104 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3546709----T:  3549314 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3546709----T:  3554949 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3557554----T:  3560159 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3557554----T:  3573249 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  3575854----T:  3578459 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3575854----T:  3606577 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  3609182----T:  3611787 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3609182----T:  3670018 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3672623----T:  3675228 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3672623----T:  3793712 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  3796317----T:  3798922 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3796317----T:  3804557 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3807162----T:  3809767 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3807162----T:  3815402 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3818007----T:  3820612 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3818007----T:  3833702 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  3836307----T:  3838912 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3836307----T:  3867030 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  3869635----T:  3872240 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3869635----T:  3930471 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3933076----T:  3935681 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3933076----T:  4054165 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  4056770----T:  4059375 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4056770----T:  4065010 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4067615----T:  4070220 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4067615----T:  4075855 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4078460----T:  4081065 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4078460----T:  4094155 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  4096760----T:  4099365 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4096760----T:  4127483 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  4130088----T:  4132693 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4130088----T:  4190924 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  4193529----T:  4196134 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4193529----T:  4314618 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  4317223----T:  4319828 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4317223----T:  4325463 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4328068----T:  4330673 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4328068----T:  4336308 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4338913----T:  4341518 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4338913----T:  4354608 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  4357213----T:  4359818 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4357213----T:  4387936 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  4390541----T:  4393146 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4390541----T:  4451377 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  4453982----T:  4456587 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4453982----T:  4575071 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2647264(cycle), 1787.484131(us)
Tot_kernel_exec_time_and_fault_time: 5046484(cycle), 3407.484131(us)
Tot_memcpy_h2d_time: 1557196(cycle), 1051.448975(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 1557196(cycle), 1051.448975(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 15400(cycle), 10.398379(us)
Tot_memcpy_d2h_sync_wb_time: 1041812(cycle), 703.451721(us)
GPGPU-Sim: *** exit detected ***
