
*** Running vivado
    with args -log main_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_design_wrapper.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Jul 30 14:00:23 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1412.914 ; gain = 0.027 ; free physical = 1249 ; free virtual = 13540
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/interface_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top main_design_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Device 21-9227] Part: xc7z020clg400-2 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0.dcp' for cell 'main_design_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_0_1/main_design_clk_wiz_0_1.dcp' for cell 'main_design_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_fifo_generator_0_0/main_design_fifo_generator_0_0.dcp' for cell 'main_design_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_fifo_generator_0_1/main_design_fifo_generator_0_1.dcp' for cell 'main_design_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_hdmi_ctrl_0_0/main_design_hdmi_ctrl_0_0.dcp' for cell 'main_design_i/hdmi_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_iobuf_I2C0_SDA_0/main_design_iobuf_I2C0_SDA_0.dcp' for cell 'main_design_i/iobuf_I2C0_SCL'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_my_iobuf_0_0/main_design_my_iobuf_0_0.dcp' for cell 'main_design_i/iobuf_I2C0_SDA'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_clkin_1_ibuf_0/main_design_lvds_clkin_1_ibuf_0.dcp' for cell 'main_design_i/lvds_clkin_0_ibuf'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_vector_logic_0_0/main_design_util_vector_logic_0_0.dcp' for cell 'main_design_i/lvds_data_0_inverter'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_data_0_inverter_0/main_design_lvds_data_0_inverter_0.dcp' for cell 'main_design_i/lvds_data_1_inverter'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_sync_0_ibuf1_0/main_design_lvds_sync_0_ibuf1_0.dcp' for cell 'main_design_i/lvds_dout0_0_ibuf'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout0_0_ibuf_3/main_design_lvds_dout0_0_ibuf_3.dcp' for cell 'main_design_i/lvds_dout0_1_ibuf'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout0_0_ibuf_0/main_design_lvds_dout0_0_ibuf_0.dcp' for cell 'main_design_i/lvds_dout1_0_ibuf'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout1_0_ibuf_3/main_design_lvds_dout1_0_ibuf_3.dcp' for cell 'main_design_i/lvds_dout1_1_ibuf'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout0_0_ibuf_1/main_design_lvds_dout0_0_ibuf_1.dcp' for cell 'main_design_i/lvds_dout2_0_ibuf'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout2_0_ibuf_1/main_design_lvds_dout2_0_ibuf_1.dcp' for cell 'main_design_i/lvds_dout2_1_ibuf'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout1_0_ibuf_1/main_design_lvds_dout1_0_ibuf_1.dcp' for cell 'main_design_i/lvds_dout3_0_ibuf'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout3_0_ibuf_1/main_design_lvds_dout3_0_ibuf_1.dcp' for cell 'main_design_i/lvds_dout3_1_ibuf'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_clkin_0_ibuf_1/main_design_lvds_clkin_0_ibuf_1.dcp' for cell 'main_design_i/lvds_sync_0_ibuf'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_sync_1_inverter_0/main_design_lvds_sync_1_inverter_0.dcp' for cell 'main_design_i/lvds_sync_0_inverter'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_sync_0_ibuf_1/main_design_lvds_sync_0_ibuf_1.dcp' for cell 'main_design_i/lvds_sync_1_ibuf'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_data_1_inverter_0/main_design_lvds_data_1_inverter_0.dcp' for cell 'main_design_i/lvds_sync_1_inverter'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_noip_ctrl_0_0/main_design_noip_ctrl_0_0.dcp' for cell 'main_design_i/noip_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_noip_lvds_stream_0_0/main_design_noip_lvds_stream_0_0.dcp' for cell 'main_design_i/noip_lvds_stream_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_noip_lvds_stream_0_1/main_design_noip_lvds_stream_0_1.dcp' for cell 'main_design_i/noip_lvds_stream_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0.dcp' for cell 'main_design_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.dcp' for cell 'main_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_vector_logic_0_1/main_design_util_vector_logic_0_1.dcp' for cell 'main_design_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_2/main_design_xbar_2.dcp' for cell 'main_design_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_pc_1/main_design_auto_pc_1.dcp' for cell 'main_design_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0.dcp' for cell 'main_design_i/axi_mem_intercon/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1.dcp' for cell 'main_design_i/axi_mem_intercon/s01_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2.dcp' for cell 'main_design_i/axi_mem_intercon/s02_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_3/main_design_xbar_3.dcp' for cell 'main_design_i/axis_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_k_0/main_design_auto_ss_k_0.dcp' for cell 'main_design_i/axis_interconnect_0/m00_couplers/auto_ss_k'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/main_design_auto_ss_slidr_0.dcp' for cell 'main_design_i/axis_interconnect_0/m00_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_k_1/main_design_auto_ss_k_1.dcp' for cell 'main_design_i/axis_interconnect_0/m01_couplers/auto_ss_k'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_1/main_design_auto_ss_slidr_1.dcp' for cell 'main_design_i/axis_interconnect_0/m01_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slid_0/main_design_auto_ss_slid_0.dcp' for cell 'main_design_i/axis_interconnect_0/s00_couplers/auto_ss_slid'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_4/main_design_xbar_4.dcp' for cell 'main_design_i/axis_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_k_2/main_design_auto_ss_k_2.dcp' for cell 'main_design_i/axis_interconnect_1/m00_couplers/auto_ss_k'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_2/main_design_auto_ss_slidr_2.dcp' for cell 'main_design_i/axis_interconnect_1/m00_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_1/main_design_xbar_1.dcp' for cell 'main_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_pc_0/main_design_auto_pc_0.dcp' for cell 'main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 1858.227 ; gain = 0.000 ; free physical = 843 ; free virtual = 13167
INFO: [Netlist 29-17] Analyzing 308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: main_design_i/lvds_sync_1_ibuf/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: main_design_i/lvds_sync_0_ibuf/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: main_design_i/lvds_dout3_1_ibuf/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: main_design_i/lvds_dout3_0_ibuf/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: main_design_i/lvds_dout2_1_ibuf/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: main_design_i/lvds_dout2_0_ibuf/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: main_design_i/lvds_dout1_1_ibuf/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: main_design_i/lvds_dout1_0_ibuf/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: main_design_i/lvds_dout0_1_ibuf/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: main_design_i/lvds_dout0_0_ibuf/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: main_design_i/lvds_clkin_0_ibuf/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'main_design_i/iobuf_I2C0_SCL/I' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'main_design_i/iobuf_I2C0_SCL/I' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/iobuf_I2C0_SCL/I' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'main_design_i/iobuf_I2C0_SCL/O' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'main_design_i/iobuf_I2C0_SCL/O' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/iobuf_I2C0_SCL/O' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'main_design_i/iobuf_I2C0_SCL/T' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'main_design_i/iobuf_I2C0_SCL/T' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/iobuf_I2C0_SCL/T' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'main_design_i/iobuf_I2C0_SDA/I' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'main_design_i/iobuf_I2C0_SDA/I' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/iobuf_I2C0_SDA/I' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'main_design_i/iobuf_I2C0_SDA/O' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'main_design_i/iobuf_I2C0_SDA/O' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/iobuf_I2C0_SDA/O' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'main_design_i/iobuf_I2C0_SDA/T' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'main_design_i/iobuf_I2C0_SDA/T' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/iobuf_I2C0_SDA/T' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'main_design_i/lvds_clkin_0_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/lvds_clkin_0_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'main_design_i/lvds_dout0_0_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/lvds_dout0_0_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'main_design_i/lvds_dout0_1_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/lvds_dout0_1_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'main_design_i/lvds_dout1_0_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/lvds_dout1_0_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'main_design_i/lvds_dout1_1_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/lvds_dout1_1_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'main_design_i/lvds_dout2_0_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/lvds_dout2_0_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'main_design_i/lvds_dout2_1_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/lvds_dout2_1_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'main_design_i/lvds_dout3_0_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/lvds_dout3_0_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'main_design_i/lvds_dout3_1_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/lvds_dout3_1_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'main_design_i/lvds_sync_0_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/lvds_sync_0_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'main_design_i/lvds_sync_1_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/lvds_sync_1_ibuf/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout0_0_ibuf_3/main_design_lvds_dout0_0_ibuf_3_board.xdc] for cell 'main_design_i/lvds_dout0_1_ibuf/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout0_0_ibuf_3/main_design_lvds_dout0_0_ibuf_3_board.xdc] for cell 'main_design_i/lvds_dout0_1_ibuf/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_0_1/main_design_clk_wiz_0_1.xdc] for cell 'main_design_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_0_1/main_design_clk_wiz_0_1.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_0_1/main_design_clk_wiz_0_1.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2641.332 ; gain = 591.766 ; free physical = 209 ; free virtual = 12433
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_0_1/main_design_clk_wiz_0_1.xdc] for cell 'main_design_i/clk_wiz_0/inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_0_1/main_design_clk_wiz_0_1_board.xdc] for cell 'main_design_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_0_1/main_design_clk_wiz_0_1_board.xdc] for cell 'main_design_i/clk_wiz_0/inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_clkin_1_ibuf_0/main_design_lvds_clkin_1_ibuf_0_board.xdc] for cell 'main_design_i/lvds_clkin_0_ibuf/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_clkin_1_ibuf_0/main_design_lvds_clkin_1_ibuf_0_board.xdc] for cell 'main_design_i/lvds_clkin_0_ibuf/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_fifo_generator_0_1/main_design_fifo_generator_0_1.xdc] for cell 'main_design_i/fifo_generator_1/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_fifo_generator_0_1/main_design_fifo_generator_0_1.xdc] for cell 'main_design_i/fifo_generator_1/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_fifo_generator_0_0/main_design_fifo_generator_0_0.xdc] for cell 'main_design_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_fifo_generator_0_0/main_design_fifo_generator_0_0.xdc] for cell 'main_design_i/fifo_generator_0/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_sync_0_ibuf_1/main_design_lvds_sync_0_ibuf_1_board.xdc] for cell 'main_design_i/lvds_sync_1_ibuf/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_sync_0_ibuf_1/main_design_lvds_sync_0_ibuf_1_board.xdc] for cell 'main_design_i/lvds_sync_1_ibuf/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout3_0_ibuf_1/main_design_lvds_dout3_0_ibuf_1_board.xdc] for cell 'main_design_i/lvds_dout3_1_ibuf/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout3_0_ibuf_1/main_design_lvds_dout3_0_ibuf_1_board.xdc] for cell 'main_design_i/lvds_dout3_1_ibuf/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout2_0_ibuf_1/main_design_lvds_dout2_0_ibuf_1_board.xdc] for cell 'main_design_i/lvds_dout2_1_ibuf/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout2_0_ibuf_1/main_design_lvds_dout2_0_ibuf_1_board.xdc] for cell 'main_design_i/lvds_dout2_1_ibuf/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout1_0_ibuf_3/main_design_lvds_dout1_0_ibuf_3_board.xdc] for cell 'main_design_i/lvds_dout1_1_ibuf/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout1_0_ibuf_3/main_design_lvds_dout1_0_ibuf_3_board.xdc] for cell 'main_design_i/lvds_dout1_1_ibuf/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.xdc] for cell 'main_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.xdc] for cell 'main_design_i/processing_system7_0/inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout1_0_ibuf_1/main_design_lvds_dout1_0_ibuf_1_board.xdc] for cell 'main_design_i/lvds_dout3_0_ibuf/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout1_0_ibuf_1/main_design_lvds_dout1_0_ibuf_1_board.xdc] for cell 'main_design_i/lvds_dout3_0_ibuf/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout0_0_ibuf_1/main_design_lvds_dout0_0_ibuf_1_board.xdc] for cell 'main_design_i/lvds_dout2_0_ibuf/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout0_0_ibuf_1/main_design_lvds_dout0_0_ibuf_1_board.xdc] for cell 'main_design_i/lvds_dout2_0_ibuf/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout0_0_ibuf_0/main_design_lvds_dout0_0_ibuf_0_board.xdc] for cell 'main_design_i/lvds_dout1_0_ibuf/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_dout0_0_ibuf_0/main_design_lvds_dout0_0_ibuf_0_board.xdc] for cell 'main_design_i/lvds_dout1_0_ibuf/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_sync_0_ibuf1_0/main_design_lvds_sync_0_ibuf1_0_board.xdc] for cell 'main_design_i/lvds_dout0_0_ibuf/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_sync_0_ibuf1_0/main_design_lvds_sync_0_ibuf1_0_board.xdc] for cell 'main_design_i/lvds_dout0_0_ibuf/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_clkin_0_ibuf_1/main_design_lvds_clkin_0_ibuf_1_board.xdc] for cell 'main_design_i/lvds_sync_0_ibuf/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_clkin_0_ibuf_1/main_design_lvds_clkin_0_ibuf_1_board.xdc] for cell 'main_design_i/lvds_sync_0_ibuf/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0.xdc] for cell 'main_design_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0.xdc] for cell 'main_design_i/axi_dma_0/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0.xdc] for cell 'main_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0.xdc] for cell 'main_design_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0_board.xdc] for cell 'main_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0_board.xdc] for cell 'main_design_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'lvds_clk_1' completely overrides clock 'lvds_clk_1_p[0]', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 2.778 -name lvds_clk_1 -waveform {0.000 1.389} [get_ports {lvds_clk_1_p[0]}], [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc:149]
Previous: create_clock -period 2.778 [get_ports {lvds_clk_1_p[0]}], [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_0_1/main_design_clk_wiz_0_1.xdc:53]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-507] No nets matched 'main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT_BUFG[0]'. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc]
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc] for cell 'main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-11' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:54]
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc] for cell 'main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc] for cell 'main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-11' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:54]
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc] for cell 'main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc] for cell 'main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-11' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:54]
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc] for cell 'main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0_clocks.xdc] for cell 'main_design_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0_clocks.xdc] for cell 'main_design_i/axi_dma_0/U0'
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 17 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 382 ; free virtual = 12706
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 87 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 62 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM64M => RAM64M (RAMD64E(x4)): 16 instances

60 Infos, 82 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 3028.520 ; gain = 1615.605 ; free physical = 385 ; free virtual = 12710
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 205 ; free virtual = 12580

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9991597d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 140 ; free virtual = 12636

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 9991597d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 250 ; free virtual = 12590

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 9991597d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 240 ; free virtual = 12586
Phase 1 Initialization | Checksum: 9991597d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 240 ; free virtual = 12587

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 9991597d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 249 ; free virtual = 12579

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 9991597d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 247 ; free virtual = 12597
Phase 2 Timer Update And Timing Data Collection | Checksum: 9991597d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 247 ; free virtual = 12594

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 18 inverters resulting in an inversion of 181 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 29 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: f81c8d67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 253 ; free virtual = 12581
Retarget | Checksum: f81c8d67
INFO: [Opt 31-389] Phase Retarget created 26 cells and removed 154 cells
INFO: [Opt 31-1021] In phase Retarget, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 18 load pin(s).
Phase 4 Constant propagation | Checksum: c357b5a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 301 ; free virtual = 12596
Constant propagation | Checksum: c357b5a7
INFO: [Opt 31-389] Phase Constant propagation created 133 cells and removed 701 cells
INFO: [Opt 31-1021] In phase Constant propagation, 95 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1ec2eccfa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 320 ; free virtual = 12605
Sweep | Checksum: 1ec2eccfa
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1091 cells
INFO: [Opt 31-1021] In phase Sweep, 401 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst to drive 110 load(s) on clock net main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT_BUFG[0]
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 199076302

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 266 ; free virtual = 12572
BUFG optimization | Checksum: 199076302
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 199076302

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 264 ; free virtual = 12575
Shift Register Optimization | Checksum: 199076302
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 12 pins
Phase 8 Post Processing Netlist | Checksum: 164afc878

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 248 ; free virtual = 12574
Post Processing Netlist | Checksum: 164afc878
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 125 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: ebd99fc2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 239 ; free virtual = 12613

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 239 ; free virtual = 12617
Phase 9.2 Verifying Netlist Connectivity | Checksum: ebd99fc2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 239 ; free virtual = 12618
Phase 9 Finalization | Checksum: ebd99fc2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 239 ; free virtual = 12618
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              26  |             154  |                                             93  |
|  Constant propagation         |             133  |             701  |                                             95  |
|  Sweep                        |               0  |            1091  |                                            401  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            125  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ebd99fc2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3028.520 ; gain = 0.000 ; free physical = 239 ; free virtual = 12618

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 4 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1c0690fad

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 199 ; free virtual = 12512
Ending Power Optimization Task | Checksum: 1c0690fad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3299.246 ; gain = 270.727 ; free physical = 190 ; free virtual = 12507

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c0690fad

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 190 ; free virtual = 12507

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 190 ; free virtual = 12507
Ending Netlist Obfuscation Task | Checksum: 16891d4c2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 190 ; free virtual = 12507
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 82 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3299.246 ; gain = 270.727 ; free physical = 190 ; free virtual = 12507
INFO: [Vivado 12-24828] Executing command : report_drc -file main_design_wrapper_drc_opted.rpt -pb main_design_wrapper_drc_opted.pb -rpx main_design_wrapper_drc_opted.rpx
Command: report_drc -file main_design_wrapper_drc_opted.rpt -pb main_design_wrapper_drc_opted.pb -rpx main_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 142 ; free virtual = 12455
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 142 ; free virtual = 12456
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 140 ; free virtual = 12454
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 186 ; free virtual = 12443
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 186 ; free virtual = 12443
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 186 ; free virtual = 12445
Write Physdb Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 186 ; free virtual = 12445
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 214 ; free virtual = 12174
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cd30e5d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 214 ; free virtual = 12174
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 214 ; free virtual = 12174

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c359edd8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 144 ; free virtual = 12143

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 183b45600

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 238 ; free virtual = 12146

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 183b45600

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 237 ; free virtual = 12147
Phase 1 Placer Initialization | Checksum: 183b45600

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 235 ; free virtual = 12145

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1dc861800

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 215 ; free virtual = 12144

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18f9e106d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 210 ; free virtual = 12139

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2179734ad

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 209 ; free virtual = 12139

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16575a0de

Time (s): cpu = 00:00:54 ; elapsed = 00:00:16 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 158 ; free virtual = 11865

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 26 LUTNM shape to break, 498 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 9, two critical 17, total 26, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 237 nets or LUTs. Breaked 26 LUTs, combined 211 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 155 ; free virtual = 11884

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           26  |            211  |                   237  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           26  |            211  |                   237  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d64f0fc8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:18 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 150 ; free virtual = 11881
Phase 2.4 Global Placement Core | Checksum: 191819bf6

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 154 ; free virtual = 11888
Phase 2 Global Placement | Checksum: 191819bf6

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 154 ; free virtual = 11888

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18a1c0951

Time (s): cpu = 00:01:01 ; elapsed = 00:00:19 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 148 ; free virtual = 11886

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1371fa3a6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 152 ; free virtual = 11906

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fc75ce70

Time (s): cpu = 00:01:06 ; elapsed = 00:00:20 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 151 ; free virtual = 11906

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f33dca7e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:20 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 151 ; free virtual = 11906

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f5e8d672

Time (s): cpu = 00:01:12 ; elapsed = 00:00:23 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 304 ; free virtual = 12002

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1db5a0854

Time (s): cpu = 00:01:16 ; elapsed = 00:00:27 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 320 ; free virtual = 12001

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 196f7298d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:27 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 334 ; free virtual = 12039

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 143469423

Time (s): cpu = 00:01:17 ; elapsed = 00:00:27 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 325 ; free virtual = 12035

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2a139340c

Time (s): cpu = 00:01:27 ; elapsed = 00:00:32 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 357 ; free virtual = 12077
Phase 3 Detail Placement | Checksum: 2a139340c

Time (s): cpu = 00:01:27 ; elapsed = 00:00:32 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 357 ; free virtual = 12077

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23c7a9082

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.259 | TNS=-760.224 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d3354342

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 367 ; free virtual = 12115
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2356af0b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 367 ; free virtual = 12121
Phase 4.1.1.1 BUFG Insertion | Checksum: 23c7a9082

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 367 ; free virtual = 12123

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.991. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2217ee6d4

Time (s): cpu = 00:02:12 ; elapsed = 00:01:07 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 584 ; free virtual = 12429

Time (s): cpu = 00:02:12 ; elapsed = 00:01:07 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 584 ; free virtual = 12429
Phase 4.1 Post Commit Optimization | Checksum: 2217ee6d4

Time (s): cpu = 00:02:12 ; elapsed = 00:01:07 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 583 ; free virtual = 12430

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2217ee6d4

Time (s): cpu = 00:02:12 ; elapsed = 00:01:08 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 583 ; free virtual = 12430

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2217ee6d4

Time (s): cpu = 00:02:12 ; elapsed = 00:01:08 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 583 ; free virtual = 12430
Phase 4.3 Placer Reporting | Checksum: 2217ee6d4

Time (s): cpu = 00:02:13 ; elapsed = 00:01:08 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 583 ; free virtual = 12430

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 581 ; free virtual = 12429

Time (s): cpu = 00:02:13 ; elapsed = 00:01:08 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 581 ; free virtual = 12429
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 274848f61

Time (s): cpu = 00:02:13 ; elapsed = 00:01:08 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 581 ; free virtual = 12429
Ending Placer Task | Checksum: 183953220

Time (s): cpu = 00:02:13 ; elapsed = 00:01:08 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 581 ; free virtual = 12429
134 Infos, 82 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:18 ; elapsed = 00:01:11 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 579 ; free virtual = 12428
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file main_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 573 ; free virtual = 12431
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_design_wrapper_utilization_placed.rpt -pb main_design_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file main_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 559 ; free virtual = 12418
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 546 ; free virtual = 12418
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 535 ; free virtual = 12420
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 535 ; free virtual = 12420
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 535 ; free virtual = 12421
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 534 ; free virtual = 12421
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 533 ; free virtual = 12421
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 533 ; free virtual = 12421
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 465 ; free virtual = 12406
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.67s |  WALL: 1.65s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 465 ; free virtual = 12406

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.991 | TNS=-743.025 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b54104ff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 394 ; free virtual = 12417
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.991 | TNS=-743.025 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1b54104ff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 384 ; free virtual = 12420

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.991 | TNS=-743.025 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg_n_0_[0][6].  Re-placed instance main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg_n_0_[0][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.983 | TNS=-743.009 |
INFO: [Physopt 32-663] Processed net main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8].  Re-placed instance main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]
INFO: [Physopt 32-735] Processed net main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.965 | TNS=-742.811 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg_n_0_[0][3].  Re-placed instance main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg_n_0_[0][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.715 |
INFO: [Physopt 32-663] Processed net main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]_1[0].  Re-placed instance main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
INFO: [Physopt 32-735] Processed net main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.547 |
INFO: [Physopt 32-702] Processed net main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_1/U0/fifo_srst. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_1/U0/p_0_in[0].  Re-placed instance main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_1/U0/p_0_in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-743.004 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg_n_0_[0][3].  Re-placed instance main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg_n_0_[0][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.884 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[16].  Re-placed instance main_design_i/noip_lvds_stream_1/U0/i_reg[16]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-743.319 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[17].  Re-placed instance main_design_i/noip_lvds_stream_1/U0/i_reg[17]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-744.069 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_1/U0/p_0_in[7].  Re-placed instance main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_1/U0/p_0_in[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-744.910 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[20].  Re-placed instance main_design_i/noip_lvds_stream_1/U0/i_reg[20]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-745.333 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[21].  Re-placed instance main_design_i/noip_lvds_stream_1/U0/i_reg[21]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-746.166 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[8].  Re-placed instance main_design_i/noip_lvds_stream_1/U0/i_reg[8]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-746.663 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/p_0_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[27]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-746.019 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[26].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/i_reg[26]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-749.909 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[26].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/i_reg[26]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-745.515 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_1_n_0. Critical path length was reduced through logic transformation on cell main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-745.229 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/p_0_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_2_n_0.  Re-placed instance main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_2
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-745.217 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[27]_repN.  Re-placed instance main_design_i/noip_lvds_stream_0/U0/i_reg[27]_replica
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[27]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-745.051 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-744.815 |
INFO: [Physopt 32-663] Processed net main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Re-placed instance main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-735] Processed net main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-744.234 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/p_0_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-743.935 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-743.430 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[27]_repN.  Re-placed instance main_design_i/noip_lvds_stream_0/U0/i_reg[27]_replica
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[27]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-743.276 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/p_0_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_3_n_0.  Re-placed instance main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_3
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-743.236 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[5].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-743.088 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[6].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.940 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_3_n_0. Critical path length was reduced through logic transformation on cell main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_3_comp.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.925 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[3].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.785 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[4].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.645 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[7].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.505 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[8].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.365 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/bitslip__0[1].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/bitslip__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/data1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[28]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-702] Processed net main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_1/U0/fifo_srst. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/data1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 417 ; free virtual = 12435
Phase 3 Critical Path Optimization | Checksum: 1c713bfd6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 416 ; free virtual = 12434

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-702] Processed net main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_1/U0/fifo_srst. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[28]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/data1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-702] Processed net main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_1/U0/fifo_srst. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/data1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.398 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/i[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.953 | TNS=-742.379 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 403 ; free virtual = 12423
Phase 4 Critical Path Optimization | Checksum: 20160d8c5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 403 ; free virtual = 12423
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 403 ; free virtual = 12423
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.953 | TNS=-742.379 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.038  |          0.646  |            1  |              0  |                    63  |           0  |           2  |  00:00:09  |
|  Total          |          0.038  |          0.646  |            1  |              0  |                    63  |           0  |           3  |  00:00:09  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 403 ; free virtual = 12423
Ending Physical Synthesis Task | Checksum: 1b65ab153

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 403 ; free virtual = 12423
INFO: [Common 17-83] Releasing license: Implementation
399 Infos, 82 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 403 ; free virtual = 12423
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 379 ; free virtual = 12427
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 422 ; free virtual = 12411
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 422 ; free virtual = 12411
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 419 ; free virtual = 12410
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 419 ; free virtual = 12411
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 419 ; free virtual = 12413
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 419 ; free virtual = 12413
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ab66f2b5 ConstDB: 0 ShapeSum: e2c7a33 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: d96dedbf | NumContArr: c6dd2ca7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3259d0fa0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 294 ; free virtual = 12346

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3259d0fa0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 293 ; free virtual = 12347

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3259d0fa0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 293 ; free virtual = 12347
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b98bd815

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 305 ; free virtual = 12310
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.772 | TNS=-715.057| WHS=-1.037 | THS=-632.948|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000880191 %
  Global Horizontal Routing Utilization  = 0.000169033 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10454
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10452
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 193e69189

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 294 ; free virtual = 12288

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 193e69189

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 294 ; free virtual = 12289

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2245aa2a2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 261 ; free virtual = 12377
Phase 4 Initial Routing | Checksum: 2245aa2a2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 3299.246 ; gain = 0.000 ; free physical = 261 ; free virtual = 12377
INFO: [Route 35-580] Design has 67 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                           |
+====================+===================+===============================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/R    |
| clk_fpga_0         | clk_fpga_0        | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R |
| clk_fpga_0         | clk_fpga_0        | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/R    |
| clk_fpga_0         | clk_fpga_0        | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/R |
| clk_fpga_0         | clk_fpga_0        | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/R |
+--------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 644
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.076 | TNS=-1013.629| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2c808e47a

Time (s): cpu = 00:01:33 ; elapsed = 00:01:07 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 224 ; free virtual = 11396

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.021 | TNS=-1023.081| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 295a9bacf

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 207 ; free virtual = 11380

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.017 | TNS=-1016.238| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 183d67cc3

Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 207 ; free virtual = 11380
Phase 5 Rip-up And Reroute | Checksum: 183d67cc3

Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 207 ; free virtual = 11380

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1da379faa

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 207 ; free virtual = 11387
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.017 | TNS=-999.352| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 222260d35

Time (s): cpu = 00:01:40 ; elapsed = 00:01:09 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 208 ; free virtual = 11386

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 222260d35

Time (s): cpu = 00:01:40 ; elapsed = 00:01:09 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 208 ; free virtual = 11386
Phase 6 Delay and Skew Optimization | Checksum: 222260d35

Time (s): cpu = 00:01:40 ; elapsed = 00:01:09 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 208 ; free virtual = 11386

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.003 | TNS=-973.243| WHS=0.032  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2ed749786

Time (s): cpu = 00:01:42 ; elapsed = 00:01:10 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 210 ; free virtual = 11387
Phase 7 Post Hold Fix | Checksum: 2ed749786

Time (s): cpu = 00:01:42 ; elapsed = 00:01:10 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 210 ; free virtual = 11387

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.00818 %
  Global Horizontal Routing Utilization  = 2.39478 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2ed749786

Time (s): cpu = 00:01:42 ; elapsed = 00:01:10 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 210 ; free virtual = 11387

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2ed749786

Time (s): cpu = 00:01:42 ; elapsed = 00:01:10 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 210 ; free virtual = 11387

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21b499de3

Time (s): cpu = 00:01:43 ; elapsed = 00:01:10 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 204 ; free virtual = 11384

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 21b499de3

Time (s): cpu = 00:01:44 ; elapsed = 00:01:10 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 204 ; free virtual = 11385

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.003 | TNS=-973.243| WHS=0.032  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 21b499de3

Time (s): cpu = 00:01:44 ; elapsed = 00:01:10 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 204 ; free virtual = 11385
Total Elapsed time in route_design: 70.32 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 193198fdf

Time (s): cpu = 00:01:44 ; elapsed = 00:01:10 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 205 ; free virtual = 11386
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 193198fdf

Time (s): cpu = 00:01:44 ; elapsed = 00:01:11 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 205 ; free virtual = 11386

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
419 Infos, 83 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:13 . Memory (MB): peak = 4471.297 ; gain = 1172.051 ; free physical = 207 ; free virtual = 11394
INFO: [Vivado 12-24828] Executing command : report_drc -file main_design_wrapper_drc_routed.rpt -pb main_design_wrapper_drc_routed.pb -rpx main_design_wrapper_drc_routed.rpx
Command: report_drc -file main_design_wrapper_drc_routed.rpt -pb main_design_wrapper_drc_routed.pb -rpx main_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file main_design_wrapper_methodology_drc_routed.rpt -pb main_design_wrapper_methodology_drc_routed.pb -rpx main_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file main_design_wrapper_methodology_drc_routed.rpt -pb main_design_wrapper_methodology_drc_routed.pb -rpx main_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file main_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file main_design_wrapper_bus_skew_routed.rpt -pb main_design_wrapper_bus_skew_routed.pb -rpx main_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file main_design_wrapper_route_status.rpt -pb main_design_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file main_design_wrapper_power_routed.rpt -pb main_design_wrapper_power_summary_routed.pb -rpx main_design_wrapper_power_routed.rpx
Command: report_power -file main_design_wrapper_power_routed.rpt -pb main_design_wrapper_power_summary_routed.pb -rpx main_design_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
439 Infos, 84 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file main_design_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 4559.340 ; gain = 88.043 ; free physical = 147 ; free virtual = 11398
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4559.340 ; gain = 0.000 ; free physical = 157 ; free virtual = 11405
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4559.340 ; gain = 0.000 ; free physical = 191 ; free virtual = 11347
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4559.340 ; gain = 0.000 ; free physical = 191 ; free virtual = 11347
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4559.340 ; gain = 0.000 ; free physical = 170 ; free virtual = 11341
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4559.340 ; gain = 0.000 ; free physical = 168 ; free virtual = 11341
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4559.340 ; gain = 0.000 ; free physical = 168 ; free virtual = 11341
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4559.340 ; gain = 0.000 ; free physical = 168 ; free virtual = 11341
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jul 30 14:04:21 2024...
