Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep  9 15:51:29 2024
| Host         : DESKTOP-BA26H3B running 64-bit major release  (build 9200)
| Command      : report_utilization -file gig_ethernet_pcs_pma_0_example_design_utilization_synth.rpt -pb gig_ethernet_pcs_pma_0_example_design_utilization_synth.pb
| Design       : gig_ethernet_pcs_pma_0_example_design
| Device       : xcku060ffva1517-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  |   47 |     0 |    331680 |  0.01 |
|   LUT as Logic             |   27 |     0 |    331680 | <0.01 |
|   LUT as Memory            |   20 |     0 |    146880 |  0.01 |
|     LUT as Distributed RAM |   20 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| CLB Registers              |  180 |     0 |    663360 |  0.03 |
|   Register as Flip Flop    |  180 |     0 |    663360 |  0.03 |
|   Register as Latch        |    0 |     0 |    663360 |  0.00 |
| CARRY8                     |    0 |     0 |     41460 |  0.00 |
| F7 Muxes                   |    0 |     0 |    165840 |  0.00 |
| F8 Muxes                   |    0 |     0 |     82920 |  0.00 |
| F9 Muxes                   |    0 |     0 |     41460 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 22    |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 5     |          Yes |         Set |            - |
| 153   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1080 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1080 |  0.00 |
|   RAMB18       |    0 |     0 |      2160 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2760 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   66 |     0 |       624 | 10.58 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       624 |  1.12 |
|   BUFGCE             |    4 |     0 |       288 |  1.39 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    3 |     0 |       192 |  1.56 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        24 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        12 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         8 |  0.00 |
| IBUFDS_GTE3     |    1 |     0 |        16 |  6.25 |
| OBUFDS_GTE3     |    0 |     0 |        16 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        16 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+-------------+------+---------------------+
|   Ref Name  | Used | Functional Category |
+-------------+------+---------------------+
| FDRE        |  153 |            Register |
| INBUF       |   37 |                 I/O |
| IBUFCTRL    |   37 |              Others |
| FDPE        |   22 |            Register |
| RAMD32      |   20 |                 CLB |
| OBUF        |   18 |                 I/O |
| LUT4        |   13 |                 CLB |
| OBUFT       |   11 |                 I/O |
| IDELAYE3    |   10 |                 I/O |
| LUT2        |    9 |                 CLB |
| LUT6        |    8 |                 CLB |
| LUT3        |    5 |                 CLB |
| FDSE        |    5 |            Register |
| BUFGCE      |    4 |               Clock |
| BUFG_GT     |    3 |               Clock |
| LUT5        |    2 |                 CLB |
| LUT1        |    2 |                 CLB |
| OSERDESE3   |    1 |                 I/O |
| IDELAYCTRL  |    1 |                 I/O |
| IBUFDS_GTE3 |    1 |            Advanced |
+-------------+------+---------------------+


9. Black Boxes
--------------

+------------------------+------+
|        Ref Name        | Used |
+------------------------+------+
| gig_ethernet_pcs_pma_0 |    1 |
+------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


