C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 1   


C51 COMPILER V9.51, COMPILATION OF MODULE CYFITTER_CFG
OBJECT MODULE PLACED IN .\DP8051\DP8051_Keil_951\Debug\cyfitter_cfg.obj
COMPILER INVOKED BY: C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\import\keil\pk51\9.51\C51\BIN\c51.exe 
                    -.\Generated_Source\PSoC3\cyfitter_cfg.c NOIV LARGE MODDP2 OMF2 VB(1) NOIP INCDIR(.,Generated_Source\PSoC3) FF(3) DB DF(D
                    -EBUG) WL(2) PR(.\DP8051\DP8051_Keil_951\Debug/cyfitter_cfg.lst) CD OT(2,SIZE) OJ(.\DP8051\DP8051_Keil_951\Debug\cyfitter
                    -_cfg.obj)

line level    source

   1          /*******************************************************************************
   2          * File Name: cyfitter_cfg.c
   3          * 
   4          * PSoC Creator  3.3
   5          *
   6          * Description:
   7          * This file contains device initialization code.
   8          * Except for the user defined sections in CyClockStartupError(), this file should not be modified.
   9          * This file is automatically generated by PSoC Creator.
  10          *
  11          ********************************************************************************
  12          * Copyright (c) 2007-2015 Cypress Semiconductor.  All rights reserved.
  13          * You may use this file only in accordance with the license, terms, conditions, 
  14          * disclaimers, and limitations in the end user license agreement accompanying 
  15          * the software package with which this file was provided.
  16          ********************************************************************************/
  17          
  18          #include <string.h>
  19          #include "cytypes.h"
  20          #include "cydevice_trm.h"
  21          #include "cyfitter.h"
  22          #include "CyLib.h"
  23          #include "cyfitter_cfg.h"
  24          
  25          #define CY_NEED_CYCLOCKSTARTUPERROR 1
  26          
  27          
  28          #if defined(__C51__) || defined(__CX51__)
  29                  #define CYPACKED
  30                  #define CYPACKED_ATTR
  31                  #define CYALIGNED
  32                  
  33              #define CY_CFG_UNUSED
  34                  #define CY_CFG_MEMORY_BARRIER() do { } while (0)
  35          
  36          
  37          
  38                  #define CYMEMZERO(a,c) cymemzero((a),(c))
  39                  #define CYCONFIGCPY(d,s,c) cyconfigcpy((c),(s),(d))
  40                  #define CYCONFIGCPYCODE(d,s,c) cyconfigcpycode((c),(s),(d))
  41          #else
                      #error Unsupported toolchain
              #endif
  44          
  45          
  46          
  47          /* Clock startup error codes                                                   */
  48          #define CYCLOCKSTART_NO_ERROR    0u
  49          #define CYCLOCKSTART_XTAL_ERROR  1u
  50          #define CYCLOCKSTART_32KHZ_ERROR 2u
  51          #define CYCLOCKSTART_PLL_ERROR   3u
  52          
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 2   

  53          #ifdef CY_NEED_CYCLOCKSTARTUPERROR
  54          /*******************************************************************************
  55          * Function Name: CyClockStartupError
  56          ********************************************************************************
  57          * Summary:
  58          *  If an error is encountered during clock configuration (crystal startup error,
  59          *  PLL lock error, etc.), the system will end up here.  Unless reimplemented by
  60          *  the customer, this function will stop in an infinite loop.
  61          *
  62          * Parameters:
  63          *   void
  64          *
  65          * Return:
  66          *   void
  67          *
  68          *******************************************************************************/
  69          CY_CFG_UNUSED
  70          static void CyClockStartupError(uint8 errorCode);
  71          CY_CFG_UNUSED
  72          static void CyClockStartupError(uint8 errorCode)
  73          {
  74   1          /* To remove the compiler warning if errorCode not used.                */
  75   1          errorCode = errorCode;
  76   1      
  77   1          /* `#START CyClockStartupError` */
  78   1      
  79   1          /* If we have a clock startup error (bad MHz crystal, PLL lock, etc.),  */
  80   1          /* we will end up here to allow the customer to implement something to  */
  81   1          /* deal with the clock condition.                                       */
  82   1      
  83   1          /* `#END` */
  84   1      
  85   1          /* If nothing else, stop here since the clocks have not started         */
  86   1          /* correctly.                                                           */
  87   1          while(1) {}
  88   1      }
  89          #endif
  90          
  91          #define cfg_byte_table ((const void CYFAR *)0x080000u)
  92          /* UDB_1_5_1_CONFIG Address: CYDEV_UCFG_B0_P0_U1_BASE Size (bytes): 128 */
  93          #define BS_UDB_1_5_1_CONFIG_VAL ((const uint8 CYFAR *)0x0008063Cu)
  94          
  95          /* IOPINS0_1 Address: CYREG_PRT1_DM0 Size (bytes): 8 */
  96          #define BS_IOPINS0_1_VAL ((const uint8 CYFAR *)0x000806BCu)
  97          
  98          /* IOPINS0_4 Address: CYREG_PRT4_DR Size (bytes): 10 */
  99          #define BS_IOPINS0_4_VAL ((const uint8 CYFAR *)0x000806C4u)
 100          
 101          /* IOPINS0_5 Address: CYREG_PRT5_DR Size (bytes): 10 */
 102          #define BS_IOPINS0_5_VAL ((const uint8 CYFAR *)0x000806D0u)
 103          
 104          
 105          /*******************************************************************************
 106          * Function Name: ClockSetup
 107          ********************************************************************************
 108          *
 109          * Summary:
 110          *  Performs the initialization of all of the clocks in the device based on the
 111          *  settings in the Clock tab of the DWR.  This includes enabling the requested
 112          *  clocks and setting the necessary dividers to produce the desired frequency. 
 113          *
 114          * Parameters:
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 3   

 115          *  void
 116          *
 117          * Return:
 118          *  void
 119          *
 120          *******************************************************************************/
 121          static void ClockSetup(void);
 122          static void ClockSetup(void)
 123          {
 124   1              uint32 timeout;
 125   1              uint8 pllLock;
 126   1      
 127   1      
 128   1              /* Configure Digital Clocks based on settings from Clock DWR */
 129   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG0_CFG0), 0x0019u);
 130   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG0_CFG0 + 0x2u), 0x18u);
 131   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG1_CFG0), 0x004Du);
 132   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG1_CFG0 + 0x2u), 0x18u);
 133   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG2_CFG0), 0x0138u);
 134   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG2_CFG0 + 0x2u), 0x18u);
 135   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG3_CFG0), 0x752Fu);
 136   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG3_CFG0 + 0x2u), 0x19u);
 137   1      
 138   1              /* Configure ILO based on settings from Clock DWR */
 139   1              CY_SET_REG8((void CYXDATA *)(CYREG_SLOWCLK_ILO_CR0), 0x02u);
 140   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_CR), 0x08u);
 141   1      
 142   1              /* Configure IMO based on settings from Clock DWR */
 143   1              CY_SET_REG8((void CYXDATA *)(CYREG_FASTCLK_IMO_CR), 0x03u);
 144   1              CY_SET_REG8((void CYXDATA *)(CYREG_IMO_TR1), (CY_GET_XTND_REG8((void CYFAR *)CYREG_FLSHID_CUST_TABLES_IMO
             -_3MHZ)));
 145   1      
 146   1              /* Configure PLL based on settings from Clock DWR */
 147   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_P), 0x0008u);
 148   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_CFG0), 0x1251u);
 149   1              /* Wait up to 250us for the PLL to lock */
 150   1              pllLock = 0u;
 151   1              for (timeout = 250u / 10u; (timeout > 0u) && (pllLock != 0x03u); timeout--)
 152   1              { 
 153   2                      pllLock = 0x03u & ((uint8)((uint8)pllLock << 1) | ((CY_GET_REG8((void CYXDATA *)CYREG_FASTCLK_PLL_SR) & 
             -0x01u) >> 0));
 154   2                      CyDelayCycles(10u * 48u); /* Delay 10us based on 48MHz clock */
 155   2              }
 156   1              /* If we ran out of time the PLL didn't lock so go to the error function */
 157   1              if (timeout == 0u)
 158   1              {
 159   2                      CyClockStartupError(CYCLOCKSTART_PLL_ERROR);
 160   2              }
 161   1      
 162   1              /* Configure Bus/Master Clock based on settings from Clock DWR */
 163   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_MSTR0), 0x0100u);
 164   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x07u);
 165   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG0), 0x00u);
 166   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG2), 0x48u);
 167   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x00u);
 168   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_LD), 0x02u);
 169   1      
 170   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG2), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG2) | 0x0Fu
             -)));
 171   1      }
 172          
 173          
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 4   

 174          /* Analog API Functions */
 175          
 176          
 177          /*******************************************************************************
 178          * Function Name: AnalogSetDefault
 179          ********************************************************************************
 180          *
 181          * Summary:
 182          *  Sets up the analog portions of the chip to default values based on chip
 183          *  configuration options from the project.
 184          *
 185          * Parameters:
 186          *  void
 187          *
 188          * Return:
 189          *  void
 190          *
 191          *******************************************************************************/
 192          static void AnalogSetDefault(void);
 193          static void AnalogSetDefault(void)
 194          {
 195   1              uint8 bg_xover_inl_trim = CY_GET_XTND_REG8((void CYFAR *)(CYREG_FLSHID_MFG_CFG_BG_XOVER_INL_TRIM + 1u));
 196   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT0), (bg_xover_inl_trim & 0x07u));
 197   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT1), ((bg_xover_inl_trim >> 4) & 0x0Fu));
 198   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, 0x44u);
 199   1      }
 200          
 201          
 202          /*******************************************************************************
 203          * Function Name: SetAnalogRoutingPumps
 204          ********************************************************************************
 205          *
 206          * Summary:
 207          * Enables or disables the analog pumps feeding analog routing switches.
 208          * Intended to be called at startup, based on the Vdda system configuration;
 209          * may be called during operation when the user informs us that the Vdda voltage
 210          * crossed the pump threshold.
 211          *
 212          * Parameters:
 213          *  enabled - 1 to enable the pumps, 0 to disable the pumps
 214          *
 215          * Return:
 216          *  void
 217          *
 218          *******************************************************************************/
 219          void SetAnalogRoutingPumps(uint8 enabled)
 220          {
 221   1              uint8 regValue = CY_GET_REG8((void CYXDATA *)CYREG_PUMP_CR0);
 222   1              if (enabled != 0u)
 223   1              {
 224   2                      regValue |= 0x00u;
 225   2              }
 226   1              else
 227   1              {
 228   2                      regValue &= (uint8)~0x00u;
 229   2              }
 230   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, regValue);
 231   1      }
 232          
 233          #define CY_AMUX_UNUSED CYREG_BOOST_SR
 234          
 235          
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 5   

 236          /*******************************************************************************
 237          * Function Name: cyfitter_cfg
 238          ********************************************************************************
 239          * Summary:
 240          *  This function is called by the start-up code for the selected device. It
 241          *  performs all of the necessary device configuration based on the design
 242          *  settings.  This includes settings from the Design Wide Resources (DWR) such
 243          *  as Clocks and Pins as well as any component configuration that is necessary.
 244          *
 245          * Parameters:  
 246          *   void
 247          *
 248          * Return:
 249          *   void
 250          *
 251          *******************************************************************************/
 252          
 253          void cyfitter_cfg(void)
 254          {
 255   1              /* Enable/Disable Debug functionality based on settings from System DWR */
 256   1              CY_SET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG, (CY_GET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG) | 
             -0x05u));
 257   1      
 258   1              {
 259   2      
 260   2                      CYPACKED typedef struct {
 261   2                              void CYFAR *address;
 262   2                              uint16 size;
 263   2                      } CYPACKED_ATTR cfg_memset_t;
 264   2      
 265   2      
 266   2                      CYPACKED typedef struct {
 267   2                              void CYFAR *dest;
 268   2                              const void CYFAR *src;
 269   2                              uint16 size;
 270   2                      } CYPACKED_ATTR cfg_memcpy_t;
 271   2      
 272   2                      static const cfg_memset_t CYCODE cfg_memset_list [] = {
 273   2                              /* address, size */
 274   2                              {(void CYFAR *)(CYREG_PRT0_DR), 16u},
 275   2                              {(void CYFAR *)(CYREG_PRT2_DR), 32u},
 276   2                              {(void CYFAR *)(CYREG_PRT6_DR), 16u},
 277   2                              {(void CYFAR *)(CYREG_PRT12_DR), 16u},
 278   2                              {(void CYFAR *)(CYREG_PRT15_DR), 16u},
 279   2                              {(void CYFAR *)(CYDEV_UCFG_B0_P0_U0_BASE), 128u},
 280   2                              {(void CYFAR *)(CYDEV_UCFG_B0_P0_ROUTE_BASE), 3840u},
 281   2                              {(void CYFAR *)(CYDEV_UCFG_B1_P2_U0_BASE), 2048u},
 282   2                              {(void CYFAR *)(CYDEV_UCFG_DSI0_BASE), 2560u},
 283   2                              {(void CYFAR *)(CYDEV_UCFG_DSI12_BASE), 512u},
 284   2                              {(void CYFAR *)(CYREG_BCTL0_MDCLK_EN), 32u},
 285   2                      };
 286   2      
 287   2                      static const cfg_memcpy_t CYCODE cfg_memcpy_list [] = {
 288   2                              /* dest, src, size */
 289   2                              {(void CYFAR *)(CYDEV_UCFG_B0_P0_U1_BASE), BS_UDB_1_5_1_CONFIG_VAL, 128u},
 290   2                      };
 291   2      
 292   2                      uint8 CYDATA i;
 293   2      
 294   2                      /* Zero out critical memory blocks before beginning configuration */
 295   2                      for (i = 0u; i < (sizeof(cfg_memset_list)/sizeof(cfg_memset_list[0])); i++)
 296   2                      {
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 6   

 297   3                              const cfg_memset_t CYCODE * CYDATA ms = &cfg_memset_list[i];
 298   3                              CYMEMZERO(ms->address, ms->size);
 299   3                      }
 300   2      
 301   2                      /* Copy device configuration data into registers */
 302   2                      for (i = 0u; i < (sizeof(cfg_memcpy_list)/sizeof(cfg_memcpy_list[0])); i++)
 303   2                      {
 304   3                              const cfg_memcpy_t CYCODE * CYDATA mc = &cfg_memcpy_list[i];
 305   3                              void * CYDATA destPtr = mc->dest;
 306   3                              const void * CYDATA srcPtr = mc->src;
 307   3                              uint16 CYDATA numBytes = mc->size;
 308   3                              CYCONFIGCPY(destPtr, srcPtr, numBytes);
 309   3                      }
 310   2      
 311   2                      cfg_write_bytes(cfg_byte_table);
 312   2      
 313   2                      /* Enable digital routing */
 314   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL
             -) | 0x02u);
 315   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL
             -) | 0x02u);
 316   2      
 317   2                      /* Enable UDB array */
 318   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0) | 0x40u);
 319   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2, CY_GET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2) | 0x10u)
             -;
 320   2              }
 321   1      
 322   1      
 323   1              /* Perform second pass device configuration. These items must be configured in specific order after the r
             -egular configuration is done. */
 324   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT1_DM0), (const void CYFAR *)(BS_IOPINS0_1_VAL), 8u);
 325   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT4_DR), (const void CYFAR *)(BS_IOPINS0_4_VAL), 10u);
 326   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT5_DR), (const void CYFAR *)(BS_IOPINS0_5_VAL), 10u);
 327   1              CY_SET_REG8((void CYXDATA *)(CYREG_INTC_CSR_EN), 0x01u);
 328   1              /* Switch Boost to the precision bandgap reference from its internal reference */
 329   1              CY_SET_REG8((void CYXDATA *)CYREG_BOOST_CR2, (CY_GET_REG8((void CYXDATA *)CYREG_BOOST_CR2) | 0x08u));
 330   1              if (CYDEV_CHIP_REV_ACTUAL < 5u)
 331   1              {
 332   2                      CY_SET_REG8((void CYXDATA *)CYREG_PWRSYS_WAKE_TR2, 0x3Au);
 333   2              }
 334   1      
 335   1      
 336   1              /* Set Flash Cycles based on max possible frequency in case a glitch occurs during ClockSetup(). */
 337   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0xF1u : 0xC0u));
 338   1              /* Setup clocks based on selections from Clock DWR */
 339   1              ClockSetup();
 340   1              /* Set Flash Cycles based on newly configured 24.00MHz Bus Clock. */
 341   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0xB1u : 0x80u));
 342   1      
 343   1              /* Perform basic analog initialization to defaults */
 344   1              AnalogSetDefault();
 345   1      
 346   1              /* Configure alternate active mode */
 347   1              CYCONFIGCPY((void CYFAR *)CYDEV_PM_STBY_BASE, (const void CYFAR *)CYDEV_PM_ACT_BASE, 14u);
 348   1              CY_SET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0) & (uint8)
             -~0x02u);        /* Disable CPU */
 349   1      }
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 7   

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION _CyClockStartupError (BEGIN)
                                           ; SOURCE LINE # 72
0000 900000      R     MOV     DPTR,#errorCode
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 73
                                           ; SOURCE LINE # 75
0005 900000      R     MOV     DPTR,#errorCode
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#errorCode
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
000F         ?C0001:
                                           ; SOURCE LINE # 87
000F 80FE              SJMP    ?C0001
0011 22                RET     
             ; FUNCTION _CyClockStartupError (END)

             ; FUNCTION ClockSetup (BEGIN)
                                           ; SOURCE LINE # 122
                                           ; SOURCE LINE # 123
                                           ; SOURCE LINE # 129
0000 7B00              MOV     R3,#00H
0002 7A40              MOV     R2,#040H
0004 7980              MOV     R1,#080H
0006 7D19              MOV     R5,#019H
0008 7C00              MOV     R4,#00H
000A 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 130
000D 904082            MOV     DPTR,#04082H
0010 7418              MOV     A,#018H
0012 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 131
0013 7B00              MOV     R3,#00H
0015 7A40              MOV     R2,#040H
0017 7984              MOV     R1,#084H
0019 7D4D              MOV     R5,#04DH
001B 7C00              MOV     R4,#00H
001D 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 132
0020 904086            MOV     DPTR,#04086H
0023 7418              MOV     A,#018H
0025 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 133
0026 7B00              MOV     R3,#00H
0028 7A40              MOV     R2,#040H
002A 7988              MOV     R1,#088H
002C 7D38              MOV     R5,#038H
002E 7C01              MOV     R4,#01H
0030 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 134
0033 90408A            MOV     DPTR,#0408AH
0036 7418              MOV     A,#018H
0038 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 135
0039 7B00              MOV     R3,#00H
003B 7A40              MOV     R2,#040H
003D 798C              MOV     R1,#08CH
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 8   

003F 7D2F              MOV     R5,#02FH
0041 7C75              MOV     R4,#075H
0043 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 136
0046 90408E            MOV     DPTR,#0408EH
0049 7419              MOV     A,#019H
004B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 139
004C 904300            MOV     DPTR,#04300H
004F 7402              MOV     A,#02H
0051 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 140
0052 904000            MOV     DPTR,#04000H
0055 7408              MOV     A,#08H
0057 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 143
0058 904200            MOV     DPTR,#04200H
005B 7403              MOV     A,#03H
005D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 144
005E 7B0C              MOV     R3,#0CH
0060 7A01              MOV     R2,#01H
0062 7908              MOV     R1,#08H
0064 120000      E     LCALL   _cyread8
0067 9046A1            MOV     DPTR,#046A1H
006A EF                MOV     A,R7
006B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 147
006C 7B00              MOV     R3,#00H
006E 7A42              MOV     R2,#042H
0070 7922              MOV     R1,#022H
0072 7D08              MOV     R5,#08H
0074 7C00              MOV     R4,#00H
0076 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 148
0079 7B00              MOV     R3,#00H
007B 7A42              MOV     R2,#042H
007D 7920              MOV     R1,#020H
007F 7D51              MOV     R5,#051H
0081 7C12              MOV     R4,#012H
0083 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 150
0086 900000      R     MOV     DPTR,#pllLock
0089 E4                CLR     A
008A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 151
008B 7F19              MOV     R7,#019H
008D 7E00              MOV     R6,#00H
008F 7D00              MOV     R5,#00H
0091 7C00              MOV     R4,#00H
0093 900000      R     MOV     DPTR,#timeout
0096 120000      E     LCALL   ?C?LSTXDATA
0099         ?C0004:
0099 900000      R     MOV     DPTR,#timeout
009C 120000      E     LCALL   ?C?LLDXDATA
009F D3                SETB    C
00A0 EF                MOV     A,R7
00A1 9400              SUBB    A,#00H
00A3 EE                MOV     A,R6
00A4 9400              SUBB    A,#00H
00A6 404E              JC      ?C0005
00A8 900000      R     MOV     DPTR,#pllLock
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 9   

00AB E0                MOVX    A,@DPTR
00AC FF                MOV     R7,A
00AD EF                MOV     A,R7
00AE 6403              XRL     A,#03H
00B0 6044              JZ      ?C0005
                                           ; SOURCE LINE # 152
                                           ; SOURCE LINE # 153
00B2 904225            MOV     DPTR,#04225H
00B5 E0                MOVX    A,@DPTR
00B6 FF                MOV     R7,A
00B7 EF                MOV     A,R7
00B8 5401              ANL     A,#01H
00BA FF                MOV     R7,A
00BB 7E00              MOV     R6,#00H
00BD 900000      R     MOV     DPTR,#pllLock
00C0 E0                MOVX    A,@DPTR
00C1 FE                MOV     R6,A
00C2 EE                MOV     A,R6
00C3 25E0              ADD     A,ACC
00C5 FE                MOV     R6,A
00C6 EE                MOV     A,R6
00C7 4F                ORL     A,R7
00C8 FF                MOV     R7,A
00C9 EF                MOV     A,R7
00CA 5403              ANL     A,#03H
00CC FF                MOV     R7,A
00CD 900000      R     MOV     DPTR,#pllLock
00D0 EF                MOV     A,R7
00D1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 154
00D2 7FE0              MOV     R7,#0E0H
00D4 7E01              MOV     R6,#01H
00D6 7D00              MOV     R5,#00H
00D8 7C00              MOV     R4,#00H
00DA 120000      E     LCALL   _CyDelayCycles
                                           ; SOURCE LINE # 155
00DD 900000      R     MOV     DPTR,#timeout
00E0 120000      E     LCALL   ?C?LLDXDATA
00E3 7BFF              MOV     R3,#0FFH
00E5 7AFF              MOV     R2,#0FFH
00E7 79FF              MOV     R1,#0FFH
00E9 78FF              MOV     R0,#0FFH
00EB 120000      E     LCALL   ?C?LADD
00EE 900000      R     MOV     DPTR,#timeout
00F1 120000      E     LCALL   ?C?LSTXDATA
00F4 80A3              SJMP    ?C0004
00F6         ?C0005:
                                           ; SOURCE LINE # 157
00F6 900000      R     MOV     DPTR,#timeout
00F9 120000      E     LCALL   ?C?LLDXDATA
00FC EF                MOV     A,R7
00FD 4E                ORL     A,R6
00FE 7005              JNZ     ?C0007
                                           ; SOURCE LINE # 158
                                           ; SOURCE LINE # 159
0100 7F03              MOV     R7,#03H
0102 120000      R     LCALL   _CyClockStartupError
                                           ; SOURCE LINE # 160
0105         ?C0007:
                                           ; SOURCE LINE # 163
0105 7B00              MOV     R3,#00H
0107 7A40              MOV     R2,#040H
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 10  

0109 7904              MOV     R1,#04H
010B 7D00              MOV     R5,#00H
010D 7C01              MOV     R4,#01H
010F 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 164
0112 904004            MOV     DPTR,#04004H
0115 7407              MOV     A,#07H
0117 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 165
0118 904006            MOV     DPTR,#04006H
011B E4                CLR     A
011C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 166
011D 904008            MOV     DPTR,#04008H
0120 7448              MOV     A,#048H
0122 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 167
0123 904004            MOV     DPTR,#04004H
0126 E4                CLR     A
0127 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 168
0128 904001            MOV     DPTR,#04001H
012B 7402              MOV     A,#02H
012D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 170
012E 9043A2            MOV     DPTR,#043A2H
0131 E0                MOVX    A,@DPTR
0132 FF                MOV     R7,A
0133 EF                MOV     A,R7
0134 440F              ORL     A,#0FH
0136 FF                MOV     R7,A
0137 9043A2            MOV     DPTR,#043A2H
013A EF                MOV     A,R7
013B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 171
013C 22                RET     
             ; FUNCTION ClockSetup (END)

             ; FUNCTION AnalogSetDefault (BEGIN)
                                           ; SOURCE LINE # 193
                                           ; SOURCE LINE # 194
                                           ; SOURCE LINE # 195
0000 7B0C              MOV     R3,#0CH
0002 7A01              MOV     R2,#01H
0004 79CF              MOV     R1,#0CFH
0006 120000      E     LCALL   _cyread8
0009 900000      R     MOV     DPTR,#bg_xover_inl_trim
000C EF                MOV     A,R7
000D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 196
000E 900000      R     MOV     DPTR,#bg_xover_inl_trim
0011 E0                MOVX    A,@DPTR
0012 FF                MOV     R7,A
0013 EF                MOV     A,R7
0014 5407              ANL     A,#07H
0016 FF                MOV     R7,A
0017 90586E            MOV     DPTR,#0586EH
001A EF                MOV     A,R7
001B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 197
001C 900000      R     MOV     DPTR,#bg_xover_inl_trim
001F E0                MOVX    A,@DPTR
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 11  

0020 FF                MOV     R7,A
0021 EF                MOV     A,R7
0022 C4                SWAP    A
0023 540F              ANL     A,#0FH
0025 FF                MOV     R7,A
0026 EF                MOV     A,R7
0027 540F              ANL     A,#0FH
0029 FF                MOV     R7,A
002A 90586F            MOV     DPTR,#0586FH
002D EF                MOV     A,R7
002E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 198
002F 905876            MOV     DPTR,#05876H
0032 7444              MOV     A,#044H
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 199
0035 22                RET     
             ; FUNCTION AnalogSetDefault (END)

             ; FUNCTION _SetAnalogRoutingPumps (BEGIN)
                                           ; SOURCE LINE # 219
0000 900000      R     MOV     DPTR,#enabled
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 220
                                           ; SOURCE LINE # 221
0005 905876            MOV     DPTR,#05876H
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#regValue
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 222
000F 900000      R     MOV     DPTR,#enabled
0012 E0                MOVX    A,@DPTR
0013 FF                MOV     R7,A
0014 EF                MOV     A,R7
0015 6010              JZ      ?C0010
                                           ; SOURCE LINE # 223
                                           ; SOURCE LINE # 224
0017 900000      R     MOV     DPTR,#regValue
001A E0                MOVX    A,@DPTR
001B FF                MOV     R7,A
001C EF                MOV     A,R7
001D 4400              ORL     A,#00H
001F FF                MOV     R7,A
0020 900000      R     MOV     DPTR,#regValue
0023 EF                MOV     A,R7
0024 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 225
0025 800E              SJMP    ?C0011
0027         ?C0010:
                                           ; SOURCE LINE # 227
                                           ; SOURCE LINE # 228
0027 900000      R     MOV     DPTR,#regValue
002A E0                MOVX    A,@DPTR
002B FF                MOV     R7,A
002C EF                MOV     A,R7
002D 54FF              ANL     A,#0FFH
002F FF                MOV     R7,A
0030 900000      R     MOV     DPTR,#regValue
0033 EF                MOV     A,R7
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 12  

0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 229
0035         ?C0011:
                                           ; SOURCE LINE # 230
0035 900000      R     MOV     DPTR,#regValue
0038 E0                MOVX    A,@DPTR
0039 FF                MOV     R7,A
003A 905876            MOV     DPTR,#05876H
003D EF                MOV     A,R7
003E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 231
003F 22                RET     
             ; FUNCTION _SetAnalogRoutingPumps (END)

             ; FUNCTION cyfitter_cfg (BEGIN)
                                           ; SOURCE LINE # 253
                                           ; SOURCE LINE # 254
                                           ; SOURCE LINE # 256
0000 7B00              MOV     R3,#00H
0002 7A46              MOV     R2,#046H
0004 79E8              MOV     R1,#0E8H
0006 120000      E     LCALL   _cyread8
0009 EF                MOV     A,R7
000A 4405              ORL     A,#05H
000C FD                MOV     R5,A
000D 7B00              MOV     R3,#00H
000F 7A46              MOV     R2,#046H
0011 79E8              MOV     R1,#0E8H
0013 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 258
                                           ; SOURCE LINE # 295
0016 750000      R     MOV     i,#00H
0019         ?C0013:
0019 E500        R     MOV     A,i
001B C3                CLR     C
001C 940B              SUBB    A,#0BH
001E 503A              JNC     ?C0014
                                           ; SOURCE LINE # 296
                                           ; SOURCE LINE # 297
0020 AF00        R     MOV     R7,i
0022 EF                MOV     A,R7
0023 75F005            MOV     B,#05H
0026 A4                MUL     AB
0027 2400        R     ADD     A,#LOW cfg_memset_list
0029 F582              MOV     DPL,A
002B E4                CLR     A
002C 3400        R     ADDC    A,#HIGH cfg_memset_list
002E F583              MOV     DPH,A
0030 AF82              MOV     R7,DPL
0032 AE83              MOV     R6,DPH
0034 8E00        R     MOV     ms,R6
0036 8F00        R     MOV     ms+01H,R7
                                           ; SOURCE LINE # 298
0038 AE00        R     MOV     R6,ms
003A AF00        R     MOV     R7,ms+01H
003C 8F82              MOV     DPL,R7
003E 8E83              MOV     DPH,R6
0040 120000      E     LCALL   ?C?PLDCODE
0043 AE00        R     MOV     R6,ms
0045 AF00        R     MOV     R7,ms+01H
0047 8F82              MOV     DPL,R7
0049 8E83              MOV     DPH,R6
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 13  

004B 7403              MOV     A,#03H
004D 93                MOVC    A,@A+DPTR
004E FC                MOV     R4,A
004F 7404              MOV     A,#04H
0051 93                MOVC    A,@A+DPTR
0052 FD                MOV     R5,A
0053 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 299
0056 0500        R     INC     i
0058 80BF              SJMP    ?C0013
005A         ?C0014:
                                           ; SOURCE LINE # 302
005A 750000      R     MOV     i,#00H
005D         ?C0016:
005D E500        R     MOV     A,i
005F C3                CLR     C
0060 9401              SUBB    A,#01H
0062 5078              JNC     ?C0017
                                           ; SOURCE LINE # 303
                                           ; SOURCE LINE # 304
0064 AF00        R     MOV     R7,i
0066 EF                MOV     A,R7
0067 75F008            MOV     B,#08H
006A A4                MUL     AB
006B 2400        R     ADD     A,#LOW cfg_memcpy_list
006D F582              MOV     DPL,A
006F E4                CLR     A
0070 3400        R     ADDC    A,#HIGH cfg_memcpy_list
0072 F583              MOV     DPH,A
0074 AF82              MOV     R7,DPL
0076 AE83              MOV     R6,DPH
0078 8E00        R     MOV     mc,R6
007A 8F00        R     MOV     mc+01H,R7
                                           ; SOURCE LINE # 305
007C AE00        R     MOV     R6,mc
007E AF00        R     MOV     R7,mc+01H
0080 8F82              MOV     DPL,R7
0082 8E83              MOV     DPH,R6
0084 120000      E     LCALL   ?C?PLDCODE
0087 8B00        R     MOV     destPtr,R3
0089 8A00        R     MOV     destPtr+01H,R2
008B 8900        R     MOV     destPtr+02H,R1
                                           ; SOURCE LINE # 306
008D AE00        R     MOV     R6,mc
008F AF00        R     MOV     R7,mc+01H
0091 8F82              MOV     DPL,R7
0093 8E83              MOV     DPH,R6
0095 A3                INC     DPTR
0096 A3                INC     DPTR
0097 A3                INC     DPTR
0098 120000      E     LCALL   ?C?PLDCODE
009B 8B00        R     MOV     srcPtr,R3
009D 8A00        R     MOV     srcPtr+01H,R2
009F 8900        R     MOV     srcPtr+02H,R1
                                           ; SOURCE LINE # 307
00A1 AE00        R     MOV     R6,mc
00A3 AF00        R     MOV     R7,mc+01H
00A5 8F82              MOV     DPL,R7
00A7 8E83              MOV     DPH,R6
00A9 7406              MOV     A,#06H
00AB 93                MOVC    A,@A+DPTR
00AC F500        R     MOV     numBytes,A
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 14  

00AE 7407              MOV     A,#07H
00B0 93                MOVC    A,@A+DPTR
00B1 F500        R     MOV     numBytes+01H,A
                                           ; SOURCE LINE # 308
00B3 AB00        R     MOV     R3,srcPtr
00B5 AA00        R     MOV     R2,srcPtr+01H
00B7 A900        R     MOV     R1,srcPtr+02H
00B9 C003              PUSH    AR3
00BB C002              PUSH    AR2
00BD C001              PUSH    AR1
00BF AB00        R     MOV     R3,destPtr
00C1 AA00        R     MOV     R2,destPtr+01H
00C3 A900        R     MOV     R1,destPtr+02H
00C5 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
00C8 120000      E     LCALL   ?C?PSTXDATA
00CB D001              POP     AR1
00CD D002              POP     AR2
00CF D003              POP     AR3
00D1 AF00        R     MOV     R7,numBytes+01H
00D3 AE00        R     MOV     R6,numBytes
00D5 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 309
00D8 0500        R     INC     i
00DA 8081              SJMP    ?C0016
00DC         ?C0017:
                                           ; SOURCE LINE # 311
00DC 7B08              MOV     R3,#08H
00DE 7A00              MOV     R2,#00H
00E0 7900              MOV     R1,#00H
00E2 120000      E     LCALL   _cfg_write_bytes
                                           ; SOURCE LINE # 314
00E5 7B01              MOV     R3,#01H
00E7 7A50              MOV     R2,#050H
00E9 7903              MOV     R1,#03H
00EB 120000      E     LCALL   _cyread8
00EE EF                MOV     A,R7
00EF 4402              ORL     A,#02H
00F1 FD                MOV     R5,A
00F2 7B01              MOV     R3,#01H
00F4 7A50              MOV     R2,#050H
00F6 7903              MOV     R1,#03H
00F8 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 315
00FB 7B01              MOV     R3,#01H
00FD 7A50              MOV     R2,#050H
00FF 7913              MOV     R1,#013H
0101 120000      E     LCALL   _cyread8
0104 EF                MOV     A,R7
0105 4402              ORL     A,#02H
0107 FD                MOV     R5,A
0108 7B01              MOV     R3,#01H
010A 7A50              MOV     R2,#050H
010C 7913              MOV     R1,#013H
010E 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 318
0111 9043A0            MOV     DPTR,#043A0H
0114 E0                MOVX    A,@DPTR
0115 FF                MOV     R7,A
0116 EF                MOV     A,R7
0117 4440              ORL     A,#040H
0119 FF                MOV     R7,A
011A 9043A0            MOV     DPTR,#043A0H
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 15  

011D EF                MOV     A,R7
011E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 319
011F 9043C2            MOV     DPTR,#043C2H
0122 E0                MOVX    A,@DPTR
0123 FF                MOV     R7,A
0124 EF                MOV     A,R7
0125 4410              ORL     A,#010H
0127 FF                MOV     R7,A
0128 9043C2            MOV     DPTR,#043C2H
012B EF                MOV     A,R7
012C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 320
                                           ; SOURCE LINE # 324
012D 7B08              MOV     R3,#08H
012F 7A06              MOV     R2,#06H
0131 79BC              MOV     R1,#0BCH
0133 C003              PUSH    AR3
0135 C002              PUSH    AR2
0137 C001              PUSH    AR1
0139 7B00              MOV     R3,#00H
013B 7A51              MOV     R2,#051H
013D 7912              MOV     R1,#012H
013F 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0142 120000      E     LCALL   ?C?PSTXDATA
0145 D001              POP     AR1
0147 D002              POP     AR2
0149 D003              POP     AR3
014B 7F08              MOV     R7,#08H
014D 7E00              MOV     R6,#00H
014F 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 325
0152 7B08              MOV     R3,#08H
0154 7A06              MOV     R2,#06H
0156 79C4              MOV     R1,#0C4H
0158 C003              PUSH    AR3
015A C002              PUSH    AR2
015C C001              PUSH    AR1
015E 7B00              MOV     R3,#00H
0160 7A51              MOV     R2,#051H
0162 7940              MOV     R1,#040H
0164 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0167 120000      E     LCALL   ?C?PSTXDATA
016A D001              POP     AR1
016C D002              POP     AR2
016E D003              POP     AR3
0170 7F0A              MOV     R7,#0AH
0172 7E00              MOV     R6,#00H
0174 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 326
0177 7B08              MOV     R3,#08H
0179 7A06              MOV     R2,#06H
017B 79D0              MOV     R1,#0D0H
017D C003              PUSH    AR3
017F C002              PUSH    AR2
0181 C001              PUSH    AR1
0183 7B00              MOV     R3,#00H
0185 7A51              MOV     R2,#051H
0187 7950              MOV     R1,#050H
0189 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
018C 120000      E     LCALL   ?C?PSTXDATA
018F D001              POP     AR1
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 16  

0191 D002              POP     AR2
0193 D003              POP     AR3
0195 7F0A              MOV     R7,#0AH
0197 7E00              MOV     R6,#00H
0199 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 327
019C 9044F4            MOV     DPTR,#044F4H
019F 7401              MOV     A,#01H
01A1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 329
01A2 904322            MOV     DPTR,#04322H
01A5 E0                MOVX    A,@DPTR
01A6 FF                MOV     R7,A
01A7 EF                MOV     A,R7
01A8 4408              ORL     A,#08H
01AA FF                MOV     R7,A
01AB 904322            MOV     DPTR,#04322H
01AE EF                MOV     A,R7
01AF F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 330
01B0 9046EC            MOV     DPTR,#046ECH
01B3 E0                MOVX    A,@DPTR
01B4 FF                MOV     R7,A
01B5 EF                MOV     A,R7
01B6 C3                CLR     C
01B7 9405              SUBB    A,#05H
01B9 5006              JNC     ?C0019
                                           ; SOURCE LINE # 331
                                           ; SOURCE LINE # 332
01BB 904689            MOV     DPTR,#04689H
01BE 743A              MOV     A,#03AH
01C0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 333
01C1         ?C0019:
                                           ; SOURCE LINE # 337
01C1 904800            MOV     DPTR,#04800H
01C4 74F1              MOV     A,#0F1H
01C6 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 339
01C7 120000      R     LCALL   ClockSetup
                                           ; SOURCE LINE # 341
01CA 904800            MOV     DPTR,#04800H
01CD 74B1              MOV     A,#0B1H
01CF F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 344
01D0 120000      R     LCALL   AnalogSetDefault
                                           ; SOURCE LINE # 347
01D3 7B00              MOV     R3,#00H
01D5 7A43              MOV     R2,#043H
01D7 79A0              MOV     R1,#0A0H
01D9 C003              PUSH    AR3
01DB C002              PUSH    AR2
01DD C001              PUSH    AR1
01DF 7B00              MOV     R3,#00H
01E1 7A43              MOV     R2,#043H
01E3 79B0              MOV     R1,#0B0H
01E5 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
01E8 120000      E     LCALL   ?C?PSTXDATA
01EB D001              POP     AR1
01ED D002              POP     AR2
01EF D003              POP     AR3
01F1 7F0E              MOV     R7,#0EH
C51 COMPILER V9.51   CYFITTER_CFG                                                          12/08/2015 03:13:59 PAGE 17  

01F3 7E00              MOV     R6,#00H
01F5 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 348
01F8 9043B0            MOV     DPTR,#043B0H
01FB E0                MOVX    A,@DPTR
01FC FF                MOV     R7,A
01FD EF                MOV     A,R7
01FE 54FD              ANL     A,#0FDH
0200 FF                MOV     R7,A
0201 EF                MOV     A,R7
0202 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 349
0203 22                RET     
             ; FUNCTION cyfitter_cfg (END)



MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    969    ----
   CONSTANT SIZE    =     63    ----
   XDATA SIZE       =   ----       9
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----      13
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
