m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
vskt5
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1742405235
!i10b 1
!s100 J2Hi`HBknI1zB4Zle9dMh3
ISefL`:DJid=m>@KGAU<k[2
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 skt5_sv_unit
S1
Z3 dC:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/exemplo-5
w1742405186
8C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/exemplo-5/skt5.sv
FC:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/exemplo-5/skt5.sv
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1742405235.000000
!s107 C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/exemplo-5/skt5.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/exemplo-5/skt5.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vtb_ckt3
R0
!s110 1742405164
!i10b 1
!s100 jh1hQn[DDCoFH0:aeWPBS2
I:G1jMHPE]>g9E1IHPA_E>0
R2
Z8 !s105 tb_skt5_sv_unit
S1
R3
w1742405151
Z9 8C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/exemplo-5/tb_skt5.sv
Z10 FC:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/exemplo-5/tb_skt5.sv
L0 1
R4
r1
!s85 0
31
!s108 1742405164.000000
!s107 C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/exemplo-5/tb_skt5.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/exemplo-5/tb_skt5.sv|
!i113 1
R6
R7
vtb_skt5
R0
R1
!i10b 1
!s100 iDz=l=]MOe1dO>QzOXOf?2
I8^hcNPg0D0XCLn]IXX]6C2
R2
R8
S1
R3
w1742405226
R9
R10
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/exemplo-5/tb_skt5.sv|
R11
!i113 1
R6
R7
