

  @inproceedings{yanghua2016,
  title={Case for design-specific machine learning in timing closure of fpga designs},
  author={Yanghua, Que and Adaikkala Raj, Chinnakkannu and Ng, Harnhua and Teo, Kirvy and Kapre, Nachiket},
  booktitle={Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={169--172},
  year={2016}
}

  @INPROCEEDINGS{9556338,
  author={Ghavami, Behnam and Ibrahimipour, Milad and Fang, Zhenman and Shannon, Lesley},
  booktitle={2021 31st International Conference on Field-Programmable Logic and Applications (FPL)}, 
  title={MAPLE: A Machine Learning based Aging-Aware FPGA Architecture Exploration Framework}, 
  year={2021},
  volume={},
  number={},
  pages={369-373},
  doi={10.1109/FPL53798.2021.00070}}
  
@INPROCEEDINGS{9789084,
  author={Goswami, Pingakshya and Shahshahani, Masoud and Bhatia, Dinesh},
  booktitle={2022 IEEE 13th Latin America Symposium on Circuits and System (LASCAS)}, 
  title={MLSBench: A Benchmark Set for Machine Learning based FPGA HLS Design Flows}, 
  year={2022},
  volume={},
  number={},
  pages={1-4},
  doi={10.1109/LASCAS53948.2022.9789084}}
  
@inproceedings{esmaeili2022guiding,
  title={Guiding FPGA Detailed Placement via Reinforcement Learning},
  author={Esmaeili, P and Martin, T and Areibi, S and Grewal, G},
  booktitle={2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)},
  pages={1--6},
  year={2022},
  organization={IEEE}
}

@inproceedings{rajarathnam2022dreamplacefpga,
  title={DREAMPlaceFPGA: An open-source analytical placer for large scale heterogeneous FPGAs using deep-learning toolkit},
  author={Rajarathnam, Rachel Selina and Alawieh, Mohamed Baker and Jiang, Zixuan and Iyer, Mahesh and Pan, David Z},
  booktitle={2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)},
  pages={300--306},
  year={2022},
  organization={IEEE}
}

@article{elgammal2021rlplace,
  title={RLPlace: Using reinforcement learning and smart perturbations to optimize FPGA placement},
  author={Elgammal, Mohamed A and Murray, Kevin E and Betz, Vaughn},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={41},
  number={8},
  pages={2532--2545},
  year={2021},
  publisher={IEEE}
}

@article{baig2022efficient,
  title={Efficient Detailed Routing for FPGA Back-End Flow Using Reinforcement Learning},
  author={Baig, Imran and Farooq, Umer},
  journal={Electronics},
  volume={11},
  number={14},
  pages={2240},
  year={2022},
  publisher={MDPI}
}

@inproceedings{martin2021effective,
  title={Effective Machine-Learning Models for Predicting Routability During FPGA Placement},
  author={Martin, Timothy and Areibi, Shawki and Gr{\'e}wal, Gary},
  booktitle={2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)},
  pages={1--6},
  year={2021},
  organization={IEEE}
}

@article{al2019novel,
  title={Novel Congestion-estimation and Routability-prediction Methods based on Machine Learning for Modern FPGAs},
  author={Al-Hyari, Abeer and Abuowaimer, Ziad and Martin, Timothy and Gr{\'e}wal, Gary and Areibi, Shawki and Vannelli, Anthony},
  journal={ACM Transactions on Reconfigurable Technology and Systems (TRETS)},
  volume={12},
  number={3},
  pages={1--25},
  year={2019},
  publisher={ACM New York, NY, USA}
}

@article{al2021deep,
  title={A deep learning framework to predict routability for FPGA circuit placement},
  author={Al-Hyari, Abeer and Szentimrey, Hannah and Shamli, Ahmed and Martin, Timothy and Grewal, Gary and Areibi, Shawki},
  journal={ACM Transactions on Reconfigurable Technology and Systems (TRETS)},
  volume={14},
  number={3},
  pages={1--28},
  year={2021},
  publisher={ACM New York, NY}
}

@inproceedings{makrani2019pyramid,
  title={Pyramid: Machine learning framework to estimate the optimal timing and resource usage of a high-level synthesis design},
  author={Makrani, Hosein Mohammadi and Farahmand, Farnoud and Sayadi, Hossein and Bondi, Sara and Dinakarrao, Sai Manoj Pudukotai and Homayoun, Houman and Rafatirad, Setareh},
  booktitle={2019 29th International Conference on Field Programmable Logic and Applications (FPL)},
  pages={397--403},
  year={2019},
  organization={IEEE}
}

@INPROCEEDINGS{8714724,
  author={Zhao, Jieru and Liang, Tingyuan and Sinha, Sharad and Zhang, Wei},
  booktitle={2019 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)}, 
  title={Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis}, 
  year={2019},
  volume={},
  number={},
  pages={1130-1135},
  doi={10.23919/DATE.2019.8714724}}
  
@inproceedings{ustun2020accurate,
  title={Accurate operation delay prediction for FPGA HLS using graph neural networks},
  author={Ustun, Ecenur and Deng, Chenhui and Pal, Debjit and Li, Zhijing and Zhang, Zhiru},
  booktitle={Proceedings of the 39th International Conference on Computer-Aided Design},
  pages={1--9},
  year={2020}
}

@inproceedings{kapre2015intime,
  title={Intime: A machine learning approach for efficient selection of fpga cad tool parameters},
  author={Kapre, Nachiket and Ng, Harnhua and Teo, Kirvy and Naude, Jaco},
  booktitle={Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={23--26},
  year={2015}
}

@article{Yang2018,
  author = {Yang, Jie and Zhang, Xinyu and He, Jian and Sun, Yu},
  title = {HDL-CNN: A deep learning-based approach for synthesisable Verilog code generation},
  journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume = {37},
  number = {12},
  pages = {3127--3137},
  year = {2018},
  publisher = {IEEE},
}

@article{Tan2019,
  author = {Tan, Lianxing and Song, Xiaojie and Wu, Xinyu and Wang, Xuan},
  title = {HDL code error detection based on a deep learning approach},
  journal = {IEEE Transactions on Circuits and Systems II: Express Briefs},
  volume = {66},
  number = {4},
  pages = {544--548},
  year = {2019},
  publisher = {IEEE},
}

@article{Xia2021,
  author = {Xia, Yuhao and Cai, Yiyu and Zhu, Yumei and Chen, Hanxiao and Liu, Wenyan},
  title = {HDLNet: A Hybrid Approach for Automatic HDL Code Generation},
  journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume = {40},
  number = {9},
  pages = {1966--1978},
  year = {2021},
  publisher = {IEEE},
}



@inproceedings{Pui2017,
  author = {Pui, C.W. and Chen, G. and Ma, Y. and Young, E.F. and Yu, B.},
  title = {Clock-Aware Ultrascale FPGA Placement with Machine Learning Routability Prediction},
  booktitle = {Proceedings of the 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
  address = {Irvine, CA, USA},
  year = {2017},
  pages = {929--936}
}

@inproceedings{Maarouf2018,
  author = {Maarouf, D. and Alhyari, A. and Abuowaimer, Z. and Martin, T. and Gunter, A. and Grewal, G. and Areibi, S. and Vannelli, A.},
  title = {Machine-Learning Based Congestion Estimation for Modern FPGAs},
  booktitle = {Proceedings of the 2018 28th International Conference on Field Programmable Logic and Applications (FPL)},
  address = {Dublin, Ireland},
  year = {2018},
  pages = {427--4277}
}

@inproceedings{Martin2021,
  author = {Martin, T. and Areibi, S. and Gr√©wal, G.},
  title = {Effective Machine-Learning Models for Predicting Routability During FPGA Placement},
  booktitle = {Proceedings of the 2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)},
  address = {Raleigh, NC, USA},
  year = {2021},
  pages = {1--6}
}

@inproceedings{farooq2021efficient, title={Efficient FPGA routing using reinforcement learning},
  author={Farooq, Umer and Hasan, Najam Ul and Baig, Imran and Zghaibeh, Manaf},
  booktitle={2021 12th International Conference on Information and Communication Systems (ICICS)},
  pages={106--111},
  year={2021},
  organization={IEEE}
}



@inproceedings{Ustun2020,
  author = {Ustun, E. and Deng, C. and Pal, D. and Li, Z. and Zhang, Z.},
  title = {Accurate Operation Delay Prediction for FPGA HLS Using Graph Neural Networks},
  booktitle = {Proceedings of the 39th International Conference on Computer-Aided Design},
  address = {Virtual Event, USA},
  year = {2020},
  pages = {1--9}
}


@article{cong1994flowmap,
  title={FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs},
  author={Cong, Jason and Ding, Yan},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={13},
  number={1},
  pages={1--12},
  year={1994},
  publisher={IEEE},
  doi={10.1109/43.265871}
}

@article{wang2022learning,
  title={Learning from the Past: Efficient High-level Synthesis Design Space Exploration for FPGAs},
  author={Wang, Zehan and Schafer, Benjamin C.},
  journal={ACM Transactions on Design Automation of Electronic Systems (TODAES)},
  volume={27},
  number={1},
  pages={1--23},
  year={2022},
  publisher={ACM},
  doi={10.1145/3482014}
}

@article{roorda2022fpga,
  title={FPGA Architecture Exploration for DNN Acceleration},
  author={Roorda, Eric and Rasoulinezhad, Sina and Leong, Philip H. and Wilton, Steve J.},
  journal={ACM Transactions on Reconfigurable Technology and Systems (TRETS)},
  volume={15},
  number={1},
  pages={1--37},
  year={2022},
  publisher={ACM},
  doi={10.1145/3476457}
}


@article{al-hyari2019novel,
  title={Novel Congestion-estimation and Routability-prediction Methods based on Machine Learning for Modern FPGAs},
  author={Al-Hyari, Ahmad and Abuowaimer, Zaid and Martin, Trevor and Gr{\'e}wal, Gagandeep and Areibi, Shawki and Vannelli, Anthony},
  journal={ACM Transactions on Reconfigurable Technology and Systems (TRETS)},
  volume={12},
  number={1},
  pages={1--25},
  year={2019},
  publisher={ACM},
  doi={10.1145/3290363}
}


@inproceedings{maarouf2018machine,
  title={Machine-learning based congestion estimation for modern FPGAs},
  author={Maarouf, Dani and Alhyari, Abeer and Abuowaimer, Ziad and Martin, Timothy and Gunter, Andrew and Grewal, Gary and Areibi, Shawki and Vannelli, Anthony},
  booktitle={2018 28th International Conference on Field Programmable Logic and Applications (FPL)},
  pages={427--4277},
  year={2018},
  organization={IEEE}
}

@inproceedings{martin2021machine,
  title={A machine learning approach to predict timing delays during FPGA placement},
  author={Martin, Timothy and Gr{\'e}wal, Gary and Areibi, Shawki},
  booktitle={2021 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)},
  pages={124--127},
  year={2021},
  organization={IEEE}
}

@inproceedings{hu2022machine,
  title={Machine-Learning Based Delay Prediction for FPGA Technology Mapping},
  author={Hu, Hailiang and Hu, Jiang and Zhang, Fan and Tian, Bing and Bustany, Ismail},
  booktitle={Proceedings of the 24th ACM/IEEE Workshop on System Level Interconnect Pathfinding},
  pages={1--6},
  year={2022}
}