<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xA;## set input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group [add_wave_group input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return(axi_slave) -into $cinoutgroup]&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/interrupt -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_BRESP -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_BREADY -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_BVALID -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_RRESP -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_RDATA -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_RREADY -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_RVALID -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_ARREADY -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_ARVALID -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_ARADDR -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_WSTRB -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_WDATA -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_WREADY -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_WVALID -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_AWREADY -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_AWVALID -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/s_axi_control_AWADDR -into $input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/ap_ready -into $blocksiggroup&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/ap_start -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_sr_fft_top/AESL_inst_sr_fft/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_sr_fft_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_input_0 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_input_1 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_input_2 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_input_3 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_input_4 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_input_5 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_input_6 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_input_7 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_output_0 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_output_1 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_output_2 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_output_3 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_output_4 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_output_5 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_output_6 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/LENGTH_output_7 -into $tb_portdepth_group -radix hex&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xA;## set tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group [add_wave_group input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return(axi_slave) -into $tbcinoutgroup]&#xA;## add_wave /apatb_sr_fft_top/control_INTERRUPT -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_BRESP -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_BREADY -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_BVALID -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_RRESP -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_RDATA -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_RREADY -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_RVALID -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_ARREADY -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_ARVALID -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_ARADDR -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_WSTRB -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_WDATA -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_WREADY -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_WVALID -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_AWREADY -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_AWVALID -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_sr_fft_top/control_AWADDR -into $tb_input_0__input_1__input_2__input_3__input_4__input_5__input_6__input_7__output_0__output_1__output_2__output_3__output_4__output_5__output_6__output_7__return_group -radix hex&#xA;## save_wave_config sr_fft.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;22665000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 22725 ns : File &quot;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft.autotb.v&quot; Line 347&#xA;## quit" projectName="radixfft" solutionName="solution1" date="2025-08-31T16:43:52.550+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 2695. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.upc_loop_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=5)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_sr_fft_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot sr_fft&#xA;&#xA;&#xA;****** xsim v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/sr_fft/xsim_script.tcl&#xA;# xsim {sr_fft} -view {{sr_fft_dataflow_ana.wcfg}} -tclbatch {sr_fft.tcl} -protoinst {sr_fft.protoinst}" projectName="radixfft" solutionName="solution1" date="2025-08-31T16:43:50.886+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 2654. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="radixfft" solutionName="solution1" date="2025-08-31T16:43:43.259+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 2645. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="radixfft" solutionName="solution1" date="2025-08-31T16:43:43.254+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 2578. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="radixfft" solutionName="solution1" date="2025-08-31T16:43:43.251+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 2537. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="radixfft" solutionName="solution1" date="2025-08-31T16:43:43.247+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 2528. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="radixfft" solutionName="solution1" date="2025-08-31T16:43:43.244+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 2461. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="radixfft" solutionName="solution1" date="2025-08-31T16:43:43.241+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 2420. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="radixfft" solutionName="solution1" date="2025-08-31T16:43:43.238+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 2411. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="radixfft" solutionName="solution1" date="2025-08-31T16:43:43.235+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 2344. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="radixfft" solutionName="solution1" date="2025-08-31T16:43:43.231+0530" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
