Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 13 20:54:08 2023
| Host         : DESKTOP-FB1MKDL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (18)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disppc/aclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.143        0.000                      0                   63        0.226        0.000                      0                   63        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.143        0.000                      0                   63        0.226        0.000                      0                   63        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.535ns (21.555%)  route 1.947ns (78.445%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.247     4.179    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.341     4.520 r  clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.619     5.138    clkdiv[13]
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.235 f  clkdiv[24]_i_4/O
                         net (fo=1, routed)           0.751     5.986    clkdiv[24]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.097     6.083 r  clkdiv[24]_i_1/O
                         net (fo=26, routed)          0.577     6.660    clock
    SLICE_X51Y95         FDRE                                         r  clkdiv_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.143    13.921    clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  clkdiv_reg[10]/C
                         clock pessimism              0.232    14.153    
                         clock uncertainty           -0.035    14.117    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.314    13.803    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  7.143    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.535ns (21.555%)  route 1.947ns (78.445%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.247     4.179    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.341     4.520 r  clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.619     5.138    clkdiv[13]
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.235 f  clkdiv[24]_i_4/O
                         net (fo=1, routed)           0.751     5.986    clkdiv[24]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.097     6.083 r  clkdiv[24]_i_1/O
                         net (fo=26, routed)          0.577     6.660    clock
    SLICE_X51Y95         FDRE                                         r  clkdiv_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.143    13.921    clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  clkdiv_reg[11]/C
                         clock pessimism              0.232    14.153    
                         clock uncertainty           -0.035    14.117    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.314    13.803    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  7.143    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.535ns (21.555%)  route 1.947ns (78.445%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.247     4.179    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.341     4.520 r  clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.619     5.138    clkdiv[13]
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.235 f  clkdiv[24]_i_4/O
                         net (fo=1, routed)           0.751     5.986    clkdiv[24]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.097     6.083 r  clkdiv[24]_i_1/O
                         net (fo=26, routed)          0.577     6.660    clock
    SLICE_X51Y95         FDRE                                         r  clkdiv_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.143    13.921    clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism              0.232    14.153    
                         clock uncertainty           -0.035    14.117    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.314    13.803    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  7.143    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.535ns (21.555%)  route 1.947ns (78.445%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.247     4.179    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.341     4.520 r  clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.619     5.138    clkdiv[13]
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.235 f  clkdiv[24]_i_4/O
                         net (fo=1, routed)           0.751     5.986    clkdiv[24]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.097     6.083 r  clkdiv[24]_i_1/O
                         net (fo=26, routed)          0.577     6.660    clock
    SLICE_X51Y95         FDRE                                         r  clkdiv_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.143    13.921    clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  clkdiv_reg[9]/C
                         clock pessimism              0.232    14.153    
                         clock uncertainty           -0.035    14.117    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.314    13.803    clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  7.143    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.535ns (22.248%)  route 1.870ns (77.752%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.247     4.179    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.341     4.520 r  clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.619     5.138    clkdiv[13]
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.235 f  clkdiv[24]_i_4/O
                         net (fo=1, routed)           0.751     5.986    clkdiv[24]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.097     6.083 r  clkdiv[24]_i_1/O
                         net (fo=26, routed)          0.500     6.583    clock
    SLICE_X51Y98         FDRE                                         r  clkdiv_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.143    13.921    clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  clkdiv_reg[21]/C
                         clock pessimism              0.232    14.153    
                         clock uncertainty           -0.035    14.117    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.314    13.803    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.535ns (22.248%)  route 1.870ns (77.752%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.247     4.179    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.341     4.520 r  clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.619     5.138    clkdiv[13]
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.235 f  clkdiv[24]_i_4/O
                         net (fo=1, routed)           0.751     5.986    clkdiv[24]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.097     6.083 r  clkdiv[24]_i_1/O
                         net (fo=26, routed)          0.500     6.583    clock
    SLICE_X51Y98         FDRE                                         r  clkdiv_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.143    13.921    clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  clkdiv_reg[22]/C
                         clock pessimism              0.232    14.153    
                         clock uncertainty           -0.035    14.117    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.314    13.803    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.535ns (22.248%)  route 1.870ns (77.752%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.247     4.179    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.341     4.520 r  clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.619     5.138    clkdiv[13]
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.235 f  clkdiv[24]_i_4/O
                         net (fo=1, routed)           0.751     5.986    clkdiv[24]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.097     6.083 r  clkdiv[24]_i_1/O
                         net (fo=26, routed)          0.500     6.583    clock
    SLICE_X51Y98         FDRE                                         r  clkdiv_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.143    13.921    clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  clkdiv_reg[23]/C
                         clock pessimism              0.232    14.153    
                         clock uncertainty           -0.035    14.117    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.314    13.803    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.535ns (22.248%)  route 1.870ns (77.752%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.247     4.179    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.341     4.520 r  clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.619     5.138    clkdiv[13]
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.235 f  clkdiv[24]_i_4/O
                         net (fo=1, routed)           0.751     5.986    clkdiv[24]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.097     6.083 r  clkdiv[24]_i_1/O
                         net (fo=26, routed)          0.500     6.583    clock
    SLICE_X51Y98         FDRE                                         r  clkdiv_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.143    13.921    clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism              0.232    14.153    
                         clock uncertainty           -0.035    14.117    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.314    13.803    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.535ns (22.676%)  route 1.824ns (77.324%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.247     4.179    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.341     4.520 r  clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.619     5.138    clkdiv[13]
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.235 f  clkdiv[24]_i_4/O
                         net (fo=1, routed)           0.751     5.986    clkdiv[24]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.097     6.083 r  clkdiv[24]_i_1/O
                         net (fo=26, routed)          0.454     6.538    clock
    SLICE_X51Y93         FDRE                                         r  clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.143    13.921    clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  clkdiv_reg[1]/C
                         clock pessimism              0.232    14.153    
                         clock uncertainty           -0.035    14.117    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.314    13.803    clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.535ns (22.676%)  route 1.824ns (77.324%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.247     4.179    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.341     4.520 r  clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.619     5.138    clkdiv[13]
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.235 f  clkdiv[24]_i_4/O
                         net (fo=1, routed)           0.751     5.986    clkdiv[24]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.097     6.083 r  clkdiv[24]_i_1/O
                         net (fo=26, routed)          0.454     6.538    clock
    SLICE_X51Y93         FDRE                                         r  clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.143    13.921    clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism              0.232    14.153    
                         clock uncertainty           -0.035    14.117    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.314    13.803    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  7.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 disppc/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disppc/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.596     1.515    disppc/CLK
    SLICE_X4Y81          FDRE                                         r  disppc/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  disppc/divider_reg[5]/Q
                         net (fo=3, routed)           0.132     1.789    disppc/divider_reg[5]
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  disppc/divider[5]_i_1/O
                         net (fo=1, routed)           0.000     1.834    disppc/p_0_in__0[5]
    SLICE_X4Y81          FDRE                                         r  disppc/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     2.030    disppc/CLK
    SLICE_X4Y81          FDRE                                         r  disppc/divider_reg[5]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.092     1.607    disppc/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 disppc/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disppc/divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.105%)  route 0.134ns (41.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.596     1.515    disppc/CLK
    SLICE_X5Y81          FDRE                                         r  disppc/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  disppc/divider_reg[6]/Q
                         net (fo=6, routed)           0.134     1.790    disppc/divider_reg[6]
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.045     1.835 r  disppc/divider[10]_i_1/O
                         net (fo=1, routed)           0.000     1.835    disppc/p_0_in__0[10]
    SLICE_X5Y81          FDRE                                         r  disppc/divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     2.030    disppc/CLK
    SLICE_X5Y81          FDRE                                         r  disppc/divider_reg[10]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.092     1.607    disppc/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  clkdiv_reg[0]/Q
                         net (fo=3, routed)           0.166     1.793    clkdiv[0]
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.042     1.835 r  clkdiv[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    clkdiv[0]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  clkdiv_reg[0]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 disppc/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disppc/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.183ns (51.136%)  route 0.175ns (48.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.596     1.515    disppc/CLK
    SLICE_X5Y81          FDRE                                         r  disppc/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  disppc/divider_reg[6]/Q
                         net (fo=6, routed)           0.175     1.831    disppc/divider_reg[6]
    SLICE_X5Y81          LUT3 (Prop_lut3_I1_O)        0.042     1.873 r  disppc/divider[7]_i_1/O
                         net (fo=1, routed)           0.000     1.873    disppc/p_0_in__0[7]
    SLICE_X5Y81          FDRE                                         r  disppc/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     2.030    disppc/CLK
    SLICE_X5Y81          FDRE                                         r  disppc/divider_reg[7]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.107     1.622    disppc/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disppc/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disppc/divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.184ns (50.988%)  route 0.177ns (49.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.596     1.515    disppc/CLK
    SLICE_X5Y81          FDRE                                         r  disppc/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  disppc/divider_reg[6]/Q
                         net (fo=6, routed)           0.177     1.833    disppc/divider_reg[6]
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.043     1.876 r  disppc/divider[9]_i_1/O
                         net (fo=1, routed)           0.000     1.876    disppc/p_0_in__0[9]
    SLICE_X5Y81          FDRE                                         r  disppc/divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     2.030    disppc/CLK
    SLICE_X5Y81          FDRE                                         r  disppc/divider_reg[9]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.107     1.622    disppc/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkdiv_reg[20]/Q
                         net (fo=2, routed)           0.113     1.739    clkdiv[20]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    clkdiv_reg[20]_i_1_n_4
    SLICE_X51Y97         FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.675%)  route 0.114ns (31.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.114     1.740    clkdiv[24]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  clkdiv_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.848    clkdiv_reg[24]_i_2_n_4
    SLICE_X51Y98         FDRE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105     1.590    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 disppc/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disppc/divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.072%)  route 0.182ns (49.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.595     1.514    disppc/CLK
    SLICE_X4Y80          FDRE                                         r  disppc/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  disppc/divider_reg[1]/Q
                         net (fo=7, routed)           0.182     1.838    disppc/divider_reg[1]
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.042     1.880 r  disppc/divider[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    disppc/p_0_in__0[2]
    SLICE_X4Y80          FDRE                                         r  disppc/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     2.029    disppc/CLK
    SLICE_X4Y80          FDRE                                         r  disppc/divider_reg[2]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.107     1.621    disppc/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_reg[12]/Q
                         net (fo=2, routed)           0.115     1.741    clkdiv[12]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y95         FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.117     1.742    clkdiv[16]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97    clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disppc/anode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.537ns  (logic 3.944ns (52.321%)  route 3.594ns (47.679%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  disppc/anode_reg[1]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  disppc/anode_reg[1]/Q
                         net (fo=9, routed)           0.771     1.084    pdp11/counter/Q[1]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.211     1.295 r  pdp11/counter/HEX_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.705     2.000    pdp11/counter/sel0[3]
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.097     2.097 r  pdp11/counter/HEX_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.118     4.215    HEX_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.323     7.537 r  HEX_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.537    HEX[3]
    K13                                                               r  HEX[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disppc/anode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.257ns  (logic 3.890ns (53.613%)  route 3.366ns (46.387%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  disppc/anode_reg[0]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  disppc/anode_reg[0]/Q
                         net (fo=10, routed)          0.771     1.112    pdp11/counter/Q[0]
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.097     1.209 r  pdp11/counter/HEX_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.576     1.785    pdp11/counter/sel0[2]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.111     1.896 r  pdp11/counter/HEX_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.019     3.915    HEX_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.341     7.257 r  HEX_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.257    HEX[0]
    T10                                                               r  HEX[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disppc/anode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 3.799ns (52.801%)  route 3.396ns (47.199%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  disppc/anode_reg[1]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  disppc/anode_reg[1]/Q
                         net (fo=9, routed)           0.654     0.967    pdp11/counter/Q[1]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.211     1.178 r  pdp11/counter/HEX_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.607     1.785    pdp11/counter/sel0[1]
    SLICE_X0Y81          LUT4 (Prop_lut4_I2_O)        0.097     1.882 r  pdp11/counter/HEX_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.134     4.017    HEX_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.178     7.195 r  HEX_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.195    HEX[1]
    R10                                                               r  HEX[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disppc/anode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.032ns  (logic 3.882ns (55.205%)  route 3.150ns (44.795%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  disppc/anode_reg[0]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  disppc/anode_reg[0]/Q
                         net (fo=10, routed)          0.771     1.112    pdp11/counter/Q[0]
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.097     1.209 r  pdp11/counter/HEX_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.579     1.788    pdp11/counter/sel0[2]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.111     1.899 r  pdp11/counter/HEX_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.800     3.699    HEX_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.333     7.032 r  HEX_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.032    HEX[5]
    T11                                                               r  HEX[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disppc/anode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.752ns  (logic 3.736ns (55.337%)  route 3.016ns (44.663%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  disppc/anode_reg[1]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  disppc/anode_reg[1]/Q
                         net (fo=9, routed)           0.771     1.084    pdp11/counter/Q[1]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.211     1.295 r  pdp11/counter/HEX_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.705     2.000    pdp11/counter/sel0[3]
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.097     2.097 r  pdp11/counter/HEX_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.540     3.637    HEX_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.115     6.752 r  HEX_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.752    HEX[2]
    K16                                                               r  HEX[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disppc/anode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.677ns  (logic 3.781ns (56.622%)  route 2.896ns (43.378%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  disppc/anode_reg[1]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  disppc/anode_reg[1]/Q
                         net (fo=9, routed)           0.771     1.084    pdp11/counter/Q[1]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.211     1.295 r  pdp11/counter/HEX_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.637     1.932    pdp11/counter/sel0[3]
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.097     2.029 r  pdp11/counter/HEX_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.489     3.517    HEX_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.160     6.677 r  HEX_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.677    HEX[6]
    L18                                                               r  HEX[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disppc/anode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEXAN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.443ns  (logic 3.844ns (59.673%)  route 2.598ns (40.327%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  disppc/anode_reg[1]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.313     0.313 f  disppc/anode_reg[1]/Q
                         net (fo=9, routed)           0.525     0.838    disppc/Q[1]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.215     1.053 r  disppc/HEXAN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.073     3.126    HEXAN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.316     6.443 r  HEXAN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.443    HEXAN[3]
    J14                                                               r  HEXAN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disppc/anode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.443ns  (logic 3.691ns (57.290%)  route 2.752ns (42.710%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  disppc/anode_reg[0]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  disppc/anode_reg[0]/Q
                         net (fo=10, routed)          0.771     1.112    pdp11/counter/Q[0]
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.097     1.209 r  pdp11/counter/HEX_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.579     1.788    pdp11/counter/sel0[2]
    SLICE_X0Y81          LUT4 (Prop_lut4_I2_O)        0.097     1.885 r  pdp11/counter/HEX_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.401     3.287    HEX_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.156     6.443 r  HEX_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.443    HEX[4]
    P15                                                               r  HEX[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disppc/anode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEXAN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.239ns  (logic 3.721ns (59.638%)  route 2.518ns (40.362%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  disppc/anode_reg[1]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.313     0.313 f  disppc/anode_reg[1]/Q
                         net (fo=9, routed)           0.525     0.838    disppc/Q[1]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.211     1.049 r  disppc/HEXAN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.993     3.042    HEXAN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.197     6.239 r  HEXAN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.239    HEXAN[2]
    T9                                                                r  HEXAN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disppc/anode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEXAN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.119ns  (logic 3.840ns (62.756%)  route 2.279ns (37.244%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  disppc/anode_reg[1]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  disppc/anode_reg[1]/Q
                         net (fo=9, routed)           0.570     0.883    disppc/Q[1]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.227     1.110 r  disppc/HEXAN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.709     2.819    HEXAN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.300     6.119 r  HEXAN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.119    HEXAN[0]
    J17                                                               r  HEXAN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdp11/counter/init_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdp11/counter/pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.249ns (74.852%)  route 0.084ns (25.148%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  pdp11/counter/init_reg[3]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdp11/counter/init_reg[3]/Q
                         net (fo=1, routed)           0.084     0.225    pdp11/counter/init[3]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.270 r  pdp11/counter/pc[0]_i_3/O
                         net (fo=1, routed)           0.000     0.270    pdp11/counter/pc[0]_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.333 r  pdp11/counter/pc_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.333    pdp11/counter/pc_reg[0]_i_2_n_4
    SLICE_X1Y81          FDRE                                         r  pdp11/counter/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdp11/counter/init_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdp11/counter/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.256ns (75.215%)  route 0.084ns (24.785%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  pdp11/counter/init_reg[0]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdp11/counter/init_reg[0]/Q
                         net (fo=1, routed)           0.084     0.225    pdp11/counter/init[0]
    SLICE_X1Y81          LUT3 (Prop_lut3_I0_O)        0.045     0.270 r  pdp11/counter/pc[0]_i_6/O
                         net (fo=1, routed)           0.000     0.270    pdp11/counter/pc[0]_i_6_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.340 r  pdp11/counter/pc_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.340    pdp11/counter/pc_reg[0]_i_2_n_7
    SLICE_X1Y81          FDRE                                         r  pdp11/counter/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdp11/counter/init_reg[12]/C
                            (rising edge-triggered cell FDSE)
  Destination:            pdp11/counter/pc_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.256ns (75.215%)  route 0.084ns (24.785%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDSE                         0.000     0.000 r  pdp11/counter/init_reg[12]/C
    SLICE_X0Y84          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  pdp11/counter/init_reg[12]/Q
                         net (fo=1, routed)           0.084     0.225    pdp11/counter/init[12]
    SLICE_X1Y84          LUT3 (Prop_lut3_I2_O)        0.045     0.270 r  pdp11/counter/pc[12]_i_5/O
                         net (fo=1, routed)           0.000     0.270    pdp11/counter/pc[12]_i_5_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.340 r  pdp11/counter/pc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.340    pdp11/counter/pc_reg[12]_i_1_n_7
    SLICE_X1Y84          FDRE                                         r  pdp11/counter/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdp11/counter/init_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdp11/counter/pc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.252ns (73.728%)  route 0.090ns (26.272%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  pdp11/counter/init_reg[2]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdp11/counter/init_reg[2]/Q
                         net (fo=1, routed)           0.090     0.231    pdp11/counter/init[2]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.276 r  pdp11/counter/pc[0]_i_4/O
                         net (fo=1, routed)           0.000     0.276    pdp11/counter/pc[0]_i_4_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.342 r  pdp11/counter/pc_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.342    pdp11/counter/pc_reg[0]_i_2_n_5
    SLICE_X1Y81          FDRE                                         r  pdp11/counter/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdp11/counter/init_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdp11/counter/pc_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.249ns (69.911%)  route 0.107ns (30.089%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  pdp11/counter/init_reg[11]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdp11/counter/init_reg[11]/Q
                         net (fo=1, routed)           0.107     0.248    pdp11/counter/init[11]
    SLICE_X1Y83          LUT3 (Prop_lut3_I2_O)        0.045     0.293 r  pdp11/counter/pc[8]_i_2/O
                         net (fo=1, routed)           0.000     0.293    pdp11/counter/pc[8]_i_2_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.356 r  pdp11/counter/pc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.356    pdp11/counter/pc_reg[8]_i_1_n_4
    SLICE_X1Y83          FDRE                                         r  pdp11/counter/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdp11/counter/init_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdp11/counter/pc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.249ns (69.069%)  route 0.112ns (30.931%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  pdp11/counter/init_reg[7]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdp11/counter/init_reg[7]/Q
                         net (fo=1, routed)           0.112     0.253    pdp11/counter/init[7]
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.045     0.298 r  pdp11/counter/pc[4]_i_2/O
                         net (fo=1, routed)           0.000     0.298    pdp11/counter/pc[4]_i_2_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.361 r  pdp11/counter/pc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.361    pdp11/counter/pc_reg[4]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  pdp11/counter/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdp11/counter/init_reg[13]/C
                            (rising edge-triggered cell FDSE)
  Destination:            pdp11/counter/pc_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.251ns (69.439%)  route 0.110ns (30.561%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE                         0.000     0.000 r  pdp11/counter/init_reg[13]/C
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  pdp11/counter/init_reg[13]/Q
                         net (fo=1, routed)           0.110     0.251    pdp11/counter/init[13]
    SLICE_X1Y84          LUT3 (Prop_lut3_I2_O)        0.045     0.296 r  pdp11/counter/pc[12]_i_4/O
                         net (fo=1, routed)           0.000     0.296    pdp11/counter/pc[12]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.361 r  pdp11/counter/pc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.361    pdp11/counter/pc_reg[12]_i_1_n_6
    SLICE_X1Y84          FDRE                                         r  pdp11/counter/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdp11/counter/pc_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdp11/counter/pc_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.252ns (68.351%)  route 0.117ns (31.649%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  pdp11/counter/pc_reg[10]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdp11/counter/pc_reg[10]/Q
                         net (fo=2, routed)           0.117     0.258    pdp11/counter/pc_reg[10]
    SLICE_X1Y83          LUT3 (Prop_lut3_I0_O)        0.045     0.303 r  pdp11/counter/pc[8]_i_3/O
                         net (fo=1, routed)           0.000     0.303    pdp11/counter/pc[8]_i_3_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.369 r  pdp11/counter/pc_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.369    pdp11/counter/pc_reg[8]_i_1_n_5
    SLICE_X1Y83          FDRE                                         r  pdp11/counter/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdp11/counter/init_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdp11/counter/pc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.251ns (66.969%)  route 0.124ns (33.031%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  pdp11/counter/init_reg[1]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdp11/counter/init_reg[1]/Q
                         net (fo=1, routed)           0.124     0.265    pdp11/counter/init[1]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.310 r  pdp11/counter/pc[0]_i_5/O
                         net (fo=1, routed)           0.000     0.310    pdp11/counter/pc[0]_i_5_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.375 r  pdp11/counter/pc_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.375    pdp11/counter/pc_reg[0]_i_2_n_6
    SLICE_X1Y81          FDRE                                         r  pdp11/counter/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdp11/counter/init_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdp11/counter/pc_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.249ns (60.209%)  route 0.165ns (39.791%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  pdp11/counter/init_reg[15]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdp11/counter/init_reg[15]/Q
                         net (fo=1, routed)           0.165     0.306    pdp11/counter/init[15]
    SLICE_X1Y84          LUT3 (Prop_lut3_I2_O)        0.045     0.351 r  pdp11/counter/pc[12]_i_2/O
                         net (fo=1, routed)           0.000     0.351    pdp11/counter/pc[12]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.414 r  pdp11/counter/pc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.414    pdp11/counter/pc_reg[12]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  pdp11/counter/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------





