// Seed: 1515081992
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always @({1} != id_3)
    if (id_3) id_6 = 1;
    else begin : LABEL_0
      id_4 = id_1;
    end
  wire id_13;
endmodule
