Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec 13 18:56:42 2024
| Host         : ifraba-HP-Pavilion-Laptop-15-eg2xxx running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file zsys_wrapper_timing_summary_routed.rpt -pb zsys_wrapper_timing_summary_routed.pb -rpx zsys_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zsys_wrapper
| Device       : 7z015-clg485
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: B0_TRG[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B0_TRG[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B0_TRG[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B0_TRG[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B0_TRG[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B0_TRG[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B0_TRG[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B0_TRG[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: DRS_DTAP0[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: DRS_DTAP1[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: DRS_DTAP2[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: DRS_DTAP3[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: DRS_DTAP4[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: zsys_i/ADC/ROController_0/U0/wr_fifo_en_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_SCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/drs4_trigs_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_set_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/trigger_logic_0/U0/gen_rise[0].rise_input_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/trigger_logic_0/U0/gen_rise[1].rise_input_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/trigger_logic_0/U0/gen_rise[2].rise_input_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/trigger_logic_0/U0/gen_rise[3].rise_input_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/trigger_logic_0/U0/gen_rise[4].rise_input_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/trigger_logic_0/U0/gen_rise[5].rise_input_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/trigger_logic_0/U0/gen_rise[6].rise_input_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/trigger_logic_0/U0/gen_rise[7].rise_input_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/trigger_logic_0/U0/o_out_trigger_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 274 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 7 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.813        0.000                      0                40274        0.036        0.000                      0                40158        3.870        0.000                       0                 15214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
ADC_refclk_1_N[0]                                                                           {0.000 5.000}        10.000          100.000         
ADC_refclk_1_P[0]                                                                           {0.000 5.000}        10.000          100.000         
ADC_refclk_2_N[0]                                                                           {0.000 5.000}        10.000          100.000         
ADC_refclk_2_P[0]                                                                           {0.000 5.000}        10.000          100.000         
ADC_refclk_3_N[0]                                                                           {0.000 5.000}        10.000          100.000         
ADC_refclk_3_P[0]                                                                           {0.000 5.000}        10.000          100.000         
ADC_refclk_4_N[0]                                                                           {0.000 5.000}        10.000          100.000         
ADC_refclk_4_P[0]                                                                           {0.000 5.000}        10.000          100.000         
ADC_refclk_5_N[0]                                                                           {0.000 5.000}        10.000          100.000         
ADC_refclk_5_P[0]                                                                           {0.000 5.000}        10.000          100.000         
ADclk0                                                                                      {0.000 20.000}       40.000          25.000          
  ADCLK_bufg                                                                                {0.000 20.000}       40.000          25.000          
CSR_SCLK_N[0]                                                                               {0.000 5.000}        10.000          100.000         
CSR_SCLK_P[0]                                                                               {0.000 5.000}        10.000          100.000         
DRS_REFCLK_N[0]                                                                             {0.000 5.000}        10.000          100.000         
DRS_REFCLK_P[0]                                                                             {0.000 5.000}        10.000          100.000         
Elink_N[0]                                                                                  {0.000 12.500}       25.000          40.000          
Elink_P[0]                                                                                  {0.000 12.500}       25.000          40.000          
Elink_clk_N[0]                                                                              {0.000 12.500}       25.000          40.000          
Elink_clk_P[0]                                                                              {0.000 12.500}       25.000          40.000          
Lclk0                                                                                       {0.000 3.333}        6.666           150.015         
  LCLK_bufg                                                                                 {0.000 3.333}        6.666           150.015         
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
clk_fpga_1                                                                                  {0.000 10.000}       20.000          50.000          
clk_fpga_2                                                                                  {0.000 12.500}       25.000          40.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
zsys_i/util_ds_buf_ADCLK/U0/IBUF_OUT[0]                                                     {0.000 5.000}        10.000          100.000         
zsys_i/util_ds_buf_LCLK/U0/IBUF_OUT[0]                                                      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  ADCLK_bufg                                                                                     35.250        0.000                      0                  502        0.120        0.000                      0                  502       19.500        0.000                       0                   189  
  LCLK_bufg                                                                                                                                                                                                                                   5.195        0.000                       0                    36  
clk_fpga_0                                                                                        3.717        0.000                      0                36640        0.036        0.000                      0                36640        3.870        0.000                       0                 14011  
clk_fpga_1                                                                                        6.096        0.000                      0                 1052        0.102        0.000                      0                 1052        9.146        0.000                       0                   492  
clk_fpga_2                                                                                                                                                                                                                                   23.408        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.855        0.000                      0                  928        0.104        0.000                      0                  928       15.370        0.000                       0                   483  
zsys_i/util_ds_buf_ADCLK/U0/IBUF_OUT[0]                                                                                                                                                                                                       8.408        0.000                       0                     1  
zsys_i/util_ds_buf_LCLK/U0/IBUF_OUT[0]                                                                                                                                                                                                        8.408        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                                                                                  ADCLK_bufg                                                                                        3.932        0.000                      0                   93        0.556        0.000                      0                   81  
clk_fpga_1                                                                                  ADCLK_bufg                                                                                       14.588        0.000                      0                   40        0.377        0.000                      0                   40  
Lclk0                                                                                       LCLK_bufg                                                                                         0.813        0.000                      0                   16        2.133        0.000                      0                   16  
ADCLK_bufg                                                                                  clk_fpga_0                                                                                        3.671        0.000                      0                  112        0.183        0.000                      0                  100  
clk_fpga_1                                                                                  clk_fpga_0                                                                                        4.315        0.000                      0                   76        0.220        0.000                      0                   40  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.931        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_fpga_1                                                                                        5.325        0.000                      0                   58        0.223        0.000                      0                   18  
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.990        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           ADCLK_bufg                                                                                  ADCLK_bufg                                                                                       38.335        0.000                      0                   47        0.468        0.000                      0                   47  
**async_default**                                                                           clk_fpga_0                                                                                  ADCLK_bufg                                                                                        3.697        0.000                      0                   14        1.499        0.000                      0                   14  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        4.061        0.000                      0                  722        0.367        0.000                      0                  722  
**async_default**                                                                           clk_fpga_1                                                                                  clk_fpga_1                                                                                       17.284        0.000                      0                   63        0.447        0.000                      0                   63  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.024        0.000                      0                  100        0.311        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADCLK_bufg
  To Clock:  ADCLK_bufg

Setup :            0  Failing Endpoints,  Worst Slack       35.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.250ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.638ns (16.113%)  route 3.322ns (83.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 41.319 - 40.000 ) 
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.529     1.529    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y87         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y87         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.533     2.062 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_n/Q6
                         net (fo=1, routed)           1.064     3.126    zsys_i/ADC/mapper_0/U0/i_in_3[5]
    SLICE_X104Y87        LUT1 (Prop_lut1_I0_O)        0.105     3.231 r  zsys_i/ADC/mapper_0/U0/o_out_3[0]_INST_0/O
                         net (fo=3, routed)           2.258     5.489    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/din[3]
    RAMB36_X2Y14         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.319    41.319    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.096    41.415    
                         clock uncertainty           -0.035    41.379    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641    40.738    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.738    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 35.250    

Slack (MET) :             35.262ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_even/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.638ns (16.103%)  route 3.324ns (83.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 41.331 - 40.000 ) 
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.526     1.526    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y85         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_even/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.533     2.059 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_even/Q6
                         net (fo=1, routed)           1.591     3.650    zsys_i/ADC/mapper_0/U0/i_in_0[5]
    SLICE_X104Y81        LUT1 (Prop_lut1_I0_O)        0.105     3.755 r  zsys_i/ADC/mapper_0/U0/o_out_0[0]_INST_0/O
                         net (fo=4, routed)           1.733     5.488    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[3]
    RAMB36_X3Y13         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.331    41.331    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y13         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.096    41.427    
                         clock uncertainty           -0.035    41.391    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641    40.750    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.750    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 35.262    

Slack (MET) :             35.319ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.638ns (16.408%)  route 3.250ns (83.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 41.321 - 40.000 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.533     1.533    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y96         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y96         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.533     2.066 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/Q6
                         net (fo=1, routed)           1.230     3.296    zsys_i/ADC/mapper_0/U0/i_in_7[5]
    SLICE_X105Y94        LUT1 (Prop_lut1_I0_O)        0.105     3.401 r  zsys_i/ADC/mapper_0/U0/o_out_7[1]_INST_0/O
                         net (fo=3, routed)           2.020     5.421    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/din[1]
    RAMB36_X2Y15         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.321    41.321    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y15         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.096    41.417    
                         clock uncertainty           -0.035    41.381    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641    40.740    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.740    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                 35.319    

Slack (MET) :             35.338ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.638ns (16.490%)  route 3.231ns (83.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 41.321 - 40.000 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.533     1.533    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y96         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y96         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.533     2.066 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/Q5
                         net (fo=1, routed)           1.346     3.412    zsys_i/ADC/mapper_0/U0/i_in_7[4]
    SLICE_X104Y94        LUT1 (Prop_lut1_I0_O)        0.105     3.517 r  zsys_i/ADC/mapper_0/U0/o_out_7[3]_INST_0/O
                         net (fo=3, routed)           1.885     5.402    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/din[3]
    RAMB36_X2Y15         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.321    41.321    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y15         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.096    41.417    
                         clock uncertainty           -0.035    41.381    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641    40.740    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.740    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                 35.338    

Slack (MET) :             35.359ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.638ns (16.537%)  route 3.220ns (83.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 41.331 - 40.000 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.533     1.533    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y96         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y96         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.533     2.066 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/Q2
                         net (fo=1, routed)           0.910     2.976    zsys_i/ADC/mapper_0/U0/i_in_7[1]
    SLICE_X104Y94        LUT1 (Prop_lut1_I0_O)        0.105     3.081 r  zsys_i/ADC/mapper_0/U0/o_out_7[9]_INST_0/O
                         net (fo=3, routed)           2.310     5.391    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[0]
    RAMB36_X3Y13         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.331    41.331    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y13         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.096    41.427    
                         clock uncertainty           -0.035    41.391    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    40.750    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.750    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                 35.359    

Slack (MET) :             35.440ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.638ns (16.888%)  route 3.140ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 41.331 - 40.000 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.533     1.533    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y96         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y96         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.533     2.066 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/Q1
                         net (fo=1, routed)           1.077     3.143    zsys_i/ADC/mapper_0/U0/i_in_7[0]
    SLICE_X105Y94        LUT1 (Prop_lut1_I0_O)        0.105     3.248 r  zsys_i/ADC/mapper_0/U0/o_out_7[11]_INST_0/O
                         net (fo=3, routed)           2.063     5.311    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[2]
    RAMB36_X3Y13         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.331    41.331    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y13         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.096    41.427    
                         clock uncertainty           -0.035    41.391    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641    40.750    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.750    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                 35.440    

Slack (MET) :             35.507ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.638ns (17.230%)  route 3.065ns (82.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 41.319 - 40.000 ) 
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.529     1.529    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y87         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y87         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.533     2.062 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_n/Q5
                         net (fo=1, routed)           1.301     3.363    zsys_i/ADC/mapper_0/U0/i_in_3[4]
    SLICE_X103Y85        LUT1 (Prop_lut1_I0_O)        0.105     3.468 r  zsys_i/ADC/mapper_0/U0/o_out_3[2]_INST_0/O
                         net (fo=3, routed)           1.763     5.232    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/din[5]
    RAMB36_X2Y14         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.319    41.319    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.096    41.415    
                         clock uncertainty           -0.035    41.379    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.641    40.738    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.738    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                 35.507    

Slack (MET) :             35.527ns  (required time - arrival time)
  Source:                 zsys_i/ADC/ROController_0/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.735ns (38.683%)  route 2.750ns (61.317%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.446     1.446    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X94Y77         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y77         FDSE (Prop_fdse_C_Q)         0.433     1.879 r  zsys_i/ADC/ROController_0/U0/counter_reg[6]/Q
                         net (fo=4, routed)           0.796     2.675    zsys_i/ADC/ROController_0/U0/counter[6]
    SLICE_X93Y76         LUT4 (Prop_lut4_I2_O)        0.105     2.780 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_4/O
                         net (fo=1, routed)           0.510     3.291    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_4_n_0
    SLICE_X93Y77         LUT6 (Prop_lut6_I0_O)        0.105     3.396 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_3/O
                         net (fo=2, routed)           0.659     4.055    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_3_n_0
    SLICE_X92Y76         LUT2 (Prop_lut2_I1_O)        0.105     4.160 r  zsys_i/ADC/ROController_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.160    zsys_i/ADC/ROController_0/U0/counter[2]
    SLICE_X92Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.604 r  zsys_i/ADC/ROController_0/U0/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.604    zsys_i/ADC/ROController_0/U0/plusOp_inferred__0/i__carry_n_0
    SLICE_X92Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.704 r  zsys_i/ADC/ROController_0/U0/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.704    zsys_i/ADC/ROController_0/U0/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X92Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.903 r  zsys_i/ADC/ROController_0/U0/plusOp_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.784     5.687    zsys_i/ADC/ROController_0/U0/in12[11]
    SLICE_X94Y78         LUT5 (Prop_lut5_I0_O)        0.244     5.931 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_3/O
                         net (fo=1, routed)           0.000     5.931    zsys_i/ADC/ROController_0/U0/counter[11]_i_3_n_0
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.290    41.290    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[11]/C
                         clock pessimism              0.132    41.422    
                         clock uncertainty           -0.035    41.387    
    SLICE_X94Y78         FDSE (Setup_fdse_C_D)        0.072    41.459    zsys_i/ADC/ROController_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         41.459    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                 35.527    

Slack (MET) :             35.552ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_even/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.638ns (17.373%)  route 3.034ns (82.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 41.331 - 40.000 ) 
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.526     1.526    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y85         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_even/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.533     2.059 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_even/Q5
                         net (fo=1, routed)           1.148     3.207    zsys_i/ADC/mapper_0/U0/i_in_0[4]
    SLICE_X104Y81        LUT1 (Prop_lut1_I0_O)        0.105     3.312 r  zsys_i/ADC/mapper_0/U0/o_out_0[2]_INST_0/O
                         net (fo=4, routed)           1.887     5.198    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[5]
    RAMB36_X3Y13         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.331    41.331    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y13         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.096    41.427    
                         clock uncertainty           -0.035    41.391    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.641    40.750    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.750    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                 35.552    

Slack (MET) :             35.553ns  (required time - arrival time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.348ns (9.400%)  route 3.354ns (90.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 41.329 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.509     1.509    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y74        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDCE (Prop_fdce_C_Q)         0.348     1.857 r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=13, routed)          3.354     5.211    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[9]
    RAMB36_X2Y12         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.329    41.329    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y12         RAMB36E1                                     r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.096    41.425    
                         clock uncertainty           -0.035    41.389    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.625    40.764    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.764    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                 35.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.599     0.599    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X99Y74         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDRE (Prop_fdre_C_Q)         0.141     0.740 r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.795    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X99Y74         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.869     0.869    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X99Y74         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.270     0.599    
    SLICE_X99Y74         FDRE (Hold_fdre_C_D)         0.076     0.675    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.599     0.599    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X101Y75        FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y75        FDRE (Prop_fdre_C_Q)         0.141     0.740 r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     0.795    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X101Y75        FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.869     0.869    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X101Y75        FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.270     0.599    
    SLICE_X101Y75        FDRE (Hold_fdre_C_D)         0.075     0.674    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.599     0.599    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X99Y74         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDRE (Prop_fdre_C_Q)         0.141     0.740 r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.795    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X99Y74         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.869     0.869    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X99Y74         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.270     0.599    
    SLICE_X99Y74         FDRE (Hold_fdre_C_D)         0.075     0.674    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.603     0.603    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X98Y70         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y70         FDRE (Prop_fdre_C_Q)         0.141     0.744 r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.058     0.802    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X98Y70         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.874     0.874    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X98Y70         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.271     0.603    
    SLICE_X98Y70         FDRE (Hold_fdre_C_D)         0.076     0.679    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.599     0.599    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X101Y75        FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y75        FDRE (Prop_fdre_C_Q)         0.141     0.740 r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.055     0.795    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X101Y75        FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.869     0.869    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X101Y75        FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.270     0.599    
    SLICE_X101Y75        FDRE (Hold_fdre_C_D)         0.071     0.670    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.605     0.605    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X98Y68         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y68         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.057     0.803    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X98Y68         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.876     0.876    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X98Y68         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.271     0.605    
    SLICE_X98Y68         FDRE (Hold_fdre_C_D)         0.071     0.676    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.603     0.603    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X98Y70         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y70         FDRE (Prop_fdre_C_Q)         0.141     0.744 r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.057     0.801    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X98Y70         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.874     0.874    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X98Y70         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.271     0.603    
    SLICE_X98Y70         FDRE (Hold_fdre_C_D)         0.071     0.674    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.603     0.603    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X98Y70         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y70         FDRE (Prop_fdre_C_Q)         0.141     0.744 r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.064     0.808    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X98Y70         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.874     0.874    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X98Y70         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.271     0.603    
    SLICE_X98Y70         FDRE (Hold_fdre_C_D)         0.075     0.678    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.605     0.605    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X98Y68         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y68         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.064     0.810    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X98Y68         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.876     0.876    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X98Y68         FDRE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.271     0.605    
    SLICE_X98Y68         FDRE (Hold_fdre_C_D)         0.075     0.680    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.599     0.599    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y75         FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y75         FDPE (Prop_fdpe_C_Q)         0.141     0.740 r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.064     0.804    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X98Y75         FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.869     0.869    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y75         FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.270     0.599    
    SLICE_X98Y75         FDPE (Hold_fdpe_C_D)         0.075     0.674    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADCLK_bufg
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X2Y12   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X4Y14   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X4Y12   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X2Y13   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X4Y13   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X2Y14   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X2Y15   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X3Y13   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X4Y15   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X3Y12   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X97Y75   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X97Y75   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y75   zsys_i/ADC/ROController_0/U0/DRS4_trigger_type_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X96Y77   zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X96Y77   zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y77   zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y76   zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y76   zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y75   zsys_i/ADC/ROController_0/U0/busy_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X93Y76   zsys_i/ADC/ROController_0/U0/cnt_limit_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X98Y75   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X98Y75   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X98Y75   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y75  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y75  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y75  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X100Y75  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X100Y75  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X100Y75  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X99Y74   zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  LCLK_bufg
  To Clock:  LCLK_bufg

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LCLK_bufg
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         6.666       5.195      ILOGIC_X1Y85  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_even/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         6.666       5.195      ILOGIC_X1Y85  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_even/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         6.666       5.195      ILOGIC_X1Y86  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         6.666       5.195      ILOGIC_X1Y86  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         6.666       5.195      ILOGIC_X1Y83  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_n/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         6.666       5.195      ILOGIC_X1Y83  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_n/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         6.666       5.195      ILOGIC_X1Y84  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_p/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         6.666       5.195      ILOGIC_X1Y84  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_p/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         6.666       5.195      ILOGIC_X1Y73  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes2_n/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         6.666       5.195      ILOGIC_X1Y73  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes2_n/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.127ns (18.559%)  route 4.945ns (81.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.434     2.511    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.127     3.638 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=21, routed)          4.945     8.584    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X54Y106        FDRE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.393    12.368    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y106        FDRE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.114    12.482    
                         clock uncertainty           -0.154    12.328    
    SLICE_X54Y106        FDRE (Setup_fdre_C_D)       -0.027    12.301    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 zsys_i/ADC/ROController_0/U0/FSM_sequential_read_proc_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 1.137ns (19.736%)  route 4.624ns (80.264%))
  Logic Levels:           5  (LUT1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 12.266 - 10.000 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.443     2.520    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X92Y74         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_sequential_read_proc_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y74         FDCE (Prop_fdce_C_Q)         0.433     2.953 f  zsys_i/ADC/ROController_0/U0/FSM_sequential_read_proc_st_reg[0]/Q
                         net (fo=141, routed)         0.651     3.604    zsys_i/ADC/ROController_0/U0/o_read_proc_st_debug_states[3][0]
    SLICE_X90Y70         LUT2 (Prop_lut2_I0_O)        0.105     3.709 f  zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_21/O
                         net (fo=1, routed)           0.532     4.241    zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_21_n_0
    SLICE_X90Y70         LUT6 (Prop_lut6_I4_O)        0.105     4.346 f  zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_7/O
                         net (fo=1, routed)           0.915     5.261    zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_7_n_0
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.106     5.367 f  zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_7_n_0_buf/O
                         net (fo=1, routed)           0.805     6.172    zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_7_n_0_buf_1
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.283     6.455 r  zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_1/O
                         net (fo=1, routed)           0.898     7.353    zsys_i/ADC/ROController_0/U0/data_to_send[1]
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.105     7.458 r  zsys_i/ADC/ROController_0/U0/data_to_send[1]_buf/O
                         net (fo=1, routed)           0.823     8.281    zsys_i/ADC/ROController_0/U0/data_to_send[1]_buf_1
    SLICE_X88Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.290    12.266    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X88Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[1]/C
                         clock pessimism              0.197    12.463    
                         clock uncertainty           -0.154    12.309    
    SLICE_X88Y70         FDRE (Setup_fdre_C_D)       -0.174    12.135    zsys_i/ADC/ROController_0/U0/data_to_send_reg[1]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.589ns (10.900%)  route 4.815ns (89.100%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 12.206 - 10.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.413     2.490    zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X73Y49         FDRE                                         r  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.379     2.869 f  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=12, routed)          0.610     3.479    zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out
    SLICE_X73Y43         LUT2 (Prop_lut2_I0_O)        0.105     3.584 r  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=737, routed)         3.565     7.148    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/sinit
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.105     7.253 r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.640     7.894    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to[0]
    SLICE_X64Y66         FDSE                                         r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.230    12.206    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X64Y66         FDSE                                         r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[16]/C
                         clock pessimism              0.102    12.307    
                         clock uncertainty           -0.154    12.153    
    SLICE_X64Y66         FDSE (Setup_fdse_C_S)       -0.352    11.801    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[16]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.589ns (10.900%)  route 4.815ns (89.100%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 12.206 - 10.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.413     2.490    zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X73Y49         FDRE                                         r  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.379     2.869 f  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=12, routed)          0.610     3.479    zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out
    SLICE_X73Y43         LUT2 (Prop_lut2_I0_O)        0.105     3.584 r  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=737, routed)         3.565     7.148    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/sinit
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.105     7.253 r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.640     7.894    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to[0]
    SLICE_X64Y66         FDRE                                         r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.230    12.206    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X64Y66         FDRE                                         r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[17]/C
                         clock pessimism              0.102    12.307    
                         clock uncertainty           -0.154    12.153    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.352    11.801    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[17]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.589ns (10.900%)  route 4.815ns (89.100%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 12.206 - 10.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.413     2.490    zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X73Y49         FDRE                                         r  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.379     2.869 f  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=12, routed)          0.610     3.479    zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out
    SLICE_X73Y43         LUT2 (Prop_lut2_I0_O)        0.105     3.584 r  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=737, routed)         3.565     7.148    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/sinit
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.105     7.253 r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.640     7.894    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to[0]
    SLICE_X64Y66         FDRE                                         r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.230    12.206    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X64Y66         FDRE                                         r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[18]/C
                         clock pessimism              0.102    12.307    
                         clock uncertainty           -0.154    12.153    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.352    11.801    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[18]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.589ns (10.900%)  route 4.815ns (89.100%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 12.206 - 10.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.413     2.490    zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X73Y49         FDRE                                         r  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.379     2.869 f  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=12, routed)          0.610     3.479    zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out
    SLICE_X73Y43         LUT2 (Prop_lut2_I0_O)        0.105     3.584 r  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=737, routed)         3.565     7.148    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/sinit
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.105     7.253 r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.640     7.894    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to[0]
    SLICE_X64Y66         FDRE                                         r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.230    12.206    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X64Y66         FDRE                                         r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[19]/C
                         clock pessimism              0.102    12.307    
                         clock uncertainty           -0.154    12.153    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.352    11.801    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[19]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.589ns (10.900%)  route 4.815ns (89.100%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 12.206 - 10.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.413     2.490    zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X73Y49         FDRE                                         r  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.379     2.869 f  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=12, routed)          0.610     3.479    zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out
    SLICE_X73Y43         LUT2 (Prop_lut2_I0_O)        0.105     3.584 r  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=737, routed)         3.565     7.148    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/sinit
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.105     7.253 r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.640     7.894    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to[0]
    SLICE_X64Y66         FDRE                                         r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.230    12.206    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X64Y66         FDRE                                         r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[20]/C
                         clock pessimism              0.102    12.307    
                         clock uncertainty           -0.154    12.153    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.352    11.801    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[20]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.589ns (10.900%)  route 4.815ns (89.100%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 12.206 - 10.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.413     2.490    zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X73Y49         FDRE                                         r  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.379     2.869 f  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=12, routed)          0.610     3.479    zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out
    SLICE_X73Y43         LUT2 (Prop_lut2_I0_O)        0.105     3.584 r  zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=737, routed)         3.565     7.148    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/sinit
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.105     7.253 r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.640     7.894    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to[0]
    SLICE_X64Y66         FDRE                                         r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.230    12.206    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X64Y66         FDRE                                         r  zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[21]/C
                         clock pessimism              0.102    12.307    
                         clock uncertainty           -0.154    12.153    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.352    11.801    zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[21]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.630ns (11.487%)  route 4.855ns (88.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 12.229 - 10.000 ) 
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.411     2.488    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X74Y38         FDRE                                         r  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y38         FDRE (Prop_fdre_C_Q)         0.398     2.886 f  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=43, routed)          2.460     5.346    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X66Y22         LUT1 (Prop_lut1_I0_O)        0.232     5.578 r  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[3]_i_1__0/O
                         net (fo=293, routed)         2.395     7.973    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_stream_rst
    SLICE_X77Y39         FDRE                                         r  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.254    12.229    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X77Y39         FDRE                                         r  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/C
                         clock pessimism              0.233    12.462    
                         clock uncertainty           -0.154    12.308    
    SLICE_X77Y39         FDRE (Setup_fdre_C_R)       -0.352    11.956    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.630ns (11.487%)  route 4.855ns (88.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 12.229 - 10.000 ) 
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.411     2.488    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X74Y38         FDRE                                         r  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y38         FDRE (Prop_fdre_C_Q)         0.398     2.886 f  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=43, routed)          2.460     5.346    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X66Y22         LUT1 (Prop_lut1_I0_O)        0.232     5.578 r  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[3]_i_1__0/O
                         net (fo=293, routed)         2.395     7.973    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_stream_rst
    SLICE_X77Y39         FDRE                                         r  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.254    12.229    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X77Y39         FDRE                                         r  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/C
                         clock pessimism              0.233    12.462    
                         clock uncertainty           -0.154    12.308    
    SLICE_X77Y39         FDRE (Setup_fdre_C_R)       -0.352    11.956    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  3.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.578     0.907    zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y34         FDRE                                         r  zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.055     1.103    zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X30Y34         RAMD32                                       r  zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.846     1.206    zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X30Y34         RAMD32                                       r  zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.286     0.920    
    SLICE_X30Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.067    zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.579     0.908    zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y47         FDRE                                         r  zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.055     1.104    zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X38Y47         RAMD32                                       r  zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.850     1.210    zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X38Y47         RAMD32                                       r  zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.289     0.921    
    SLICE_X38Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.068    zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.579     0.908    zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y49         FDRE                                         r  zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/Q
                         net (fo=1, routed)           0.055     1.104    zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIA0
    SLICE_X38Y49         RAMD32                                       r  zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.850     1.210    zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X38Y49         RAMD32                                       r  zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.289     0.921    
    SLICE_X38Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.068    zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.579     0.908    zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y44         FDRE                                         r  zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/Q
                         net (fo=1, routed)           0.055     1.104    zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X34Y44         RAMD32                                       r  zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.850     1.210    zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X34Y44         RAMD32                                       r  zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.289     0.921    
    SLICE_X34Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.068    zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.578     0.906    zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y46         FDRE                                         r  zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/Q
                         net (fo=1, routed)           0.055     1.103    zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X38Y46         RAMD32                                       r  zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.849     1.209    zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X38Y46         RAMD32                                       r  zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.289     0.920    
    SLICE_X38Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.067    zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.582     0.911    zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X27Y43         FDRE                                         r  zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  zsys_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/Q
                         net (fo=1, routed)           0.055     1.107    zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X26Y43         RAMD32                                       r  zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.853     1.213    zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X26Y43         RAMD32                                       r  zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.289     0.924    
    SLICE_X26Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.071    zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.558     0.887    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.138    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y91         SRLC32E                                      r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.829     1.189    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.286     0.903    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.086    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.640     0.969    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y107        FDRE                                         r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y107        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.108     1.218    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y107        SRL16E                                       r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.915     1.275    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y107        SRL16E                                       r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.293     0.982    
    SLICE_X26Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.165    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.556     0.885    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X67Y32         FDRE                                         r  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/Q
                         net (fo=2, routed)           0.108     1.134    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[11]
    SLICE_X66Y32         SRL16E                                       r  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.824     1.184    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X66Y32         SRL16E                                       r  zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.286     0.898    
    SLICE_X66Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.081    zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.418ns (81.525%)  route 0.095ns (18.474%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.559     0.888    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/s00_axi_aclk
    SLICE_X76Y99         FDCE                                         r  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDCE (Prop_fdce_C_Q)         0.164     1.052 r  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_2_reg[0]/Q
                         net (fo=3, routed)           0.094     1.146    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_2[0]
    SLICE_X77Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.191 r  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_f[3]_i_7/O
                         net (fo=1, routed)           0.000     1.191    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_f[3]_i_7_n_0
    SLICE_X77Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.346 r  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_f_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.346    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_f_reg[3]_i_1_n_0
    SLICE_X77Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.400 r  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_f_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.400    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_f_reg[7]_i_1_n_7
    SLICE_X77Y100        FDCE                                         r  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.915     1.275    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/s00_axi_aclk
    SLICE_X77Y100        FDCE                                         r  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_f_reg[4]/C
                         clock pessimism             -0.036     1.239    
    SLICE_X77Y100        FDCE (Hold_fdce_C_D)         0.105     1.344    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y22  zsys_i/fifo8b_2_axis_0/U0/fifo8b_2_axis_v1_0_M00_AXIS_inst/read_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y22  zsys_i/fifo8b_2_axis_0/U0/fifo8b_2_axis_v1_0_M00_AXIS_inst/read_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X3Y30  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X3Y30  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X3Y16  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X3Y16  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y12  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X4Y14  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X4Y12  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y13  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y50  zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y50  zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y30  zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y30  zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y30  zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y52  zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y52  zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y52  zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y52  zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y34  zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y34  zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y34  zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y34  zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y34  zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y34  zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y34  zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y34  zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y51  zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y51  zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 DRS_SROUT[1]
                            (input port clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 1.667ns (28.056%)  route 4.275ns (71.944%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Input Delay:            10.000ns
  Clock Path Skew:        2.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 22.267 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    D7                                                0.000    10.000 r  DRS_SROUT[1] (IN)
                         net (fo=0)                   0.000    10.000    DRS_SROUT[1]
    D7                   IBUF (Prop_ibuf_I_O)         1.247    11.247 r  DRS_SROUT_IBUF[1]_inst/O
                         net (fo=1, routed)           2.253    13.500    zsys_i/Signal_sel_0/D[1]
    SLICE_X100Y104       LUT6 (Prop_lut6_I4_O)        0.105    13.605 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    13.726    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    13.831 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.512    15.343    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.105    15.448 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2/O
                         net (fo=6, routed)           0.390    15.838    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2_n_0
    SLICE_X78Y88         LUT6 (Prop_lut6_I0_O)        0.105    15.943 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[9]_i_1/O
                         net (fo=1, routed)           0.000    15.943    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[9]_i_1_n_0
    SLICE_X78Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.291    22.267    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X78Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[9]/C
                         clock pessimism              0.000    22.267    
                         clock uncertainty           -0.302    21.965    
    SLICE_X78Y88         FDCE (Setup_fdce_C_D)        0.074    22.039    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[9]
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -15.943    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 DRS_SROUT[1]
                            (input port clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 1.667ns (28.061%)  route 4.274ns (71.939%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Input Delay:            10.000ns
  Clock Path Skew:        2.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 22.267 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    D7                                                0.000    10.000 r  DRS_SROUT[1] (IN)
                         net (fo=0)                   0.000    10.000    DRS_SROUT[1]
    D7                   IBUF (Prop_ibuf_I_O)         1.247    11.247 r  DRS_SROUT_IBUF[1]_inst/O
                         net (fo=1, routed)           2.253    13.500    zsys_i/Signal_sel_0/D[1]
    SLICE_X100Y104       LUT6 (Prop_lut6_I4_O)        0.105    13.605 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    13.726    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    13.831 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.512    15.343    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.105    15.448 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2/O
                         net (fo=6, routed)           0.388    15.837    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2_n_0
    SLICE_X78Y88         LUT6 (Prop_lut6_I0_O)        0.105    15.942 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[7]_i_1/O
                         net (fo=1, routed)           0.000    15.942    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[7]_i_1_n_0
    SLICE_X78Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.291    22.267    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X78Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[7]/C
                         clock pessimism              0.000    22.267    
                         clock uncertainty           -0.302    21.965    
    SLICE_X78Y88         FDCE (Setup_fdce_C_D)        0.076    22.041    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[7]
  -------------------------------------------------------------------
                         required time                         22.041    
                         arrival time                         -15.942    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 DRS_SROUT[1]
                            (input port clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 1.667ns (28.133%)  route 4.259ns (71.867%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Input Delay:            10.000ns
  Clock Path Skew:        2.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 22.267 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    D7                                                0.000    10.000 r  DRS_SROUT[1] (IN)
                         net (fo=0)                   0.000    10.000    DRS_SROUT[1]
    D7                   IBUF (Prop_ibuf_I_O)         1.247    11.247 r  DRS_SROUT_IBUF[1]_inst/O
                         net (fo=1, routed)           2.253    13.500    zsys_i/Signal_sel_0/D[1]
    SLICE_X100Y104       LUT6 (Prop_lut6_I4_O)        0.105    13.605 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    13.726    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    13.831 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.512    15.343    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.105    15.448 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2/O
                         net (fo=6, routed)           0.373    15.822    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2_n_0
    SLICE_X78Y88         LUT6 (Prop_lut6_I0_O)        0.105    15.927 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_1/O
                         net (fo=1, routed)           0.000    15.927    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_1_n_0
    SLICE_X78Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.291    22.267    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X78Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[3]/C
                         clock pessimism              0.000    22.267    
                         clock uncertainty           -0.302    21.965    
    SLICE_X78Y88         FDCE (Setup_fdce_C_D)        0.072    22.037    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[3]
  -------------------------------------------------------------------
                         required time                         22.037    
                         arrival time                         -15.927    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 DRS_SROUT[1]
                            (input port clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 1.667ns (28.585%)  route 4.165ns (71.415%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Input Delay:            10.000ns
  Clock Path Skew:        2.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 22.268 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    D7                                                0.000    10.000 r  DRS_SROUT[1] (IN)
                         net (fo=0)                   0.000    10.000    DRS_SROUT[1]
    D7                   IBUF (Prop_ibuf_I_O)         1.247    11.247 r  DRS_SROUT_IBUF[1]_inst/O
                         net (fo=1, routed)           2.253    13.500    zsys_i/Signal_sel_0/D[1]
    SLICE_X100Y104       LUT6 (Prop_lut6_I4_O)        0.105    13.605 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    13.726    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    13.831 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.512    15.343    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.105    15.448 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2/O
                         net (fo=6, routed)           0.279    15.728    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.105    15.833 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[4]_i_1/O
                         net (fo=1, routed)           0.000    15.833    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[4]_i_1_n_0
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.292    22.268    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[4]/C
                         clock pessimism              0.000    22.268    
                         clock uncertainty           -0.302    21.966    
    SLICE_X80Y87         FDCE (Setup_fdce_C_D)        0.030    21.996    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[4]
  -------------------------------------------------------------------
                         required time                         21.996    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 DRS_SROUT[1]
                            (input port clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 1.667ns (28.573%)  route 4.168ns (71.427%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Input Delay:            10.000ns
  Clock Path Skew:        2.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 22.268 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    D7                                                0.000    10.000 r  DRS_SROUT[1] (IN)
                         net (fo=0)                   0.000    10.000    DRS_SROUT[1]
    D7                   IBUF (Prop_ibuf_I_O)         1.247    11.247 r  DRS_SROUT_IBUF[1]_inst/O
                         net (fo=1, routed)           2.253    13.500    zsys_i/Signal_sel_0/D[1]
    SLICE_X100Y104       LUT6 (Prop_lut6_I4_O)        0.105    13.605 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    13.726    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    13.831 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.512    15.343    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.105    15.448 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2/O
                         net (fo=6, routed)           0.282    15.730    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.105    15.835 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[8]_i_1/O
                         net (fo=1, routed)           0.000    15.835    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[8]_i_1_n_0
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.292    22.268    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[8]/C
                         clock pessimism              0.000    22.268    
                         clock uncertainty           -0.302    21.966    
    SLICE_X80Y87         FDCE (Setup_fdce_C_D)        0.033    21.999    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[8]
  -------------------------------------------------------------------
                         required time                         21.999    
                         arrival time                         -15.835    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 DRS_SROUT[1]
                            (input port clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 1.667ns (28.594%)  route 4.164ns (71.406%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Input Delay:            10.000ns
  Clock Path Skew:        2.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 22.268 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    D7                                                0.000    10.000 r  DRS_SROUT[1] (IN)
                         net (fo=0)                   0.000    10.000    DRS_SROUT[1]
    D7                   IBUF (Prop_ibuf_I_O)         1.247    11.247 r  DRS_SROUT_IBUF[1]_inst/O
                         net (fo=1, routed)           2.253    13.500    zsys_i/Signal_sel_0/D[1]
    SLICE_X100Y104       LUT6 (Prop_lut6_I4_O)        0.105    13.605 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    13.726    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    13.831 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.512    15.343    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.105    15.448 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2/O
                         net (fo=6, routed)           0.278    15.726    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.105    15.831 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[5]_i_1/O
                         net (fo=1, routed)           0.000    15.831    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[5]_i_1_n_0
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.292    22.268    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[5]/C
                         clock pessimism              0.000    22.268    
                         clock uncertainty           -0.302    21.966    
    SLICE_X80Y87         FDCE (Setup_fdce_C_D)        0.032    21.998    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[5]
  -------------------------------------------------------------------
                         required time                         21.998    
                         arrival time                         -15.831    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 DRS_SROUT[1]
                            (input port clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 1.562ns (27.680%)  route 4.082ns (72.320%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            10.000ns
  Clock Path Skew:        2.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 22.268 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    D7                                                0.000    10.000 r  DRS_SROUT[1] (IN)
                         net (fo=0)                   0.000    10.000    DRS_SROUT[1]
    D7                   IBUF (Prop_ibuf_I_O)         1.247    11.247 r  DRS_SROUT_IBUF[1]_inst/O
                         net (fo=1, routed)           2.253    13.500    zsys_i/Signal_sel_0/D[1]
    SLICE_X100Y104       LUT6 (Prop_lut6_I4_O)        0.105    13.605 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    13.726    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    13.831 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.708    15.539    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.105    15.644 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[1]_i_1/O
                         net (fo=1, routed)           0.000    15.644    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[1]_i_1_n_0
    SLICE_X79Y89         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.292    22.268    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y89         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[1]/C
                         clock pessimism              0.000    22.268    
                         clock uncertainty           -0.302    21.966    
    SLICE_X79Y89         FDCE (Setup_fdce_C_D)        0.030    21.996    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[1]
  -------------------------------------------------------------------
                         required time                         21.996    
                         arrival time                         -15.644    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 DRS_SROUT[1]
                            (input port clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.562ns (29.421%)  route 3.748ns (70.579%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Input Delay:            10.000ns
  Clock Path Skew:        2.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 22.267 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    D7                                                0.000    10.000 r  DRS_SROUT[1] (IN)
                         net (fo=0)                   0.000    10.000    DRS_SROUT[1]
    D7                   IBUF (Prop_ibuf_I_O)         1.247    11.247 r  DRS_SROUT_IBUF[1]_inst/O
                         net (fo=1, routed)           2.253    13.500    zsys_i/Signal_sel_0/D[1]
    SLICE_X100Y104       LUT6 (Prop_lut6_I4_O)        0.105    13.605 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    13.726    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    13.831 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.374    15.205    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X79Y88         LUT6 (Prop_lut6_I0_O)        0.105    15.310 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[2]_i_1/O
                         net (fo=1, routed)           0.000    15.310    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[2]_i_1_n_0
    SLICE_X79Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.291    22.267    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[2]/C
                         clock pessimism              0.000    22.267    
                         clock uncertainty           -0.302    21.965    
    SLICE_X79Y88         FDCE (Setup_fdce_C_D)        0.030    21.995    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[2]
  -------------------------------------------------------------------
                         required time                         21.995    
                         arrival time                         -15.310    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 DRS_SROUT[1]
                            (input port clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.562ns (29.438%)  route 3.745ns (70.562%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Input Delay:            10.000ns
  Clock Path Skew:        2.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 22.267 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    D7                                                0.000    10.000 r  DRS_SROUT[1] (IN)
                         net (fo=0)                   0.000    10.000    DRS_SROUT[1]
    D7                   IBUF (Prop_ibuf_I_O)         1.247    11.247 r  DRS_SROUT_IBUF[1]_inst/O
                         net (fo=1, routed)           2.253    13.500    zsys_i/Signal_sel_0/D[1]
    SLICE_X100Y104       LUT6 (Prop_lut6_I4_O)        0.105    13.605 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    13.726    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    13.831 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.371    15.202    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X79Y88         LUT6 (Prop_lut6_I0_O)        0.105    15.307 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[0]_i_1/O
                         net (fo=1, routed)           0.000    15.307    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[0]_i_1_n_0
    SLICE_X79Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.291    22.267    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[0]/C
                         clock pessimism              0.000    22.267    
                         clock uncertainty           -0.302    21.965    
    SLICE_X79Y88         FDCE (Setup_fdce_C_D)        0.032    21.997    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[0]
  -------------------------------------------------------------------
                         required time                         21.997    
                         arrival time                         -15.307    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 DRS_SROUT[1]
                            (input port clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.562ns (30.235%)  route 3.605ns (69.765%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Input Delay:            10.000ns
  Clock Path Skew:        2.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 22.268 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    D7                                                0.000    10.000 r  DRS_SROUT[1] (IN)
                         net (fo=0)                   0.000    10.000    DRS_SROUT[1]
    D7                   IBUF (Prop_ibuf_I_O)         1.247    11.247 r  DRS_SROUT_IBUF[1]_inst/O
                         net (fo=1, routed)           2.253    13.500    zsys_i/Signal_sel_0/D[1]
    SLICE_X100Y104       LUT6 (Prop_lut6_I4_O)        0.105    13.605 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    13.726    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    13.831 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.231    15.062    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.105    15.167 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[6]_i_1/O
                         net (fo=1, routed)           0.000    15.167    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[6]_i_1_n_0
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.292    22.268    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[6]/C
                         clock pessimism              0.000    22.268    
                         clock uncertainty           -0.302    21.966    
    SLICE_X80Y87         FDCE (Setup_fdce_C_D)        0.032    21.998    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[6]
  -------------------------------------------------------------------
                         required time                         21.998    
                         arrival time                         -15.167    
  -------------------------------------------------------------------
                         slack                                  6.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.026%)  route 0.299ns (67.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.553     0.882    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.299     1.322    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[28]
    SLICE_X57Y89         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.826     1.186    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X57Y89         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                         clock pessimism             -0.036     1.150    
    SLICE_X57Y89         FDRE (Hold_fdre_C_D)         0.070     1.220    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.553     0.882    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1_reg[15]/Q
                         net (fo=2, routed)           0.065     1.088    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1_reg_n_0_[15]
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.133 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.133    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X66Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.823     1.183    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.288     0.895    
    SLICE_X66Y87         FDRE (Hold_fdre_C_D)         0.121     1.016    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.556     0.885    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X65Y95         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.081    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X65Y95         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.827     1.187    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X65Y95         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.302     0.885    
    SLICE_X65Y95         FDRE (Hold_fdre_C_D)         0.075     0.960    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.551     0.880    zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.076    zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X67Y83         FDRE                                         r  zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.820     1.180    zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.300     0.880    
    SLICE_X67Y83         FDRE (Hold_fdre_C_D)         0.075     0.955    zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.557     0.886    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X55Y98         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.082    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X55Y98         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.829     1.189    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X55Y98         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.303     0.886    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.075     0.961    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.277%)  route 0.296ns (67.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.553     0.882    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.296     1.318    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[24]
    SLICE_X57Y89         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.826     1.186    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X57Y89         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/C
                         clock pessimism             -0.036     1.150    
    SLICE_X57Y89         FDRE (Hold_fdre_C_D)         0.046     1.196    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.556     0.885    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X60Y97         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064     1.089    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X60Y97         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.828     1.188    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X60Y97         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.303     0.885    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.075     0.960    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.555     0.884    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X60Y93         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064     1.088    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X60Y93         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.827     1.187    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X60Y93         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.303     0.884    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.075     0.959    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.105%)  route 0.113ns (37.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.553     0.882    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=1, routed)           0.113     1.136    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg0[9]
    SLICE_X66Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.181 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.181    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X66Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.823     1.183    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.265     0.918    
    SLICE_X66Y87         FDRE (Hold_fdre_C_D)         0.121     1.039    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.553     0.882    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=2, routed)           0.098     1.121    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1_reg_n_0_[10]
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.166 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.166    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X66Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.823     1.183    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.288     0.895    
    SLICE_X66Y87         FDRE (Hold_fdre_C_D)         0.120     1.015    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         20.000      18.408     BUFGCTRL_X0Y20  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X71Y88    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[13]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X73Y87    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[14]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X73Y87    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[15]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X71Y88    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[16]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X73Y93    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[17]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X73Y93    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[18]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X70Y92    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[19]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X73Y85    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[1]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X71Y88    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[20]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X66Y82    zsys_i/reset_50M_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X66Y82    zsys_i/reset_50M_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X71Y88    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[13]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X73Y87    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[14]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X73Y87    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[15]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X71Y88    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[16]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X73Y93    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[17]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X73Y93    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[18]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X71Y88    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[20]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X71Y88    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[21]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X66Y82    zsys_i/reset_50M_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X66Y82    zsys_i/reset_50M_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X59Y96    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X72Y95    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/refclk_p_o_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X67Y88    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X67Y88    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X67Y88    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X67Y88    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[14]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X63Y88    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[25]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X63Y88    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         25.000      23.408     BUFGCTRL_X0Y19  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.855ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.178ns (22.853%)  route 3.977ns (77.147%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 35.553 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.794     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y74         LUT4 (Prop_lut4_I3_O)        0.105     5.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           1.003     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X81Y75         LUT6 (Prop_lut6_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X81Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X81Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.179     7.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X74Y78         LUT6 (Prop_lut6_I4_O)        0.105     8.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X74Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.228    35.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.360    35.913    
                         clock uncertainty           -0.035    35.878    
    SLICE_X74Y78         FDRE (Setup_fdre_C_D)        0.072    35.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.950    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 27.855    

Slack (MET) :             27.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.178ns (22.873%)  route 3.972ns (77.127%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 35.553 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.794     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y74         LUT4 (Prop_lut4_I3_O)        0.105     5.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           1.003     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X81Y75         LUT6 (Prop_lut6_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X81Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X81Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.174     7.985    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X76Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X76Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.228    35.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.360    35.913    
                         clock uncertainty           -0.035    35.878    
    SLICE_X76Y77         FDRE (Setup_fdre_C_D)        0.072    35.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.950    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                 27.860    

Slack (MET) :             27.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.178ns (23.120%)  route 3.917ns (76.880%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 35.553 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.794     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y74         LUT4 (Prop_lut4_I3_O)        0.105     5.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           1.003     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X81Y75         LUT6 (Prop_lut6_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X81Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X81Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.119     7.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X74Y77         LUT5 (Prop_lut5_I2_O)        0.105     8.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X74Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.228    35.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.360    35.913    
                         clock uncertainty           -0.035    35.878    
    SLICE_X74Y77         FDRE (Setup_fdre_C_D)        0.074    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                 27.917    

Slack (MET) :             27.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.178ns (23.466%)  route 3.842ns (76.534%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 35.553 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.794     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y74         LUT4 (Prop_lut4_I3_O)        0.105     5.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           1.003     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X81Y75         LUT6 (Prop_lut6_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X81Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X81Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.044     7.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X76Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.228    35.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.360    35.913    
                         clock uncertainty           -0.035    35.878    
    SLICE_X76Y77         FDRE (Setup_fdre_C_D)        0.076    35.954    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.954    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                 27.994    

Slack (MET) :             28.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.178ns (23.819%)  route 3.768ns (76.181%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 35.553 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.794     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y74         LUT4 (Prop_lut4_I3_O)        0.105     5.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           1.003     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X81Y75         LUT6 (Prop_lut6_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X81Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X81Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.970     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X75Y78         LUT5 (Prop_lut5_I2_O)        0.105     7.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X75Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.228    35.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.360    35.913    
                         clock uncertainty           -0.035    35.878    
    SLICE_X75Y78         FDRE (Setup_fdre_C_D)        0.032    35.910    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         35.910    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                 28.024    

Slack (MET) :             28.026ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.178ns (23.838%)  route 3.764ns (76.162%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 35.553 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.794     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y74         LUT4 (Prop_lut4_I3_O)        0.105     5.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           1.003     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X81Y75         LUT6 (Prop_lut6_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X81Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X81Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.966     7.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X75Y78         LUT5 (Prop_lut5_I2_O)        0.105     7.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X75Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.228    35.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.360    35.913    
                         clock uncertainty           -0.035    35.878    
    SLICE_X75Y78         FDRE (Setup_fdre_C_D)        0.030    35.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         35.908    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                 28.026    

Slack (MET) :             28.133ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.945ns (21.060%)  route 3.542ns (78.940%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 35.621 - 33.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     2.938    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y78         FDRE (Prop_fdre_C_Q)         0.398     3.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     3.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X74Y78         LUT6 (Prop_lut6_I5_O)        0.232     4.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.005     5.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y78         LUT5 (Prop_lut5_I3_O)        0.105     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.898     6.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X80Y94         LUT4 (Prop_lut4_I1_O)        0.105     6.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.506     6.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y95         LUT5 (Prop_lut5_I4_O)        0.105     6.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.565     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X79Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    35.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X79Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.325    35.946    
                         clock uncertainty           -0.035    35.911    
    SLICE_X79Y95         FDRE (Setup_fdre_C_R)       -0.352    35.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.559    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 28.133    

Slack (MET) :             28.133ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.945ns (21.060%)  route 3.542ns (78.940%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 35.621 - 33.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     2.938    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y78         FDRE (Prop_fdre_C_Q)         0.398     3.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     3.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X74Y78         LUT6 (Prop_lut6_I5_O)        0.232     4.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.005     5.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y78         LUT5 (Prop_lut5_I3_O)        0.105     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.898     6.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X80Y94         LUT4 (Prop_lut4_I1_O)        0.105     6.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.506     6.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y95         LUT5 (Prop_lut5_I4_O)        0.105     6.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.565     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X79Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    35.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X79Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.325    35.946    
                         clock uncertainty           -0.035    35.911    
    SLICE_X79Y95         FDRE (Setup_fdre_C_R)       -0.352    35.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.559    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 28.133    

Slack (MET) :             28.133ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.945ns (21.060%)  route 3.542ns (78.940%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 35.621 - 33.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     2.938    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y78         FDRE (Prop_fdre_C_Q)         0.398     3.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     3.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X74Y78         LUT6 (Prop_lut6_I5_O)        0.232     4.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.005     5.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y78         LUT5 (Prop_lut5_I3_O)        0.105     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.898     6.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X80Y94         LUT4 (Prop_lut4_I1_O)        0.105     6.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.506     6.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y95         LUT5 (Prop_lut5_I4_O)        0.105     6.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.565     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X79Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    35.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X79Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.325    35.946    
                         clock uncertainty           -0.035    35.911    
    SLICE_X79Y95         FDRE (Setup_fdre_C_R)       -0.352    35.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.559    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 28.133    

Slack (MET) :             28.133ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.945ns (21.060%)  route 3.542ns (78.940%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 35.621 - 33.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     2.938    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y78         FDRE (Prop_fdre_C_Q)         0.398     3.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     3.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X74Y78         LUT6 (Prop_lut6_I5_O)        0.232     4.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.005     5.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y78         LUT5 (Prop_lut5_I3_O)        0.105     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.898     6.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X80Y94         LUT4 (Prop_lut4_I1_O)        0.105     6.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.506     6.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y95         LUT5 (Prop_lut5_I4_O)        0.105     6.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.565     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X79Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    35.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X79Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.325    35.946    
                         clock uncertainty           -0.035    35.911    
    SLICE_X79Y95         FDRE (Setup_fdre_C_R)       -0.352    35.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.559    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 28.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.388%)  route 0.123ns (46.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X89Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDCE (Prop_fdce_C_Q)         0.141     1.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.123     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X88Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X88Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.371     1.298    
    SLICE_X88Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X89Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDCE (Prop_fdce_C_Q)         0.141     1.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.110     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X88Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X88Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.371     1.298    
    SLICE_X88Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.743%)  route 0.120ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X90Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y92         FDCE (Prop_fdce_C_Q)         0.164     1.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.120     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X90Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X90Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.369     1.302    
    SLICE_X90Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.669     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X89Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDCE (Prop_fdce_C_Q)         0.141     1.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X89Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.944     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X89Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.388     1.367    
    SLICE_X89Y105        FDCE (Hold_fdce_C_D)         0.075     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X85Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.942     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.389     1.364    
    SLICE_X85Y107        FDPE (Hold_fdpe_C_D)         0.075     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X85Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDCE (Prop_fdce_C_Q)         0.141     1.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X85Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X85Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.385     1.283    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.075     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X85Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.385     1.282    
    SLICE_X85Y92         FDPE (Hold_fdpe_C_D)         0.075     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X85Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y93         FDCE (Prop_fdce_C_Q)         0.141     1.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X85Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X85Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.385     1.283    
    SLICE_X85Y93         FDCE (Hold_fdce_C_D)         0.071     1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.352%)  route 0.389ns (67.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X87Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.141     1.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.389     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X87Y101        LUT5 (Prop_lut5_I1_O)        0.045     1.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_11
    SLICE_X87Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.944     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X87Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism             -0.118     1.637    
    SLICE_X87Y101        FDCE (Hold_fdce_C_D)         0.092     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.352%)  route 0.389ns (67.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X87Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.141     1.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.389     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X87Y101        LUT5 (Prop_lut5_I1_O)        0.045     1.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[9]_i_1/O
                         net (fo=1, routed)           0.000     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_6
    SLICE_X87Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.944     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X87Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
                         clock pessimism             -0.118     1.637    
    SLICE_X87Y101        FDCE (Hold_fdce_C_D)         0.092     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X84Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X81Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X81Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X81Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X88Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X88Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X88Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X88Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X88Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X88Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X88Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X88Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X88Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X88Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X88Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X88Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zsys_i/util_ds_buf_ADCLK/U0/IBUF_OUT[0]
  To Clock:  zsys_i/util_ds_buf_ADCLK/U0/IBUF_OUT[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zsys_i/util_ds_buf_ADCLK/U0/IBUF_OUT[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zsys_i/util_ds_buf_ADCLK/U0/IBUF_OUT[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/I



---------------------------------------------------------------------------------------------------
From Clock:  zsys_i/util_ds_buf_LCLK/U0/IBUF_OUT[0]
  To Clock:  zsys_i/util_ds_buf_LCLK/U0/IBUF_OUT[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zsys_i/util_ds_buf_LCLK/U0/IBUF_OUT[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zsys_i/util_ds_buf_LCLK/U0/IBUF_OUT[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ADCLK_bufg

Setup :            0  Failing Endpoints,  Worst Slack        3.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.473ns  (logic 0.538ns (12.028%)  route 3.935ns (87.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 41.525 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433    32.893 f  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.533    33.426    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.105    33.531 r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         3.402    36.933    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.525    41.525    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y148        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/CLKDIV
                         clock pessimism              0.000    41.525    
                         clock uncertainty           -0.154    41.371    
    ILOGIC_X1Y148        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506    40.865    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd
  -------------------------------------------------------------------
                         required time                         40.865    
                         arrival time                         -36.933    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.365ns  (logic 0.538ns (12.326%)  route 3.827ns (87.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 41.525 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433    32.893 f  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.533    33.426    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.105    33.531 r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         3.294    36.825    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    ILOGIC_X1Y147        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.525    41.525    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y147        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/CLKDIV
                         clock pessimism              0.000    41.525    
                         clock uncertainty           -0.154    41.371    
    ILOGIC_X1Y147        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506    40.865    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even
  -------------------------------------------------------------------
                         required time                         40.865    
                         arrival time                         -36.825    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.908ns  (logic 0.484ns (12.384%)  route 3.424ns (87.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.379    32.839 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          2.909    35.748    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X96Y78         LUT6 (Prop_lut6_I5_O)        0.105    35.853 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.515    36.368    zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X94Y77         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.290    41.290    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X94Y77         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[5]/C
                         clock pessimism              0.000    41.290    
                         clock uncertainty           -0.154    41.136    
    SLICE_X94Y77         FDSE (Setup_fdse_C_S)       -0.423    40.713    zsys_i/ADC/ROController_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         40.713    
                         arrival time                         -36.368    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.908ns  (logic 0.484ns (12.384%)  route 3.424ns (87.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.379    32.839 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          2.909    35.748    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X96Y78         LUT6 (Prop_lut6_I5_O)        0.105    35.853 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.515    36.368    zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X94Y77         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.290    41.290    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X94Y77         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[6]/C
                         clock pessimism              0.000    41.290    
                         clock uncertainty           -0.154    41.136    
    SLICE_X94Y77         FDSE (Setup_fdse_C_S)       -0.423    40.713    zsys_i/ADC/ROController_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         40.713    
                         arrival time                         -36.368    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.908ns  (logic 0.484ns (12.384%)  route 3.424ns (87.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.379    32.839 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          2.909    35.748    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X96Y78         LUT6 (Prop_lut6_I5_O)        0.105    35.853 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.515    36.368    zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X94Y77         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.290    41.290    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X94Y77         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[7]/C
                         clock pessimism              0.000    41.290    
                         clock uncertainty           -0.154    41.136    
    SLICE_X94Y77         FDSE (Setup_fdse_C_S)       -0.423    40.713    zsys_i/ADC/ROController_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         40.713    
                         arrival time                         -36.368    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.908ns  (logic 0.484ns (12.384%)  route 3.424ns (87.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.379    32.839 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          2.909    35.748    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X96Y78         LUT6 (Prop_lut6_I5_O)        0.105    35.853 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.515    36.368    zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X94Y77         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.290    41.290    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X94Y77         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[8]/C
                         clock pessimism              0.000    41.290    
                         clock uncertainty           -0.154    41.136    
    SLICE_X94Y77         FDSE (Setup_fdse_C_S)       -0.423    40.713    zsys_i/ADC/ROController_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         40.713    
                         arrival time                         -36.368    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.918ns  (logic 0.484ns (12.352%)  route 3.434ns (87.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.379    32.839 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          2.909    35.748    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X96Y78         LUT6 (Prop_lut6_I5_O)        0.105    35.853 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.525    36.378    zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X93Y77         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.290    41.290    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y77         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[2]/C
                         clock pessimism              0.000    41.290    
                         clock uncertainty           -0.154    41.136    
    SLICE_X93Y77         FDSE (Setup_fdse_C_S)       -0.352    40.784    zsys_i/ADC/ROController_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         40.784    
                         arrival time                         -36.378    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.835ns  (logic 0.484ns (12.620%)  route 3.351ns (87.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.379    32.839 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          2.909    35.748    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X96Y78         LUT6 (Prop_lut6_I5_O)        0.105    35.853 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.442    36.295    zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.290    41.290    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[0]/C
                         clock pessimism              0.000    41.290    
                         clock uncertainty           -0.154    41.136    
    SLICE_X94Y78         FDSE (Setup_fdse_C_S)       -0.423    40.713    zsys_i/ADC/ROController_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         40.713    
                         arrival time                         -36.295    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.835ns  (logic 0.484ns (12.620%)  route 3.351ns (87.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.379    32.839 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          2.909    35.748    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X96Y78         LUT6 (Prop_lut6_I5_O)        0.105    35.853 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.442    36.295    zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.290    41.290    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[10]/C
                         clock pessimism              0.000    41.290    
                         clock uncertainty           -0.154    41.136    
    SLICE_X94Y78         FDSE (Setup_fdse_C_S)       -0.423    40.713    zsys_i/ADC/ROController_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         40.713    
                         arrival time                         -36.295    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.835ns  (logic 0.484ns (12.620%)  route 3.351ns (87.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.379    32.839 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          2.909    35.748    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X96Y78         LUT6 (Prop_lut6_I5_O)        0.105    35.853 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.442    36.295    zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.290    41.290    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[11]/C
                         clock pessimism              0.000    41.290    
                         clock uncertainty           -0.154    41.136    
    SLICE_X94Y78         FDSE (Setup_fdse_C_S)       -0.423    40.713    zsys_i/ADC/ROController_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         40.713    
                         arrival time                         -36.295    
  -------------------------------------------------------------------
                         slack                                  4.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 zsys_i/ADC/ROController_0/U0/sending_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.254ns (34.289%)  route 0.487ns (65.711%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.574     0.903    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X90Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/sending_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  zsys_i/ADC/ROController_0/U0/sending_data_reg/Q
                         net (fo=3, routed)           0.228     1.295    zsys_i/ADC/ROController_0/U0/sending_data_reg_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.340 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3/O
                         net (fo=7, routed)           0.259     1.598    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3_n_0
    SLICE_X93Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.643 r  zsys_i/ADC/ROController_0/U0/busy_i_1/O
                         net (fo=1, routed)           0.000     1.643    zsys_i/ADC/ROController_0/U0/busy_i_1_n_0
    SLICE_X93Y75         FDRE                                         r  zsys_i/ADC/ROController_0/U0/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.842     0.842    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y75         FDRE                                         r  zsys_i/ADC/ROController_0/U0/busy_reg/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.154     0.996    
    SLICE_X93Y75         FDRE (Hold_fdre_C_D)         0.091     1.087    zsys_i/ADC/ROController_0/U0/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 zsys_i/ADC/ROController_0/U0/sending_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/wr_fifo_en_reg/D
                            (rising edge-triggered cell FDCE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.254ns (32.947%)  route 0.517ns (67.053%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.574     0.903    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X90Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/sending_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  zsys_i/ADC/ROController_0/U0/sending_data_reg/Q
                         net (fo=3, routed)           0.228     1.295    zsys_i/ADC/ROController_0/U0/sending_data_reg_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.340 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3/O
                         net (fo=7, routed)           0.289     1.629    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3_n_0
    SLICE_X97Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.674 r  zsys_i/ADC/ROController_0/U0/wr_fifo_en_i_1/O
                         net (fo=1, routed)           0.000     1.674    zsys_i/ADC/ROController_0/U0/wr_fifo_en
    SLICE_X97Y75         FDCE                                         r  zsys_i/ADC/ROController_0/U0/wr_fifo_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.842     0.842    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X97Y75         FDCE                                         r  zsys_i/ADC/ROController_0/U0/wr_fifo_en_reg/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.154     0.996    
    SLICE_X97Y75         FDCE (Hold_fdce_C_D)         0.091     1.087    zsys_i/ADC/ROController_0/U0/wr_fifo_en_reg
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 zsys_i/ADC/ROController_0/U0/sending_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.254ns (32.664%)  route 0.524ns (67.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.574     0.903    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X90Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/sending_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  zsys_i/ADC/ROController_0/U0/sending_data_reg/Q
                         net (fo=3, routed)           0.228     1.295    zsys_i/ADC/ROController_0/U0/sending_data_reg_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.340 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3/O
                         net (fo=7, routed)           0.296     1.635    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3_n_0
    SLICE_X97Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.680 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_1/O
                         net (fo=1, routed)           0.000     1.680    zsys_i/ADC/ROController_0/U0/busy
    SLICE_X97Y76         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.843     0.843    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X97Y76         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[3]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.154     0.997    
    SLICE_X97Y76         FDCE (Hold_fdce_C_D)         0.091     1.088    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 zsys_i/ADC/ROController_0/U0/sending_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.254ns (30.544%)  route 0.578ns (69.456%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.574     0.903    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X90Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/sending_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  zsys_i/ADC/ROController_0/U0/sending_data_reg/Q
                         net (fo=3, routed)           0.228     1.295    zsys_i/ADC/ROController_0/U0/sending_data_reg_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.340 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3/O
                         net (fo=7, routed)           0.350     1.689    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3_n_0
    SLICE_X97Y77         LUT4 (Prop_lut4_I3_O)        0.045     1.734 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[2]_i_1/O
                         net (fo=1, routed)           0.000     1.734    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[2]_i_1_n_0
    SLICE_X97Y77         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.845     0.845    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X97Y77         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.154     0.999    
    SLICE_X97Y77         FDCE (Hold_fdce_C_D)         0.091     1.090    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 zsys_i/ADC/ROController_0/U0/sending_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.254ns (27.653%)  route 0.665ns (72.347%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.574     0.903    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X90Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/sending_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  zsys_i/ADC/ROController_0/U0/sending_data_reg/Q
                         net (fo=3, routed)           0.228     1.295    zsys_i/ADC/ROController_0/U0/sending_data_reg_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.340 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3/O
                         net (fo=7, routed)           0.437     1.776    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3_n_0
    SLICE_X96Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[1]_i_1_n_0
    SLICE_X96Y77         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.845     0.845    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X96Y77         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.154     0.999    
    SLICE_X96Y77         FDCE (Hold_fdce_C_D)         0.091     1.090    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 zsys_i/ADC/ROController_0/U0/sending_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.254ns (25.914%)  route 0.726ns (74.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.574     0.903    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X90Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/sending_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  zsys_i/ADC/ROController_0/U0/sending_data_reg/Q
                         net (fo=3, routed)           0.228     1.295    zsys_i/ADC/ROController_0/U0/sending_data_reg_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.340 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3/O
                         net (fo=7, routed)           0.299     1.639    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3_n_0
    SLICE_X96Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.684 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.199     1.883    zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.846     0.846    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[0]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.154     1.000    
    SLICE_X94Y78         FDSE (Hold_fdse_C_S)         0.009     1.009    zsys_i/ADC/ROController_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 zsys_i/ADC/ROController_0/U0/sending_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.254ns (25.914%)  route 0.726ns (74.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.574     0.903    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X90Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/sending_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  zsys_i/ADC/ROController_0/U0/sending_data_reg/Q
                         net (fo=3, routed)           0.228     1.295    zsys_i/ADC/ROController_0/U0/sending_data_reg_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.340 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3/O
                         net (fo=7, routed)           0.299     1.639    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3_n_0
    SLICE_X96Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.684 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.199     1.883    zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.846     0.846    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[10]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.154     1.000    
    SLICE_X94Y78         FDSE (Hold_fdse_C_S)         0.009     1.009    zsys_i/ADC/ROController_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 zsys_i/ADC/ROController_0/U0/sending_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.254ns (25.914%)  route 0.726ns (74.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.574     0.903    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X90Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/sending_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  zsys_i/ADC/ROController_0/U0/sending_data_reg/Q
                         net (fo=3, routed)           0.228     1.295    zsys_i/ADC/ROController_0/U0/sending_data_reg_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.340 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3/O
                         net (fo=7, routed)           0.299     1.639    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3_n_0
    SLICE_X96Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.684 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.199     1.883    zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.846     0.846    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[11]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.154     1.000    
    SLICE_X94Y78         FDSE (Hold_fdse_C_S)         0.009     1.009    zsys_i/ADC/ROController_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 zsys_i/ADC/ROController_0/U0/sending_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.254ns (25.914%)  route 0.726ns (74.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.574     0.903    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X90Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/sending_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  zsys_i/ADC/ROController_0/U0/sending_data_reg/Q
                         net (fo=3, routed)           0.228     1.295    zsys_i/ADC/ROController_0/U0/sending_data_reg_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.340 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3/O
                         net (fo=7, routed)           0.299     1.639    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3_n_0
    SLICE_X96Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.684 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.199     1.883    zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.846     0.846    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X94Y78         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[9]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.154     1.000    
    SLICE_X94Y78         FDSE (Hold_fdse_C_S)         0.009     1.009    zsys_i/ADC/ROController_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 zsys_i/ADC/ROController_0/U0/sending_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.254ns (26.126%)  route 0.718ns (73.874%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.574     0.903    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X90Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/sending_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  zsys_i/ADC/ROController_0/U0/sending_data_reg/Q
                         net (fo=3, routed)           0.228     1.295    zsys_i/ADC/ROController_0/U0/sending_data_reg_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.340 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3/O
                         net (fo=7, routed)           0.299     1.639    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_3_n_0
    SLICE_X96Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.684 r  zsys_i/ADC/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.191     1.875    zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X96Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.843     0.843    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X96Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/counter_reg[1]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.154     0.997    
    SLICE_X96Y76         FDSE (Hold_fdse_C_S)        -0.018     0.979    zsys_i/ADC/ROController_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.896    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  ADCLK_bufg

Setup :            0  Failing Endpoints,  Worst Slack       14.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.588ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/cnt_limit_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_1 rise@20.000ns)
  Data Path Delay:        3.519ns  (logic 0.589ns (16.739%)  route 2.930ns (83.261%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    2.527ns = ( 22.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992    20.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    21.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.450    22.527    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.379    22.906 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           1.570    24.476    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.105    24.581 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.856    25.437    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X93Y76         LUT3 (Prop_lut3_I2_O)        0.105    25.542 r  zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1/O
                         net (fo=10, routed)          0.504    26.046    zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1_n_0
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.288    41.288    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[0]/C
                         clock pessimism              0.000    41.288    
                         clock uncertainty           -0.302    40.986    
    SLICE_X93Y76         FDSE (Setup_fdse_C_S)       -0.352    40.634    zsys_i/ADC/ROController_0/U0/cnt_limit_reg[0]
  -------------------------------------------------------------------
                         required time                         40.634    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 14.588    

Slack (MET) :             14.588ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/cnt_limit_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_1 rise@20.000ns)
  Data Path Delay:        3.519ns  (logic 0.589ns (16.739%)  route 2.930ns (83.261%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    2.527ns = ( 22.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992    20.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    21.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.450    22.527    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.379    22.906 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           1.570    24.476    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.105    24.581 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.856    25.437    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X93Y76         LUT3 (Prop_lut3_I2_O)        0.105    25.542 r  zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1/O
                         net (fo=10, routed)          0.504    26.046    zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1_n_0
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.288    41.288    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[10]/C
                         clock pessimism              0.000    41.288    
                         clock uncertainty           -0.302    40.986    
    SLICE_X93Y76         FDSE (Setup_fdse_C_S)       -0.352    40.634    zsys_i/ADC/ROController_0/U0/cnt_limit_reg[10]
  -------------------------------------------------------------------
                         required time                         40.634    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 14.588    

Slack (MET) :             14.588ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/cnt_limit_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_1 rise@20.000ns)
  Data Path Delay:        3.519ns  (logic 0.589ns (16.739%)  route 2.930ns (83.261%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    2.527ns = ( 22.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992    20.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    21.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.450    22.527    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.379    22.906 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           1.570    24.476    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.105    24.581 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.856    25.437    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X93Y76         LUT3 (Prop_lut3_I2_O)        0.105    25.542 r  zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1/O
                         net (fo=10, routed)          0.504    26.046    zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1_n_0
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.288    41.288    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[1]/C
                         clock pessimism              0.000    41.288    
                         clock uncertainty           -0.302    40.986    
    SLICE_X93Y76         FDSE (Setup_fdse_C_S)       -0.352    40.634    zsys_i/ADC/ROController_0/U0/cnt_limit_reg[1]
  -------------------------------------------------------------------
                         required time                         40.634    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 14.588    

Slack (MET) :             14.588ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/cnt_limit_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_1 rise@20.000ns)
  Data Path Delay:        3.519ns  (logic 0.589ns (16.739%)  route 2.930ns (83.261%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    2.527ns = ( 22.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992    20.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    21.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.450    22.527    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.379    22.906 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           1.570    24.476    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.105    24.581 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.856    25.437    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X93Y76         LUT3 (Prop_lut3_I2_O)        0.105    25.542 r  zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1/O
                         net (fo=10, routed)          0.504    26.046    zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1_n_0
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.288    41.288    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[2]/C
                         clock pessimism              0.000    41.288    
                         clock uncertainty           -0.302    40.986    
    SLICE_X93Y76         FDSE (Setup_fdse_C_S)       -0.352    40.634    zsys_i/ADC/ROController_0/U0/cnt_limit_reg[2]
  -------------------------------------------------------------------
                         required time                         40.634    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 14.588    

Slack (MET) :             14.588ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/cnt_limit_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_1 rise@20.000ns)
  Data Path Delay:        3.519ns  (logic 0.589ns (16.739%)  route 2.930ns (83.261%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    2.527ns = ( 22.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992    20.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    21.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.450    22.527    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.379    22.906 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           1.570    24.476    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.105    24.581 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.856    25.437    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X93Y76         LUT3 (Prop_lut3_I2_O)        0.105    25.542 r  zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1/O
                         net (fo=10, routed)          0.504    26.046    zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1_n_0
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.288    41.288    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[3]/C
                         clock pessimism              0.000    41.288    
                         clock uncertainty           -0.302    40.986    
    SLICE_X93Y76         FDSE (Setup_fdse_C_S)       -0.352    40.634    zsys_i/ADC/ROController_0/U0/cnt_limit_reg[3]
  -------------------------------------------------------------------
                         required time                         40.634    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 14.588    

Slack (MET) :             14.588ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/cnt_limit_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_1 rise@20.000ns)
  Data Path Delay:        3.519ns  (logic 0.589ns (16.739%)  route 2.930ns (83.261%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    2.527ns = ( 22.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992    20.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    21.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.450    22.527    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.379    22.906 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           1.570    24.476    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.105    24.581 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.856    25.437    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X93Y76         LUT3 (Prop_lut3_I2_O)        0.105    25.542 r  zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1/O
                         net (fo=10, routed)          0.504    26.046    zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1_n_0
    SLICE_X93Y76         FDRE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.288    41.288    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y76         FDRE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[5]/C
                         clock pessimism              0.000    41.288    
                         clock uncertainty           -0.302    40.986    
    SLICE_X93Y76         FDRE (Setup_fdre_C_R)       -0.352    40.634    zsys_i/ADC/ROController_0/U0/cnt_limit_reg[5]
  -------------------------------------------------------------------
                         required time                         40.634    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 14.588    

Slack (MET) :             14.588ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/cnt_limit_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_1 rise@20.000ns)
  Data Path Delay:        3.519ns  (logic 0.589ns (16.739%)  route 2.930ns (83.261%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    2.527ns = ( 22.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992    20.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    21.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.450    22.527    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.379    22.906 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           1.570    24.476    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.105    24.581 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.856    25.437    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X93Y76         LUT3 (Prop_lut3_I2_O)        0.105    25.542 r  zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1/O
                         net (fo=10, routed)          0.504    26.046    zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1_n_0
    SLICE_X93Y76         FDRE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.288    41.288    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y76         FDRE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[6]/C
                         clock pessimism              0.000    41.288    
                         clock uncertainty           -0.302    40.986    
    SLICE_X93Y76         FDRE (Setup_fdre_C_R)       -0.352    40.634    zsys_i/ADC/ROController_0/U0/cnt_limit_reg[6]
  -------------------------------------------------------------------
                         required time                         40.634    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 14.588    

Slack (MET) :             14.588ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/cnt_limit_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_1 rise@20.000ns)
  Data Path Delay:        3.519ns  (logic 0.589ns (16.739%)  route 2.930ns (83.261%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    2.527ns = ( 22.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992    20.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    21.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.450    22.527    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.379    22.906 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           1.570    24.476    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.105    24.581 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.856    25.437    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X93Y76         LUT3 (Prop_lut3_I2_O)        0.105    25.542 r  zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1/O
                         net (fo=10, routed)          0.504    26.046    zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1_n_0
    SLICE_X93Y76         FDRE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.288    41.288    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y76         FDRE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[7]/C
                         clock pessimism              0.000    41.288    
                         clock uncertainty           -0.302    40.986    
    SLICE_X93Y76         FDRE (Setup_fdre_C_R)       -0.352    40.634    zsys_i/ADC/ROController_0/U0/cnt_limit_reg[7]
  -------------------------------------------------------------------
                         required time                         40.634    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 14.588    

Slack (MET) :             14.685ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/evcounter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_1 rise@20.000ns)
  Data Path Delay:        3.606ns  (logic 0.589ns (16.333%)  route 3.017ns (83.667%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    2.527ns = ( 22.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992    20.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    21.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.450    22.527    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.379    22.906 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           1.570    24.476    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.105    24.581 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.596    25.177    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X93Y75         LUT3 (Prop_lut3_I2_O)        0.105    25.282 r  zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_2/O
                         net (fo=23, routed)          0.851    26.133    zsys_i/ADC/ROController_0/U0/evcounter0
    SLICE_X91Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/evcounter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.288    41.288    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X91Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/evcounter_reg[4]/C
                         clock pessimism              0.000    41.288    
                         clock uncertainty           -0.302    40.986    
    SLICE_X91Y71         FDRE (Setup_fdre_C_CE)      -0.168    40.818    zsys_i/ADC/ROController_0/U0/evcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         40.818    
                         arrival time                         -26.133    
  -------------------------------------------------------------------
                         slack                                 14.685    

Slack (MET) :             14.685ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/evcounter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_1 rise@20.000ns)
  Data Path Delay:        3.606ns  (logic 0.589ns (16.333%)  route 3.017ns (83.667%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    2.527ns = ( 22.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992    20.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    21.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.450    22.527    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.379    22.906 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           1.570    24.476    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.105    24.581 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.596    25.177    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X93Y75         LUT3 (Prop_lut3_I2_O)        0.105    25.282 r  zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_2/O
                         net (fo=23, routed)          0.851    26.133    zsys_i/ADC/ROController_0/U0/evcounter0
    SLICE_X91Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/evcounter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.288    41.288    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X91Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/evcounter_reg[5]/C
                         clock pessimism              0.000    41.288    
                         clock uncertainty           -0.302    40.986    
    SLICE_X91Y71         FDRE (Setup_fdre_C_CE)      -0.168    40.818    zsys_i/ADC/ROController_0/U0/evcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         40.818    
                         arrival time                         -26.133    
  -------------------------------------------------------------------
                         slack                                 14.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/DRS4_trigger_type_reg/D
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.355%)  route 0.548ns (74.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.579     0.908    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           0.548     1.596    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.641 r  zsys_i/ADC/ROController_0/U0/DRS4_trigger_type_i_1/O
                         net (fo=1, routed)           0.000     1.641    zsys_i/ADC/ROController_0/U0/DRS4_trigger_type_i_1_n_0
    SLICE_X92Y75         FDRE                                         r  zsys_i/ADC/ROController_0/U0/DRS4_trigger_type_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.842     0.842    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X92Y75         FDRE                                         r  zsys_i/ADC/ROController_0/U0/DRS4_trigger_type_reg/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.302     1.144    
    SLICE_X92Y75         FDRE (Hold_fdre_C_D)         0.120     1.264    zsys_i/ADC/ROController_0/U0/DRS4_trigger_type_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/prev_DRS4_DWRITEn_reg/D
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.564%)  route 0.542ns (74.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.579     0.908    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.049 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           0.542     1.590    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X93Y75         LUT4 (Prop_lut4_I0_O)        0.045     1.635 r  zsys_i/ADC/ROController_0/U0/prev_DRS4_DWRITEn_i_1/O
                         net (fo=1, routed)           0.000     1.635    zsys_i/ADC/ROController_0/U0/prev_DRS4_DWRITEn_i_1_n_0
    SLICE_X93Y75         FDRE                                         r  zsys_i/ADC/ROController_0/U0/prev_DRS4_DWRITEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.842     0.842    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y75         FDRE                                         r  zsys_i/ADC/ROController_0/U0/prev_DRS4_DWRITEn_reg/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.302     1.144    
    SLICE_X93Y75         FDRE (Hold_fdre_C_D)         0.092     1.236    zsys_i/ADC/ROController_0/U0/prev_DRS4_DWRITEn_reg
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.231ns (23.278%)  route 0.761ns (76.722%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.579     0.908    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           0.712     1.760    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X93Y75         LUT4 (Prop_lut4_I3_O)        0.045     1.805 r  zsys_i/ADC/ROController_0/U0/busy_i_2/O
                         net (fo=1, routed)           0.050     1.855    zsys_i/ADC/ROController_0/U0/busy_i_2_n_0
    SLICE_X93Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.900 r  zsys_i/ADC/ROController_0/U0/busy_i_1/O
                         net (fo=1, routed)           0.000     1.900    zsys_i/ADC/ROController_0/U0/busy_i_1_n_0
    SLICE_X93Y75         FDRE                                         r  zsys_i/ADC/ROController_0/U0/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.842     0.842    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y75         FDRE                                         r  zsys_i/ADC/ROController_0/U0/busy_reg/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.302     1.144    
    SLICE_X93Y75         FDRE (Hold_fdre_C_D)         0.091     1.235    zsys_i/ADC/ROController_0/U0/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/wr_fifo_en_reg/D
                            (rising edge-triggered cell FDCE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.231ns (16.474%)  route 1.171ns (83.526%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.579     0.908    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           0.774     1.823    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.868 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.397     2.265    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X97Y75         LUT5 (Prop_lut5_I2_O)        0.045     2.310 r  zsys_i/ADC/ROController_0/U0/wr_fifo_en_i_1/O
                         net (fo=1, routed)           0.000     2.310    zsys_i/ADC/ROController_0/U0/wr_fifo_en
    SLICE_X97Y75         FDCE                                         r  zsys_i/ADC/ROController_0/U0/wr_fifo_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.842     0.842    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X97Y75         FDCE                                         r  zsys_i/ADC/ROController_0/U0/wr_fifo_en_reg/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.302     1.144    
    SLICE_X97Y75         FDCE (Hold_fdce_C_D)         0.091     1.235    zsys_i/ADC/ROController_0/U0/wr_fifo_en_reg
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.276ns (18.883%)  route 1.186ns (81.117%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.579     0.908    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.049 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           0.774     1.823    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.868 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.355     2.223    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X96Y77         LUT3 (Prop_lut3_I1_O)        0.045     2.268 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[1]_i_2/O
                         net (fo=1, routed)           0.056     2.324    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[1]_i_2_n_0
    SLICE_X96Y77         LUT6 (Prop_lut6_I4_O)        0.045     2.369 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[1]_i_1/O
                         net (fo=1, routed)           0.000     2.369    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[1]_i_1_n_0
    SLICE_X96Y77         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.845     0.845    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X96Y77         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.302     1.147    
    SLICE_X96Y77         FDCE (Hold_fdce_C_D)         0.091     1.238    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.137ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.231ns (15.768%)  route 1.234ns (84.232%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.579     0.908    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           0.774     1.823    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.868 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.460     2.328    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X97Y76         LUT5 (Prop_lut5_I0_O)        0.045     2.373 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_1/O
                         net (fo=1, routed)           0.000     2.373    zsys_i/ADC/ROController_0/U0/busy
    SLICE_X97Y76         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.843     0.843    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X97Y76         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[3]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.302     1.145    
    SLICE_X97Y76         FDCE (Hold_fdce_C_D)         0.091     1.236    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.231ns (15.168%)  route 1.292ns (84.832%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.579     0.908    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.049 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           0.774     1.823    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.868 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.518     2.386    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X97Y77         LUT4 (Prop_lut4_I1_O)        0.045     2.431 r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[2]_i_1/O
                         net (fo=1, routed)           0.000     2.431    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[2]_i_1_n_0
    SLICE_X97Y77         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.845     0.845    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X97Y77         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.302     1.147    
    SLICE_X97Y77         FDCE (Hold_fdce_C_D)         0.091     1.238    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/cnt_limit_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.231ns (16.424%)  route 1.176ns (83.576%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.579     0.908    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           0.774     1.823    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.868 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.265     2.133    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X93Y75         LUT3 (Prop_lut3_I2_O)        0.045     2.178 r  zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_2/O
                         net (fo=23, routed)          0.137     2.314    zsys_i/ADC/ROController_0/U0/evcounter0
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.843     0.843    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[0]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.302     1.145    
    SLICE_X93Y76         FDSE (Hold_fdse_C_CE)       -0.039     1.106    zsys_i/ADC/ROController_0/U0/cnt_limit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/cnt_limit_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.231ns (16.424%)  route 1.176ns (83.576%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.579     0.908    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           0.774     1.823    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.868 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.265     2.133    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X93Y75         LUT3 (Prop_lut3_I2_O)        0.045     2.178 r  zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_2/O
                         net (fo=23, routed)          0.137     2.314    zsys_i/ADC/ROController_0/U0/evcounter0
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.843     0.843    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[10]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.302     1.145    
    SLICE_X93Y76         FDSE (Hold_fdse_C_CE)       -0.039     1.106    zsys_i/ADC/ROController_0/U0/cnt_limit_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/cnt_limit_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ADCLK_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.231ns (16.424%)  route 1.176ns (83.576%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.579     0.908    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_dwrite_for_trigger_reg/Q
                         net (fo=5, routed)           0.774     1.823    zsys_i/ADC/ROController_0/U0/i_DRS4_DWRITEn
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.868 f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2/O
                         net (fo=6, routed)           0.265     2.133    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[3]_i_2_n_0
    SLICE_X93Y75         LUT3 (Prop_lut3_I2_O)        0.045     2.178 r  zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_2/O
                         net (fo=23, routed)          0.137     2.314    zsys_i/ADC/ROController_0/U0/evcounter0
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.843     0.843    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X93Y76         FDSE                                         r  zsys_i/ADC/ROController_0/U0/cnt_limit_reg[1]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.302     1.145    
    SLICE_X93Y76         FDSE (Hold_fdse_C_CE)       -0.039     1.106    zsys_i/ADC/ROController_0/U0/cnt_limit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  1.208    





---------------------------------------------------------------------------------------------------
From Clock:  Lclk0
  To Clock:  LCLK_bufg

Setup :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 MUXOUT_N[5]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes5_p/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.666ns  (LCLK_bufg rise@6.666ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.438ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            6.000ns
  Clock Path Skew:        0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 7.270 - 6.666 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  6.000     6.000    
    R2                                                0.000     6.000 f  MUXOUT_N[5] (IN)
                         net (fo=1, unset)            0.000     6.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[5].IBUFDS_DIFF_OUT_inst/ib
    R3                   IBUFDS (Prop_ibufds_IB_O)    0.438     6.438 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[5].IBUFDS_DIFF_OUT_inst/IBUFDS/O
                         net (fo=1, routed)           0.000     6.438    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch5_p
    ILOGIC_X1Y66         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes5_p/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      6.666     6.666 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.666 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          0.604     7.270    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y66         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes5_p/CLK
                         clock pessimism              0.000     7.270    
                         clock uncertainty           -0.035     7.234    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.016     7.250    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes5_p
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 MUXOUT_P[2]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes2_n/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.666ns  (LCLK_bufg rise@6.666ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.426ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            6.000ns
  Clock Path Skew:        0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.599ns = ( 7.265 - 6.666 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  6.000     6.000    
    T2                                                0.000     6.000 f  MUXOUT_P[2] (IN)
                         net (fo=1, unset)            0.000     6.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[2].IBUFDS_DIFF_OUT_inst/i
    T1                   IBUFDS (Prop_ibufds_IB_O)    0.426     6.426 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[2].IBUFDS_DIFF_OUT_inst/IBUFDS_0/O
                         net (fo=1, routed)           0.000     6.426    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch2_n
    ILOGIC_X1Y73         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes2_n/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      6.666     6.666 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.666 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          0.599     7.265    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y73         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes2_n/CLK
                         clock pessimism              0.000     7.265    
                         clock uncertainty           -0.035     7.229    
    ILOGIC_X1Y73         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.016     7.245    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes2_n
  -------------------------------------------------------------------
                         required time                          7.245    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 MUXOUT_P[5]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes5_n/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.666ns  (LCLK_bufg rise@6.666ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.429ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            6.000ns
  Clock Path Skew:        0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 7.270 - 6.666 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  6.000     6.000    
    R3                                                0.000     6.000 f  MUXOUT_P[5] (IN)
                         net (fo=1, unset)            0.000     6.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[5].IBUFDS_DIFF_OUT_inst/i
    R2                   IBUFDS (Prop_ibufds_IB_O)    0.429     6.429 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[5].IBUFDS_DIFF_OUT_inst/IBUFDS_0/O
                         net (fo=1, routed)           0.000     6.429    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch5_n
    ILOGIC_X1Y65         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes5_n/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      6.666     6.666 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.666 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          0.604     7.270    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y65         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes5_n/CLK
                         clock pessimism              0.000     7.270    
                         clock uncertainty           -0.035     7.234    
    ILOGIC_X1Y65         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.016     7.250    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes5_n
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 MUXOUT_N[7]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.666ns  (LCLK_bufg rise@6.666ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.430ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            6.000ns
  Clock Path Skew:        0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 7.273 - 6.666 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  6.000     6.000    
    J6                                                0.000     6.000 f  MUXOUT_N[7] (IN)
                         net (fo=1, unset)            0.000     6.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[7].IBUFDS_DIFF_OUT_inst/ib
    J7                   IBUFDS (Prop_ibufds_IB_O)    0.430     6.430 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[7].IBUFDS_DIFF_OUT_inst/IBUFDS/O
                         net (fo=1, routed)           0.000     6.430    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch7_p
    ILOGIC_X1Y96         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      6.666     6.666 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.666 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          0.607     7.273    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y96         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p/CLK
                         clock pessimism              0.000     7.273    
                         clock uncertainty           -0.035     7.237    
    ILOGIC_X1Y96         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.016     7.253    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_p
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 MUXOUT_N[4]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes4_p/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.666ns  (LCLK_bufg rise@6.666ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.418ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            6.000ns
  Clock Path Skew:        0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 7.270 - 6.666 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  6.000     6.000    
    P2                                                0.000     6.000 f  MUXOUT_N[4] (IN)
                         net (fo=1, unset)            0.000     6.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[4].IBUFDS_DIFF_OUT_inst/ib
    P3                   IBUFDS (Prop_ibufds_IB_O)    0.418     6.418 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[4].IBUFDS_DIFF_OUT_inst/IBUFDS/O
                         net (fo=1, routed)           0.000     6.418    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch4_p
    ILOGIC_X1Y64         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes4_p/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      6.666     6.666 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.666 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          0.604     7.270    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y64         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes4_p/CLK
                         clock pessimism              0.000     7.270    
                         clock uncertainty           -0.035     7.234    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.016     7.250    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes4_p
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 MUXOUT_N[2]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes2_p/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.666ns  (LCLK_bufg rise@6.666ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.413ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            6.000ns
  Clock Path Skew:        0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.599ns = ( 7.265 - 6.666 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  6.000     6.000    
    T1                                                0.000     6.000 f  MUXOUT_N[2] (IN)
                         net (fo=1, unset)            0.000     6.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[2].IBUFDS_DIFF_OUT_inst/ib
    T2                   IBUFDS (Prop_ibufds_IB_O)    0.413     6.413 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[2].IBUFDS_DIFF_OUT_inst/IBUFDS/O
                         net (fo=1, routed)           0.000     6.413    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch2_p
    ILOGIC_X1Y74         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes2_p/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      6.666     6.666 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.666 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          0.599     7.265    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y74         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes2_p/CLK
                         clock pessimism              0.000     7.265    
                         clock uncertainty           -0.035     7.229    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.016     7.245    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes2_p
  -------------------------------------------------------------------
                         required time                          7.245    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 MUXOUT_N[6]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_p/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.666ns  (LCLK_bufg rise@6.666ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.400ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            6.000ns
  Clock Path Skew:        0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.600ns = ( 7.266 - 6.666 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  6.000     6.000    
    M1                                                0.000     6.000 f  MUXOUT_N[6] (IN)
                         net (fo=1, unset)            0.000     6.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[6].IBUFDS_DIFF_OUT_inst/ib
    M2                   IBUFDS (Prop_ibufds_IB_O)    0.400     6.400 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[6].IBUFDS_DIFF_OUT_inst/IBUFDS/O
                         net (fo=1, routed)           0.000     6.400    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch6_p
    ILOGIC_X1Y70         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_p/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      6.666     6.666 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.666 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          0.600     7.266    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y70         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_p/CLK
                         clock pessimism              0.000     7.266    
                         clock uncertainty           -0.035     7.230    
    ILOGIC_X1Y70         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.016     7.246    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_p
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 MUXOUT_P[1]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_n/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.666ns  (LCLK_bufg rise@6.666ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.403ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            6.000ns
  Clock Path Skew:        0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 7.270 - 6.666 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  6.000     6.000    
    J2                                                0.000     6.000 f  MUXOUT_P[1] (IN)
                         net (fo=1, unset)            0.000     6.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[1].IBUFDS_DIFF_OUT_inst/i
    J1                   IBUFDS (Prop_ibufds_IB_O)    0.403     6.403 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[1].IBUFDS_DIFF_OUT_inst/IBUFDS_0/O
                         net (fo=1, routed)           0.000     6.403    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch1_n
    ILOGIC_X1Y83         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_n/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      6.666     6.666 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.666 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          0.604     7.270    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y83         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_n/CLK
                         clock pessimism              0.000     7.270    
                         clock uncertainty           -0.035     7.234    
    ILOGIC_X1Y83         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.016     7.250    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_n
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 MUXOUT_P[7]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.666ns  (LCLK_bufg rise@6.666ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.406ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            6.000ns
  Clock Path Skew:        0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 7.273 - 6.666 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  6.000     6.000    
    J7                                                0.000     6.000 f  MUXOUT_P[7] (IN)
                         net (fo=1, unset)            0.000     6.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[7].IBUFDS_DIFF_OUT_inst/i
    J6                   IBUFDS (Prop_ibufds_IB_O)    0.406     6.406 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[7].IBUFDS_DIFF_OUT_inst/IBUFDS_0/O
                         net (fo=1, routed)           0.000     6.406    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch7_n
    ILOGIC_X1Y95         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      6.666     6.666 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.666 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          0.607     7.273    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y95         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n/CLK
                         clock pessimism              0.000     7.273    
                         clock uncertainty           -0.035     7.237    
    ILOGIC_X1Y95         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.016     7.253    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 MUXOUT_P[6]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_n/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.666ns  (LCLK_bufg rise@6.666ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.399ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            6.000ns
  Clock Path Skew:        0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.600ns = ( 7.266 - 6.666 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  6.000     6.000    
    M2                                                0.000     6.000 f  MUXOUT_P[6] (IN)
                         net (fo=1, unset)            0.000     6.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[6].IBUFDS_DIFF_OUT_inst/i
    M1                   IBUFDS (Prop_ibufds_IB_O)    0.399     6.399 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[6].IBUFDS_DIFF_OUT_inst/IBUFDS_0/O
                         net (fo=1, routed)           0.000     6.399    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch6_n
    ILOGIC_X1Y69         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_n/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      6.666     6.666 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.666 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          0.600     7.266    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y69         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_n/CLK
                         clock pessimism              0.000     7.266    
                         clock uncertainty           -0.035     7.230    
    ILOGIC_X1Y69         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.016     7.246    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_n
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  0.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 MUXOUT_P[1]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_p/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (LCLK_bufg rise@0.000ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.822ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  3.000     3.000    
    J2                                                0.000     3.000 r  MUXOUT_P[1] (IN)
                         net (fo=1, unset)            0.000     3.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[1].IBUFDS_DIFF_OUT_inst/i
    J2                   IBUFDS (Prop_ibufds_I_O)     0.822     3.822 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[1].IBUFDS_DIFF_OUT_inst/IBUFDS/O
                         net (fo=1, routed)           0.000     3.822    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch1_p
    ILOGIC_X1Y84         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_p/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          1.556     1.556    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y84         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_p/CLK
                         clock pessimism              0.000     1.556    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.133     1.689    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_p
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 MUXOUT_N[0]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_even/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (LCLK_bufg rise@0.000ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.822ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  3.000     3.000    
    K5                                                0.000     3.000 r  MUXOUT_N[0] (IN)
                         net (fo=1, unset)            0.000     3.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[0].IBUFDS_DIFF_OUT_inst/ib
    K5                   IBUFDS (Prop_ibufds_I_O)     0.822     3.822 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[0].IBUFDS_DIFF_OUT_inst/IBUFDS_0/O
                         net (fo=1, routed)           0.000     3.822    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch0_n
    ILOGIC_X1Y85         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_even/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          1.556     1.556    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y85         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_even/CLK
                         clock pessimism              0.000     1.556    
    ILOGIC_X1Y85         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.133     1.689    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_even
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.134ns  (arrival time - required time)
  Source:                 MUXOUT_P[0]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (LCLK_bufg rise@0.000ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  3.000     3.000    
    J5                                                0.000     3.000 r  MUXOUT_P[0] (IN)
                         net (fo=1, unset)            0.000     3.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[0].IBUFDS_DIFF_OUT_inst/i
    J5                   IBUFDS (Prop_ibufds_I_O)     0.823     3.823 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[0].IBUFDS_DIFF_OUT_inst/IBUFDS/O
                         net (fo=1, routed)           0.000     3.823    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch0_p
    ILOGIC_X1Y86         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          1.556     1.556    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y86         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLK
                         clock pessimism              0.000     1.556    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.133     1.689    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           3.823    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.138ns  (arrival time - required time)
  Source:                 MUXOUT_N[7]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (LCLK_bufg rise@0.000ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.834ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        1.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  3.000     3.000    
    J6                                                0.000     3.000 r  MUXOUT_N[7] (IN)
                         net (fo=1, unset)            0.000     3.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[7].IBUFDS_DIFF_OUT_inst/ib
    J6                   IBUFDS (Prop_ibufds_I_O)     0.834     3.834 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[7].IBUFDS_DIFF_OUT_inst/IBUFDS_0/O
                         net (fo=1, routed)           0.000     3.834    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch7_n
    ILOGIC_X1Y95         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          1.563     1.563    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y95         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n/CLK
                         clock pessimism              0.000     1.563    
    ILOGIC_X1Y95         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.133     1.696    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           3.834    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.138ns  (arrival time - required time)
  Source:                 MUXOUT_N[3]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_n/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (LCLK_bufg rise@0.000ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  3.000     3.000    
    M7                                                0.000     3.000 r  MUXOUT_N[3] (IN)
                         net (fo=1, unset)            0.000     3.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[3].IBUFDS_DIFF_OUT_inst/ib
    M7                   IBUFDS (Prop_ibufds_I_O)     0.829     3.829 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[3].IBUFDS_DIFF_OUT_inst/IBUFDS_0/O
                         net (fo=1, routed)           0.000     3.829    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch3_n
    ILOGIC_X1Y87         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_n/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          1.558     1.558    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y87         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_n/CLK
                         clock pessimism              0.000     1.558    
    ILOGIC_X1Y87         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.133     1.691    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_n
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           3.829    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.139ns  (arrival time - required time)
  Source:                 MUXOUT_P[3]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (LCLK_bufg rise@0.000ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.830ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  3.000     3.000    
    M8                                                0.000     3.000 r  MUXOUT_P[3] (IN)
                         net (fo=1, unset)            0.000     3.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[3].IBUFDS_DIFF_OUT_inst/i
    M8                   IBUFDS (Prop_ibufds_I_O)     0.830     3.830 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[3].IBUFDS_DIFF_OUT_inst/IBUFDS/O
                         net (fo=1, routed)           0.000     3.830    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch3_p
    ILOGIC_X1Y88         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          1.558     1.558    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y88         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/CLK
                         clock pessimism              0.000     1.558    
    ILOGIC_X1Y88         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.133     1.691    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           3.830    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.140ns  (arrival time - required time)
  Source:                 MUXOUT_N[4]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes4_n/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (LCLK_bufg rise@0.000ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  3.000     3.000    
    P2                                                0.000     3.000 r  MUXOUT_N[4] (IN)
                         net (fo=1, unset)            0.000     3.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[4].IBUFDS_DIFF_OUT_inst/ib
    P2                   IBUFDS (Prop_ibufds_I_O)     0.829     3.829 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[4].IBUFDS_DIFF_OUT_inst/IBUFDS_0/O
                         net (fo=1, routed)           0.000     3.829    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch4_n
    ILOGIC_X1Y63         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes4_n/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          1.556     1.556    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y63         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes4_n/CLK
                         clock pessimism              0.000     1.556    
    ILOGIC_X1Y63         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.133     1.689    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes4_n
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           3.829    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.142ns  (arrival time - required time)
  Source:                 MUXOUT_N[1]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_n/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (LCLK_bufg rise@0.000ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.831ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  3.000     3.000    
    J1                                                0.000     3.000 r  MUXOUT_N[1] (IN)
                         net (fo=1, unset)            0.000     3.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[1].IBUFDS_DIFF_OUT_inst/ib
    J1                   IBUFDS (Prop_ibufds_I_O)     0.831     3.831 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[1].IBUFDS_DIFF_OUT_inst/IBUFDS_0/O
                         net (fo=1, routed)           0.000     3.831    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch1_n
    ILOGIC_X1Y83         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_n/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          1.556     1.556    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y83         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_n/CLK
                         clock pessimism              0.000     1.556    
    ILOGIC_X1Y83         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.133     1.689    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes1_n
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           3.831    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.143ns  (arrival time - required time)
  Source:                 MUXOUT_N[6]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_n/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (LCLK_bufg rise@0.000ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        1.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  3.000     3.000    
    M1                                                0.000     3.000 r  MUXOUT_N[6] (IN)
                         net (fo=1, unset)            0.000     3.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[6].IBUFDS_DIFF_OUT_inst/ib
    M1                   IBUFDS (Prop_ibufds_I_O)     0.826     3.826 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[6].IBUFDS_DIFF_OUT_inst/IBUFDS_0/O
                         net (fo=1, routed)           0.000     3.826    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch6_n
    ILOGIC_X1Y69         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_n/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          1.550     1.550    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y69         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_n/CLK
                         clock pessimism              0.000     1.550    
    ILOGIC_X1Y69         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.133     1.683    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_n
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           3.826    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.145ns  (arrival time - required time)
  Source:                 MUXOUT_P[6]
                            (input port clocked by Lclk0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_p/D
                            (rising edge-triggered cell ISERDESE2 clocked by LCLK_bufg  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             LCLK_bufg
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (LCLK_bufg rise@0.000ns - Lclk0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.827ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        1.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Lclk0 rise edge)      0.000     0.000 r  
                         input delay                  3.000     3.000    
    M2                                                0.000     3.000 r  MUXOUT_P[6] (IN)
                         net (fo=1, unset)            0.000     3.000    zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[6].IBUFDS_DIFF_OUT_inst/i
    M2                   IBUFDS (Prop_ibufds_I_O)     0.827     3.827 r  zsys_i/Vibufds_diff_out_0/U0/adc_buf_gen[6].IBUFDS_DIFF_OUT_inst/IBUFDS/O
                         net (fo=1, routed)           0.000     3.827    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_data_in_ch6_p
    ILOGIC_X1Y70         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_p/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_LCLK/O
                         net (fo=36, routed)          1.550     1.550    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_Lclk
    ILOGIC_X1Y70         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_p/CLK
                         clock pessimism              0.000     1.550    
    ILOGIC_X1Y70         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.133     1.683    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes6_p
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           3.827    
  -------------------------------------------------------------------
                         slack                                  2.145    





---------------------------------------------------------------------------------------------------
From Clock:  ADCLK_bufg
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 zsys_i/ADC/ROController_0/U0/evcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 1.247ns (18.288%)  route 5.572ns (81.712%))
  Logic Levels:           5  (LUT1=3 LUT6=2)
  Clock Path Skew:        0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 12.266 - 10.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.448     1.448    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X91Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/evcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y70         FDRE (Prop_fdre_C_Q)         0.379     1.827 r  zsys_i/ADC/ROController_0/U0/evcounter_reg[2]/Q
                         net (fo=6, routed)           1.208     3.035    zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[2]
    SLICE_X72Y69         LUT1 (Prop_lut1_I0_O)        0.106     3.141 r  zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[2]_buf/O
                         net (fo=2, routed)           0.923     4.064    zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[2]_buf_1
    SLICE_X90Y70         LUT6 (Prop_lut6_I5_O)        0.268     4.332 f  zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_7/O
                         net (fo=1, routed)           0.915     5.246    zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_7_n_0
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.106     5.352 f  zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_7_n_0_buf/O
                         net (fo=1, routed)           0.805     6.157    zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_7_n_0_buf_1
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.283     6.440 r  zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_1/O
                         net (fo=1, routed)           0.898     7.339    zsys_i/ADC/ROController_0/U0/data_to_send[1]
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.105     7.444 r  zsys_i/ADC/ROController_0/U0/data_to_send[1]_buf/O
                         net (fo=1, routed)           0.823     8.267    zsys_i/ADC/ROController_0/U0/data_to_send[1]_buf_1
    SLICE_X88Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.290    12.266    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X88Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[1]/C
                         clock pessimism              0.000    12.266    
                         clock uncertainty           -0.154    12.111    
    SLICE_X88Y70         FDRE (Setup_fdre_C_D)       -0.174    11.937    zsys_i/ADC/ROController_0/U0/data_to_send_reg[1]
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 zsys_i/ADC/ROController_0/U0/evcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 1.257ns (19.735%)  route 5.113ns (80.265%))
  Logic Levels:           5  (LUT1=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.446     1.446    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X91Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/evcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.379     1.825 f  zsys_i/ADC/ROController_0/U0/evcounter_reg[6]/Q
                         net (fo=5, routed)           0.938     2.763    zsys_i/ADC/ROController_0/U0/sel0[2]
    SLICE_X75Y71         LUT1 (Prop_lut1_I0_O)        0.108     2.871 f  zsys_i/ADC/ROController_0/U0/sel0[2]_buf/O
                         net (fo=3, routed)           0.880     3.751    zsys_i/ADC/ROController_0/U0/sel0[2]_buf_1
    SLICE_X89Y72         LUT4 (Prop_lut4_I1_O)        0.267     4.018 r  zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_3/O
                         net (fo=1, routed)           0.895     4.913    zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_3_n_0
    SLICE_X76Y72         LUT1 (Prop_lut1_I0_O)        0.127     5.040 r  zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_3_n_0_buf/O
                         net (fo=2, routed)           0.958     5.998    zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_3_n_0_buf_1
    SLICE_X88Y72         LUT6 (Prop_lut6_I4_O)        0.268     6.266 r  zsys_i/ADC/ROController_0/U0/data_to_send[13]_i_1/O
                         net (fo=1, routed)           0.765     7.031    zsys_i/ADC/ROController_0/U0/data_to_send[13]
    SLICE_X76Y72         LUT1 (Prop_lut1_I0_O)        0.108     7.139 r  zsys_i/ADC/ROController_0/U0/data_to_send[13]_buf/O
                         net (fo=1, routed)           0.676     7.816    zsys_i/ADC/ROController_0/U0/data_to_send[13]_buf_1
    SLICE_X88Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.288    12.264    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X88Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[13]/C
                         clock pessimism              0.000    12.264    
                         clock uncertainty           -0.154    12.109    
    SLICE_X88Y72         FDRE (Setup_fdre_C_D)       -0.208    11.901    zsys_i/ADC/ROController_0/U0/data_to_send_reg[13]
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 zsys_i/ADC/ROController_0/U0/evcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 1.247ns (21.791%)  route 4.475ns (78.209%))
  Logic Levels:           5  (LUT1=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.445     1.445    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X91Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/evcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.379     1.824 f  zsys_i/ADC/ROController_0/U0/evcounter_reg[11]/Q
                         net (fo=4, routed)           0.896     2.720    zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[11]
    SLICE_X77Y72         LUT1 (Prop_lut1_I0_O)        0.107     2.827 f  zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[11]_buf/O
                         net (fo=4, routed)           1.155     3.982    zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[11]_buf_1
    SLICE_X90Y72         LUT5 (Prop_lut5_I4_O)        0.274     4.256 r  zsys_i/ADC/ROController_0/U0/data_to_send[20]_i_2/O
                         net (fo=1, routed)           0.631     4.887    zsys_i/ADC/ROController_0/U0/data_to_send[20]_i_2_n_0
    SLICE_X91Y81         LUT1 (Prop_lut1_I0_O)        0.107     4.994 r  zsys_i/ADC/ROController_0/U0/data_to_send[20]_i_2_n_0_buf/O
                         net (fo=1, routed)           0.568     5.562    zsys_i/ADC/ROController_0/U0/data_to_send[20]_i_2_n_0_buf_1
    SLICE_X90Y71         LUT6 (Prop_lut6_I5_O)        0.274     5.836 r  zsys_i/ADC/ROController_0/U0/data_to_send[20]_i_1/O
                         net (fo=1, routed)           0.652     6.488    zsys_i/ADC/ROController_0/U0/data_to_send[20]
    SLICE_X90Y80         LUT1 (Prop_lut1_I0_O)        0.106     6.594 r  zsys_i/ADC/ROController_0/U0/data_to_send[20]_buf/O
                         net (fo=1, routed)           0.574     7.167    zsys_i/ADC/ROController_0/U0/data_to_send[20]_buf_1
    SLICE_X90Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.288    12.264    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X90Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[20]/C
                         clock pessimism              0.000    12.264    
                         clock uncertainty           -0.154    12.109    
    SLICE_X90Y71         FDRE (Setup_fdre_C_D)       -0.178    11.931    zsys_i/ADC/ROController_0/U0/data_to_send_reg[20]
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 zsys_i/ADC/ROController_0/U0/evcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 1.232ns (21.644%)  route 4.460ns (78.356%))
  Logic Levels:           5  (LUT1=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.445     1.445    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X91Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/evcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.379     1.824 f  zsys_i/ADC/ROController_0/U0/evcounter_reg[9]/Q
                         net (fo=5, routed)           0.898     2.722    zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[9]
    SLICE_X77Y72         LUT1 (Prop_lut1_I0_O)        0.110     2.832 f  zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[9]_buf/O
                         net (fo=3, routed)           1.001     3.833    zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[9]_buf_1
    SLICE_X90Y71         LUT5 (Prop_lut5_I3_O)        0.268     4.101 r  zsys_i/ADC/ROController_0/U0/data_to_send[22]_i_3/O
                         net (fo=1, routed)           0.674     4.775    zsys_i/ADC/ROController_0/U0/data_to_send[22]_i_3_n_0
    SLICE_X90Y80         LUT1 (Prop_lut1_I0_O)        0.105     4.880 r  zsys_i/ADC/ROController_0/U0/data_to_send[22]_i_3_n_0_buf/O
                         net (fo=2, routed)           0.560     5.440    zsys_i/ADC/ROController_0/U0/data_to_send[22]_i_3_n_0_buf_1
    SLICE_X90Y71         LUT6 (Prop_lut6_I4_O)        0.264     5.704 r  zsys_i/ADC/ROController_0/U0/data_to_send[21]_i_1/O
                         net (fo=1, routed)           0.641     6.345    zsys_i/ADC/ROController_0/U0/data_to_send[21]
    SLICE_X90Y80         LUT1 (Prop_lut1_I0_O)        0.106     6.451 r  zsys_i/ADC/ROController_0/U0/data_to_send[21]_buf/O
                         net (fo=1, routed)           0.686     7.137    zsys_i/ADC/ROController_0/U0/data_to_send[21]_buf_1
    SLICE_X90Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.288    12.264    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X90Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[21]/C
                         clock pessimism              0.000    12.264    
                         clock uncertainty           -0.154    12.109    
    SLICE_X90Y71         FDRE (Setup_fdre_C_D)       -0.205    11.904    zsys_i/ADC/ROController_0/U0/data_to_send_reg[21]
  -------------------------------------------------------------------
                         required time                         11.904    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 zsys_i/ADC/ROController_0/U0/evcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.256ns (22.184%)  route 4.406ns (77.816%))
  Logic Levels:           5  (LUT1=3 LUT6=2)
  Clock Path Skew:        0.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 12.262 - 10.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.445     1.445    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X91Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/evcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.379     1.824 r  zsys_i/ADC/ROController_0/U0/evcounter_reg[10]/Q
                         net (fo=5, routed)           0.778     2.602    zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[10]
    SLICE_X77Y72         LUT1 (Prop_lut1_I0_O)        0.108     2.710 r  zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[10]_buf/O
                         net (fo=3, routed)           0.938     3.648    zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[10]_buf_1
    SLICE_X90Y72         LUT6 (Prop_lut6_I5_O)        0.275     3.923 f  zsys_i/ADC/ROController_0/U0/data_to_send[17]_i_6/O
                         net (fo=1, routed)           0.689     4.612    zsys_i/ADC/ROController_0/U0/data_to_send[17]_i_6_n_0
    SLICE_X78Y72         LUT1 (Prop_lut1_I0_O)        0.106     4.718 f  zsys_i/ADC/ROController_0/U0/data_to_send[17]_i_6_n_0_buf/O
                         net (fo=1, routed)           0.849     5.567    zsys_i/ADC/ROController_0/U0/data_to_send[17]_i_6_n_0_buf_1
    SLICE_X89Y73         LUT6 (Prop_lut6_I5_O)        0.283     5.850 r  zsys_i/ADC/ROController_0/U0/data_to_send[17]_i_1/O
                         net (fo=1, routed)           0.552     6.402    zsys_i/ADC/ROController_0/U0/data_to_send[17]
    SLICE_X78Y73         LUT1 (Prop_lut1_I0_O)        0.105     6.507 r  zsys_i/ADC/ROController_0/U0/data_to_send[17]_buf/O
                         net (fo=1, routed)           0.599     7.107    zsys_i/ADC/ROController_0/U0/data_to_send[17]_buf_1
    SLICE_X89Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.286    12.262    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X89Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[17]/C
                         clock pessimism              0.000    12.262    
                         clock uncertainty           -0.154    12.107    
    SLICE_X89Y73         FDRE (Setup_fdre_C_D)       -0.206    11.901    zsys_i/ADC/ROController_0/U0/data_to_send_reg[17]
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 zsys_i/ADC/ROController_0/U0/DRS4_trigger_type_reg/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_sequential_read_proc_st_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.916ns (16.506%)  route 4.633ns (83.494%))
  Logic Levels:           3  (LUT1=2 LUT6=1)
  Clock Path Skew:        0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 12.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.443     1.443    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X92Y75         FDRE                                         r  zsys_i/ADC/ROController_0/U0/DRS4_trigger_type_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75         FDRE (Prop_fdre_C_Q)         0.433     1.876 f  zsys_i/ADC/ROController_0/U0/DRS4_trigger_type_reg/Q
                         net (fo=1, routed)           1.220     3.096    zsys_i/ADC/ROController_0/U0/DRS4_trigger_type_reg_n_0
    SLICE_X68Y74         LUT1 (Prop_lut1_I0_O)        0.108     3.204 f  zsys_i/ADC/ROController_0/U0/DRS4_trigger_type_reg_n_0_buf/O
                         net (fo=1, routed)           1.245     4.448    zsys_i/ADC/ROController_0/U0/DRS4_trigger_type_reg_n_0_buf_1
    SLICE_X92Y74         LUT6 (Prop_lut6_I3_O)        0.267     4.715 r  zsys_i/ADC/ROController_0/U0/FSM_sequential_read_proc_st[0]_i_1/O
                         net (fo=1, routed)           1.070     5.785    zsys_i/ADC/ROController_0/U0/FSM_sequential_read_proc_st[0]_i_1_n_0
    SLICE_X68Y74         LUT1 (Prop_lut1_I0_O)        0.108     5.893 r  zsys_i/ADC/ROController_0/U0/FSM_sequential_read_proc_st[0]_i_1_n_0_buf/O
                         net (fo=1, routed)           1.099     6.992    zsys_i/ADC/ROController_0/U0/FSM_sequential_read_proc_st[0]_i_1_n_0_buf_1
    SLICE_X92Y74         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_sequential_read_proc_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.287    12.263    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X92Y74         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_sequential_read_proc_st_reg[0]/C
                         clock pessimism              0.000    12.263    
                         clock uncertainty           -0.154    12.108    
    SLICE_X92Y74         FDCE (Setup_fdce_C_D)       -0.185    11.923    zsys_i/ADC/ROController_0/U0/FSM_sequential_read_proc_st_reg[0]
  -------------------------------------------------------------------
                         required time                         11.923    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 zsys_i/ADC/ROController_0/U0/evcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.967ns (18.814%)  route 4.173ns (81.185%))
  Logic Levels:           4  (LUT1=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 12.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.448     1.448    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X91Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/evcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y70         FDRE (Prop_fdre_C_Q)         0.379     1.827 f  zsys_i/ADC/ROController_0/U0/evcounter_reg[1]/Q
                         net (fo=5, routed)           1.060     2.887    zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[1]
    SLICE_X73Y70         LUT1 (Prop_lut1_I0_O)        0.108     2.995 f  zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[1]_buf/O
                         net (fo=3, routed)           1.245     4.240    zsys_i/ADC/ROController_0/U0/evcounter_reg_n_0_[1]_buf_1
    SLICE_X89Y69         LUT4 (Prop_lut4_I2_O)        0.267     4.507 r  zsys_i/ADC/ROController_0/U0/data_to_send[5]_i_2/O
                         net (fo=1, routed)           0.331     4.838    zsys_i/ADC/ROController_0/U0/data_to_send[5]_i_2_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I5_O)        0.105     4.943 r  zsys_i/ADC/ROController_0/U0/data_to_send[5]_i_1/O
                         net (fo=1, routed)           0.747     5.689    zsys_i/ADC/ROController_0/U0/data_to_send[5]
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.108     5.797 r  zsys_i/ADC/ROController_0/U0/data_to_send[5]_buf/O
                         net (fo=1, routed)           0.790     6.588    zsys_i/ADC/ROController_0/U0/data_to_send[5]_buf_1
    SLICE_X88Y69         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.291    12.267    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X88Y69         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[5]/C
                         clock pessimism              0.000    12.267    
                         clock uncertainty           -0.154    12.112    
    SLICE_X88Y69         FDRE (Setup_fdre_C_D)       -0.185    11.927    zsys_i/ADC/ROController_0/U0/data_to_send_reg[5]
  -------------------------------------------------------------------
                         required time                         11.927    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 zsys_i/ADC/ROController_0/U0/evcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.967ns (20.422%)  route 3.768ns (79.578%))
  Logic Levels:           4  (LUT1=2 LUT6=2)
  Clock Path Skew:        0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.446     1.446    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X91Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/evcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.379     1.825 r  zsys_i/ADC/ROController_0/U0/evcounter_reg[6]/Q
                         net (fo=5, routed)           0.938     2.763    zsys_i/ADC/ROController_0/U0/sel0[2]
    SLICE_X75Y71         LUT1 (Prop_lut1_I0_O)        0.108     2.871 r  zsys_i/ADC/ROController_0/U0/sel0[2]_buf/O
                         net (fo=3, routed)           0.770     3.641    zsys_i/ADC/ROController_0/U0/sel0[2]_buf_1
    SLICE_X89Y71         LUT6 (Prop_lut6_I5_O)        0.267     3.908 f  zsys_i/ADC/ROController_0/U0/data_to_send[10]_i_2/O
                         net (fo=1, routed)           0.511     4.419    zsys_i/ADC/ROController_0/U0/data_to_send[10]_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.105     4.524 r  zsys_i/ADC/ROController_0/U0/data_to_send[10]_i_1/O
                         net (fo=1, routed)           0.750     5.274    zsys_i/ADC/ROController_0/U0/data_to_send[10]
    SLICE_X75Y71         LUT1 (Prop_lut1_I0_O)        0.108     5.382 r  zsys_i/ADC/ROController_0/U0/data_to_send[10]_buf/O
                         net (fo=1, routed)           0.799     6.181    zsys_i/ADC/ROController_0/U0/data_to_send[10]_buf_1
    SLICE_X89Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.288    12.264    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X89Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[10]/C
                         clock pessimism              0.000    12.264    
                         clock uncertainty           -0.154    12.109    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)       -0.217    11.892    zsys_i/ADC/ROController_0/U0/data_to_send_reg[10]
  -------------------------------------------------------------------
                         required time                         11.892    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 zsys_i/ADC/ROController_0/U0/evcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.149ns (23.246%)  route 3.794ns (76.754%))
  Logic Levels:           4  (LUT1=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.446     1.446    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X91Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/evcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.379     1.825 r  zsys_i/ADC/ROController_0/U0/evcounter_reg[6]/Q
                         net (fo=5, routed)           0.938     2.763    zsys_i/ADC/ROController_0/U0/sel0[2]
    SLICE_X75Y71         LUT1 (Prop_lut1_I0_O)        0.108     2.871 r  zsys_i/ADC/ROController_0/U0/sel0[2]_buf/O
                         net (fo=3, routed)           0.880     3.751    zsys_i/ADC/ROController_0/U0/sel0[2]_buf_1
    SLICE_X89Y72         LUT4 (Prop_lut4_I1_O)        0.267     4.018 f  zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_3/O
                         net (fo=1, routed)           0.895     4.913    zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_3_n_0
    SLICE_X76Y72         LUT1 (Prop_lut1_I0_O)        0.127     5.040 f  zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_3_n_0_buf/O
                         net (fo=2, routed)           1.080     6.121    zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_3_n_0_buf_1
    SLICE_X88Y72         LUT6 (Prop_lut6_I1_O)        0.268     6.389 r  zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_1/O
                         net (fo=1, routed)           0.000     6.389    zsys_i/ADC/ROController_0/U0/data_to_send[14]
    SLICE_X88Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.288    12.264    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X88Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[14]/C
                         clock pessimism              0.000    12.264    
                         clock uncertainty           -0.154    12.109    
    SLICE_X88Y72         FDRE (Setup_fdre_C_D)        0.074    12.183    zsys_i/ADC/ROController_0/U0/data_to_send_reg[14]
  -------------------------------------------------------------------
                         required time                         12.183    
                         arrival time                          -6.389    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 zsys_i/ADC/ROController_0/U0/evcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.069ns (22.154%)  route 3.756ns (77.846%))
  Logic Levels:           5  (LUT1=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.446     1.446    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X91Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/evcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.379     1.825 f  zsys_i/ADC/ROController_0/U0/evcounter_reg[7]/Q
                         net (fo=5, routed)           0.895     2.720    zsys_i/ADC/ROController_0/U0/sel0[3]
    SLICE_X77Y70         LUT1 (Prop_lut1_I0_O)        0.108     2.828 f  zsys_i/ADC/ROController_0/U0/sel0[3]_buf/O
                         net (fo=3, routed)           0.688     3.517    zsys_i/ADC/ROController_0/U0/sel0[3]_buf_1
    SLICE_X89Y72         LUT4 (Prop_lut4_I3_O)        0.267     3.784 r  zsys_i/ADC/ROController_0/U0/data_to_send[12]_i_2/O
                         net (fo=1, routed)           0.518     4.301    zsys_i/ADC/ROController_0/U0/data_to_send[12]_i_2_n_0
    SLICE_X89Y80         LUT1 (Prop_lut1_I0_O)        0.105     4.406 r  zsys_i/ADC/ROController_0/U0/data_to_send[12]_i_2_n_0_buf/O
                         net (fo=1, routed)           0.680     5.086    zsys_i/ADC/ROController_0/U0/data_to_send[12]_i_2_n_0_buf_1
    SLICE_X88Y72         LUT6 (Prop_lut6_I5_O)        0.105     5.191 r  zsys_i/ADC/ROController_0/U0/data_to_send[12]_i_1/O
                         net (fo=1, routed)           0.514     5.705    zsys_i/ADC/ROController_0/U0/data_to_send[12]
    SLICE_X89Y80         LUT1 (Prop_lut1_I0_O)        0.105     5.810 r  zsys_i/ADC/ROController_0/U0/data_to_send[12]_buf/O
                         net (fo=1, routed)           0.462     6.271    zsys_i/ADC/ROController_0/U0/data_to_send[12]_buf_1
    SLICE_X88Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.288    12.264    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X88Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[12]/C
                         clock pessimism              0.000    12.264    
                         clock uncertainty           -0.154    12.109    
    SLICE_X88Y72         FDRE (Setup_fdre_C_D)       -0.015    12.094    zsys_i/ADC/ROController_0/U0/data_to_send_reg[12]
  -------------------------------------------------------------------
                         required time                         12.094    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  5.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.177ns (17.310%)  route 0.846ns (82.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.613     0.613    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y86         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177     0.790 r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/Q3
                         net (fo=4, routed)           0.846     1.635    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[7]
    SLICE_X100Y80        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.875     1.235    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X100Y80        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     1.235    
                         clock uncertainty            0.154     1.389    
    SLICE_X100Y80        FDRE (Hold_fdre_C_D)         0.063     1.452    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.177ns (17.785%)  route 0.818ns (82.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.615     0.615    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y88         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177     0.792 r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/Q3
                         net (fo=3, routed)           0.818     1.610    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[3]
    SLICE_X94Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.848     1.208    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X94Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.154     1.362    
    SLICE_X94Y80         FDRE (Hold_fdre_C_D)         0.063     1.425    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.177ns (16.677%)  route 0.884ns (83.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.613     0.613    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y86         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     0.790 r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/Q6
                         net (fo=4, routed)           0.884     1.674    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[1]
    SLICE_X99Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.875     1.235    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X99Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000     1.235    
                         clock uncertainty            0.154     1.389    
    SLICE_X99Y80         FDRE (Hold_fdre_C_D)         0.070     1.459    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.177ns (16.473%)  route 0.897ns (83.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.615     0.615    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y88         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     0.792 r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/Q4
                         net (fo=3, routed)           0.897     1.689    u_ila_0/inst/ila_core_inst/probe1[5]
    SLICE_X88Y80         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.846     1.206    u_ila_0/inst/ila_core_inst/clk
    SLICE_X88Y80         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.154     1.360    
    SLICE_X88Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.469    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.177ns (16.797%)  route 0.877ns (83.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.617     0.617    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y95         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177     0.794 r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n/Q1
                         net (fo=3, routed)           0.877     1.670    u_ila_0/inst/ila_core_inst/probe0[10]
    SLICE_X88Y75         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.840     1.200    u_ila_0/inst/ila_core_inst/clk
    SLICE_X88Y75         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.154     1.354    
    SLICE_X88Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.448    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.222ns (20.790%)  route 0.846ns (79.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.617     0.617    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y95         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177     0.794 r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes7_n/Q5
                         net (fo=3, routed)           0.846     1.640    u_ila_0/inst/ila_core_inst/probe0[2]
    SLICE_X97Y85         LUT3 (Prop_lut3_I1_O)        0.045     1.685 r  u_ila_0/inst/ila_core_inst/probeDelay1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.685    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2]
    SLICE_X97Y85         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.853     1.213    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X97Y85         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.154     1.367    
    SLICE_X97Y85         FDRE (Hold_fdre_C_D)         0.092     1.459    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.177ns (17.139%)  route 0.856ns (82.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.615     0.615    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y88         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     0.792 r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/Q4
                         net (fo=3, routed)           0.856     1.647    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[1]
    SLICE_X94Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.848     1.208    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X94Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.154     1.362    
    SLICE_X94Y80         FDRE (Hold_fdre_C_D)         0.052     1.414    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.177ns (16.309%)  route 0.908ns (83.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.613     0.613    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y86         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177     0.790 r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/Q2
                         net (fo=4, routed)           0.908     1.698    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[9]
    SLICE_X99Y81         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.876     1.236    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X99Y81         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.000     1.236    
                         clock uncertainty            0.154     1.390    
    SLICE_X99Y81         FDRE (Hold_fdre_C_D)         0.070     1.460    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.177ns (16.528%)  route 0.894ns (83.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.613     0.613    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y86         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177     0.790 r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes0_odd/Q1
                         net (fo=4, routed)           0.894     1.684    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[11]
    SLICE_X100Y80        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.875     1.235    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X100Y80        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.000     1.235    
                         clock uncertainty            0.154     1.389    
    SLICE_X100Y80        FDRE (Hold_fdre_C_D)         0.052     1.441    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.177ns (16.077%)  route 0.924ns (83.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.615     0.615    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    ILOGIC_X1Y88         ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     0.792 r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/iserdes3_p/Q6
                         net (fo=3, routed)           0.924     1.716    u_ila_0/inst/ila_core_inst/probe1[1]
    SLICE_X88Y75         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.840     1.200    u_ila_0/inst/ila_core_inst/clk
    SLICE_X88Y75         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.154     1.354    
    SLICE_X88Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.469    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.802ns (16.485%)  route 4.063ns (83.515%))
  Logic Levels:           4  (LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.452     2.529    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDCE (Prop_fdce_C_Q)         0.379     2.908 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[5]/Q
                         net (fo=6, routed)           1.241     4.149    zsys_i/ADC/ROController_0/U0/i_stop_cell[5]
    SLICE_X84Y72         LUT6 (Prop_lut6_I2_O)        0.105     4.254 r  zsys_i/ADC/ROController_0/U0/data_to_send[10]_i_7/O
                         net (fo=1, routed)           0.618     4.872    zsys_i/ADC/ROController_0/U0/data_to_send[10]_i_7_n_0
    SLICE_X87Y70         LUT5 (Prop_lut5_I1_O)        0.105     4.977 r  zsys_i/ADC/ROController_0/U0/data_to_send[10]_i_3/O
                         net (fo=1, routed)           0.655     5.632    zsys_i/ADC/ROController_0/U0/data_to_send[10]_i_3_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I1_O)        0.105     5.737 r  zsys_i/ADC/ROController_0/U0/data_to_send[10]_i_1/O
                         net (fo=1, routed)           0.750     6.487    zsys_i/ADC/ROController_0/U0/data_to_send[10]
    SLICE_X75Y71         LUT1 (Prop_lut1_I0_O)        0.108     6.595 r  zsys_i/ADC/ROController_0/U0/data_to_send[10]_buf/O
                         net (fo=1, routed)           0.799     7.394    zsys_i/ADC/ROController_0/U0/data_to_send[10]_buf_1
    SLICE_X89Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.288    12.264    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X89Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[10]/C
                         clock pessimism              0.000    12.264    
                         clock uncertainty           -0.337    11.926    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)       -0.217    11.709    zsys_i/ADC/ROController_0/U0/data_to_send_reg[10]
  -------------------------------------------------------------------
                         required time                         11.709    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.802ns (17.204%)  route 3.860ns (82.796%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.452     2.529    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDCE (Prop_fdce_C_Q)         0.379     2.908 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/Q
                         net (fo=6, routed)           1.190     4.098    zsys_i/ADC/ROController_0/U0/i_stop_cell[6]
    SLICE_X84Y70         LUT3 (Prop_lut3_I1_O)        0.105     4.203 f  zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_7/O
                         net (fo=1, routed)           0.725     4.927    zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_7_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I1_O)        0.105     5.032 r  zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_2/O
                         net (fo=3, routed)           0.504     5.537    zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_2_n_0
    SLICE_X88Y72         LUT6 (Prop_lut6_I5_O)        0.105     5.642 r  zsys_i/ADC/ROController_0/U0/data_to_send[13]_i_1/O
                         net (fo=1, routed)           0.765     6.407    zsys_i/ADC/ROController_0/U0/data_to_send[13]
    SLICE_X76Y72         LUT1 (Prop_lut1_I0_O)        0.108     6.515 r  zsys_i/ADC/ROController_0/U0/data_to_send[13]_buf/O
                         net (fo=1, routed)           0.676     7.191    zsys_i/ADC/ROController_0/U0/data_to_send[13]_buf_1
    SLICE_X88Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.288    12.264    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X88Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[13]/C
                         clock pessimism              0.000    12.264    
                         clock uncertainty           -0.337    11.926    
    SLICE_X88Y72         FDRE (Setup_fdre_C_D)       -0.208    11.718    zsys_i/ADC/ROController_0/U0/data_to_send_reg[13]
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.802ns (18.588%)  route 3.513ns (81.412%))
  Logic Levels:           4  (LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 12.267 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.452     2.529    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDCE (Prop_fdce_C_Q)         0.379     2.908 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[3]/Q
                         net (fo=6, routed)           1.214     4.122    zsys_i/ADC/ROController_0/U0/i_stop_cell[3]
    SLICE_X84Y69         LUT5 (Prop_lut5_I2_O)        0.105     4.227 r  zsys_i/ADC/ROController_0/U0/data_to_send[6]_i_11/O
                         net (fo=1, routed)           0.315     4.542    zsys_i/ADC/ROController_0/U0/data_to_send[6]_i_11_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I4_O)        0.105     4.647 r  zsys_i/ADC/ROController_0/U0/data_to_send[6]_i_5/O
                         net (fo=2, routed)           0.447     5.094    zsys_i/ADC/ROController_0/U0/data_to_send[6]_i_5_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I3_O)        0.105     5.199 r  zsys_i/ADC/ROController_0/U0/data_to_send[5]_i_1/O
                         net (fo=1, routed)           0.747     5.946    zsys_i/ADC/ROController_0/U0/data_to_send[5]
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.108     6.054 r  zsys_i/ADC/ROController_0/U0/data_to_send[5]_buf/O
                         net (fo=1, routed)           0.790     6.844    zsys_i/ADC/ROController_0/U0/data_to_send[5]_buf_1
    SLICE_X88Y69         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.291    12.267    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X88Y69         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[5]/C
                         clock pessimism              0.000    12.267    
                         clock uncertainty           -0.337    11.929    
    SLICE_X88Y69         FDRE (Setup_fdre_C_D)       -0.185    11.744    zsys_i/ADC/ROController_0/U0/data_to_send_reg[5]
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.694ns (16.082%)  route 3.621ns (83.918%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 12.266 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.452     2.529    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDCE (Prop_fdce_C_Q)         0.379     2.908 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[0]/Q
                         net (fo=4, routed)           1.372     4.280    zsys_i/ADC/ROController_0/U0/i_stop_cell[0]
    SLICE_X82Y70         LUT6 (Prop_lut6_I0_O)        0.105     4.385 r  zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_6/O
                         net (fo=1, routed)           0.528     4.913    zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_6_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I4_O)        0.105     5.018 r  zsys_i/ADC/ROController_0/U0/data_to_send[1]_i_1/O
                         net (fo=1, routed)           0.898     5.916    zsys_i/ADC/ROController_0/U0/data_to_send[1]
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.105     6.021 r  zsys_i/ADC/ROController_0/U0/data_to_send[1]_buf/O
                         net (fo=1, routed)           0.823     6.844    zsys_i/ADC/ROController_0/U0/data_to_send[1]_buf_1
    SLICE_X88Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.290    12.266    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X88Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[1]/C
                         clock pessimism              0.000    12.266    
                         clock uncertainty           -0.337    11.928    
    SLICE_X88Y70         FDRE (Setup_fdre_C_D)       -0.174    11.754    zsys_i/ADC/ROController_0/U0/data_to_send_reg[1]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.799ns (19.086%)  route 3.387ns (80.914%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.452     2.529    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDCE (Prop_fdce_C_Q)         0.379     2.908 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/Q
                         net (fo=6, routed)           1.190     4.098    zsys_i/ADC/ROController_0/U0/i_stop_cell[6]
    SLICE_X84Y70         LUT3 (Prop_lut3_I1_O)        0.105     4.203 f  zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_7/O
                         net (fo=1, routed)           0.725     4.927    zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_7_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I1_O)        0.105     5.032 r  zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_2/O
                         net (fo=3, routed)           0.497     5.530    zsys_i/ADC/ROController_0/U0/data_to_send[14]_i_2_n_0
    SLICE_X88Y72         LUT6 (Prop_lut6_I3_O)        0.105     5.635 r  zsys_i/ADC/ROController_0/U0/data_to_send[12]_i_1/O
                         net (fo=1, routed)           0.514     6.149    zsys_i/ADC/ROController_0/U0/data_to_send[12]
    SLICE_X89Y80         LUT1 (Prop_lut1_I0_O)        0.105     6.254 r  zsys_i/ADC/ROController_0/U0/data_to_send[12]_buf/O
                         net (fo=1, routed)           0.462     6.715    zsys_i/ADC/ROController_0/U0/data_to_send[12]_buf_1
    SLICE_X88Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.288    12.264    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X88Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[12]/C
                         clock pessimism              0.000    12.264    
                         clock uncertainty           -0.337    11.926    
    SLICE_X88Y72         FDRE (Setup_fdre_C_D)       -0.015    11.911    zsys_i/ADC/ROController_0/U0/data_to_send_reg[12]
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.694ns (17.991%)  route 3.164ns (82.009%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 12.267 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.452     2.529    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDCE (Prop_fdce_C_Q)         0.379     2.908 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[7]/Q
                         net (fo=6, routed)           1.927     4.835    zsys_i/ADC/ROController_0/U0/i_stop_cell[7]
    SLICE_X83Y71         LUT6 (Prop_lut6_I4_O)        0.105     4.940 f  zsys_i/ADC/ROController_0/U0/data_to_send[9]_i_18/O
                         net (fo=1, routed)           0.462     5.402    zsys_i/ADC/ROController_0/U0/data_to_send[9]_i_18_n_0
    SLICE_X84Y71         LUT4 (Prop_lut4_I1_O)        0.105     5.507 r  zsys_i/ADC/ROController_0/U0/data_to_send[9]_i_6/O
                         net (fo=1, routed)           0.774     6.282    zsys_i/ADC/ROController_0/U0/data_to_send[9]_i_6_n_0
    SLICE_X89Y69         LUT6 (Prop_lut6_I5_O)        0.105     6.387 r  zsys_i/ADC/ROController_0/U0/data_to_send[9]_i_1/O
                         net (fo=1, routed)           0.000     6.387    zsys_i/ADC/ROController_0/U0/data_to_send[9]
    SLICE_X89Y69         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.291    12.267    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X89Y69         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[9]/C
                         clock pessimism              0.000    12.267    
                         clock uncertainty           -0.337    11.929    
    SLICE_X89Y69         FDRE (Setup_fdre_C_D)        0.030    11.959    zsys_i/ADC/ROController_0/U0/data_to_send_reg[9]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.905ns (25.744%)  route 2.610ns (74.256%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 12.262 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.452     2.529    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDCE (Prop_fdce_C_Q)         0.348     2.877 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[9]/Q
                         net (fo=2, routed)           0.728     3.605    zsys_i/ADC/ROController_0/U0/i_stop_cell[9]
    SLICE_X85Y74         LUT4 (Prop_lut4_I2_O)        0.242     3.847 r  zsys_i/ADC/ROController_0/U0/data_to_send[17]_i_15/O
                         net (fo=1, routed)           0.335     4.182    zsys_i/ADC/ROController_0/U0/data_to_send[17]_i_15_n_0
    SLICE_X86Y73         LUT6 (Prop_lut6_I0_O)        0.105     4.287 r  zsys_i/ADC/ROController_0/U0/data_to_send[17]_i_4/O
                         net (fo=1, routed)           0.395     4.683    zsys_i/ADC/ROController_0/U0/data_to_send[17]_i_4_n_0
    SLICE_X89Y73         LUT6 (Prop_lut6_I3_O)        0.105     4.788 r  zsys_i/ADC/ROController_0/U0/data_to_send[17]_i_1/O
                         net (fo=1, routed)           0.552     5.340    zsys_i/ADC/ROController_0/U0/data_to_send[17]
    SLICE_X78Y73         LUT1 (Prop_lut1_I0_O)        0.105     5.445 r  zsys_i/ADC/ROController_0/U0/data_to_send[17]_buf/O
                         net (fo=1, routed)           0.599     6.044    zsys_i/ADC/ROController_0/U0/data_to_send[17]_buf_1
    SLICE_X89Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.286    12.262    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X89Y73         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[17]/C
                         clock pessimism              0.000    12.262    
                         clock uncertainty           -0.337    11.924    
    SLICE_X89Y73         FDRE (Setup_fdre_C_D)       -0.206    11.718    zsys_i/ADC/ROController_0/U0/data_to_send_reg[17]
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.076ns (28.959%)  route 2.640ns (71.041%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 12.266 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.452     2.529    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDCE (Prop_fdce_C_Q)         0.379     2.908 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[7]/Q
                         net (fo=6, routed)           2.081     4.989    zsys_i/ADC/ROController_0/U0/i_stop_cell[7]
    SLICE_X82Y71         LUT4 (Prop_lut4_I2_O)        0.105     5.094 r  zsys_i/ADC/ROController_0/U0/data_to_send[8]_i_13/O
                         net (fo=1, routed)           0.000     5.094    zsys_i/ADC/ROController_0/U0/data_to_send[8]_i_13_n_0
    SLICE_X82Y71         MUXF7 (Prop_muxf7_I0_O)      0.173     5.267 r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[8]_i_5/O
                         net (fo=1, routed)           0.559     5.826    zsys_i/ADC/ROController_0/U0/data_to_send_reg[8]_i_5_n_0
    SLICE_X89Y70         LUT5 (Prop_lut5_I2_O)        0.241     6.067 r  zsys_i/ADC/ROController_0/U0/data_to_send[8]_i_2/O
                         net (fo=1, routed)           0.000     6.067    zsys_i/ADC/ROController_0/U0/data_to_send[8]_i_2_n_0
    SLICE_X89Y70         MUXF7 (Prop_muxf7_I0_O)      0.178     6.245 r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.245    zsys_i/ADC/ROController_0/U0/data_to_send[8]
    SLICE_X89Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.290    12.266    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X89Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[8]/C
                         clock pessimism              0.000    12.266    
                         clock uncertainty           -0.337    11.928    
    SLICE_X89Y70         FDRE (Setup_fdre_C_D)        0.060    11.988    zsys_i/ADC/ROController_0/U0/data_to_send_reg[8]
  -------------------------------------------------------------------
                         required time                         11.988    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.694ns (20.467%)  route 2.697ns (79.533%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 12.262 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.452     2.529    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDCE (Prop_fdce_C_Q)         0.379     2.908 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[3]/Q
                         net (fo=6, routed)           1.256     4.164    zsys_i/ADC/ROController_0/U0/i_stop_cell[3]
    SLICE_X83Y70         LUT6 (Prop_lut6_I2_O)        0.105     4.269 r  zsys_i/ADC/ROController_0/U0/data_to_send[2]_i_11/O
                         net (fo=1, routed)           0.611     4.879    zsys_i/ADC/ROController_0/U0/data_to_send[2]_i_11_n_0
    SLICE_X86Y70         LUT6 (Prop_lut6_I1_O)        0.105     4.984 r  zsys_i/ADC/ROController_0/U0/data_to_send[2]_i_5/O
                         net (fo=1, routed)           0.831     5.815    zsys_i/ADC/ROController_0/U0/data_to_send[2]_i_5_n_0
    SLICE_X86Y70         LUT6 (Prop_lut6_I5_O)        0.105     5.920 r  zsys_i/ADC/ROController_0/U0/data_to_send[2]_i_1/O
                         net (fo=1, routed)           0.000     5.920    zsys_i/ADC/ROController_0/U0/data_to_send[2]
    SLICE_X86Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.286    12.262    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X86Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[2]/C
                         clock pessimism              0.000    12.262    
                         clock uncertainty           -0.337    11.924    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)        0.076    12.000    zsys_i/ADC/ROController_0/U0/data_to_send_reg[2]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.694ns (20.751%)  route 2.650ns (79.249%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 12.262 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.452     2.529    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDCE (Prop_fdce_C_Q)         0.379     2.908 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/Q
                         net (fo=6, routed)           1.517     4.425    zsys_i/ADC/ROController_0/U0/i_stop_cell[6]
    SLICE_X84Y70         LUT6 (Prop_lut6_I2_O)        0.105     4.530 f  zsys_i/ADC/ROController_0/U0/data_to_send[11]_i_11/O
                         net (fo=1, routed)           0.803     5.333    zsys_i/ADC/ROController_0/U0/data_to_send[11]_i_11_n_0
    SLICE_X86Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.438 f  zsys_i/ADC/ROController_0/U0/data_to_send[11]_i_5/O
                         net (fo=1, routed)           0.330     5.768    zsys_i/ADC/ROController_0/U0/data_to_send[11]_i_5_n_0
    SLICE_X86Y70         LUT6 (Prop_lut6_I5_O)        0.105     5.873 r  zsys_i/ADC/ROController_0/U0/data_to_send[11]_i_1/O
                         net (fo=1, routed)           0.000     5.873    zsys_i/ADC/ROController_0/U0/data_to_send[11]
    SLICE_X86Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.286    12.262    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X86Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[11]/C
                         clock pessimism              0.000    12.262    
                         clock uncertainty           -0.337    11.924    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)        0.072    11.996    zsys_i/ADC/ROController_0/U0/data_to_send_reg[11]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  6.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/send_data_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.231ns (24.566%)  route 0.709ns (75.434%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.578     0.907    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/Q
                         net (fo=3, routed)           0.557     1.605    zsys_i/ADC/ROController_0/U0/i_stop_cell_ready
    SLICE_X83Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.650 r  zsys_i/ADC/ROController_0/U0/send_data_i_3/O
                         net (fo=1, routed)           0.152     1.802    zsys_i/ADC/ROController_0/U0/send_data_i_3_n_0
    SLICE_X83Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.847 r  zsys_i/ADC/ROController_0/U0/send_data_i_1/O
                         net (fo=1, routed)           0.000     1.847    zsys_i/ADC/ROController_0/U0/send_data_i_1_n_0
    SLICE_X83Y73         FDCE                                         r  zsys_i/ADC/ROController_0/U0/send_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.839     1.199    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X83Y73         FDCE                                         r  zsys_i/ADC/ROController_0/U0/send_data_reg/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.337     1.536    
    SLICE_X83Y73         FDCE (Hold_fdce_C_D)         0.091     1.627    zsys_i/ADC/ROController_0/U0/send_data_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.276ns (27.006%)  route 0.746ns (72.994%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.579     0.908    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDCE (Prop_fdce_C_Q)         0.141     1.049 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/Q
                         net (fo=6, routed)           0.474     1.523    zsys_i/ADC/ROController_0/U0/i_stop_cell[1]
    SLICE_X84Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.568 f  zsys_i/ADC/ROController_0/U0/data_to_send[3]_i_11/O
                         net (fo=1, routed)           0.096     1.664    zsys_i/ADC/ROController_0/U0/data_to_send[3]_i_11_n_0
    SLICE_X84Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.709 f  zsys_i/ADC/ROController_0/U0/data_to_send[3]_i_5/O
                         net (fo=1, routed)           0.176     1.885    zsys_i/ADC/ROController_0/U0/data_to_send[3]_i_5_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.930 r  zsys_i/ADC/ROController_0/U0/data_to_send[3]_i_1/O
                         net (fo=1, routed)           0.000     1.930    zsys_i/ADC/ROController_0/U0/data_to_send[3]
    SLICE_X87Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.844     1.204    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X87Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[3]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.337     1.541    
    SLICE_X87Y70         FDRE (Hold_fdre_C_D)         0.091     1.632    zsys_i/ADC/ROController_0/U0/data_to_send_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.276ns (24.245%)  route 0.862ns (75.755%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.580     0.909    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[2]/Q
                         net (fo=6, routed)           0.488     1.538    zsys_i/ADC/ROController_0/U0/i_stop_cell[2]
    SLICE_X84Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.583 f  zsys_i/ADC/ROController_0/U0/data_to_send[6]_i_11/O
                         net (fo=1, routed)           0.135     1.718    zsys_i/ADC/ROController_0/U0/data_to_send[6]_i_11_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.763 f  zsys_i/ADC/ROController_0/U0/data_to_send[6]_i_5/O
                         net (fo=2, routed)           0.239     2.002    zsys_i/ADC/ROController_0/U0/data_to_send[6]_i_5_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.047 r  zsys_i/ADC/ROController_0/U0/data_to_send[6]_i_1/O
                         net (fo=1, routed)           0.000     2.047    zsys_i/ADC/ROController_0/U0/data_to_send[6]
    SLICE_X88Y69         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.846     1.206    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X88Y69         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[6]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.337     1.543    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.121     1.664    zsys_i/ADC/ROController_0/U0/data_to_send_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.905%)  route 0.798ns (81.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.578     0.907    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/Q
                         net (fo=3, routed)           0.534     1.581    zsys_i/ADC/ROController_0/U0/i_stop_cell_ready
    SLICE_X84Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.626 r  zsys_i/ADC/ROController_0/U0/data_to_send[29]_i_1/O
                         net (fo=24, routed)          0.264     1.890    zsys_i/ADC/ROController_0/U0/data_to_send0
    SLICE_X87Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.842     1.202    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X87Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[18]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.337     1.539    
    SLICE_X87Y72         FDRE (Hold_fdre_C_CE)       -0.039     1.500    zsys_i/ADC/ROController_0/U0/data_to_send_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.905%)  route 0.798ns (81.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.578     0.907    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/Q
                         net (fo=3, routed)           0.534     1.581    zsys_i/ADC/ROController_0/U0/i_stop_cell_ready
    SLICE_X84Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.626 r  zsys_i/ADC/ROController_0/U0/data_to_send[29]_i_1/O
                         net (fo=24, routed)          0.264     1.890    zsys_i/ADC/ROController_0/U0/data_to_send0
    SLICE_X87Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.842     1.202    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X87Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[19]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.337     1.539    
    SLICE_X87Y72         FDRE (Hold_fdre_C_CE)       -0.039     1.500    zsys_i/ADC/ROController_0/U0/data_to_send_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.905%)  route 0.798ns (81.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.578     0.907    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/Q
                         net (fo=3, routed)           0.534     1.581    zsys_i/ADC/ROController_0/U0/i_stop_cell_ready
    SLICE_X84Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.626 r  zsys_i/ADC/ROController_0/U0/data_to_send[29]_i_1/O
                         net (fo=24, routed)          0.264     1.890    zsys_i/ADC/ROController_0/U0/data_to_send0
    SLICE_X87Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.842     1.202    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X87Y72         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[24]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.337     1.539    
    SLICE_X87Y72         FDRE (Hold_fdre_C_CE)       -0.039     1.500    zsys_i/ADC/ROController_0/U0/data_to_send_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.276ns (23.692%)  route 0.889ns (76.308%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.580     0.909    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y89         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[8]/Q
                         net (fo=2, routed)           0.468     1.517    zsys_i/ADC/ROController_0/U0/i_stop_cell[8]
    SLICE_X84Y72         LUT4 (Prop_lut4_I2_O)        0.045     1.562 r  zsys_i/ADC/ROController_0/U0/data_to_send[16]_i_11/O
                         net (fo=1, routed)           0.263     1.825    zsys_i/ADC/ROController_0/U0/data_to_send[16]_i_11_n_0
    SLICE_X86Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.870 r  zsys_i/ADC/ROController_0/U0/data_to_send[16]_i_4/O
                         net (fo=1, routed)           0.158     2.029    zsys_i/ADC/ROController_0/U0/data_to_send[16]_i_4_n_0
    SLICE_X86Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.074 r  zsys_i/ADC/ROController_0/U0/data_to_send[16]_i_1/O
                         net (fo=1, routed)           0.000     2.074    zsys_i/ADC/ROController_0/U0/data_to_send[16]
    SLICE_X86Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.843     1.203    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X86Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[16]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.337     1.540    
    SLICE_X86Y71         FDRE (Hold_fdre_C_D)         0.120     1.660    zsys_i/ADC/ROController_0/U0/data_to_send_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.806%)  route 0.859ns (82.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.578     0.907    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/Q
                         net (fo=3, routed)           0.534     1.581    zsys_i/ADC/ROController_0/U0/i_stop_cell_ready
    SLICE_X84Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.626 r  zsys_i/ADC/ROController_0/U0/data_to_send[29]_i_1/O
                         net (fo=24, routed)          0.325     1.951    zsys_i/ADC/ROController_0/U0/data_to_send0
    SLICE_X86Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.843     1.203    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X86Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[16]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.337     1.540    
    SLICE_X86Y71         FDRE (Hold_fdre_C_CE)       -0.016     1.524    zsys_i/ADC/ROController_0/U0/data_to_send_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.392ns (33.956%)  route 0.762ns (66.044%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.580     0.909    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[0]/Q
                         net (fo=4, routed)           0.604     1.653    zsys_i/ADC/ROController_0/U0/i_stop_cell[0]
    SLICE_X84Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.698 r  zsys_i/ADC/ROController_0/U0/data_to_send[0]_i_15/O
                         net (fo=1, routed)           0.000     1.698    zsys_i/ADC/ROController_0/U0/data_to_send[0]_i_15_n_0
    SLICE_X84Y68         MUXF7 (Prop_muxf7_I0_O)      0.071     1.769 r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     1.769    zsys_i/ADC/ROController_0/U0/data_to_send_reg[0]_i_9_n_0
    SLICE_X84Y68         MUXF8 (Prop_muxf8_I0_O)      0.023     1.792 r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[0]_i_4/O
                         net (fo=1, routed)           0.159     1.951    zsys_i/ADC/ROController_0/U0/data_to_send_reg[0]_i_4_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I3_O)        0.112     2.063 r  zsys_i/ADC/ROController_0/U0/data_to_send[0]_i_1/O
                         net (fo=1, routed)           0.000     2.063    zsys_i/ADC/ROController_0/U0/data_to_send[0]
    SLICE_X87Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.844     1.204    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X87Y70         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[0]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.337     1.541    
    SLICE_X87Y70         FDRE (Hold_fdre_C_D)         0.092     1.633    zsys_i/ADC/ROController_0/U0/data_to_send_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/data_to_send_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.147%)  route 0.839ns (81.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.578     0.907    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y87         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/Q
                         net (fo=3, routed)           0.534     1.581    zsys_i/ADC/ROController_0/U0/i_stop_cell_ready
    SLICE_X84Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.626 r  zsys_i/ADC/ROController_0/U0/data_to_send[29]_i_1/O
                         net (fo=24, routed)          0.305     1.932    zsys_i/ADC/ROController_0/U0/data_to_send0
    SLICE_X84Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.843     1.203    zsys_i/ADC/ROController_0/U0/sys_clk
    SLICE_X84Y71         FDRE                                         r  zsys_i/ADC/ROController_0/U0/data_to_send_reg[27]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.337     1.540    
    SLICE_X84Y71         FDRE (Hold_fdre_C_CE)       -0.039     1.501    zsys_i/ADC/ROController_0/U0/data_to_send_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.430    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.931ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.865ns  (logic 0.398ns (46.030%)  route 0.467ns (53.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X86Y94         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.467     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X87Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X87Y94         FDCE (Setup_fdce_C_D)       -0.204    32.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.796    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 31.931    

Slack (MET) :             32.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.945ns  (logic 0.433ns (45.802%)  route 0.512ns (54.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X88Y105        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.512     0.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X88Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X88Y106        FDCE (Setup_fdce_C_D)       -0.031    32.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.969    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                 32.024    

Slack (MET) :             32.032ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.768ns  (logic 0.398ns (51.818%)  route 0.370ns (48.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X86Y94         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.370     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X87Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X87Y94         FDCE (Setup_fdce_C_D)       -0.200    32.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.800    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                 32.032    

Slack (MET) :             32.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.732ns  (logic 0.348ns (47.512%)  route 0.384ns (52.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X89Y105        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.384     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X89Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X89Y104        FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                 32.061    

Slack (MET) :             32.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.757ns  (logic 0.398ns (52.568%)  route 0.359ns (47.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X88Y105        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.359     0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X88Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X88Y106        FDCE (Setup_fdce_C_D)       -0.159    32.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.841    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 32.084    

Slack (MET) :             32.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.830ns  (logic 0.433ns (52.193%)  route 0.397ns (47.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X88Y105        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.397     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X88Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X88Y106        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 32.137    

Slack (MET) :             32.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.790ns  (logic 0.433ns (54.828%)  route 0.357ns (45.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X86Y94         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.357     0.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X86Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y93         FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                 32.177    

Slack (MET) :             32.192ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.779ns  (logic 0.433ns (55.554%)  route 0.346ns (44.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X86Y94         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.346     0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X86Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y93         FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                 32.192    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.081ns  (logic 0.799ns (19.576%)  route 3.282ns (80.424%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 22.267 - 20.000 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 12.597 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    10.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    11.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.520    12.597    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X99Y84         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.379    12.976 r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/Q
                         net (fo=2, routed)           1.260    14.236    zsys_i/Signal_sel_0/Mux_sel[0]
    SLICE_X100Y104       LUT6 (Prop_lut6_I2_O)        0.105    14.341 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    14.462    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    14.567 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.512    16.079    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.105    16.184 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2/O
                         net (fo=6, routed)           0.390    16.573    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2_n_0
    SLICE_X78Y88         LUT6 (Prop_lut6_I0_O)        0.105    16.678 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[9]_i_1/O
                         net (fo=1, routed)           0.000    16.678    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[9]_i_1_n_0
    SLICE_X78Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.291    22.267    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X78Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[9]/C
                         clock pessimism              0.000    22.267    
                         clock uncertainty           -0.337    21.929    
    SLICE_X78Y88         FDCE (Setup_fdce_C_D)        0.074    22.003    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[9]
  -------------------------------------------------------------------
                         required time                         22.003    
                         arrival time                         -16.678    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.080ns  (logic 0.799ns (19.582%)  route 3.281ns (80.418%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 22.267 - 20.000 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 12.597 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    10.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    11.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.520    12.597    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X99Y84         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.379    12.976 r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/Q
                         net (fo=2, routed)           1.260    14.236    zsys_i/Signal_sel_0/Mux_sel[0]
    SLICE_X100Y104       LUT6 (Prop_lut6_I2_O)        0.105    14.341 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    14.462    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    14.567 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.512    16.079    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.105    16.184 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2/O
                         net (fo=6, routed)           0.388    16.572    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2_n_0
    SLICE_X78Y88         LUT6 (Prop_lut6_I0_O)        0.105    16.677 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[7]_i_1/O
                         net (fo=1, routed)           0.000    16.677    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[7]_i_1_n_0
    SLICE_X78Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.291    22.267    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X78Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[7]/C
                         clock pessimism              0.000    22.267    
                         clock uncertainty           -0.337    21.929    
    SLICE_X78Y88         FDCE (Setup_fdce_C_D)        0.076    22.005    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[7]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                         -16.677    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.065ns  (logic 0.799ns (19.654%)  route 3.266ns (80.346%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 22.267 - 20.000 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 12.597 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    10.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    11.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.520    12.597    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X99Y84         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.379    12.976 r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/Q
                         net (fo=2, routed)           1.260    14.236    zsys_i/Signal_sel_0/Mux_sel[0]
    SLICE_X100Y104       LUT6 (Prop_lut6_I2_O)        0.105    14.341 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    14.462    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    14.567 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.512    16.079    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.105    16.184 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2/O
                         net (fo=6, routed)           0.373    16.557    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2_n_0
    SLICE_X78Y88         LUT6 (Prop_lut6_I0_O)        0.105    16.662 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_1/O
                         net (fo=1, routed)           0.000    16.662    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_1_n_0
    SLICE_X78Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.291    22.267    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X78Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[3]/C
                         clock pessimism              0.000    22.267    
                         clock uncertainty           -0.337    21.929    
    SLICE_X78Y88         FDCE (Setup_fdce_C_D)        0.072    22.001    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[3]
  -------------------------------------------------------------------
                         required time                         22.001    
                         arrival time                         -16.662    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.971ns  (logic 0.799ns (20.119%)  route 3.172ns (79.881%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 22.268 - 20.000 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 12.597 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    10.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    11.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.520    12.597    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X99Y84         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.379    12.976 r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/Q
                         net (fo=2, routed)           1.260    14.236    zsys_i/Signal_sel_0/Mux_sel[0]
    SLICE_X100Y104       LUT6 (Prop_lut6_I2_O)        0.105    14.341 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    14.462    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    14.567 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.512    16.079    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.105    16.184 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2/O
                         net (fo=6, routed)           0.279    16.463    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.105    16.568 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[4]_i_1/O
                         net (fo=1, routed)           0.000    16.568    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[4]_i_1_n_0
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.292    22.268    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[4]/C
                         clock pessimism              0.000    22.268    
                         clock uncertainty           -0.337    21.930    
    SLICE_X80Y87         FDCE (Setup_fdce_C_D)        0.030    21.960    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[4]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -16.568    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.974ns  (logic 0.799ns (20.106%)  route 3.175ns (79.894%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 22.268 - 20.000 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 12.597 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    10.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    11.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.520    12.597    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X99Y84         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.379    12.976 r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/Q
                         net (fo=2, routed)           1.260    14.236    zsys_i/Signal_sel_0/Mux_sel[0]
    SLICE_X100Y104       LUT6 (Prop_lut6_I2_O)        0.105    14.341 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    14.462    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    14.567 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.512    16.079    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.105    16.184 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2/O
                         net (fo=6, routed)           0.282    16.466    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.105    16.571 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[8]_i_1/O
                         net (fo=1, routed)           0.000    16.571    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[8]_i_1_n_0
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.292    22.268    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[8]/C
                         clock pessimism              0.000    22.268    
                         clock uncertainty           -0.337    21.930    
    SLICE_X80Y87         FDCE (Setup_fdce_C_D)        0.033    21.963    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[8]
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.970ns  (logic 0.799ns (20.128%)  route 3.171ns (79.872%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 22.268 - 20.000 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 12.597 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    10.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    11.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.520    12.597    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X99Y84         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.379    12.976 r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/Q
                         net (fo=2, routed)           1.260    14.236    zsys_i/Signal_sel_0/Mux_sel[0]
    SLICE_X100Y104       LUT6 (Prop_lut6_I2_O)        0.105    14.341 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    14.462    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    14.567 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.512    16.079    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.105    16.184 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2/O
                         net (fo=6, routed)           0.278    16.462    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[3]_i_2_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.105    16.567 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[5]_i_1/O
                         net (fo=1, routed)           0.000    16.567    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[5]_i_1_n_0
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.292    22.268    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[5]/C
                         clock pessimism              0.000    22.268    
                         clock uncertainty           -0.337    21.930    
    SLICE_X80Y87         FDCE (Setup_fdce_C_D)        0.032    21.962    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[5]
  -------------------------------------------------------------------
                         required time                         21.962    
                         arrival time                         -16.567    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.783ns  (logic 0.694ns (18.346%)  route 3.089ns (81.654%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 22.268 - 20.000 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 12.597 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    10.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    11.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.520    12.597    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X99Y84         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.379    12.976 r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/Q
                         net (fo=2, routed)           1.260    14.236    zsys_i/Signal_sel_0/Mux_sel[0]
    SLICE_X100Y104       LUT6 (Prop_lut6_I2_O)        0.105    14.341 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    14.462    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    14.567 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.708    16.275    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.105    16.380 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[1]_i_1/O
                         net (fo=1, routed)           0.000    16.380    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[1]_i_1_n_0
    SLICE_X79Y89         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.292    22.268    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y89         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[1]/C
                         clock pessimism              0.000    22.268    
                         clock uncertainty           -0.337    21.930    
    SLICE_X79Y89         FDCE (Setup_fdce_C_D)        0.030    21.960    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[1]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -16.380    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.449ns  (logic 0.694ns (20.123%)  route 2.755ns (79.877%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 22.267 - 20.000 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 12.597 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    10.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    11.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.520    12.597    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X99Y84         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.379    12.976 r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/Q
                         net (fo=2, routed)           1.260    14.236    zsys_i/Signal_sel_0/Mux_sel[0]
    SLICE_X100Y104       LUT6 (Prop_lut6_I2_O)        0.105    14.341 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    14.462    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    14.567 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.374    15.941    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X79Y88         LUT6 (Prop_lut6_I0_O)        0.105    16.046 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[2]_i_1/O
                         net (fo=1, routed)           0.000    16.046    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[2]_i_1_n_0
    SLICE_X79Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.291    22.267    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[2]/C
                         clock pessimism              0.000    22.267    
                         clock uncertainty           -0.337    21.929    
    SLICE_X79Y88         FDCE (Setup_fdce_C_D)        0.030    21.959    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[2]
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -16.046    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.446ns  (logic 0.694ns (20.140%)  route 2.752ns (79.860%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 22.267 - 20.000 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 12.597 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    10.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    11.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.520    12.597    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X99Y84         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.379    12.976 r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/Q
                         net (fo=2, routed)           1.260    14.236    zsys_i/Signal_sel_0/Mux_sel[0]
    SLICE_X100Y104       LUT6 (Prop_lut6_I2_O)        0.105    14.341 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    14.462    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    14.567 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.371    15.938    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X79Y88         LUT6 (Prop_lut6_I0_O)        0.105    16.043 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[0]_i_1/O
                         net (fo=1, routed)           0.000    16.043    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[0]_i_1_n_0
    SLICE_X79Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.291    22.267    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[0]/C
                         clock pessimism              0.000    22.267    
                         clock uncertainty           -0.337    21.929    
    SLICE_X79Y88         FDCE (Setup_fdce_C_D)        0.032    21.961    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[0]
  -------------------------------------------------------------------
                         required time                         21.961    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.306ns  (logic 0.694ns (20.993%)  route 2.612ns (79.007%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 22.268 - 20.000 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 12.597 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    10.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    11.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.520    12.597    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X99Y84         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.379    12.976 r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[0]/Q
                         net (fo=2, routed)           1.260    14.236    zsys_i/Signal_sel_0/Mux_sel[0]
    SLICE_X100Y104       LUT6 (Prop_lut6_I2_O)        0.105    14.341 r  zsys_i/Signal_sel_0/O_INST_0_i_1/O
                         net (fo=1, routed)           0.121    14.462    zsys_i/Signal_sel_0/O_INST_0_i_1_n_0
    SLICE_X100Y104       LUT6 (Prop_lut6_I0_O)        0.105    14.567 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           1.231    15.798    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.105    15.903 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[6]_i_1/O
                         net (fo=1, routed)           0.000    15.903    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[6]_i_1_n_0
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.292    22.268    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[6]/C
                         clock pessimism              0.000    22.268    
                         clock uncertainty           -0.337    21.930    
    SLICE_X80Y87         FDCE (Setup_fdce_C_D)        0.032    21.962    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[6]
  -------------------------------------------------------------------
                         required time                         21.962    
                         arrival time                         -15.903    
  -------------------------------------------------------------------
                         slack                                  6.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS_A_test_0/U0/o_dwrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.186ns (18.625%)  route 0.813ns (81.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.553     0.882    zsys_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y89         FDRE                                         r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=9, routed)           0.813     1.835    zsys_i/DRS_A_test_0/U0/i_en_test
    SLICE_X79Y93         LUT3 (Prop_lut3_I1_O)        0.045     1.880 r  zsys_i/DRS_A_test_0/U0/o_dwrite_i_1/O
                         net (fo=1, routed)           0.000     1.880    zsys_i/DRS_A_test_0/U0/o_dwrite_i_1_n_0
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_dwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.853     1.213    zsys_i/DRS_A_test_0/U0/i_clk
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_dwrite_reg/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X79Y93         FDRE (Hold_fdre_C_D)         0.107     1.657    zsys_i/DRS_A_test_0/U0/o_dwrite_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS_A_test_0/U0/o_A_vec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.186ns (18.625%)  route 0.813ns (81.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.553     0.882    zsys_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y89         FDRE                                         r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=9, routed)           0.813     1.835    zsys_i/DRS_A_test_0/U0/i_en_test
    SLICE_X79Y93         LUT3 (Prop_lut3_I1_O)        0.045     1.880 r  zsys_i/DRS_A_test_0/U0/o_A_vec[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    zsys_i/DRS_A_test_0/U0/o_A_vec[1]_i_1_n_0
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_A_vec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.853     1.213    zsys_i/DRS_A_test_0/U0/i_clk
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_A_vec_reg[1]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X79Y93         FDRE (Hold_fdre_C_D)         0.092     1.642    zsys_i/DRS_A_test_0/U0/o_A_vec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS_A_test_0/U0/o_A_vec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.185ns (17.104%)  route 0.897ns (82.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.553     0.882    zsys_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y89         FDRE                                         r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=9, routed)           0.897     1.919    zsys_i/DRS_A_test_0/U0/i_en_test
    SLICE_X79Y93         LUT2 (Prop_lut2_I1_O)        0.044     1.963 r  zsys_i/DRS_A_test_0/U0/o_A_vec[3]_i_1/O
                         net (fo=1, routed)           0.000     1.963    zsys_i/DRS_A_test_0/U0/o_A_vec[3]_i_1_n_0
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_A_vec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.853     1.213    zsys_i/DRS_A_test_0/U0/i_clk
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_A_vec_reg[3]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X79Y93         FDRE (Hold_fdre_C_D)         0.107     1.657    zsys_i/DRS_A_test_0/U0/o_A_vec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS_A_test_0/U0/o_SRIN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.184ns (17.011%)  route 0.898ns (82.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.553     0.882    zsys_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y89         FDRE                                         r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=9, routed)           0.898     1.920    zsys_i/DRS_A_test_0/U0/i_en_test
    SLICE_X79Y93         LUT3 (Prop_lut3_I1_O)        0.043     1.963 r  zsys_i/DRS_A_test_0/U0/o_SRIN_i_1/O
                         net (fo=1, routed)           0.000     1.963    zsys_i/DRS_A_test_0/U0/o_SRIN_i_1_n_0
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_SRIN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.853     1.213    zsys_i/DRS_A_test_0/U0/i_clk
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_SRIN_reg/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X79Y93         FDRE (Hold_fdre_C_D)         0.107     1.657    zsys_i/DRS_A_test_0/U0/o_SRIN_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS_A_test_0/U0/o_A_vec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.180%)  route 0.897ns (82.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.553     0.882    zsys_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y89         FDRE                                         r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=9, routed)           0.897     1.919    zsys_i/DRS_A_test_0/U0/i_en_test
    SLICE_X79Y93         LUT3 (Prop_lut3_I1_O)        0.045     1.964 r  zsys_i/DRS_A_test_0/U0/o_A_vec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.964    zsys_i/DRS_A_test_0/U0/o_A_vec[0]_i_1_n_0
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_A_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.853     1.213    zsys_i/DRS_A_test_0/U0/i_clk
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_A_vec_reg[0]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X79Y93         FDRE (Hold_fdre_C_D)         0.091     1.641    zsys_i/DRS_A_test_0/U0/o_A_vec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS_A_test_0/U0/o_A_vec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.186ns (17.164%)  route 0.898ns (82.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.553     0.882    zsys_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y89         FDRE                                         r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=9, routed)           0.898     1.920    zsys_i/DRS_A_test_0/U0/i_en_test
    SLICE_X79Y93         LUT3 (Prop_lut3_I1_O)        0.045     1.965 r  zsys_i/DRS_A_test_0/U0/o_A_vec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.965    zsys_i/DRS_A_test_0/U0/o_A_vec[2]_i_1_n_0
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_A_vec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.853     1.213    zsys_i/DRS_A_test_0/U0/i_clk
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_A_vec_reg[2]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X79Y93         FDRE (Hold_fdre_C_D)         0.092     1.642    zsys_i/DRS_A_test_0/U0/o_A_vec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS_A_test_0/U0/o_SRCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.185ns (16.165%)  route 0.959ns (83.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.553     0.882    zsys_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y89         FDRE                                         r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=9, routed)           0.959     1.982    zsys_i/DRS_A_test_0/U0/i_en_test
    SLICE_X79Y93         LUT3 (Prop_lut3_I1_O)        0.044     2.026 r  zsys_i/DRS_A_test_0/U0/o_SRCLK_i_1/O
                         net (fo=1, routed)           0.000     2.026    zsys_i/DRS_A_test_0/U0/o_SRCLK_i_1_n_0
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_SRCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.853     1.213    zsys_i/DRS_A_test_0/U0/i_clk
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_SRCLK_reg/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X79Y93         FDRE (Hold_fdre_C_D)         0.107     1.657    zsys_i/DRS_A_test_0/U0/o_SRCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS_A_test_0/U0/o_RSRLOAD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.238%)  route 0.959ns (83.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.553     0.882    zsys_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y89         FDRE                                         r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=9, routed)           0.959     1.982    zsys_i/DRS_A_test_0/U0/i_en_test
    SLICE_X79Y93         LUT3 (Prop_lut3_I1_O)        0.045     2.027 r  zsys_i/DRS_A_test_0/U0/o_RSRLOAD_i_1/O
                         net (fo=1, routed)           0.000     2.027    zsys_i/DRS_A_test_0/U0/o_RSRLOAD_i_1_n_0
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_RSRLOAD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.853     1.213    zsys_i/DRS_A_test_0/U0/i_clk
    SLICE_X79Y93         FDRE                                         r  zsys_i/DRS_A_test_0/U0/o_RSRLOAD_reg/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X79Y93         FDRE (Hold_fdre_C_D)         0.092     1.642    zsys_i/DRS_A_test_0/U0/o_RSRLOAD_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.231ns (19.056%)  route 0.981ns (80.944%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.613     0.942    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X99Y97         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y97         FDCE (Prop_fdce_C_Q)         0.141     1.083 r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[1]/Q
                         net (fo=2, routed)           0.296     1.379    zsys_i/Signal_sel_0/Mux_sel[1]
    SLICE_X100Y104       LUT6 (Prop_lut6_I1_O)        0.045     1.424 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           0.685     2.109    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.045     2.154 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[6]_i_1/O
                         net (fo=1, routed)           0.000     2.154    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[6]_i_1_n_0
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.850     1.210    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y87         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[6]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.337     1.547    
    SLICE_X80Y87         FDCE (Hold_fdce_C_D)         0.092     1.639    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.231ns (17.822%)  route 1.065ns (82.178%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.613     0.942    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X99Y97         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y97         FDCE (Prop_fdce_C_Q)         0.141     1.083 r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel_reg[1]/Q
                         net (fo=2, routed)           0.296     1.379    zsys_i/Signal_sel_0/Mux_sel[1]
    SLICE_X100Y104       LUT6 (Prop_lut6_I1_O)        0.045     1.424 r  zsys_i/Signal_sel_0/O_INST_0/O
                         net (fo=5, routed)           0.769     2.193    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/i_SROUT
    SLICE_X79Y88         LUT6 (Prop_lut6_I0_O)        0.045     2.238 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[0]_i_1/O
                         net (fo=1, routed)           0.000     2.238    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector[0]_i_1_n_0
    SLICE_X79Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.851     1.211    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y88         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[0]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.337     1.548    
    SLICE_X79Y88         FDCE (Hold_fdce_C_D)         0.092     1.640    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_vector_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.597    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.990ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.990ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.847ns  (logic 0.348ns (41.098%)  route 0.499ns (58.902%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X91Y105        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.499     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X90Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y105        FDCE (Setup_fdce_C_D)       -0.163     9.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.837    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  8.990    

Slack (MET) :             9.067ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.733ns  (logic 0.398ns (54.280%)  route 0.335ns (45.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X86Y93         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.335     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X85Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y93         FDCE (Setup_fdce_C_D)       -0.200     9.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  9.067    

Slack (MET) :             9.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.686ns  (logic 0.348ns (50.700%)  route 0.338ns (49.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.338     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X85Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y94         FDCE (Setup_fdce_C_D)       -0.210     9.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  9.104    

Slack (MET) :             9.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.852ns  (logic 0.379ns (44.505%)  route 0.473ns (55.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.473     0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X86Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y94         FDCE (Setup_fdce_C_D)       -0.033     9.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  9.115    

Slack (MET) :             9.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.790ns  (logic 0.433ns (54.828%)  route 0.357ns (45.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X86Y93         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X86Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y94         FDCE (Setup_fdce_C_D)       -0.029     9.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  9.181    

Slack (MET) :             9.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.783ns  (logic 0.433ns (55.270%)  route 0.350ns (44.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.350     0.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X88Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y105        FDCE (Setup_fdce_C_D)       -0.033     9.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  9.184    

Slack (MET) :             9.193ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.732ns  (logic 0.379ns (51.805%)  route 0.353ns (48.195%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X91Y105        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.353     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X89Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y105        FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  9.193    

Slack (MET) :             9.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X91Y105        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.379     0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X90Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y105        FDCE (Setup_fdce_C_D)       -0.033     9.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  9.209    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADCLK_bufg
  To Clock:  ADCLK_bufg

Setup :            0  Failing Endpoints,  Worst Slack       38.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.335ns  (required time - arrival time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.433ns (35.003%)  route 0.804ns (64.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 41.351 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.509     1.509    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.433     1.942 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.804     2.746    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X101Y73        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.351    41.351    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y73        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.096    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X101Y73        FDCE (Recov_fdce_C_CLR)     -0.331    41.081    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         41.081    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                 38.335    

Slack (MET) :             38.335ns  (required time - arrival time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.433ns (35.003%)  route 0.804ns (64.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 41.351 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.509     1.509    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.433     1.942 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.804     2.746    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X101Y73        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.351    41.351    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y73        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.096    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X101Y73        FDCE (Recov_fdce_C_CLR)     -0.331    41.081    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         41.081    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                 38.335    

Slack (MET) :             38.335ns  (required time - arrival time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.433ns (35.003%)  route 0.804ns (64.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 41.351 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.509     1.509    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.433     1.942 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.804     2.746    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X101Y73        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.351    41.351    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y73        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.096    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X101Y73        FDCE (Recov_fdce_C_CLR)     -0.331    41.081    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         41.081    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                 38.335    

Slack (MET) :             38.335ns  (required time - arrival time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.433ns (35.003%)  route 0.804ns (64.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 41.351 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.509     1.509    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.433     1.942 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.804     2.746    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X101Y73        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.351    41.351    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y73        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.096    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X101Y73        FDCE (Recov_fdce_C_CLR)     -0.331    41.081    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         41.081    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                 38.335    

Slack (MET) :             38.396ns  (required time - arrival time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.433ns (36.706%)  route 0.747ns (63.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 41.355 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.509     1.509    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.433     1.942 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.747     2.689    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y72        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.355    41.355    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y72        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.096    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X102Y72        FDCE (Recov_fdce_C_CLR)     -0.331    41.085    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         41.085    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 38.396    

Slack (MET) :             38.396ns  (required time - arrival time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.433ns (36.706%)  route 0.747ns (63.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 41.355 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.509     1.509    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.433     1.942 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.747     2.689    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y72        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.355    41.355    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y72        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.096    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X102Y72        FDCE (Recov_fdce_C_CLR)     -0.331    41.085    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         41.085    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 38.396    

Slack (MET) :             38.408ns  (required time - arrival time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.433ns (35.003%)  route 0.804ns (64.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 41.351 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.509     1.509    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.433     1.942 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.804     2.746    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X100Y73        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.351    41.351    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y73        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.096    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X100Y73        FDCE (Recov_fdce_C_CLR)     -0.258    41.154    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         41.154    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                 38.408    

Slack (MET) :             38.408ns  (required time - arrival time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.433ns (35.003%)  route 0.804ns (64.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 41.351 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.509     1.509    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.433     1.942 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.804     2.746    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X100Y73        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.351    41.351    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y73        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.096    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X100Y73        FDCE (Recov_fdce_C_CLR)     -0.258    41.154    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         41.154    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                 38.408    

Slack (MET) :             38.408ns  (required time - arrival time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.433ns (35.003%)  route 0.804ns (64.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 41.351 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.509     1.509    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.433     1.942 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.804     2.746    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X100Y73        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.351    41.351    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y73        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.096    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X100Y73        FDCE (Recov_fdce_C_CLR)     -0.258    41.154    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         41.154    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                 38.408    

Slack (MET) :             38.408ns  (required time - arrival time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ADCLK_bufg rise@40.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.433ns (35.003%)  route 0.804ns (64.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 41.351 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.509     1.509    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.433     1.942 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.804     2.746    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X100Y73        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.351    41.351    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y73        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.096    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X100Y73        FDCE (Recov_fdce_C_CLR)     -0.258    41.154    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         41.154    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                 38.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.564%)  route 0.253ns (66.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.573     0.573    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y75         FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDPE (Prop_fdpe_C_Q)         0.128     0.701 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.253     0.954    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y75         FDPE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.869     0.869    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y75         FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.234     0.635    
    SLICE_X98Y75         FDPE (Remov_fdpe_C_PRE)     -0.149     0.486    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.564%)  route 0.253ns (66.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.573     0.573    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y75         FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDPE (Prop_fdpe_C_Q)         0.128     0.701 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.253     0.954    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y75         FDPE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.869     0.869    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y75         FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.234     0.635    
    SLICE_X98Y75         FDPE (Remov_fdpe_C_PRE)     -0.149     0.486    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.564%)  route 0.253ns (66.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.573     0.573    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y75         FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDPE (Prop_fdpe_C_Q)         0.128     0.701 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.253     0.954    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y75         FDPE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.869     0.869    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y75         FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.234     0.635    
    SLICE_X98Y75         FDPE (Remov_fdpe_C_PRE)     -0.149     0.486    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.601%)  route 0.261ns (61.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.599     0.599    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.164     0.763 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.261     1.024    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y74        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.871     0.871    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y74        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism             -0.234     0.637    
    SLICE_X103Y74        FDCE (Remov_fdce_C_CLR)     -0.092     0.545    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.601%)  route 0.261ns (61.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.599     0.599    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.164     0.763 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.261     1.024    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y74        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.871     0.871    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y74        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.234     0.637    
    SLICE_X103Y74        FDCE (Remov_fdce_C_CLR)     -0.092     0.545    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.265%)  route 0.265ns (61.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.599     0.599    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.164     0.763 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.265     1.027    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y74        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.871     0.871    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y74        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.234     0.637    
    SLICE_X102Y74        FDCE (Remov_fdce_C_CLR)     -0.092     0.545    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.265%)  route 0.265ns (61.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.599     0.599    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.164     0.763 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.265     1.027    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y74        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.871     0.871    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y74        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism             -0.234     0.637    
    SLICE_X102Y74        FDCE (Remov_fdce_C_CLR)     -0.092     0.545    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.265%)  route 0.265ns (61.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.599     0.599    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.164     0.763 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.265     1.027    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y74        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.871     0.871    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y74        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                         clock pessimism             -0.234     0.637    
    SLICE_X102Y74        FDCE (Remov_fdce_C_CLR)     -0.092     0.545    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.265%)  route 0.265ns (61.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.599     0.599    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.164     0.763 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.265     1.027    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y74        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.871     0.871    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y74        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                         clock pessimism             -0.234     0.637    
    SLICE_X102Y74        FDCE (Remov_fdce_C_CLR)     -0.092     0.545    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - ADCLK_bufg rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.275%)  route 0.288ns (63.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.599     0.599    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y75        FDPE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.164     0.763 f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.288     1.051    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X101Y74        FDCE                                         f  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.869     0.869    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y74        FDCE                                         r  zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.234     0.635    
    SLICE_X101Y74        FDCE (Remov_fdce_C_CLR)     -0.092     0.543    zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.508    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  ADCLK_bufg

Setup :            0  Failing Endpoints,  Worst Slack        3.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait2_reg[1]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.919ns  (logic 0.538ns (10.937%)  route 4.381ns (89.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 41.522 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433    32.893 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.533    33.426    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.105    33.531 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         3.848    37.379    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    SLICE_X104Y146       FDCE                                         f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.522    41.522    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    SLICE_X104Y146       FDCE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait2_reg[1]/C
                         clock pessimism              0.000    41.522    
                         clock uncertainty           -0.154    41.368    
    SLICE_X104Y146       FDCE (Recov_fdce_C_CLR)     -0.292    41.076    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait2_reg[1]
  -------------------------------------------------------------------
                         required time                         41.076    
                         arrival time                         -37.379    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/bitslip_even_reg/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.919ns  (logic 0.538ns (10.937%)  route 4.381ns (89.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 41.522 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433    32.893 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.533    33.426    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.105    33.531 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         3.848    37.379    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    SLICE_X104Y146       FDCE                                         f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/bitslip_even_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.522    41.522    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    SLICE_X104Y146       FDCE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/bitslip_even_reg/C
                         clock pessimism              0.000    41.522    
                         clock uncertainty           -0.154    41.368    
    SLICE_X104Y146       FDCE (Recov_fdce_C_CLR)     -0.258    41.110    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/bitslip_even_reg
  -------------------------------------------------------------------
                         required time                         41.110    
                         arrival time                         -37.379    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/flag2_reg/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.919ns  (logic 0.538ns (10.937%)  route 4.381ns (89.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 41.522 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433    32.893 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.533    33.426    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.105    33.531 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         3.848    37.379    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    SLICE_X104Y146       FDCE                                         f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/flag2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.522    41.522    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    SLICE_X104Y146       FDCE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/flag2_reg/C
                         clock pessimism              0.000    41.522    
                         clock uncertainty           -0.154    41.368    
    SLICE_X104Y146       FDCE (Recov_fdce_C_CLR)     -0.258    41.110    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/flag2_reg
  -------------------------------------------------------------------
                         required time                         41.110    
                         arrival time                         -37.379    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait2_reg[0]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.919ns  (logic 0.538ns (10.937%)  route 4.381ns (89.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 41.522 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433    32.893 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.533    33.426    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.105    33.531 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         3.848    37.379    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    SLICE_X104Y146       FDCE                                         f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.522    41.522    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    SLICE_X104Y146       FDCE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait2_reg[0]/C
                         clock pessimism              0.000    41.522    
                         clock uncertainty           -0.154    41.368    
    SLICE_X104Y146       FDCE (Recov_fdce_C_CLR)     -0.258    41.110    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait2_reg[0]
  -------------------------------------------------------------------
                         required time                         41.110    
                         arrival time                         -37.379    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[1]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.798ns  (logic 0.538ns (11.213%)  route 4.260ns (88.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 41.522 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433    32.893 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.533    33.426    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.105    33.531 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         3.727    37.258    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    SLICE_X104Y148       FDCE                                         f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.522    41.522    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    SLICE_X104Y148       FDCE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[1]/C
                         clock pessimism              0.000    41.522    
                         clock uncertainty           -0.154    41.368    
    SLICE_X104Y148       FDCE (Recov_fdce_C_CLR)     -0.292    41.076    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[1]
  -------------------------------------------------------------------
                         required time                         41.076    
                         arrival time                         -37.258    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/bitslip_odd_reg/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.798ns  (logic 0.538ns (11.213%)  route 4.260ns (88.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 41.522 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433    32.893 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.533    33.426    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.105    33.531 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         3.727    37.258    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    SLICE_X104Y148       FDCE                                         f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/bitslip_odd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.522    41.522    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    SLICE_X104Y148       FDCE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/bitslip_odd_reg/C
                         clock pessimism              0.000    41.522    
                         clock uncertainty           -0.154    41.368    
    SLICE_X104Y148       FDCE (Recov_fdce_C_CLR)     -0.258    41.110    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/bitslip_odd_reg
  -------------------------------------------------------------------
                         required time                         41.110    
                         arrival time                         -37.258    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/flag1_reg/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.798ns  (logic 0.538ns (11.213%)  route 4.260ns (88.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 41.522 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433    32.893 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.533    33.426    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.105    33.531 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         3.727    37.258    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    SLICE_X104Y148       FDCE                                         f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/flag1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.522    41.522    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    SLICE_X104Y148       FDCE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/flag1_reg/C
                         clock pessimism              0.000    41.522    
                         clock uncertainty           -0.154    41.368    
    SLICE_X104Y148       FDCE (Recov_fdce_C_CLR)     -0.258    41.110    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/flag1_reg
  -------------------------------------------------------------------
                         required time                         41.110    
                         arrival time                         -37.258    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[0]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.798ns  (logic 0.538ns (11.213%)  route 4.260ns (88.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 41.522 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433    32.893 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.533    33.426    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.105    33.531 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         3.727    37.258    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    SLICE_X104Y148       FDCE                                         f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.522    41.522    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    SLICE_X104Y148       FDCE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[0]/C
                         clock pessimism              0.000    41.522    
                         clock uncertainty           -0.154    41.368    
    SLICE_X104Y148       FDCE (Recov_fdce_C_CLR)     -0.258    41.110    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[0]
  -------------------------------------------------------------------
                         required time                         41.110    
                         arrival time                         -37.258    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.211ns  (logic 0.379ns (11.804%)  route 2.832ns (88.196%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.379    32.839 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          2.832    35.671    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X96Y77         FDCE                                         f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.290    41.290    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X96Y77         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]/C
                         clock pessimism              0.000    41.290    
                         clock uncertainty           -0.154    41.136    
    SLICE_X96Y77         FDCE (Recov_fdce_C_CLR)     -0.331    40.805    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]
  -------------------------------------------------------------------
                         required time                         40.805    
                         arrival time                         -35.671    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]/CLR
                            (recovery check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADCLK_bufg rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.207ns  (logic 0.379ns (11.818%)  route 2.828ns (88.182%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 32.460 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992    30.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    31.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383    32.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.379    32.839 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          2.828    35.667    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X97Y77         FDCE                                         f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         1.290    41.290    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X97Y77         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]/C
                         clock pessimism              0.000    41.290    
                         clock uncertainty           -0.154    41.136    
    SLICE_X97Y77         FDCE (Recov_fdce_C_CLR)     -0.331    40.805    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]
  -------------------------------------------------------------------
                         required time                         40.805    
                         arrival time                         -35.667    
  -------------------------------------------------------------------
                         slack                                  5.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.499ns  (arrival time - required time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/wr_fifo_en_reg/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.141ns (9.240%)  route 1.385ns (90.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.548     0.877    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.141     1.018 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          1.385     2.403    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X97Y75         FDCE                                         f  zsys_i/ADC/ROController_0/U0/wr_fifo_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.842     0.842    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X97Y75         FDCE                                         r  zsys_i/ADC/ROController_0/U0/wr_fifo_en_reg/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.154     0.996    
    SLICE_X97Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.904    zsys_i/ADC/ROController_0/U0/wr_fifo_en_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.567ns  (arrival time - required time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[3]/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.141ns (8.839%)  route 1.454ns (91.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.548     0.877    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.141     1.018 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          1.454     2.472    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X97Y76         FDCE                                         f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.843     0.843    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X97Y76         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[3]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.154     0.997    
    SLICE_X97Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.905    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (arrival time - required time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[4]/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.141ns (8.839%)  route 1.454ns (91.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.548     0.877    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.141     1.018 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          1.454     2.472    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X97Y76         FDCE                                         f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.843     0.843    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X97Y76         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[4]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.154     0.997    
    SLICE_X97Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.905    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.632ns  (arrival time - required time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.141ns (8.479%)  route 1.522ns (91.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.548     0.877    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.141     1.018 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          1.522     2.540    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X97Y77         FDCE                                         f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.845     0.845    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X97Y77         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.154     0.999    
    SLICE_X97Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.907    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.141ns (8.460%)  route 1.526ns (91.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.548     0.877    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.141     1.018 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          1.526     2.543    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X96Y77         FDCE                                         f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.845     0.845    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X96Y77         FDCE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.154     0.999    
    SLICE_X96Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.907    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[0]/PRE
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.141ns (8.460%)  route 1.526ns (91.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.548     0.877    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X71Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.141     1.018 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=40, routed)          1.526     2.543    zsys_i/ADC/ROController_0/U0/i_rst
    SLICE_X96Y77         FDPE                                         f  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.845     0.845    zsys_i/ADC/ROController_0/U0/i_data_clk
    SLICE_X96Y77         FDPE                                         r  zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[0]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.154     0.999    
    SLICE_X96Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     0.904    zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             2.299ns  (arrival time - required time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/bitslip_odd_reg/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.209ns (8.417%)  route 2.274ns (91.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.548     0.877    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.164     1.041 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.245     1.285    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         2.029     3.360    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    SLICE_X104Y148       FDCE                                         f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/bitslip_odd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.974     0.974    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    SLICE_X104Y148       FDCE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/bitslip_odd_reg/C
                         clock pessimism              0.000     0.974    
                         clock uncertainty            0.154     1.128    
    SLICE_X104Y148       FDCE (Remov_fdce_C_CLR)     -0.067     1.061    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/bitslip_odd_reg
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (arrival time - required time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/flag1_reg/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.209ns (8.417%)  route 2.274ns (91.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.548     0.877    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.164     1.041 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.245     1.285    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         2.029     3.360    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    SLICE_X104Y148       FDCE                                         f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/flag1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.974     0.974    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    SLICE_X104Y148       FDCE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/flag1_reg/C
                         clock pessimism              0.000     0.974    
                         clock uncertainty            0.154     1.128    
    SLICE_X104Y148       FDCE (Remov_fdce_C_CLR)     -0.067     1.061    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/flag1_reg
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (arrival time - required time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[0]/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.209ns (8.417%)  route 2.274ns (91.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.548     0.877    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.164     1.041 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.245     1.285    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         2.029     3.360    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    SLICE_X104Y148       FDCE                                         f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.974     0.974    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    SLICE_X104Y148       FDCE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[0]/C
                         clock pessimism              0.000     0.974    
                         clock uncertainty            0.154     1.128    
    SLICE_X104Y148       FDCE (Remov_fdce_C_CLR)     -0.067     1.061    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (arrival time - required time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[1]/CLR
                            (removal check against rising-edge clock ADCLK_bufg  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADCLK_bufg rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.209ns (8.417%)  route 2.274ns (91.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.548     0.877    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.164     1.041 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.245     1.285    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/s00_axi_aresetn
    SLICE_X74Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=200, routed)         2.029     3.360    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]
    SLICE_X104Y148       FDCE                                         f  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADCLK_bufg rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  zsys_i/ADC/ADC_readout_buff_0/U0/BUFG_inst_ADCLK/O
                         net (fo=191, routed)         0.974     0.974    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/i_ADclk
    SLICE_X104Y148       FDCE                                         r  zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[1]/C
                         clock pessimism              0.000     0.974    
                         clock uncertainty            0.154     1.128    
    SLICE_X104Y148       FDCE (Remov_fdce_C_CLR)     -0.067     1.061    zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/t_wait1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  2.299    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/wr_en_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.538ns (9.982%)  route 4.852ns (90.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 12.206 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.379     2.456    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y72         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72         FDRE (Prop_fdre_C_Q)         0.433     2.889 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.138     4.027    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aresetn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.105     4.132 f  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel[2]_i_1/O
                         net (fo=183, routed)         3.713     7.846    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]
    SLICE_X30Y76         FDCE                                         f  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.230    12.206    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X30Y76         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/wr_en_reg/C
                         clock pessimism              0.114    12.319    
                         clock uncertainty           -0.154    12.165    
    SLICE_X30Y76         FDCE (Recov_fdce_C_CLR)     -0.258    11.907    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/wr_en_reg
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.538ns (10.419%)  route 4.626ns (89.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 12.206 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.379     2.456    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y72         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72         FDRE (Prop_fdre_C_Q)         0.433     2.889 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.138     4.027    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aresetn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.105     4.132 f  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel[2]_i_1/O
                         net (fo=183, routed)         3.487     7.620    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]
    SLICE_X28Y76         FDCE                                         f  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.230    12.206    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X28Y76         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_counter_reg[1]/C
                         clock pessimism              0.114    12.319    
                         clock uncertainty           -0.154    12.165    
    SLICE_X28Y76         FDCE (Recov_fdce_C_CLR)     -0.331    11.834    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.538ns (10.419%)  route 4.626ns (89.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 12.206 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.379     2.456    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y72         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72         FDRE (Prop_fdre_C_Q)         0.433     2.889 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.138     4.027    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aresetn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.105     4.132 f  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel[2]_i_1/O
                         net (fo=183, routed)         3.487     7.620    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]
    SLICE_X28Y76         FDCE                                         f  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.230    12.206    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X28Y76         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_counter_reg[2]/C
                         clock pessimism              0.114    12.319    
                         clock uncertainty           -0.154    12.165    
    SLICE_X28Y76         FDCE (Recov_fdce_C_CLR)     -0.331    11.834    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_nCS_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.538ns (10.414%)  route 4.628ns (89.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 12.201 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.379     2.456    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y72         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72         FDRE (Prop_fdre_C_Q)         0.433     2.889 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.138     4.027    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aresetn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.105     4.132 f  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel[2]_i_1/O
                         net (fo=183, routed)         3.490     7.622    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]
    SLICE_X27Y76         FDPE                                         f  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_nCS_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.225    12.201    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X27Y76         FDPE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_nCS_reg/C
                         clock pessimism              0.114    12.314    
                         clock uncertainty           -0.154    12.160    
    SLICE_X27Y76         FDPE (Recov_fdpe_C_PRE)     -0.292    11.868    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_nCS_reg
  -------------------------------------------------------------------
                         required time                         11.868    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.538ns (10.338%)  route 4.666ns (89.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 12.270 - 10.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383     2.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.926     4.819    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/s00_axi_aresetn
    SLICE_X62Y112        LUT1 (Prop_lut1_I0_O)        0.105     4.924 f  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/axi_awready_i_1/O
                         net (fo=699, routed)         2.740     7.664    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/SR[0]
    SLICE_X79Y99         FDCE                                         f  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.294    12.270    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/s00_axi_aclk
    SLICE_X79Y99         FDCE                                         r  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_1_reg[0]/C
                         clock pessimism              0.197    12.467    
                         clock uncertainty           -0.154    12.313    
    SLICE_X79Y99         FDCE (Recov_fdce_C_CLR)     -0.331    11.982    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.538ns (10.338%)  route 4.666ns (89.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 12.270 - 10.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383     2.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.926     4.819    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/s00_axi_aresetn
    SLICE_X62Y112        LUT1 (Prop_lut1_I0_O)        0.105     4.924 f  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/axi_awready_i_1/O
                         net (fo=699, routed)         2.740     7.664    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/SR[0]
    SLICE_X79Y99         FDCE                                         f  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.294    12.270    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/s00_axi_aclk
    SLICE_X79Y99         FDCE                                         r  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_2_reg[5]/C
                         clock pessimism              0.197    12.467    
                         clock uncertainty           -0.154    12.313    
    SLICE_X79Y99         FDCE (Recov_fdce_C_CLR)     -0.331    11.982    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_3_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.538ns (10.338%)  route 4.666ns (89.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 12.270 - 10.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383     2.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.926     4.819    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/s00_axi_aresetn
    SLICE_X62Y112        LUT1 (Prop_lut1_I0_O)        0.105     4.924 f  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/axi_awready_i_1/O
                         net (fo=699, routed)         2.740     7.664    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/SR[0]
    SLICE_X79Y99         FDCE                                         f  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.294    12.270    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/s00_axi_aclk
    SLICE_X79Y99         FDCE                                         r  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_3_reg[5]/C
                         clock pessimism              0.197    12.467    
                         clock uncertainty           -0.154    12.313    
    SLICE_X79Y99         FDCE (Recov_fdce_C_CLR)     -0.331    11.982    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_3_reg[5]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_4_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.538ns (10.338%)  route 4.666ns (89.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 12.270 - 10.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.383     2.460    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X70Y80         FDRE                                         r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  zsys_i/rst_FIFO_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.926     4.819    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/s00_axi_aresetn
    SLICE_X62Y112        LUT1 (Prop_lut1_I0_O)        0.105     4.924 f  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/axi_awready_i_1/O
                         net (fo=699, routed)         2.740     7.664    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/SR[0]
    SLICE_X79Y99         FDCE                                         f  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_4_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.294    12.270    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/s00_axi_aclk
    SLICE_X79Y99         FDCE                                         r  zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_4_reg[5]/C
                         clock pessimism              0.197    12.467    
                         clock uncertainty           -0.154    12.313    
    SLICE_X79Y99         FDCE (Recov_fdce_C_CLR)     -0.331    11.982    zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/cnt_4_reg[5]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.538ns (10.694%)  route 4.493ns (89.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 12.208 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.379     2.456    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y72         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72         FDRE (Prop_fdre_C_Q)         0.433     2.889 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.138     4.027    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aresetn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.105     4.132 f  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel[2]_i_1/O
                         net (fo=183, routed)         3.354     7.487    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]
    SLICE_X28Y77         FDCE                                         f  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.232    12.208    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X28Y77         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_counter_reg[0]/C
                         clock pessimism              0.114    12.321    
                         clock uncertainty           -0.154    12.167    
    SLICE_X28Y77         FDCE (Recov_fdce_C_CLR)     -0.331    11.836    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_MOSI_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.538ns (10.702%)  route 4.489ns (89.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 12.208 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.379     2.456    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y72         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72         FDRE (Prop_fdre_C_Q)         0.433     2.889 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.138     4.027    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aresetn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.105     4.132 f  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/o_Mux_sel[2]_i_1/O
                         net (fo=183, routed)         3.351     7.483    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]
    SLICE_X29Y77         FDCE                                         f  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_MOSI_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       1.232    12.208    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X29Y77         FDCE                                         r  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_MOSI_reg/C
                         clock pessimism              0.114    12.321    
                         clock uncertainty           -0.154    12.167    
    SLICE_X29Y77         FDCE (Recov_fdce_C_CLR)     -0.331    11.836    zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  4.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.594%)  route 0.175ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.583     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.175     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X86Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.855     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X86Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.287     0.928    
    SLICE_X86Y95         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.594%)  route 0.175ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.583     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.175     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X86Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.855     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X86Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.287     0.928    
    SLICE_X86Y95         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.594%)  route 0.175ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.583     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.175     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X86Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.855     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X86Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.287     0.928    
    SLICE_X86Y95         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.594%)  route 0.175ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.583     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.175     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X86Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.855     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X86Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.287     0.928    
    SLICE_X86Y95         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.666     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDPE (Prop_fdpe_C_Q)         0.128     1.123 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X89Y108        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.941     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.290     1.011    
    SLICE_X89Y108        FDPE (Remov_fdpe_C_PRE)     -0.149     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.711%)  route 0.167ns (54.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.583     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X87Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.855     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.287     0.928    
    SLICE_X87Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.711%)  route 0.167ns (54.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.583     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X87Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.855     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.287     0.928    
    SLICE_X87Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.711%)  route 0.167ns (54.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.583     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X87Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.855     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X87Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.287     0.928    
    SLICE_X87Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.711%)  route 0.167ns (54.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.583     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X87Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.855     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X87Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.287     0.928    
    SLICE_X87Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.711%)  route 0.167ns (54.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.583     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X87Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14012, routed)       0.855     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.287     0.928    
    SLICE_X87Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       17.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.284ns  (required time - arrival time)
  Source:                 zsys_i/reset_50M_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS_A_test_0/U0/sim_clk_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.538ns (25.765%)  route 1.550ns (74.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 22.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.385     2.462    zsys_i/reset_50M_0/U0/slowest_sync_clk
    SLICE_X70Y82         FDRE                                         r  zsys_i/reset_50M_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDRE (Prop_fdre_C_Q)         0.433     2.895 r  zsys_i/reset_50M_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.259     4.154    zsys_i/DRS_A_test_0/U0/i_nrst
    SLICE_X79Y94         LUT1 (Prop_lut1_I0_O)        0.105     4.259 f  zsys_i/DRS_A_test_0/U0/sim_clk[0]_i_2/O
                         net (fo=4, routed)           0.291     4.550    zsys_i/DRS_A_test_0/U0/sim_clk[0]_i_2_n_0
    SLICE_X79Y94         FDCE                                         f  zsys_i/DRS_A_test_0/U0/sim_clk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.294    22.270    zsys_i/DRS_A_test_0/U0/i_clk
    SLICE_X79Y94         FDCE                                         r  zsys_i/DRS_A_test_0/U0/sim_clk_reg[0]/C
                         clock pessimism              0.197    22.467    
                         clock uncertainty           -0.302    22.165    
    SLICE_X79Y94         FDCE (Recov_fdce_C_CLR)     -0.331    21.834    zsys_i/DRS_A_test_0/U0/sim_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                 17.284    

Slack (MET) :             17.284ns  (required time - arrival time)
  Source:                 zsys_i/reset_50M_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS_A_test_0/U0/sim_clk_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.538ns (25.765%)  route 1.550ns (74.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 22.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.385     2.462    zsys_i/reset_50M_0/U0/slowest_sync_clk
    SLICE_X70Y82         FDRE                                         r  zsys_i/reset_50M_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDRE (Prop_fdre_C_Q)         0.433     2.895 r  zsys_i/reset_50M_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.259     4.154    zsys_i/DRS_A_test_0/U0/i_nrst
    SLICE_X79Y94         LUT1 (Prop_lut1_I0_O)        0.105     4.259 f  zsys_i/DRS_A_test_0/U0/sim_clk[0]_i_2/O
                         net (fo=4, routed)           0.291     4.550    zsys_i/DRS_A_test_0/U0/sim_clk[0]_i_2_n_0
    SLICE_X79Y94         FDCE                                         f  zsys_i/DRS_A_test_0/U0/sim_clk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.294    22.270    zsys_i/DRS_A_test_0/U0/i_clk
    SLICE_X79Y94         FDCE                                         r  zsys_i/DRS_A_test_0/U0/sim_clk_reg[1]/C
                         clock pessimism              0.197    22.467    
                         clock uncertainty           -0.302    22.165    
    SLICE_X79Y94         FDCE (Recov_fdce_C_CLR)     -0.331    21.834    zsys_i/DRS_A_test_0/U0/sim_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                 17.284    

Slack (MET) :             17.284ns  (required time - arrival time)
  Source:                 zsys_i/reset_50M_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS_A_test_0/U0/sim_clk_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.538ns (25.765%)  route 1.550ns (74.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 22.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.385     2.462    zsys_i/reset_50M_0/U0/slowest_sync_clk
    SLICE_X70Y82         FDRE                                         r  zsys_i/reset_50M_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDRE (Prop_fdre_C_Q)         0.433     2.895 r  zsys_i/reset_50M_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.259     4.154    zsys_i/DRS_A_test_0/U0/i_nrst
    SLICE_X79Y94         LUT1 (Prop_lut1_I0_O)        0.105     4.259 f  zsys_i/DRS_A_test_0/U0/sim_clk[0]_i_2/O
                         net (fo=4, routed)           0.291     4.550    zsys_i/DRS_A_test_0/U0/sim_clk[0]_i_2_n_0
    SLICE_X79Y94         FDCE                                         f  zsys_i/DRS_A_test_0/U0/sim_clk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.294    22.270    zsys_i/DRS_A_test_0/U0/i_clk
    SLICE_X79Y94         FDCE                                         r  zsys_i/DRS_A_test_0/U0/sim_clk_reg[2]/C
                         clock pessimism              0.197    22.467    
                         clock uncertainty           -0.302    22.165    
    SLICE_X79Y94         FDCE (Recov_fdce_C_CLR)     -0.331    21.834    zsys_i/DRS_A_test_0/U0/sim_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                 17.284    

Slack (MET) :             17.284ns  (required time - arrival time)
  Source:                 zsys_i/reset_50M_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS_A_test_0/U0/sim_clk_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.538ns (25.765%)  route 1.550ns (74.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 22.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.385     2.462    zsys_i/reset_50M_0/U0/slowest_sync_clk
    SLICE_X70Y82         FDRE                                         r  zsys_i/reset_50M_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDRE (Prop_fdre_C_Q)         0.433     2.895 r  zsys_i/reset_50M_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.259     4.154    zsys_i/DRS_A_test_0/U0/i_nrst
    SLICE_X79Y94         LUT1 (Prop_lut1_I0_O)        0.105     4.259 f  zsys_i/DRS_A_test_0/U0/sim_clk[0]_i_2/O
                         net (fo=4, routed)           0.291     4.550    zsys_i/DRS_A_test_0/U0/sim_clk[0]_i_2_n_0
    SLICE_X79Y94         FDCE                                         f  zsys_i/DRS_A_test_0/U0/sim_clk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.294    22.270    zsys_i/DRS_A_test_0/U0/i_clk
    SLICE_X79Y94         FDCE                                         r  zsys_i/DRS_A_test_0/U0/sim_clk_reg[3]/C
                         clock pessimism              0.197    22.467    
                         clock uncertainty           -0.302    22.165    
    SLICE_X79Y94         FDCE (Recov_fdce_C_CLR)     -0.331    21.834    zsys_i/DRS_A_test_0/U0/sim_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                 17.284    

Slack (MET) :             17.476ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.379ns (20.077%)  route 1.509ns (79.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 22.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.393     2.470    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          1.509     4.358    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X80Y91         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.294    22.270    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y91         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[10]/C
                         clock pessimism              0.197    22.467    
                         clock uncertainty           -0.302    22.165    
    SLICE_X80Y91         FDCE (Recov_fdce_C_CLR)     -0.331    21.834    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[10]
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                 17.476    

Slack (MET) :             17.476ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.379ns (20.077%)  route 1.509ns (79.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 22.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.393     2.470    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          1.509     4.358    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X80Y91         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.294    22.270    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y91         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[11]/C
                         clock pessimism              0.197    22.467    
                         clock uncertainty           -0.302    22.165    
    SLICE_X80Y91         FDCE (Recov_fdce_C_CLR)     -0.331    21.834    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[11]
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                 17.476    

Slack (MET) :             17.476ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.379ns (20.077%)  route 1.509ns (79.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 22.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.393     2.470    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          1.509     4.358    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X80Y91         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.294    22.270    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y91         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[4]/C
                         clock pessimism              0.197    22.467    
                         clock uncertainty           -0.302    22.165    
    SLICE_X80Y91         FDCE (Recov_fdce_C_CLR)     -0.331    21.834    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[4]
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                 17.476    

Slack (MET) :             17.476ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.379ns (20.077%)  route 1.509ns (79.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 22.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.393     2.470    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          1.509     4.358    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X80Y91         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.294    22.270    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y91         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[8]/C
                         clock pessimism              0.197    22.467    
                         clock uncertainty           -0.302    22.165    
    SLICE_X80Y91         FDCE (Recov_fdce_C_CLR)     -0.331    21.834    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[8]
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                 17.476    

Slack (MET) :             17.480ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.379ns (20.117%)  route 1.505ns (79.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 22.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.393     2.470    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          1.505     4.354    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X81Y91         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.294    22.270    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y91         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[15]/C
                         clock pessimism              0.197    22.467    
                         clock uncertainty           -0.302    22.165    
    SLICE_X81Y91         FDCE (Recov_fdce_C_CLR)     -0.331    21.834    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[15]
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 17.480    

Slack (MET) :             17.480ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.379ns (20.117%)  route 1.505ns (79.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 22.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.077 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.393     2.470    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          1.505     4.354    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X81Y91         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899    20.899    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    20.976 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         1.294    22.270    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X81Y91         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[16]/C
                         clock pessimism              0.197    22.467    
                         clock uncertainty           -0.302    22.165    
    SLICE_X81Y91         FDCE (Recov_fdce_C_CLR)     -0.331    21.834    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[16]
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 17.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.729%)  route 0.277ns (66.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.555     0.884    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          0.277     1.302    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X76Y90         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.827     1.187    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X76Y90         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[14]/C
                         clock pessimism             -0.265     0.922    
    SLICE_X76Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.729%)  route 0.277ns (66.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.555     0.884    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          0.277     1.302    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X76Y90         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.827     1.187    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X76Y90         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[2]/C
                         clock pessimism             -0.265     0.922    
    SLICE_X76Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.729%)  route 0.277ns (66.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.555     0.884    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          0.277     1.302    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X76Y90         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.827     1.187    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X76Y90         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[3]/C
                         clock pessimism             -0.265     0.922    
    SLICE_X76Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.971%)  route 0.329ns (70.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.555     0.884    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          0.329     1.354    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X77Y91         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.827     1.187    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X77Y91         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[5]/C
                         clock pessimism             -0.265     0.922    
    SLICE_X77Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.902%)  route 0.347ns (71.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.555     0.884    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          0.347     1.371    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X75Y91         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.827     1.187    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X75Y91         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[7]/C
                         clock pessimism             -0.265     0.922    
    SLICE_X75Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.902%)  route 0.347ns (71.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.555     0.884    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          0.347     1.371    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X75Y91         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.827     1.187    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X75Y91         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[9]/C
                         clock pessimism             -0.265     0.922    
    SLICE_X75Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.086%)  route 0.470ns (76.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.555     0.884    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          0.470     1.494    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X76Y92         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.827     1.187    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X76Y92         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[12]/C
                         clock pessimism             -0.265     0.922    
    SLICE_X76Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.086%)  route 0.470ns (76.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.555     0.884    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          0.470     1.494    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X76Y92         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.827     1.187    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X76Y92         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[13]/C
                         clock pessimism             -0.265     0.922    
    SLICE_X76Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.086%)  route 0.470ns (76.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.555     0.884    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          0.470     1.494    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X76Y92         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.827     1.187    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X76Y92         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[1]/C
                         clock pessimism             -0.265     0.922    
    SLICE_X76Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/srclk_o_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.020%)  route 0.472ns (76.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.555     0.884    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=65, routed)          0.472     1.496    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X79Y90         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/srclk_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=491, routed)         0.852     1.212    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X79Y90         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/srclk_o_reg/C
                         clock pessimism             -0.265     0.947    
    SLICE_X79Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/srclk_o_reg
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.642    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.643ns (17.434%)  route 3.045ns (82.566%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 35.621 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.528     4.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y78         LUT4 (Prop_lut4_I2_O)        0.105     5.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.889     5.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X80Y90         LUT1 (Prop_lut1_I0_O)        0.105     6.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.628     6.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X78Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    35.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.325    35.946    
                         clock uncertainty           -0.035    35.911    
    SLICE_X78Y94         FDCE (Recov_fdce_C_CLR)     -0.258    35.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.653    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                 29.024    

Slack (MET) :             29.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.643ns (17.434%)  route 3.045ns (82.566%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 35.621 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.528     4.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y78         LUT4 (Prop_lut4_I2_O)        0.105     5.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.889     5.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X80Y90         LUT1 (Prop_lut1_I0_O)        0.105     6.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.628     6.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X78Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    35.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.325    35.946    
                         clock uncertainty           -0.035    35.911    
    SLICE_X78Y94         FDCE (Recov_fdce_C_CLR)     -0.258    35.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.653    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                 29.024    

Slack (MET) :             29.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.643ns (17.434%)  route 3.045ns (82.566%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 35.621 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.528     4.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y78         LUT4 (Prop_lut4_I2_O)        0.105     5.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.889     5.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X80Y90         LUT1 (Prop_lut1_I0_O)        0.105     6.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.628     6.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X78Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    35.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.325    35.946    
                         clock uncertainty           -0.035    35.911    
    SLICE_X78Y94         FDCE (Recov_fdce_C_CLR)     -0.258    35.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.653    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                 29.024    

Slack (MET) :             29.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.643ns (18.036%)  route 2.922ns (81.964%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 35.622 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.528     4.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y78         LUT4 (Prop_lut4_I2_O)        0.105     5.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.889     5.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X80Y90         LUT1 (Prop_lut1_I0_O)        0.105     6.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.505     6.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.297    35.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.325    35.947    
                         clock uncertainty           -0.035    35.912    
    SLICE_X80Y94         FDCE (Recov_fdce_C_CLR)     -0.331    35.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.581    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 29.076    

Slack (MET) :             29.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.643ns (18.036%)  route 2.922ns (81.964%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 35.622 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.528     4.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y78         LUT4 (Prop_lut4_I2_O)        0.105     5.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.889     5.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X80Y90         LUT1 (Prop_lut1_I0_O)        0.105     6.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.505     6.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.297    35.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.325    35.947    
                         clock uncertainty           -0.035    35.912    
    SLICE_X80Y94         FDCE (Recov_fdce_C_CLR)     -0.331    35.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.581    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 29.076    

Slack (MET) :             29.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.643ns (18.036%)  route 2.922ns (81.964%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 35.622 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.528     4.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y78         LUT4 (Prop_lut4_I2_O)        0.105     5.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.889     5.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X80Y90         LUT1 (Prop_lut1_I0_O)        0.105     6.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.505     6.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.297    35.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.325    35.947    
                         clock uncertainty           -0.035    35.912    
    SLICE_X80Y94         FDCE (Recov_fdce_C_CLR)     -0.331    35.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.581    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 29.076    

Slack (MET) :             29.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.643ns (18.036%)  route 2.922ns (81.964%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 35.622 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.528     4.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y78         LUT4 (Prop_lut4_I2_O)        0.105     5.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.889     5.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X80Y90         LUT1 (Prop_lut1_I0_O)        0.105     6.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.505     6.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.297    35.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.325    35.947    
                         clock uncertainty           -0.035    35.912    
    SLICE_X80Y94         FDCE (Recov_fdce_C_CLR)     -0.331    35.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.581    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 29.076    

Slack (MET) :             29.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.643ns (18.036%)  route 2.922ns (81.964%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 35.622 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.528     4.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y78         LUT4 (Prop_lut4_I2_O)        0.105     5.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.889     5.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X80Y90         LUT1 (Prop_lut1_I0_O)        0.105     6.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.505     6.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.297    35.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.325    35.947    
                         clock uncertainty           -0.035    35.912    
    SLICE_X80Y94         FDCE (Recov_fdce_C_CLR)     -0.331    35.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.581    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 29.076    

Slack (MET) :             29.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.643ns (18.036%)  route 2.922ns (81.964%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 35.622 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.528     4.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y78         LUT4 (Prop_lut4_I2_O)        0.105     5.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.889     5.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X80Y90         LUT1 (Prop_lut1_I0_O)        0.105     6.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.505     6.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.297    35.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.325    35.947    
                         clock uncertainty           -0.035    35.912    
    SLICE_X80Y94         FDCE (Recov_fdce_C_CLR)     -0.331    35.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.581    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 29.076    

Slack (MET) :             29.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.643ns (18.036%)  route 2.922ns (81.964%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 35.622 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.469     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.386     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_fdre_C_Q)         0.433     3.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.528     4.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y78         LUT4 (Prop_lut4_I2_O)        0.105     5.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.889     5.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X80Y90         LUT1 (Prop_lut1_I0_O)        0.105     6.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.505     6.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248    34.248    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.297    35.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.325    35.947    
                         clock uncertainty           -0.035    35.912    
    SLICE_X80Y94         FDCE (Recov_fdce_C_CLR)     -0.331    35.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.581    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 29.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.175%)  route 0.119ns (45.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.667     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.119     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X86Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.943     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X86Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.373     1.381    
    SLICE_X86Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.175%)  route 0.119ns (45.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.667     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.119     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X86Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.943     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X86Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.373     1.381    
    SLICE_X86Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.175%)  route 0.119ns (45.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.667     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.119     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X86Y104        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.943     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X86Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.373     1.381    
    SLICE_X86Y104        FDPE (Remov_fdpe_C_PRE)     -0.071     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.175%)  route 0.119ns (45.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.667     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.119     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X86Y104        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.943     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X86Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.373     1.381    
    SLICE_X86Y104        FDPE (Remov_fdpe_C_PRE)     -0.071     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.250%)  route 0.134ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.423 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.347     1.321    
    SLICE_X84Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.250%)  route 0.134ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.423 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.347     1.321    
    SLICE_X84Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.250%)  route 0.134ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.423 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.347     1.321    
    SLICE_X84Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.250%)  route 0.134ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.423 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.347     1.321    
    SLICE_X84Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.250%)  route 0.134ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.423 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.347     1.321    
    SLICE_X84Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.250%)  route 0.134ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.423 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.347     1.321    
    SLICE_X84Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.328    





