blk_mem_gen_1.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
