

================================================================
== Vivado HLS Report for 'memory_copy_decision'
================================================================
* Date:           Fri Dec 15 12:54:09 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        decoder_working
* Solution:       memory_copy_optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.15|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     78|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     78|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |p_neg_1_fu_5801_p2  |     -    |      0|  0|  12|           1|           3|
    |p_neg_fu_1111_p2    |     -    |      0|  0|  12|           1|           3|
    |r_V_1_1_fu_5787_p2  |     -    |      0|  0|  12|           3|           3|
    |r_V_1_fu_1097_p2    |     -    |      0|  0|  12|           3|           3|
    |tmp_525_fu_5835_p2  |     -    |      0|  0|  12|           1|           3|
    |tmp_6_fu_1145_p2    |     -    |      0|  0|  12|           1|           3|
    |tmp_526_fu_5841_p3  |  select  |      0|  0|   3|           1|           3|
    |tmp_7_fu_1151_p3    |  select  |      0|  0|   3|           1|           3|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  78|          12|          24|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_start                 |  in |    1| ap_ctrl_hs | memory_copy_decision | return value |
|ap_done                  | out |    1| ap_ctrl_hs | memory_copy_decision | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | memory_copy_decision | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | memory_copy_decision | return value |
|memory_block_V_i         |  in |  512|   ap_ovld  |    memory_block_V    |    pointer   |
|memory_block_V_o         | out |  512|   ap_ovld  |    memory_block_V    |    pointer   |
|memory_block_V_o_ap_vld  | out |    1|   ap_ovld  |    memory_block_V    |    pointer   |
|index_list_V             |  in |    4|   ap_none  |     index_list_V     |    pointer   |
+-------------------------+-----+-----+------------+----------------------+--------------+

