$date
	Thu Nov 13 17:39:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dec_2x4_tb $end
$var wire 1 ! f $end
$var parameter 32 " DELAY $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 ! f $end
$var wire 1 & Y3 $end
$var wire 1 ' Y2 $end
$var wire 1 ( Y1 $end
$var wire 1 ) Y0 $end
$scope module DEC $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ) Y0 $end
$var wire 1 ( Y1 $end
$var wire 1 ' Y2 $end
$var wire 1 & Y3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
1)
0(
0'
0&
0%
0$
0#
0!
$end
#10000
1%
#20000
1!
0)
1(
1$
0%
#30000
0!
1%
#40000
1!
1'
0(
1#
0$
0%
#50000
0!
1%
#60000
0'
0!
1&
1$
0%
#70000
1%
#80000
