# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_reti_logiche.srcs/sources_1/new/10679234.vhd" \
"../../../../../../VHDL/Versione Aggiornata TB_2x2.vhd" \

# Do not sort compile order
nosort
