/*
 * This file is autogenerated by cml-utils 2021-04-14 11:08:09 +0200.
 * Commit ID: 17ec1b1aedde68cf721a7ad5356532356a619266
 */

#ifndef _MCHP_LAN966X_ECPU_AD_H_
#define _MCHP_LAN966X_ECPU_AD_H_

/* Targets */
#define AFI_ADDR 0x00300000
#define AFI_SIZE 0x00000f9c

#define ANA_ADDR 0x00280000
#define ANA_SIZE 0x00007c28

#define DEV_0_ADDR 0x00100000
#define DEV_0_SIZE 0x000000c0

#define DEV_1_ADDR 0x00110000
#define DEV_1_SIZE 0x000000c0

#define DEV_2_ADDR 0x00120000
#define DEV_2_SIZE 0x000000c0

#define DEV_3_ADDR 0x00130000
#define DEV_3_SIZE 0x000000c0

#define DEV_4_ADDR 0x00140000
#define DEV_4_SIZE 0x000000c0

#define DEV_5_ADDR 0x00150000
#define DEV_5_SIZE 0x000000c0

#define DEV_6_ADDR 0x00160000
#define DEV_6_SIZE 0x000000c0

#define DEV_7_ADDR 0x00170000
#define DEV_7_SIZE 0x000000c0

#define GCB_ADDR 0x00070000
#define GCB_SIZE 0x00000174

#define MEP_ADDR 0x000a0000
#define MEP_SIZE 0x00000dc4

#define ORG_ADDR 0x00000000
#define ORG_SIZE 0x00000048

#define PTP_ADDR 0x00090000
#define PTP_SIZE 0x000002d0

#define QS_ADDR 0x00080000
#define QS_SIZE 0x0000004c

#define QSYS_ADDR 0x00200000
#define QSYS_SIZE 0x0000e02c

#define REW_ADDR 0x00030000
#define REW_SIZE 0x00000e10

#define SYS_ADDR 0x00010000
#define SYS_SIZE 0x0000127c

#define VCAP_0_ADDR 0x00040000
#define VCAP_0_SIZE 0x00000468

#define VCAP_1_ADDR 0x00050000
#define VCAP_1_SIZE 0x00000468

#define VCAP_2_ADDR 0x00060000
#define VCAP_2_SIZE 0x00000468

/* Groups */
#define GCB_MIIM_0_ADDR 0x0007010c
#define GCB_MIIM_0_SIZE 0x00000024
#define GCB_MIIM_1_ADDR 0x00070130
#define GCB_MIIM_1_SIZE 0x00000024

#endif /* _MCHP_LAN966X_ECPU_AD_H_ */
