{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.16629",
   "Default View_TopLeft":"-449,-716",
   "ExpandedHierarchyInLayout":"/axi_ethernet_inner",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port sfp -pg 1 -lvl 6 -x 2540 -y 10 -defaultsOSRD
preplace port eth_clks -pg 1 -lvl 6 -x 2540 -y -130 -defaultsOSRD
preplace port ponylink_data -pg 1 -lvl 0 -x -310 -y -540 -defaultsOSRD -left
preplace port sfp_rx_los -pg 1 -lvl 0 -x -310 -y 50 -defaultsOSRD
preplace port clk_160M -pg 1 -lvl 0 -x -310 -y -330 -defaultsOSRD
preplace port clk_40M -pg 1 -lvl 0 -x -310 -y -310 -defaultsOSRD
preplace inst ponylink_to_zynq -pg 1 -lvl 3 -x 530 -y -470 -defaultsOSRD -orient R180
preplace inst axi_ethernet_inner -pg 1 -lvl 4 -x 950 -y -440 -defaultsOSRD
preplace inst sfp_rx_los_n -pg 1 -lvl 1 -x -190 -y 50 -defaultsOSRD -resize 83 88
preplace inst axis_ix_to_eth -pg 1 -lvl 3 -x 530 -y -130 -defaultsOSRD
preplace inst eth_tx_rst_n -pg 1 -lvl 5 -x 2410 -y -220 -defaultsOSRD -resize 83 88
preplace inst ponylink_rst_n -pg 1 -lvl 2 -x 140 -y -380 -defaultsOSRD -resize 83 88
preplace inst axis_ix_to_ponylink -pg 1 -lvl 2 -x 140 -y 90 -defaultsOSRD
preplace inst eth_rx_rst_n -pg 1 -lvl 5 -x 2410 -y -100 -defaultsOSRD -resize 83 88
preplace inst fifo_to_ponylink -pg 1 -lvl 3 -x 530 -y 100 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 530 -y -290 -defaultsOSRD
preplace inst axi_ethernet_inner|sfp_ethernet -pg 1 -lvl 2 -x 1380 -y -190 -defaultsOSRD
preplace inst axi_ethernet_inner|xlconstant_0 -pg 1 -lvl 1 -x 1030 -y -430 -defaultsOSRD
preplace inst axi_ethernet_inner|axi_ethernet_clock_w_0 -pg 1 -lvl 1 -x 1030 -y -150 -defaultsOSRD
preplace netloc Net 1 0 3 NJ -540 NJ -540 NJ
preplace netloc sfp_rx_los_1 1 0 1 NJ 50
preplace netloc util_vector_logic_0_Res 1 1 3 -90J -30 290J 0 740
preplace netloc clk_160M_1 1 0 4 NJ -330 -90J -310 310 -10 700
preplace netloc clk_40M_1 1 0 4 NJ -310 -100 -40 320 20 690
preplace netloc ponylink_to_zynq_resetn_out 1 1 2 -70 -450 330
preplace netloc M00_AXIS_ACLK_1 1 2 3 340 -610 NJ -610 1680
preplace netloc util_vector_logic_1_Res 1 2 4 350 10 730J -570 NJ -570 2500
preplace netloc util_vector_logic_2_Res 1 2 1 300 -380n
preplace netloc ACLK_1 1 1 4 -80 -620 NJ -620 NJ -620 1690
preplace netloc util_vector_logic_3_Res 1 1 5 -60 210 NJ 210 NJ 210 NJ 210 2500
preplace netloc axi_ethernet_inner_rx_reset 1 4 1 1680 -160n
preplace netloc axi_ethernet_inner_tx_reset 1 4 1 1700 -220n
preplace netloc xlconstant_0_dout 1 3 1 710 -500n
preplace netloc axi_ethernet_0_sfp 1 4 2 1700J -290 2510
preplace netloc ponylink_to_zynq_axis_out 1 2 1 350 -400n
preplace netloc axis_interconnect_0_M00_AXIS 1 3 1 720 -500n
preplace netloc eth_frame_fifo_0_axis_out 1 3 1 680 -440n
preplace netloc axis_interconnect_1_M00_AXIS 1 2 1 310 80n
preplace netloc S00_AXIS_1 1 1 4 -60 -600 NJ -600 NJ -600 1670
preplace netloc ethernet_clks_1 1 3 3 740 -580 N -580 2520
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_s_axi_lite_clk 1 1 1 1190 -330n
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_s_axi_lite_resetn 1 1 1 1180 -350n
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_ref_clk 1 1 1 1190 -290n
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_glbl_rst 1 1 1 1200 -310n
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_mmcm_locked 1 1 1 N -250
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_userclk 1 1 1 N -190
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_userclk2 1 1 1 N -170
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_rxuserclk 1 1 1 N -230
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_rxuserclk2 1 1 1 N -210
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_pma_reset 1 1 1 N -150
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gtref_clk 1 1 1 N -10
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gtref_clk_buf 1 1 1 N 10
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gt0_pll0outclk_in 1 1 1 N -130
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gt0_pll0outrefclk_in 1 1 1 N -110
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gt0_pll1outclk_in 1 1 1 N -90
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gt0_pll1outrefclk_in 1 1 1 N -70
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gt0_pll0lock_in 1 1 1 N -50
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gt0_pll0refclklost_in 1 1 1 N -30
preplace netloc axi_ethernet_inner|signal_detect_1 1 0 2 880J -490 1220
preplace netloc axi_ethernet_inner|xlconstant_0_dout 1 1 1 1210J -430n
preplace netloc axi_ethernet_inner|sfp_ethernet_tx_mac_aclk 1 2 1 N -220
preplace netloc axi_ethernet_inner|sfp_ethernet_tx_reset 1 2 1 1540 -200n
preplace netloc axi_ethernet_inner|sfp_ethernet_rx_mac_aclk 1 2 1 1530 -200n
preplace netloc axi_ethernet_inner|sfp_ethernet_rx_reset 1 2 1 N -160
preplace netloc axi_ethernet_inner|axi_ethernet_0_sfp 1 2 1 N -260
preplace netloc axi_ethernet_inner|ponylink_to_zynq_axis_out 1 0 2 NJ -500 1230
preplace netloc axi_ethernet_inner|sfp_ethernet_m_axis_rx 1 2 1 N -320
preplace netloc axi_ethernet_inner|Conn1 1 0 1 N -150
levelinfo -pg 1 -310 -190 140 530 950 2410 2540
levelinfo -hier axi_ethernet_inner * 1030 1380 *
pagesize -pg 1 -db -bbox -sgen -450 -740 2650 880
pagesize -hier axi_ethernet_inner -db -bbox -sgen 850 -520 1570 90
"
}
0
