{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683200120316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683200120316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 17:05:20 2023 " "Processing started: Thu May 04 17:05:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683200120316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683200120316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline_1 -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline_1 -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683200120316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683200120589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683200120589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_a-sim " "Found design unit 1: reg_a-sim" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_a " "Found entity 1: reg_a" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683200128572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683200128572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128580 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683200128580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683200128580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_a reg_a:add_instance " "Elaborating entity \"reg_a\" for hierarchy \"reg_a:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/DUT.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[0\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[0\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[0\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[0\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[1\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[1\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[1\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[1\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[2\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[2\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[2\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[2\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[3\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[3\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[3\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[3\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[4\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[4\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[4\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[4\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[5\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[5\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[5\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[5\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[6\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[6\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[6\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[6\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[7\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[7\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[7\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[7\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[8\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[8\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[8\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[8\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[9\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[9\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[9\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[9\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[10\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[10\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[10\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[10\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[11\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[11\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[11\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[11\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[12\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[12\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[12\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[12\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[13\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[13\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[13\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[13\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[14\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[14\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[14\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[14\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[15\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[15\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[15\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[15\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[16\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[16\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[16\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[16\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[17\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[17\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[17\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[17\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rega_output\[18\] pipeline_1.vhdl(21) " "Can't infer register for \"rega_output\[18\]\" at pipeline_1.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rega_output\[18\] pipeline_1.vhdl(19) " "Inferred latch for \"rega_output\[18\]\" at pipeline_1.vhdl(19)" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/pipeline_1.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683200128604 "|DUT|reg_a:add_instance"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "reg_a:add_instance " "Can't elaborate user hierarchy \"reg_a:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/HP/Desktop/EE-309/EE309_RISC_Pipelined_CPU/components/components/P1/DUT.vhdl" 27 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1683200128604 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 20 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683200128670 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 04 17:05:28 2023 " "Processing ended: Thu May 04 17:05:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683200128670 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683200128670 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683200128670 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683200128670 ""}
