Simulator report for calculator
Tue May 24 14:48:53 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 207 nodes    ;
; Simulation Coverage         ;      84.76 % ;
; Total Number of Transitions ; 6191         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C70F896C6 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      84.76 % ;
; Total nodes checked                                 ; 207          ;
; Total output ports checked                          ; 210          ;
; Total output ports with complete 1/0-value coverage ; 178          ;
; Total output ports with no 1/0-value coverage       ; 27           ;
; Total output ports with no 1-value coverage         ; 32           ;
; Total output ports with no 0-value coverage         ; 27           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                              ;
+---------------------------------------------------+---------------------------------------------------+------------------+
; Node Name                                         ; Output Port Name                                  ; Output Port Type ;
+---------------------------------------------------+---------------------------------------------------+------------------+
; |calculator|datapath:inst|alu:inst|Add0~1         ; |calculator|datapath:inst|alu:inst|Add0~1         ; cout             ;
; |calculator|datapath:inst|alu:inst|Add0~2         ; |calculator|datapath:inst|alu:inst|Add0~2         ; combout          ;
; |calculator|datapath:inst|alu:inst|Add0~2         ; |calculator|datapath:inst|alu:inst|Add0~3         ; cout             ;
; |calculator|datapath:inst|alu:inst|Add0~4         ; |calculator|datapath:inst|alu:inst|Add0~4         ; combout          ;
; |calculator|datapath:inst|alu:inst|Add0~4         ; |calculator|datapath:inst|alu:inst|Add0~5         ; cout             ;
; |calculator|datapath:inst|alu:inst|Add0~6         ; |calculator|datapath:inst|alu:inst|Add0~6         ; combout          ;
; |calculator|datapath:inst|alu:inst|Add0~6         ; |calculator|datapath:inst|alu:inst|Add0~7         ; cout             ;
; |calculator|datapath:inst|alu:inst|Add0~8         ; |calculator|datapath:inst|alu:inst|Add0~8         ; combout          ;
; |calculator|datapath:inst|registera:inst3|q[2]    ; |calculator|datapath:inst|registera:inst3|q[2]    ; regout           ;
; |calculator|datapath:inst|registera:inst3|q[1]    ; |calculator|datapath:inst|registera:inst3|q[1]    ; regout           ;
; |calculator|datapath:inst|registera:inst3|q[0]    ; |calculator|datapath:inst|registera:inst3|q[0]    ; regout           ;
; |calculator|debug:inst2|z[0]~0                    ; |calculator|debug:inst2|z[0]~0                    ; combout          ;
; |calculator|debug:inst2|z[1]~1                    ; |calculator|debug:inst2|z[1]~1                    ; combout          ;
; |calculator|debug:inst2|z[2]~2                    ; |calculator|debug:inst2|z[2]~2                    ; combout          ;
; |calculator|decoder:inst3|Mux0~0                  ; |calculator|decoder:inst3|Mux0~0                  ; combout          ;
; |calculator|decoder:inst3|Mux1~0                  ; |calculator|decoder:inst3|Mux1~0                  ; combout          ;
; |calculator|decoder:inst3|Mux2~0                  ; |calculator|decoder:inst3|Mux2~0                  ; combout          ;
; |calculator|decoder:inst3|Mux3~0                  ; |calculator|decoder:inst3|Mux3~0                  ; combout          ;
; |calculator|decoder:inst3|Mux4~0                  ; |calculator|decoder:inst3|Mux4~0                  ; combout          ;
; |calculator|decoder:inst3|Mux5~0                  ; |calculator|decoder:inst3|Mux5~0                  ; combout          ;
; |calculator|decoder:inst3|Mux6~0                  ; |calculator|decoder:inst3|Mux6~0                  ; combout          ;
; |calculator|final:inst1|y_present[10]             ; |calculator|final:inst1|y_present[10]             ; regout           ;
; |calculator|final:inst1|y_present[0]              ; |calculator|final:inst1|y_present[0]              ; regout           ;
; |calculator|final:inst1|Equal18~0                 ; |calculator|final:inst1|Equal18~0                 ; combout          ;
; |calculator|final:inst1|y_present[1]              ; |calculator|final:inst1|y_present[1]              ; regout           ;
; |calculator|final:inst1|y_present[3]              ; |calculator|final:inst1|y_present[3]              ; regout           ;
; |calculator|final:inst1|Equal13~0                 ; |calculator|final:inst1|Equal13~0                 ; combout          ;
; |calculator|final:inst1|y_present[2]              ; |calculator|final:inst1|y_present[2]              ; regout           ;
; |calculator|final:inst1|Equal15~0                 ; |calculator|final:inst1|Equal15~0                 ; combout          ;
; |calculator|final:inst1|Equal16~0                 ; |calculator|final:inst1|Equal16~0                 ; combout          ;
; |calculator|final:inst1|Equal16~1                 ; |calculator|final:inst1|Equal16~1                 ; combout          ;
; |calculator|final:inst1|Equal13~1                 ; |calculator|final:inst1|Equal13~1                 ; combout          ;
; |calculator|final:inst1|Equal14~1                 ; |calculator|final:inst1|Equal14~1                 ; combout          ;
; |calculator|final:inst1|input_select[0]~14        ; |calculator|final:inst1|input_select[0]~14        ; combout          ;
; |calculator|final:inst1|out_state[3]~0            ; |calculator|final:inst1|out_state[3]~0            ; combout          ;
; |calculator|final:inst1|Equal20~0                 ; |calculator|final:inst1|Equal20~0                 ; combout          ;
; |calculator|final:inst1|Equal36~0                 ; |calculator|final:inst1|Equal36~0                 ; combout          ;
; |calculator|final:inst1|Equal36~1                 ; |calculator|final:inst1|Equal36~1                 ; combout          ;
; |calculator|final:inst1|input_select[1]~15        ; |calculator|final:inst1|input_select[1]~15        ; combout          ;
; |calculator|final:inst1|Equal37~0                 ; |calculator|final:inst1|Equal37~0                 ; combout          ;
; |calculator|final:inst1|input_select[1]~16        ; |calculator|final:inst1|input_select[1]~16        ; combout          ;
; |calculator|final:inst1|input_select[1]~17        ; |calculator|final:inst1|input_select[1]~17        ; combout          ;
; |calculator|final:inst1|Equal12~0                 ; |calculator|final:inst1|Equal12~0                 ; combout          ;
; |calculator|final:inst1|Equal13~2                 ; |calculator|final:inst1|Equal13~2                 ; combout          ;
; |calculator|final:inst1|Equal11~0                 ; |calculator|final:inst1|Equal11~0                 ; combout          ;
; |calculator|final:inst1|WideNor0~1                ; |calculator|final:inst1|WideNor0~1                ; combout          ;
; |calculator|final:inst1|WideNor0~2                ; |calculator|final:inst1|WideNor0~2                ; combout          ;
; |calculator|final:inst1|out_state[2]~1            ; |calculator|final:inst1|out_state[2]~1            ; combout          ;
; |calculator|final:inst1|comb~0                    ; |calculator|final:inst1|comb~0                    ; combout          ;
; |calculator|final:inst1|out_state[0]~5            ; |calculator|final:inst1|out_state[0]~5            ; combout          ;
; |calculator|final:inst1|comb~1                    ; |calculator|final:inst1|comb~1                    ; combout          ;
; |calculator|datapath:inst|registera:inst4|q[2]    ; |calculator|datapath:inst|registera:inst4|q[2]    ; regout           ;
; |calculator|datapath:inst|mux:inst2|Mux1~0        ; |calculator|datapath:inst|mux:inst2|Mux1~0        ; combout          ;
; |calculator|datapath:inst|mux:inst2|Mux1~1        ; |calculator|datapath:inst|mux:inst2|Mux1~1        ; combout          ;
; |calculator|datapath:inst|mux:inst2|Mux1~2        ; |calculator|datapath:inst|mux:inst2|Mux1~2        ; combout          ;
; |calculator|datapath:inst|registera:inst4|q[3]    ; |calculator|datapath:inst|registera:inst4|q[3]    ; regout           ;
; |calculator|datapath:inst|mux:inst2|Mux0~0        ; |calculator|datapath:inst|mux:inst2|Mux0~0        ; combout          ;
; |calculator|datapath:inst|mux:inst2|Mux0~1        ; |calculator|datapath:inst|mux:inst2|Mux0~1        ; combout          ;
; |calculator|datapath:inst|mux:inst2|Mux0~2        ; |calculator|datapath:inst|mux:inst2|Mux0~2        ; combout          ;
; |calculator|datapath:inst|registera:inst4|q[1]    ; |calculator|datapath:inst|registera:inst4|q[1]    ; regout           ;
; |calculator|datapath:inst|mux:inst2|Mux2~0        ; |calculator|datapath:inst|mux:inst2|Mux2~0        ; combout          ;
; |calculator|datapath:inst|mux:inst2|Mux2~1        ; |calculator|datapath:inst|mux:inst2|Mux2~1        ; combout          ;
; |calculator|datapath:inst|mux:inst2|Mux2~2        ; |calculator|datapath:inst|mux:inst2|Mux2~2        ; combout          ;
; |calculator|datapath:inst|registera:inst4|q[0]    ; |calculator|datapath:inst|registera:inst4|q[0]    ; regout           ;
; |calculator|datapath:inst|mux:inst2|Mux3~0        ; |calculator|datapath:inst|mux:inst2|Mux3~0        ; combout          ;
; |calculator|datapath:inst|mux:inst2|Mux3~1        ; |calculator|datapath:inst|mux:inst2|Mux3~1        ; combout          ;
; |calculator|datapath:inst|mux:inst2|Mux3~2        ; |calculator|datapath:inst|mux:inst2|Mux3~2        ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~5     ; |calculator|datapath:inst|registera:inst3|q~5     ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~6     ; |calculator|datapath:inst|registera:inst3|q~6     ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~7     ; |calculator|datapath:inst|registera:inst3|q~7     ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~8     ; |calculator|datapath:inst|registera:inst3|q~8     ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~9     ; |calculator|datapath:inst|registera:inst3|q~9     ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~10    ; |calculator|datapath:inst|registera:inst3|q~10    ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~11    ; |calculator|datapath:inst|registera:inst3|q~11    ; combout          ;
; |calculator|datapath:inst|registera:inst3|q[2]~12 ; |calculator|datapath:inst|registera:inst3|q[2]~12 ; combout          ;
; |calculator|datapath:inst|registera:inst3|q[2]~13 ; |calculator|datapath:inst|registera:inst3|q[2]~13 ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~14    ; |calculator|datapath:inst|registera:inst3|q~14    ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~15    ; |calculator|datapath:inst|registera:inst3|q~15    ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~16    ; |calculator|datapath:inst|registera:inst3|q~16    ; combout          ;
; |calculator|datapath:inst|alu:inst|alu_out~0      ; |calculator|datapath:inst|alu:inst|alu_out~0      ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~17    ; |calculator|datapath:inst|registera:inst3|q~17    ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~18    ; |calculator|datapath:inst|registera:inst3|q~18    ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~19    ; |calculator|datapath:inst|registera:inst3|q~19    ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~20    ; |calculator|datapath:inst|registera:inst3|q~20    ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~21    ; |calculator|datapath:inst|registera:inst3|q~21    ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~22    ; |calculator|datapath:inst|registera:inst3|q~22    ; combout          ;
; |calculator|datapath:inst|alu:inst|Mux3~0         ; |calculator|datapath:inst|alu:inst|Mux3~0         ; combout          ;
; |calculator|datapath:inst|alu:inst|Mux3~1         ; |calculator|datapath:inst|alu:inst|Mux3~1         ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~23    ; |calculator|datapath:inst|registera:inst3|q~23    ; combout          ;
; |calculator|final:inst1|Equal37~1                 ; |calculator|final:inst1|Equal37~1                 ; combout          ;
; |calculator|final:inst1|Selector0~0               ; |calculator|final:inst1|Selector0~0               ; combout          ;
; |calculator|final:inst1|Selector0~1               ; |calculator|final:inst1|Selector0~1               ; combout          ;
; |calculator|final:inst1|WideNor0~3                ; |calculator|final:inst1|WideNor0~3                ; combout          ;
; |calculator|final:inst1|Selector10~0              ; |calculator|final:inst1|Selector10~0              ; combout          ;
; |calculator|final:inst1|Selector9~0               ; |calculator|final:inst1|Selector9~0               ; combout          ;
; |calculator|final:inst1|Selector7~0               ; |calculator|final:inst1|Selector7~0               ; combout          ;
; |calculator|final:inst1|Selector8~0               ; |calculator|final:inst1|Selector8~0               ; combout          ;
; |calculator|final:inst1|reset~0                   ; |calculator|final:inst1|reset~0                   ; combout          ;
; |calculator|datapath:inst|registera:inst4|q~0     ; |calculator|datapath:inst|registera:inst4|q~0     ; combout          ;
; |calculator|datapath:inst|registera:inst4|q[2]~1  ; |calculator|datapath:inst|registera:inst4|q[2]~1  ; combout          ;
; |calculator|final:inst1|Equal20~1                 ; |calculator|final:inst1|Equal20~1                 ; combout          ;
; |calculator|final:inst1|input_select[1]~18        ; |calculator|final:inst1|input_select[1]~18        ; combout          ;
; |calculator|final:inst1|input_select[1]~19        ; |calculator|final:inst1|input_select[1]~19        ; combout          ;
; |calculator|final:inst1|input_select[1]~20        ; |calculator|final:inst1|input_select[1]~20        ; combout          ;
; |calculator|final:inst1|load_a~0                  ; |calculator|final:inst1|load_a~0                  ; combout          ;
; |calculator|final:inst1|input_select[1]~21        ; |calculator|final:inst1|input_select[1]~21        ; combout          ;
; |calculator|final:inst1|input_select[1]~22        ; |calculator|final:inst1|input_select[1]~22        ; combout          ;
; |calculator|final:inst1|input_select[1]~23        ; |calculator|final:inst1|input_select[1]~23        ; combout          ;
; |calculator|final:inst1|input_select[0]~24        ; |calculator|final:inst1|input_select[0]~24        ; combout          ;
; |calculator|final:inst1|input_select[0]~26        ; |calculator|final:inst1|input_select[0]~26        ; combout          ;
; |calculator|final:inst1|input_select[0]~27        ; |calculator|final:inst1|input_select[0]~27        ; combout          ;
; |calculator|final:inst1|alu_op[2]~20              ; |calculator|final:inst1|alu_op[2]~20              ; combout          ;
; |calculator|datapath:inst|registera:inst4|q~2     ; |calculator|datapath:inst|registera:inst4|q~2     ; combout          ;
; |calculator|datapath:inst|registera:inst4|q~3     ; |calculator|datapath:inst|registera:inst4|q~3     ; combout          ;
; |calculator|datapath:inst|registera:inst4|q~4     ; |calculator|datapath:inst|registera:inst4|q~4     ; combout          ;
; |calculator|final:inst1|Equal20~2                 ; |calculator|final:inst1|Equal20~2                 ; combout          ;
; |calculator|final:inst1|cin~0                     ; |calculator|final:inst1|cin~0                     ; combout          ;
; |calculator|final:inst1|alu_op[0]~21              ; |calculator|final:inst1|alu_op[0]~21              ; combout          ;
; |calculator|final:inst1|alu_op[0]~22              ; |calculator|final:inst1|alu_op[0]~22              ; combout          ;
; |calculator|final:inst1|alu_op[0]~23              ; |calculator|final:inst1|alu_op[0]~23              ; combout          ;
; |calculator|final:inst1|alu_op[0]~24              ; |calculator|final:inst1|alu_op[0]~24              ; combout          ;
; |calculator|final:inst1|load_b~0                  ; |calculator|final:inst1|load_b~0                  ; combout          ;
; |calculator|final:inst1|load_b~1                  ; |calculator|final:inst1|load_b~1                  ; combout          ;
; |calculator|final:inst1|input_select[1]~28        ; |calculator|final:inst1|input_select[1]~28        ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~24    ; |calculator|datapath:inst|registera:inst3|q~24    ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~25    ; |calculator|datapath:inst|registera:inst3|q~25    ; combout          ;
; |calculator|final:inst1|input_select[0]~29        ; |calculator|final:inst1|input_select[0]~29        ; combout          ;
; |calculator|final:inst1|alu_op[0]~25              ; |calculator|final:inst1|alu_op[0]~25              ; combout          ;
; |calculator|final:inst1|alu_op[0]~26              ; |calculator|final:inst1|alu_op[0]~26              ; combout          ;
; |calculator|final:inst1|input_select[0]~30        ; |calculator|final:inst1|input_select[0]~30        ; combout          ;
; |calculator|final:inst1|alu_op[0]~27              ; |calculator|final:inst1|alu_op[0]~27              ; combout          ;
; |calculator|final:inst1|alu_op[0]~28              ; |calculator|final:inst1|alu_op[0]~28              ; combout          ;
; |calculator|final:inst1|load_a~1                  ; |calculator|final:inst1|load_a~1                  ; combout          ;
; |calculator|final:inst1|load_a~2                  ; |calculator|final:inst1|load_a~2                  ; combout          ;
; |calculator|final:inst1|alu_op[1]~29              ; |calculator|final:inst1|alu_op[1]~29              ; combout          ;
; |calculator|final:inst1|alu_op[1]~30              ; |calculator|final:inst1|alu_op[1]~30              ; combout          ;
; |calculator|final:inst1|out_state[3]              ; |calculator|final:inst1|out_state[3]              ; combout          ;
; |calculator|final:inst1|out_state[2]              ; |calculator|final:inst1|out_state[2]              ; combout          ;
; |calculator|final:inst1|out_state[1]              ; |calculator|final:inst1|out_state[1]              ; combout          ;
; |calculator|final:inst1|out_state[1]~6            ; |calculator|final:inst1|out_state[1]~6            ; combout          ;
; |calculator|final:inst1|out_state[0]              ; |calculator|final:inst1|out_state[0]              ; combout          ;
; |calculator|final:inst1|out_state[0]~7            ; |calculator|final:inst1|out_state[0]~7            ; combout          ;
; |calculator|final:inst1|reset                     ; |calculator|final:inst1|reset                     ; combout          ;
; |calculator|final:inst1|input_select[1]           ; |calculator|final:inst1|input_select[1]           ; combout          ;
; |calculator|final:inst1|input_select[0]           ; |calculator|final:inst1|input_select[0]           ; combout          ;
; |calculator|final:inst1|alu_op[2]                 ; |calculator|final:inst1|alu_op[2]                 ; combout          ;
; |calculator|final:inst1|cin                       ; |calculator|final:inst1|cin                       ; combout          ;
; |calculator|final:inst1|alu_op[0]                 ; |calculator|final:inst1|alu_op[0]                 ; combout          ;
; |calculator|final:inst1|alu_op[1]                 ; |calculator|final:inst1|alu_op[1]                 ; combout          ;
; |calculator|final:inst1|load_b                    ; |calculator|final:inst1|load_b                    ; combout          ;
; |calculator|final:inst1|load_a                    ; |calculator|final:inst1|load_a                    ; combout          ;
; |calculator|alu[3]                                ; |calculator|alu[3]                                ; padio            ;
; |calculator|alu[2]                                ; |calculator|alu[2]                                ; padio            ;
; |calculator|alu[1]                                ; |calculator|alu[1]                                ; padio            ;
; |calculator|alu[0]                                ; |calculator|alu[0]                                ; padio            ;
; |calculator|b[2]                                  ; |calculator|b[2]                                  ; padio            ;
; |calculator|b[1]                                  ; |calculator|b[1]                                  ; padio            ;
; |calculator|b[0]                                  ; |calculator|b[0]                                  ; padio            ;
; |calculator|OUT[7]                                ; |calculator|OUT[7]                                ; padio            ;
; |calculator|OUT[6]                                ; |calculator|OUT[6]                                ; padio            ;
; |calculator|OUT[5]                                ; |calculator|OUT[5]                                ; padio            ;
; |calculator|OUT[4]                                ; |calculator|OUT[4]                                ; padio            ;
; |calculator|OUT[3]                                ; |calculator|OUT[3]                                ; padio            ;
; |calculator|OUT[2]                                ; |calculator|OUT[2]                                ; padio            ;
; |calculator|OUT[1]                                ; |calculator|OUT[1]                                ; padio            ;
; |calculator|MOP[0]                                ; |calculator|MOP[0]~corein                         ; combout          ;
; |calculator|MOP[1]                                ; |calculator|MOP[1]~corein                         ; combout          ;
; |calculator|MOP[2]                                ; |calculator|MOP[2]~corein                         ; combout          ;
; |calculator|MOP[3]                                ; |calculator|MOP[3]~corein                         ; combout          ;
; |calculator|DIN[2]                                ; |calculator|DIN[2]~corein                         ; combout          ;
; |calculator|DIN[1]                                ; |calculator|DIN[1]~corein                         ; combout          ;
; |calculator|DIN[0]                                ; |calculator|DIN[0]~corein                         ; combout          ;
; |calculator|CLK                                   ; |calculator|CLK~corein                            ; combout          ;
; |calculator|RUN                                   ; |calculator|RUN~corein                            ; combout          ;
; |calculator|CLK~clkctrl                           ; |calculator|CLK~clkctrl                           ; outclk           ;
; |calculator|final:inst1|input_select[0]~27clkctrl ; |calculator|final:inst1|input_select[0]~27clkctrl ; outclk           ;
; |calculator|final:inst1|input_select[1]~28clkctrl ; |calculator|final:inst1|input_select[1]~28clkctrl ; outclk           ;
; |calculator|final:inst1|input_select[1]~23clkctrl ; |calculator|final:inst1|input_select[1]~23clkctrl ; outclk           ;
+---------------------------------------------------+---------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                           ;
+------------------------------------------------+------------------------------------------------+------------------+
; Node Name                                      ; Output Port Name                               ; Output Port Type ;
+------------------------------------------------+------------------------------------------------+------------------+
; |calculator|datapath:inst|registera:inst3|q[3] ; |calculator|datapath:inst|registera:inst3|q[3] ; regout           ;
; |calculator|debug:inst2|z[3]~3                 ; |calculator|debug:inst2|z[3]~3                 ; combout          ;
; |calculator|final:inst1|y_present[4]           ; |calculator|final:inst1|y_present[4]           ; regout           ;
; |calculator|final:inst1|y_present[8]           ; |calculator|final:inst1|y_present[8]           ; regout           ;
; |calculator|final:inst1|y_present[9]           ; |calculator|final:inst1|y_present[9]           ; regout           ;
; |calculator|final:inst1|y_present[5]           ; |calculator|final:inst1|y_present[5]           ; regout           ;
; |calculator|final:inst1|y_present[6]           ; |calculator|final:inst1|y_present[6]           ; regout           ;
; |calculator|final:inst1|y_present[7]           ; |calculator|final:inst1|y_present[7]           ; regout           ;
; |calculator|final:inst1|Equal15~1              ; |calculator|final:inst1|Equal15~1              ; combout          ;
; |calculator|final:inst1|Equal17~0              ; |calculator|final:inst1|Equal17~0              ; combout          ;
; |calculator|final:inst1|Equal18~1              ; |calculator|final:inst1|Equal18~1              ; combout          ;
; |calculator|final:inst1|Equal14~0              ; |calculator|final:inst1|Equal14~0              ; combout          ;
; |calculator|final:inst1|Equal19~0              ; |calculator|final:inst1|Equal19~0              ; combout          ;
; |calculator|final:inst1|Equal36~2              ; |calculator|final:inst1|Equal36~2              ; combout          ;
; |calculator|final:inst1|WideNor0~0             ; |calculator|final:inst1|WideNor0~0             ; combout          ;
; |calculator|final:inst1|Equal16~2              ; |calculator|final:inst1|Equal16~2              ; combout          ;
; |calculator|final:inst1|out_state[1]~2         ; |calculator|final:inst1|out_state[1]~2         ; combout          ;
; |calculator|final:inst1|out_state[1]~3         ; |calculator|final:inst1|out_state[1]~3         ; combout          ;
; |calculator|final:inst1|out_state[0]~4         ; |calculator|final:inst1|out_state[0]~4         ; combout          ;
; |calculator|datapath:inst|registera:inst3|q~4  ; |calculator|datapath:inst|registera:inst3|q~4  ; combout          ;
; |calculator|final:inst1|Selector6~0            ; |calculator|final:inst1|Selector6~0            ; combout          ;
; |calculator|final:inst1|Selector2~0            ; |calculator|final:inst1|Selector2~0            ; combout          ;
; |calculator|final:inst1|Selector1~0            ; |calculator|final:inst1|Selector1~0            ; combout          ;
; |calculator|final:inst1|Selector5~0            ; |calculator|final:inst1|Selector5~0            ; combout          ;
; |calculator|final:inst1|Selector4~0            ; |calculator|final:inst1|Selector4~0            ; combout          ;
; |calculator|final:inst1|Selector3~0            ; |calculator|final:inst1|Selector3~0            ; combout          ;
; |calculator|final:inst1|input_select[0]~25     ; |calculator|final:inst1|input_select[0]~25     ; combout          ;
; |calculator|b[3]                               ; |calculator|b[3]                               ; padio            ;
; |calculator|OUT[0]                             ; |calculator|OUT[0]                             ; padio            ;
; |calculator|DEBUG                              ; |calculator|DEBUG~corein                       ; combout          ;
; |calculator|DIN[3]                             ; |calculator|DIN[3]~corein                      ; combout          ;
; |calculator|STEP                               ; |calculator|STEP~corein                        ; combout          ;
+------------------------------------------------+------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                   ;
+--------------------------------------------+--------------------------------------------+------------------+
; Node Name                                  ; Output Port Name                           ; Output Port Type ;
+--------------------------------------------+--------------------------------------------+------------------+
; |calculator|final:inst1|y_present[4]       ; |calculator|final:inst1|y_present[4]       ; regout           ;
; |calculator|final:inst1|y_present[8]       ; |calculator|final:inst1|y_present[8]       ; regout           ;
; |calculator|final:inst1|y_present[9]       ; |calculator|final:inst1|y_present[9]       ; regout           ;
; |calculator|final:inst1|y_present[5]       ; |calculator|final:inst1|y_present[5]       ; regout           ;
; |calculator|final:inst1|y_present[6]       ; |calculator|final:inst1|y_present[6]       ; regout           ;
; |calculator|final:inst1|y_present[7]       ; |calculator|final:inst1|y_present[7]       ; regout           ;
; |calculator|final:inst1|Equal15~1          ; |calculator|final:inst1|Equal15~1          ; combout          ;
; |calculator|final:inst1|Equal17~0          ; |calculator|final:inst1|Equal17~0          ; combout          ;
; |calculator|final:inst1|Equal18~1          ; |calculator|final:inst1|Equal18~1          ; combout          ;
; |calculator|final:inst1|Equal14~0          ; |calculator|final:inst1|Equal14~0          ; combout          ;
; |calculator|final:inst1|Equal19~0          ; |calculator|final:inst1|Equal19~0          ; combout          ;
; |calculator|final:inst1|Equal36~2          ; |calculator|final:inst1|Equal36~2          ; combout          ;
; |calculator|final:inst1|WideNor0~0         ; |calculator|final:inst1|WideNor0~0         ; combout          ;
; |calculator|final:inst1|Equal16~2          ; |calculator|final:inst1|Equal16~2          ; combout          ;
; |calculator|final:inst1|out_state[1]~2     ; |calculator|final:inst1|out_state[1]~2     ; combout          ;
; |calculator|final:inst1|out_state[1]~3     ; |calculator|final:inst1|out_state[1]~3     ; combout          ;
; |calculator|final:inst1|out_state[0]~4     ; |calculator|final:inst1|out_state[0]~4     ; combout          ;
; |calculator|final:inst1|Selector6~0        ; |calculator|final:inst1|Selector6~0        ; combout          ;
; |calculator|final:inst1|Selector2~0        ; |calculator|final:inst1|Selector2~0        ; combout          ;
; |calculator|final:inst1|Selector1~0        ; |calculator|final:inst1|Selector1~0        ; combout          ;
; |calculator|final:inst1|Selector5~0        ; |calculator|final:inst1|Selector5~0        ; combout          ;
; |calculator|final:inst1|Selector4~0        ; |calculator|final:inst1|Selector4~0        ; combout          ;
; |calculator|final:inst1|Selector3~0        ; |calculator|final:inst1|Selector3~0        ; combout          ;
; |calculator|final:inst1|input_select[0]~25 ; |calculator|final:inst1|input_select[0]~25 ; combout          ;
; |calculator|OUT[0]                         ; |calculator|OUT[0]                         ; padio            ;
; |calculator|DEBUG                          ; |calculator|DEBUG~corein                   ; combout          ;
; |calculator|STEP                           ; |calculator|STEP~corein                    ; combout          ;
+--------------------------------------------+--------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 24 14:48:52 2011
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off calculator -c calculator
Info: Using vector source file "H:/lab7/logiclabfinal/calculator/calculator.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      84.76 %
Info: Number of transitions in simulation is 6191
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Tue May 24 14:48:53 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


