// Seed: 2763796423
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  type_0 [1] id_3 (
      id_2,
      id_1 - id_2,
      1'b0,
      1 - ~1
  );
  logic id_4 = id_2;
  logic id_5, id_6;
  logic id_7;
endmodule
