(pcb C:\Users\oaydin3\Desktop\MEAboard\MEAboard.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  201000 -117600  169000 -117600  169000 -85600  201000 -85600
            201000 -117600)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x09_P2.54mm_Vertical
      (place J1 156210 -106680 front 270 (PN Conn_01x09))
      (place J7 156210 -118110 front 270 (PN Conn_01x09))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (place J2 156210 -110490 front 270 (PN Conn_01x08))
    )
    (component "MEAboard:PinHeader_1x15_P2.54mm_Vertical-OA"
      (place J3 169400 -119600 front 90 (PN Conn_01x15))
      (place J9 203000 -117200 front 180 (PN Conn_01x15))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x09_P2.54mm_Vertical::1
      (place J4 156210 -85090 front 270 (PN Conn_01x09))
      (place J10 156210 -96520 front 270 (PN Conn_01x09))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical::1
      (place J5 156210 -88900 front 270 (PN Conn_01x08))
      (place J8 156210 -114300 front 270 (PN Conn_01x08))
      (place J11 156210 -92710 front 270 (PN Conn_01x08))
    )
    (component "MEAboard:PinHeader_1x15_P2.54mm_Vertical-OA::1"
      (place J6 200600 -83600 front 270 (PN Conn_01x15))
      (place J12 167000 -86000 front 0 (PN Conn_01x15))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x09_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -21590))
      (outline (path signal 100  1270 -21590  -1270 -21590))
      (outline (path signal 100  -1270 -21590  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -21650  1330 -21650))
      (outline (path signal 120  -1330 -1270  -1330 -21650))
      (outline (path signal 120  1330 -1270  1330 -21650))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -22100))
      (outline (path signal 50  -1800 -22100  1800 -22100))
      (outline (path signal 50  1800 -22100  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -19050  -1270 635))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  1270 1270  1270 -19050))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
    )
    (image "MEAboard:PinHeader_1x15_P2.54mm_Vertical-OA"
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -34798))
      (outline (path signal 100  1270 -34798  -1270 -34798))
      (outline (path signal 100  -1270 -34798  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -34861.5  1330 -34861.5))
      (outline (path signal 120  -1330 -1270  -1330 -34861.5))
      (outline (path signal 120  1330 -1270  1330 -34861.5))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -37350))
      (outline (path signal 50  -1800 -37350  1800 -37350))
      (outline (path signal 50  1800 -37350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 15 0 -33600)
      (pin Oval[A]Pad_1700x1700_um 14 0 -31200)
      (pin Oval[A]Pad_1700x1700_um 13 0 -28800)
      (pin Oval[A]Pad_1700x1700_um 12 0 -26400)
      (pin Oval[A]Pad_1700x1700_um 11 0 -24000)
      (pin Oval[A]Pad_1700x1700_um 10 0 -21600)
      (pin Oval[A]Pad_1700x1700_um 9 0 -19200)
      (pin Oval[A]Pad_1700x1700_um 8 0 -16800)
      (pin Oval[A]Pad_1700x1700_um 7 0 -14400)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12000)
      (pin Oval[A]Pad_1700x1700_um 5 0 -9600)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7200)
      (pin Oval[A]Pad_1700x1700_um 3 0 -4800)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2400)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x09_P2.54mm_Vertical::1
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -22100  1800 1800))
      (outline (path signal 50  -1800 -22100  1800 -22100))
      (outline (path signal 50  -1800 1800  -1800 -22100))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -21650))
      (outline (path signal 120  -1330 -1270  -1330 -21650))
      (outline (path signal 120  -1330 -21650  1330 -21650))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -21590  -1270 635))
      (outline (path signal 100  1270 -21590  -1270 -21590))
      (outline (path signal 100  1270 1270  1270 -21590))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -19050))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  -1270 -19050  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "MEAboard:PinHeader_1x15_P2.54mm_Vertical-OA::1"
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -37350  1800 1800))
      (outline (path signal 50  -1800 -37350  1800 -37350))
      (outline (path signal 50  -1800 1800  -1800 -37350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -34861.5))
      (outline (path signal 120  -1330 -1270  -1330 -34861.5))
      (outline (path signal 120  -1330 -34861.5  1330 -34861.5))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -34798  -1270 635))
      (outline (path signal 100  1270 -34798  -1270 -34798))
      (outline (path signal 100  1270 1270  1270 -34798))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2400)
      (pin Oval[A]Pad_1700x1700_um 3 0 -4800)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7200)
      (pin Oval[A]Pad_1700x1700_um 5 0 -9600)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12000)
      (pin Oval[A]Pad_1700x1700_um 7 0 -14400)
      (pin Oval[A]Pad_1700x1700_um 8 0 -16800)
      (pin Oval[A]Pad_1700x1700_um 9 0 -19200)
      (pin Oval[A]Pad_1700x1700_um 10 0 -21600)
      (pin Oval[A]Pad_1700x1700_um 11 0 -24000)
      (pin Oval[A]Pad_1700x1700_um 12 0 -26400)
      (pin Oval[A]Pad_1700x1700_um 13 0 -28800)
      (pin Oval[A]Pad_1700x1700_um 14 0 -31200)
      (pin Oval[A]Pad_1700x1700_um 15 0 -33600)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J1-9 J4-9 J7-9 J10-9 J12-8)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7 J3-15)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6 J3-14)
    )
    (net "Net-(J1-Pad5)"
      (pins J1-5 J3-13)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4 J3-12)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3 J3-11)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 J3-10)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 J3-9)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1 J3-1)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2 J3-2)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3 J3-3)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4 J3-4)
    )
    (net "Net-(J2-Pad5)"
      (pins J2-5 J3-5)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6 J3-6)
    )
    (net "Net-(J2-Pad7)"
      (pins J2-7 J3-7)
    )
    (net "Net-(J2-Pad8)"
      (pins J2-8 J3-8)
    )
    (net "Net-(J4-Pad1)"
      (pins J4-1 J6-9)
    )
    (net "Net-(J4-Pad2)"
      (pins J4-2 J6-10)
    )
    (net "Net-(J4-Pad3)"
      (pins J4-3 J6-11)
    )
    (net "Net-(J4-Pad4)"
      (pins J4-4 J6-12)
    )
    (net "Net-(J4-Pad5)"
      (pins J4-5 J6-13)
    )
    (net "Net-(J4-Pad6)"
      (pins J4-6 J6-14)
    )
    (net "Net-(J4-Pad7)"
      (pins J4-7 J6-15)
    )
    (net "Net-(J4-Pad8)"
      (pins J4-8)
    )
    (net "Net-(J5-Pad8)"
      (pins J5-8 J6-8)
    )
    (net "Net-(J5-Pad7)"
      (pins J5-7 J6-7)
    )
    (net "Net-(J5-Pad6)"
      (pins J5-6 J6-6)
    )
    (net "Net-(J5-Pad5)"
      (pins J5-5 J6-5)
    )
    (net "Net-(J5-Pad4)"
      (pins J5-4 J6-4)
    )
    (net "Net-(J5-Pad3)"
      (pins J5-3 J6-3)
    )
    (net "Net-(J5-Pad2)"
      (pins J5-2 J6-2)
    )
    (net "Net-(J5-Pad1)"
      (pins J5-1 J6-1)
    )
    (net "Net-(J7-Pad8)"
      (pins J7-8)
    )
    (net "Net-(J7-Pad7)"
      (pins J7-7 J9-15)
    )
    (net "Net-(J7-Pad6)"
      (pins J7-6 J9-14)
    )
    (net "Net-(J7-Pad5)"
      (pins J7-5 J9-13)
    )
    (net "Net-(J7-Pad4)"
      (pins J7-4 J9-12)
    )
    (net "Net-(J7-Pad3)"
      (pins J7-3 J9-11)
    )
    (net "Net-(J7-Pad2)"
      (pins J7-2 J9-10)
    )
    (net "Net-(J7-Pad1)"
      (pins J7-1 J9-9)
    )
    (net "Net-(J8-Pad1)"
      (pins J8-1 J9-1)
    )
    (net "Net-(J8-Pad2)"
      (pins J8-2 J9-2)
    )
    (net "Net-(J8-Pad3)"
      (pins J8-3 J9-3)
    )
    (net "Net-(J8-Pad4)"
      (pins J8-4 J9-4)
    )
    (net "Net-(J8-Pad5)"
      (pins J8-5 J9-5)
    )
    (net "Net-(J8-Pad6)"
      (pins J8-6 J9-6)
    )
    (net "Net-(J8-Pad7)"
      (pins J8-7 J9-7)
    )
    (net "Net-(J8-Pad8)"
      (pins J8-8 J9-8)
    )
    (net "Net-(J10-Pad1)"
      (pins J10-1 J12-9)
    )
    (net "Net-(J10-Pad2)"
      (pins J10-2 J12-10)
    )
    (net "Net-(J10-Pad3)"
      (pins J10-3 J12-11)
    )
    (net "Net-(J10-Pad4)"
      (pins J10-4 J12-12)
    )
    (net "Net-(J10-Pad5)"
      (pins J10-5 J12-13)
    )
    (net "Net-(J10-Pad6)"
      (pins J10-6 J12-14)
    )
    (net "Net-(J10-Pad7)"
      (pins J10-7 J12-15)
    )
    (net "Net-(J10-Pad8)"
      (pins J10-8)
    )
    (net "Net-(J11-Pad8)"
      (pins J11-8)
    )
    (net "Net-(J11-Pad7)"
      (pins J11-7 J12-7)
    )
    (net "Net-(J11-Pad6)"
      (pins J11-6 J12-6)
    )
    (net "Net-(J11-Pad5)"
      (pins J11-5 J12-5)
    )
    (net "Net-(J11-Pad4)"
      (pins J11-4 J12-4)
    )
    (net "Net-(J11-Pad3)"
      (pins J11-3 J12-3)
    )
    (net "Net-(J11-Pad2)"
      (pins J11-2 J12-2)
    )
    (net "Net-(J11-Pad1)"
      (pins J11-1 J12-1)
    )
    (class kicad_default "" GND "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(J1-Pad3)"
      "Net-(J1-Pad4)" "Net-(J1-Pad5)" "Net-(J1-Pad6)" "Net-(J1-Pad7)" "Net-(J1-Pad8)"
      "Net-(J10-Pad1)" "Net-(J10-Pad2)" "Net-(J10-Pad3)" "Net-(J10-Pad4)"
      "Net-(J10-Pad5)" "Net-(J10-Pad6)" "Net-(J10-Pad7)" "Net-(J10-Pad8)"
      "Net-(J11-Pad1)" "Net-(J11-Pad2)" "Net-(J11-Pad3)" "Net-(J11-Pad4)"
      "Net-(J11-Pad5)" "Net-(J11-Pad6)" "Net-(J11-Pad7)" "Net-(J11-Pad8)"
      "Net-(J2-Pad1)" "Net-(J2-Pad2)" "Net-(J2-Pad3)" "Net-(J2-Pad4)" "Net-(J2-Pad5)"
      "Net-(J2-Pad6)" "Net-(J2-Pad7)" "Net-(J2-Pad8)" "Net-(J4-Pad1)" "Net-(J4-Pad2)"
      "Net-(J4-Pad3)" "Net-(J4-Pad4)" "Net-(J4-Pad5)" "Net-(J4-Pad6)" "Net-(J4-Pad7)"
      "Net-(J4-Pad8)" "Net-(J5-Pad1)" "Net-(J5-Pad2)" "Net-(J5-Pad3)" "Net-(J5-Pad4)"
      "Net-(J5-Pad5)" "Net-(J5-Pad6)" "Net-(J5-Pad7)" "Net-(J5-Pad8)" "Net-(J7-Pad1)"
      "Net-(J7-Pad2)" "Net-(J7-Pad3)" "Net-(J7-Pad4)" "Net-(J7-Pad5)" "Net-(J7-Pad6)"
      "Net-(J7-Pad7)" "Net-(J7-Pad8)" "Net-(J8-Pad1)" "Net-(J8-Pad2)" "Net-(J8-Pad3)"
      "Net-(J8-Pad4)" "Net-(J8-Pad5)" "Net-(J8-Pad6)" "Net-(J8-Pad7)" "Net-(J8-Pad8)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
