{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549498777176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549498777176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 06 19:19:37 2019 " "Processing started: Wed Feb 06 19:19:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549498777176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498777176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_AD9913 -c DE10_Standard_AD9913 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_AD9913 -c DE10_Standard_AD9913" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498777176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549498777816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549498777816 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "test1a.qsys " "Elaborating Qsys system entity \"test1a.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498787025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:50 Progress: Loading DE10_Standard_AD9913/test1a.qsys " "2019.02.06.19:19:50 Progress: Loading DE10_Standard_AD9913/test1a.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498790746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Reading input file " "2019.02.06.19:19:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Adding ADDR \[altera_avalon_pio 17.0\] " "2019.02.06.19:19:51 Progress: Adding ADDR \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Parameterizing module ADDR " "2019.02.06.19:19:51 Progress: Parameterizing module ADDR" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Adding DONE \[altera_avalon_pio 17.0\] " "2019.02.06.19:19:51 Progress: Adding DONE \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Parameterizing module DONE " "2019.02.06.19:19:51 Progress: Parameterizing module DONE" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Adding GPIO \[altera_avalon_pio 17.0\] " "2019.02.06.19:19:51 Progress: Adding GPIO \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Parameterizing module GPIO " "2019.02.06.19:19:51 Progress: Parameterizing module GPIO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Adding LED \[altera_avalon_pio 17.0\] " "2019.02.06.19:19:51 Progress: Adding LED \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Parameterizing module LED " "2019.02.06.19:19:51 Progress: Parameterizing module LED" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Adding M_RESET \[altera_avalon_pio 17.0\] " "2019.02.06.19:19:51 Progress: Adding M_RESET \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Parameterizing module M_RESET " "2019.02.06.19:19:51 Progress: Parameterizing module M_RESET" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Adding OPER \[altera_avalon_pio 17.0\] " "2019.02.06.19:19:51 Progress: Adding OPER \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Parameterizing module OPER " "2019.02.06.19:19:51 Progress: Parameterizing module OPER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Adding START \[altera_avalon_pio 17.0\] " "2019.02.06.19:19:51 Progress: Adding START \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Parameterizing module START " "2019.02.06.19:19:51 Progress: Parameterizing module START" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Adding START_16 \[altera_avalon_pio 17.0\] " "2019.02.06.19:19:51 Progress: Adding START_16 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Parameterizing module START_16 " "2019.02.06.19:19:51 Progress: Parameterizing module START_16" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Adding WR_DATA \[altera_avalon_pio 17.0\] " "2019.02.06.19:19:51 Progress: Adding WR_DATA \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Parameterizing module WR_DATA " "2019.02.06.19:19:51 Progress: Parameterizing module WR_DATA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Adding WR_DATA_16 \[altera_avalon_pio 17.0\] " "2019.02.06.19:19:51 Progress: Adding WR_DATA_16 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Parameterizing module WR_DATA_16 " "2019.02.06.19:19:51 Progress: Parameterizing module WR_DATA_16" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:51 Progress: Adding clk_0 \[clock_source 17.0\] " "2019.02.06.19:19:51 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498791482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:52 Progress: Parameterizing module clk_0 " "2019.02.06.19:19:52 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498792247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:52 Progress: Adding master_0 \[altera_jtag_avalon_master 17.0\] " "2019.02.06.19:19:52 Progress: Adding master_0 \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498792247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:52 Progress: Parameterizing module master_0 " "2019.02.06.19:19:52 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498792263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:52 Progress: Building connections " "2019.02.06.19:19:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498792263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:52 Progress: Parameterizing connections " "2019.02.06.19:19:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498792310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:52 Progress: Validating " "2019.02.06.19:19:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498792310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:19:53 Progress: Done reading input file " "2019.02.06.19:19:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498793827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Test1a.DONE: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Test1a.DONE: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498794499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Test1a: Generating test1a \"test1a\" for QUARTUS_SYNTH " "Test1a: Generating test1a \"test1a\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498795313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADDR: Starting RTL generation for module 'test1a_ADDR' " "ADDR: Starting RTL generation for module 'test1a_ADDR'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498799896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADDR:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_ADDR --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0001_ADDR_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0001_ADDR_gen//test1a_ADDR_component_configuration.pl  --do_build_sim=0  \] " "ADDR:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_ADDR --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0001_ADDR_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0001_ADDR_gen//test1a_ADDR_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498799896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADDR: Done RTL generation for module 'test1a_ADDR' " "ADDR: Done RTL generation for module 'test1a_ADDR'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498800645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADDR: \"test1a\" instantiated altera_avalon_pio \"ADDR\" " "ADDR: \"test1a\" instantiated altera_avalon_pio \"ADDR\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498800645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DONE: Starting RTL generation for module 'test1a_DONE' " "DONE: Starting RTL generation for module 'test1a_DONE'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498800661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DONE:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_DONE --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0002_DONE_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0002_DONE_gen//test1a_DONE_component_configuration.pl  --do_build_sim=0  \] " "DONE:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_DONE --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0002_DONE_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0002_DONE_gen//test1a_DONE_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498800661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DONE: Done RTL generation for module 'test1a_DONE' " "DONE: Done RTL generation for module 'test1a_DONE'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498800864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DONE: \"test1a\" instantiated altera_avalon_pio \"DONE\" " "DONE: \"test1a\" instantiated altera_avalon_pio \"DONE\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498800880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "M_RESET: Starting RTL generation for module 'test1a_M_RESET' " "M_RESET: Starting RTL generation for module 'test1a_M_RESET'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498800880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "M_RESET:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_M_RESET --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0003_M_RESET_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0003_M_RESET_gen//test1a_M_RESET_component_configuration.pl  --do_build_sim=0  \] " "M_RESET:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_M_RESET --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0003_M_RESET_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0003_M_RESET_gen//test1a_M_RESET_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498800880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "M_RESET: Done RTL generation for module 'test1a_M_RESET' " "M_RESET: Done RTL generation for module 'test1a_M_RESET'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498801083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "M_RESET: \"test1a\" instantiated altera_avalon_pio \"M_RESET\" " "M_RESET: \"test1a\" instantiated altera_avalon_pio \"M_RESET\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498801083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA: Starting RTL generation for module 'test1a_WR_DATA' " "WR_DATA: Starting RTL generation for module 'test1a_WR_DATA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498801098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_WR_DATA --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0004_WR_DATA_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0004_WR_DATA_gen//test1a_WR_DATA_component_configuration.pl  --do_build_sim=0  \] " "WR_DATA:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_WR_DATA --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0004_WR_DATA_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0004_WR_DATA_gen//test1a_WR_DATA_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498801098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA: Done RTL generation for module 'test1a_WR_DATA' " "WR_DATA: Done RTL generation for module 'test1a_WR_DATA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498801302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA: \"test1a\" instantiated altera_avalon_pio \"WR_DATA\" " "WR_DATA: \"test1a\" instantiated altera_avalon_pio \"WR_DATA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498801302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA_16: Starting RTL generation for module 'test1a_WR_DATA_16' " "WR_DATA_16: Starting RTL generation for module 'test1a_WR_DATA_16'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498801302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA_16:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_WR_DATA_16 --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0005_WR_DATA_16_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0005_WR_DATA_16_gen//test1a_WR_DATA_16_component_configuration.pl  --do_build_sim=0  \] " "WR_DATA_16:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_WR_DATA_16 --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0005_WR_DATA_16_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3636902796466760674.dir/0005_WR_DATA_16_gen//test1a_WR_DATA_16_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498801302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA_16: Done RTL generation for module 'test1a_WR_DATA_16' " "WR_DATA_16: Done RTL generation for module 'test1a_WR_DATA_16'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498801506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA_16: \"test1a\" instantiated altera_avalon_pio \"WR_DATA_16\" " "WR_DATA_16: \"test1a\" instantiated altera_avalon_pio \"WR_DATA_16\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498801506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"test1a\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"test1a\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498801989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498805144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498805378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498805612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498805831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498806065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498806300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498806520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498806738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498806973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498807191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"test1a\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"test1a\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498809756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"test1a\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"test1a\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498809803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498809896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498809943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498809959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498809974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498809990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\" " "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LED_s1_translator\" " "LED_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LED_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_0_master_agent\" " "Master_0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_0_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LED_s1_agent\" " "LED_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LED_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_0_master_limiter\" " "Master_0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_0_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Test1a: Done \"test1a\" with 30 modules, 45 files " "Test1a: Done \"test1a\" with 30 modules, 45 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498810771 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "test1a.qsys " "Finished elaborating Qsys system entity \"test1a.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498811834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_bus_transceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_bus_transceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Bus_Transceiver " "Found entity 1: SPI_Bus_Transceiver" {  } { { "SPI_Bus_Transceiver.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/SPI_Bus_Transceiver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_ad9913.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_ad9913.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_AD9913 " "Found entity 1: DE10_Standard_AD9913" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/test1a/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811944 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811944 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811944 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811944 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811944 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811944 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/test1a/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/test1a/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/test1a/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/test1a/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/test1a/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/test1a/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/test1a/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811959 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811959 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/test1a/submodules/altera_jtag_sld_node.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/test1a/submodules/altera_jtag_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/test1a/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/test1a/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811975 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/test1a/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/test1a/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/test1a/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/test1a/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/test1a/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/test1a/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811975 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/test1a/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/test1a/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/test1a/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/test1a/submodules/altera_reset_controller.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/test1a/submodules/altera_reset_synchronizer.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/test1a/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498811991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498811991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_ADDR " "Found entity 1: test1a_ADDR" {  } { { "db/ip/test1a/submodules/test1a_addr.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_addr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_done.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_DONE " "Found entity 1: test1a_DONE" {  } { { "db/ip/test1a/submodules/test1a_done.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_done.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_m_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_m_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_M_RESET " "Found entity 1: test1a_M_RESET" {  } { { "db/ip/test1a/submodules/test1a_m_reset.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_m_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_wr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_WR_DATA " "Found entity 1: test1a_WR_DATA" {  } { { "db/ip/test1a/submodules/test1a_wr_data.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_wr_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_wr_data_16.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_wr_data_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_WR_DATA_16 " "Found entity 1: test1a_WR_DATA_16" {  } { { "db/ip/test1a/submodules/test1a_wr_data_16.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_wr_data_16.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_master_0 " "Found entity 1: test1a_master_0" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_master_0_b2p_adapter " "Found entity 1: test1a_master_0_b2p_adapter" {  } { { "db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_master_0_p2b_adapter " "Found entity 1: test1a_master_0_p2b_adapter" {  } { { "db/ip/test1a/submodules/test1a_master_0_p2b_adapter.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_master_0_timing_adt " "Found entity 1: test1a_master_0_timing_adt" {  } { { "db/ip/test1a/submodules/test1a_master_0_timing_adt.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0 " "Found entity 1: test1a_mm_interconnect_0" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_avalon_st_adapter " "Found entity 1: test1a_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_cmd_demux " "Found entity 1: test1a_mm_interconnect_0_cmd_demux" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_cmd_mux " "Found entity 1: test1a_mm_interconnect_0_cmd_mux" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel test1a_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at test1a_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549498812038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel test1a_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at test1a_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549498812038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_router_default_decode " "Found entity 1: test1a_mm_interconnect_0_router_default_decode" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812038 ""} { "Info" "ISGN_ENTITY_NAME" "2 test1a_mm_interconnect_0_router " "Found entity 2: test1a_mm_interconnect_0_router" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel test1a_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at test1a_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549498812038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel test1a_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at test1a_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549498812038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_router_001_default_decode " "Found entity 1: test1a_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812038 ""} { "Info" "ISGN_ENTITY_NAME" "2 test1a_mm_interconnect_0_router_001 " "Found entity 2: test1a_mm_interconnect_0_router_001" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_rsp_demux " "Found entity 1: test1a_mm_interconnect_0_rsp_demux" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_rsp_mux " "Found entity 1: test1a_mm_interconnect_0_rsp_mux" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/test1a.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/test1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a " "Found entity 1: test1a" {  } { { "db/ip/test1a/test1a.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498812038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498812038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_AD9913 " "Elaborating entity \"DE10_Standard_AD9913\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549498812178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a test1a:u0 " "Elaborating entity \"test1a\" for hierarchy \"test1a:u0\"" {  } { { "DE10_Standard_AD9913.v" "u0" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498812209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_ADDR test1a:u0\|test1a_ADDR:addr " "Elaborating entity \"test1a_ADDR\" for hierarchy \"test1a:u0\|test1a_ADDR:addr\"" {  } { { "db/ip/test1a/test1a.v" "addr" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498812241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_DONE test1a:u0\|test1a_DONE:done " "Elaborating entity \"test1a_DONE\" for hierarchy \"test1a:u0\|test1a_DONE:done\"" {  } { { "db/ip/test1a/test1a.v" "done" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498812256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_M_RESET test1a:u0\|test1a_M_RESET:m_reset " "Elaborating entity \"test1a_M_RESET\" for hierarchy \"test1a:u0\|test1a_M_RESET:m_reset\"" {  } { { "db/ip/test1a/test1a.v" "m_reset" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498812272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_WR_DATA test1a:u0\|test1a_WR_DATA:wr_data " "Elaborating entity \"test1a_WR_DATA\" for hierarchy \"test1a:u0\|test1a_WR_DATA:wr_data\"" {  } { { "db/ip/test1a/test1a.v" "wr_data" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498812287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_WR_DATA_16 test1a:u0\|test1a_WR_DATA_16:wr_data_16 " "Elaborating entity \"test1a_WR_DATA_16\" for hierarchy \"test1a:u0\|test1a_WR_DATA_16:wr_data_16\"" {  } { { "db/ip/test1a/test1a.v" "wr_data_16" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498812319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_master_0 test1a:u0\|test1a_master_0:master_0 " "Elaborating entity \"test1a_master_0\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\"" {  } { { "db/ip/test1a/test1a.v" "master_0" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498812334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498812366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498812381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/test1a/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498812444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/test1a/submodules/altera_jtag_sld_node.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498812459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498812459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498812459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498812459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498812459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498812459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498812459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498812459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498812459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498812459 ""}  } { { "db/ip/test1a/submodules/altera_jtag_sld_node.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549498812459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498812459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/test1a/submodules/altera_jtag_sld_node.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498812475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498813691 ""}  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549498813691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/test1a/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/test1a/submodules/altera_jtag_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498813785 ""}  } { { "db/ip/test1a/submodules/altera_jtag_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549498813785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/test1a/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/test1a/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_master_0_timing_adt test1a:u0\|test1a_master_0:master_0\|test1a_master_0_timing_adt:timing_adt " "Elaborating entity \"test1a_master_0_timing_adt\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|test1a_master_0_timing_adt:timing_adt\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "timing_adt" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813910 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready test1a_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at test1a_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/test1a/submodules/test1a_master_0_timing_adt.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549498813910 "|DE10_Standard_AD9913|test1a:u0|test1a_master_0:master_0|test1a_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "fifo" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "b2p" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "p2b" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master test1a:u0\|test1a_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "transacto" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498813988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master test1a:u0\|test1a_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_master_0_b2p_adapter test1a:u0\|test1a_master_0:master_0\|test1a_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"test1a_master_0_b2p_adapter\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|test1a_master_0_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "b2p_adapter" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel test1a_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at test1a_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549498814050 "|DE10_Standard_AD9913|test1a:u0|test1a_master_0:master_0|test1a_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 test1a_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at test1a_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549498814050 "|DE10_Standard_AD9913|test1a:u0|test1a_master_0:master_0|test1a_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_master_0_p2b_adapter test1a:u0\|test1a_master_0:master_0\|test1a_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"test1a_master_0_p2b_adapter\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|test1a_master_0_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "p2b_adapter" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller test1a:u0\|test1a_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "rst_controller" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer test1a:u0\|test1a_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/test1a/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer test1a:u0\|test1a_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/test1a/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0 test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"test1a_mm_interconnect_0\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/test1a/test1a.v" "mm_interconnect_0" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_s1_agent\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "led_s1_agent" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/test1a/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "led_s1_agent_rsp_fifo" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_router test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router:router " "Elaborating entity \"test1a_mm_interconnect_0_router\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router:router\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "router" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 2726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_router_default_decode test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router:router\|test1a_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"test1a_mm_interconnect_0_router_default_decode\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router:router\|test1a_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_router_001 test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"test1a_mm_interconnect_0_router_001\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "router_001" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 2742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_router_001_default_decode test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router_001:router_001\|test1a_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"test1a_mm_interconnect_0_router_001_default_decode\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router_001:router_001\|test1a_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "master_0_master_limiter" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_cmd_demux test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"test1a_mm_interconnect_0_cmd_demux\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "cmd_demux" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 3007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_cmd_mux test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"test1a_mm_interconnect_0_cmd_mux\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "cmd_mux" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 3024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_rsp_demux test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"test1a_mm_interconnect_0_rsp_demux\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "rsp_demux" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 3194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_rsp_mux test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"test1a_mm_interconnect_0_rsp_mux\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "rsp_mux" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/test1a/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_avalon_st_adapter test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"test1a_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0 test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Bus_Transceiver SPI_Bus_Transceiver:spi_transceiver " "Elaborating entity \"SPI_Bus_Transceiver\" for hierarchy \"SPI_Bus_Transceiver:spi_transceiver\"" {  } { { "DE10_Standard_AD9913.v" "spi_transceiver" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498814879 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1549498816051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.02.06.19:20:19 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl " "2019.02.06.19:20:19 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498819803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498822306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498822462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498824569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498824727 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498824868 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498825040 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498825055 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498825055 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1549498825761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0979fd2/alt_sld_fab.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498825964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498825964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498826042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498826042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498826042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498826042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498826104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498826104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498826198 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498826198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498826198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498826260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498826260 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549498828575 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1549498828575 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1549498828575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498828794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549498828794 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549498828794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549498828856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498828856 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1549498829075 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO\[15\]\" and its non-tri-state driver." {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO\[17\]\" and its non-tri-state driver." {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1549498829153 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1549498829153 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549498829153 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1549498829153 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498829701 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[13\]~synth " "Node \"GPIO\[13\]~synth\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498829701 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[15\]~synth " "Node \"GPIO\[15\]~synth\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498829701 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[17\]~synth " "Node \"GPIO\[17\]~synth\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498829701 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498829701 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549498829701 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549498829701 "|DE10_Standard_AD9913|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549498829701 "|DE10_Standard_AD9913|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1549498829701 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498829841 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "151 " "151 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549498830576 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.map.smsg " "Generated suppressed messages file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498831044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549498831952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549498831952 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549498832342 "|DE10_Standard_AD9913|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1549498832342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1435 " "Implemented 1435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549498832342 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549498832342 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1549498832342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1358 " "Implemented 1358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549498832342 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1549498832342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549498832342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549498832420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 06 19:20:32 2019 " "Processing ended: Wed Feb 06 19:20:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549498832420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549498832420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549498832420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549498832420 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1549498834154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549498834170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 06 19:20:33 2019 " "Processing started: Wed Feb 06 19:20:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549498834170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1549498834170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_AD9913 -c DE10_Standard_AD9913 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_AD9913 -c DE10_Standard_AD9913" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1549498834170 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1549498835140 ""}
{ "Info" "0" "" "Project  = DE10_Standard_AD9913" {  } {  } 0 0 "Project  = DE10_Standard_AD9913" 0 0 "Fitter" 0 0 1549498835140 ""}
{ "Info" "0" "" "Revision = DE10_Standard_AD9913" {  } {  } 0 0 "Revision = DE10_Standard_AD9913" 0 0 "Fitter" 0 0 1549498835140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1549498835359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1549498835359 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard_AD9913 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard_AD9913\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1549498835374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549498835437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549498835437 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1549498835890 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1549498835968 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1549498836402 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1549498836433 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1549498848498 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 573 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 573 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1549498848685 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1549498848685 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549498848685 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1549498848716 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549498848716 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549498848732 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1549498848732 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1549498848732 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1549498848748 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549498850122 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549498850122 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549498850122 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549498850122 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549498850122 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549498850122 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1549498850122 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_AD9913.SDC " "Reading SDC File: 'DE10_Standard_AD9913.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549498850138 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1549498850138 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1549498850138 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/projects/eecs399-spring19/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'c:/projects/eecs399-spring19/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549498850138 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/projects/eecs399-spring19/de10_standard_ad9913/db/ip/test1a/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/projects/eecs399-spring19/de10_standard_ad9913/db/ip/test1a/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549498850138 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549498850138 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549498850138 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1549498850169 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1549498850169 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549498850169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549498850169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549498850169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549498850169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549498850169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549498850169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549498850169 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1549498850169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1549498850279 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1549498850279 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1549498850279 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549498850482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1549498856190 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1549498856629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549498862553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1549498867745 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1549498869560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549498869560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1549498871232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1549498877100 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1549498877100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1549498880567 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1549498880567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549498880567 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.79 " "Total time spent on timing analysis during the Fitter is 3.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1549498885036 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549498885083 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549498885958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549498885958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549498886771 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549498892053 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently enabled " "Pin GPIO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently enabled " "Pin GPIO\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently enabled " "Pin GPIO\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1549498892366 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1549498892366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.fit.smsg " "Generated suppressed messages file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1549498892538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6727 " "Peak virtual memory: 6727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549498893584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 06 19:21:33 2019 " "Processing ended: Wed Feb 06 19:21:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549498893584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549498893584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549498893584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1549498893584 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1549498894931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549498894946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 06 19:21:34 2019 " "Processing started: Wed Feb 06 19:21:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549498894946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1549498894946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_AD9913 -c DE10_Standard_AD9913 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_AD9913 -c DE10_Standard_AD9913" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1549498894946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1549498895943 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1549498904624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549498905179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 06 19:21:45 2019 " "Processing ended: Wed Feb 06 19:21:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549498905179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549498905179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549498905179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1549498905179 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1549498905894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1549498906617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549498906623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 06 19:21:46 2019 " "Processing started: Wed Feb 06 19:21:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549498906623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498906623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Standard_AD9913 -c DE10_Standard_AD9913 " "Command: quartus_sta DE10_Standard_AD9913 -c DE10_Standard_AD9913" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498906623 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1549498906766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498907675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498907675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498907722 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498907722 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549498908363 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549498908363 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549498908363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549498908363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549498908363 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549498908363 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908363 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_AD9913.SDC " "Reading SDC File: 'DE10_Standard_AD9913.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908378 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908378 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908378 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/projects/eecs399-spring19/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'c:/projects/eecs399-spring19/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908378 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/projects/eecs399-spring19/de10_standard_ad9913/db/ip/test1a/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/projects/eecs399-spring19/de10_standard_ad9913/db/ip/test1a/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908394 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908409 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908800 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1549498908800 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549498908816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.300 " "Worst-case setup slack is 10.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.511               0.000 CLOCK_50  " "   12.511               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 CLOCK_50  " "    0.282               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 altera_reserved_tck  " "    0.427               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.188 " "Worst-case recovery slack is 17.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.188               0.000 CLOCK_50  " "   17.188               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.970               0.000 altera_reserved_tck  " "   36.970               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.547 " "Worst-case removal slack is 0.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 CLOCK_50  " "    0.547               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 altera_reserved_tck  " "    0.824               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.918 " "Worst-case minimum pulse width slack is 8.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.918               0.000 CLOCK_50  " "    8.918               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.829               0.000 altera_reserved_tck  " "   18.829               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498908925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908925 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498908941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498908941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498908941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498908941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498908941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.584 ns " "Worst Case Available Settling Time: 18.584 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498908941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498908941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498908941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498908941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498908941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498908941 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908941 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549498908941 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498908987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498910724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498911208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.440 " "Worst-case setup slack is 10.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.572               0.000 CLOCK_50  " "   12.572               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498911255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.265 " "Worst-case hold slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 CLOCK_50  " "    0.265               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 altera_reserved_tck  " "    0.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498911270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.321 " "Worst-case recovery slack is 17.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.321               0.000 CLOCK_50  " "   17.321               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.121               0.000 altera_reserved_tck  " "   37.121               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498911270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.507 " "Worst-case removal slack is 0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 CLOCK_50  " "    0.507               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 altera_reserved_tck  " "    0.773               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498911286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.951 " "Worst-case minimum pulse width slack is 8.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.951               0.000 CLOCK_50  " "    8.951               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.806               0.000 altera_reserved_tck  " "   18.806               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498911286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498911286 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498911302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498911302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498911302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498911302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498911302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.662 ns " "Worst Case Available Settling Time: 18.662 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498911302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498911302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498911302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498911302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498911302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498911302 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498911302 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549498911318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498911490 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498913037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498913521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.357 " "Worst-case setup slack is 12.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.458               0.000 CLOCK_50  " "   15.458               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498913537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 CLOCK_50  " "    0.166               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 altera_reserved_tck  " "    0.167               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498913552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.106 " "Worst-case recovery slack is 18.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.106               0.000 CLOCK_50  " "   18.106               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.922               0.000 altera_reserved_tck  " "   37.922               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498913568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.286 " "Worst-case removal slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 CLOCK_50  " "    0.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 altera_reserved_tck  " "    0.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498913583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.502 " "Worst-case minimum pulse width slack is 8.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.502               0.000 CLOCK_50  " "    8.502               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.737               0.000 altera_reserved_tck  " "   18.737               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498913583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498913583 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498913599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498913599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498913599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498913599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498913599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.113 ns " "Worst Case Available Settling Time: 19.113 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498913599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498913599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498913599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498913599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498913599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498913599 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498913599 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549498913615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498914179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.535 " "Worst-case setup slack is 12.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.873               0.000 CLOCK_50  " "   15.873               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498914195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 CLOCK_50  " "    0.150               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 altera_reserved_tck  " "    0.153               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498914210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.323 " "Worst-case recovery slack is 18.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.323               0.000 CLOCK_50  " "   18.323               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.129               0.000 altera_reserved_tck  " "   38.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498914226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.257 " "Worst-case removal slack is 0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 CLOCK_50  " "    0.257               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 altera_reserved_tck  " "    0.336               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498914242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.457 " "Worst-case minimum pulse width slack is 8.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.457               0.000 CLOCK_50  " "    8.457               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.728               0.000 altera_reserved_tck  " "   18.728               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549498914242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498914242 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498914257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498914257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498914257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498914257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498914257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.208 ns " "Worst Case Available Settling Time: 19.208 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498914257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498914257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498914257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498914257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498914257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549498914257 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498914257 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498915986 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498915986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5208 " "Peak virtual memory: 5208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549498916095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 06 19:21:56 2019 " "Processing ended: Wed Feb 06 19:21:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549498916095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549498916095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549498916095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498916095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549498917330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549498917346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 06 19:21:57 2019 " "Processing started: Wed Feb 06 19:21:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549498917346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1549498917346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE10_Standard_AD9913 -c DE10_Standard_AD9913 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE10_Standard_AD9913 -c DE10_Standard_AD9913" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1549498917346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1549498918497 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1549498918904 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE10_Standard_AD9913.vo C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/simulation/modelsim/ simulation " "Generated file DE10_Standard_AD9913.vo in folder \"C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1549498919340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549498920096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 06 19:22:00 2019 " "Processing ended: Wed Feb 06 19:22:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549498920096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549498920096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549498920096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1549498920096 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1549498920815 ""}
