

================================================================
== Vitis HLS Report for 'message_passing_one_node_vec'
================================================================
* Date:           Sat Oct 30 13:58:14 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.610 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      107|      507|  1.070 us|  5.070 us|  107|  507|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_186_1_VITIS_LOOP_192_2  |      104|      504|         6|          1|          1|  100 ~ 500|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      305|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       71|    -|
|Register             |        -|     -|      291|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      291|      460|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_32ns_8ns_39_1_1_U20  |mul_32ns_8ns_39_1_1  |        0|   0|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   0|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_7ns_15_4_1_U21  |mac_muladd_8ns_8ns_7ns_15_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln184_fu_218_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln186_1_fu_306_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln186_2_fu_243_p2     |         +|   0|  0|  46|          39|           1|
    |add_ln186_fu_266_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln192_fu_324_p2       |         +|   0|  0|  14|           7|           1|
    |message_tb_d1             |         +|   0|  0|  39|          32|          32|
    |sub_ln183_fu_207_p2       |         -|   0|  0|  15|           8|           8|
    |icmp_ln186_fu_261_p2      |      icmp|   0|  0|  20|          39|          39|
    |icmp_ln192_fu_272_p2      |      icmp|   0|  0|  10|           7|           6|
    |msg_V_1_fu_357_p3         |    select|   0|  0|  31|           1|           1|
    |select_ln186_1_fu_298_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln186_2_fu_316_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln186_fu_278_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 305|         192|         152|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5  |   9|          2|    1|          2|
    |dim_reg_180              |   9|          2|    7|         14|
    |i_reg_169                |   9|          2|   32|         64|
    |indvar_flatten_reg_158   |   9|          2|   39|         78|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  71|         15|   81|        165|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |bound_reg_400            |  39|   0|   39|          0|
    |dim_reg_180              |   7|   0|    7|          0|
    |i_reg_169                |  32|   0|   32|          0|
    |icmp_ln186_reg_410       |   1|   0|    1|          0|
    |indvar_flatten_reg_158   |  39|   0|   39|          0|
    |message_tb_addr_reg_445  |  15|   0|   15|          0|
    |select_ln186_reg_414     |   7|   0|    7|          0|
    |trunc_ln186_reg_395      |  13|   0|   13|          0|
    |icmp_ln186_reg_410       |  64|  32|    1|          0|
    |select_ln186_reg_414     |  64|  32|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 291|  64|  171|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  message_passing_one_node_vec|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  message_passing_one_node_vec|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  message_passing_one_node_vec|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  message_passing_one_node_vec|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  message_passing_one_node_vec|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  message_passing_one_node_vec|  return value|
|emb_vec_address0         |  out|    7|   ap_memory|                       emb_vec|         array|
|emb_vec_ce0              |  out|    1|   ap_memory|                       emb_vec|         array|
|emb_vec_q0               |   in|   32|   ap_memory|                       emb_vec|         array|
|nd_offset                |   in|    5|     ap_none|                     nd_offset|        scalar|
|message_tb_address0      |  out|   15|   ap_memory|                    message_tb|         array|
|message_tb_ce0           |  out|    1|   ap_memory|                    message_tb|         array|
|message_tb_q0            |   in|   32|   ap_memory|                    message_tb|         array|
|message_tb_address1      |  out|   15|   ap_memory|                    message_tb|         array|
|message_tb_ce1           |  out|    1|   ap_memory|                    message_tb|         array|
|message_tb_we1           |  out|    1|   ap_memory|                    message_tb|         array|
|message_tb_d1            |  out|   32|   ap_memory|                    message_tb|         array|
|degree_table_address0    |  out|   10|   ap_memory|                  degree_table|         array|
|degree_table_ce0         |  out|    1|   ap_memory|                  degree_table|         array|
|degree_table_q0          |   in|   32|   ap_memory|                  degree_table|         array|
|degree_table_address1    |  out|   10|   ap_memory|                  degree_table|         array|
|degree_table_ce1         |  out|    1|   ap_memory|                  degree_table|         array|
|degree_table_q1          |   in|   32|   ap_memory|                  degree_table|         array|
|neighbor_table_address0  |  out|   13|   ap_memory|                neighbor_table|         array|
|neighbor_table_ce0       |  out|    1|   ap_memory|                neighbor_table|         array|
|neighbor_table_q0        |   in|    8|   ap_memory|                neighbor_table|         array|
+-------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 9 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.61>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%nd_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %nd_offset"   --->   Operation 10 'read' 'nd_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%nd_offset_cast1 = zext i5 %nd_offset_read"   --->   Operation 11 'zext' 'nd_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %nd_offset_read, i2 0" [GIN_compute.cpp:183]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i7 %shl_ln" [GIN_compute.cpp:183]   --->   Operation 13 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%sub_ln183 = sub i8 %zext_ln183, i8 %nd_offset_cast1" [GIN_compute.cpp:183]   --->   Operation 14 'sub' 'sub_ln183' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i8 %sub_ln183" [GIN_compute.cpp:183]   --->   Operation 15 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%degree_table_addr = getelementptr i32 %degree_table, i64 0, i64 %sext_ln183" [GIN_compute.cpp:183]   --->   Operation 16 'getelementptr' 'degree_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.20ns)   --->   "%total_neigh = load i10 %degree_table_addr" [GIN_compute.cpp:183]   --->   Operation 17 'load' 'total_neigh' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln184 = add i8 %sub_ln183, i8 1" [GIN_compute.cpp:184]   --->   Operation 18 'add' 'add_ln184' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln184 = sext i8 %add_ln184" [GIN_compute.cpp:184]   --->   Operation 19 'sext' 'sext_ln184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%degree_table_addr_7 = getelementptr i32 %degree_table, i64 0, i64 %sext_ln184" [GIN_compute.cpp:184]   --->   Operation 20 'getelementptr' 'degree_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.20ns)   --->   "%start_idx = load i10 %degree_table_addr_7" [GIN_compute.cpp:184]   --->   Operation 21 'load' 'start_idx' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %message_tb, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @edge_attr_0, void @edge_attr_1, void @edge_attr_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.20ns)   --->   "%total_neigh = load i10 %degree_table_addr" [GIN_compute.cpp:183]   --->   Operation 24 'load' 'total_neigh' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_2 : Operation 25 [1/2] (1.20ns)   --->   "%start_idx = load i10 %degree_table_addr_7" [GIN_compute.cpp:184]   --->   Operation 25 'load' 'start_idx' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i32 %start_idx" [GIN_compute.cpp:186]   --->   Operation 26 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cast = zext i32 %total_neigh" [GIN_compute.cpp:183]   --->   Operation 27 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.17ns)   --->   "%bound = mul i39 %cast, i39 100" [GIN_compute.cpp:183]   --->   Operation 28 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln186 = br void" [GIN_compute.cpp:186]   --->   Operation 29 'br' 'br_ln186' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.88>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i39 0, void %.lr.ph, i39 %add_ln186_2, void %.split6" [GIN_compute.cpp:186]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %.lr.ph, i32 %select_ln186_2, void %.split6" [GIN_compute.cpp:186]   --->   Operation 31 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%dim = phi i7 0, void %.lr.ph, i7 %add_ln192, void %.split6" [GIN_compute.cpp:192]   --->   Operation 32 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.95ns)   --->   "%add_ln186_2 = add i39 %indvar_flatten, i39 1" [GIN_compute.cpp:186]   --->   Operation 33 'add' 'add_ln186_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i32 %i" [GIN_compute.cpp:189]   --->   Operation 34 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln189, i1 0" [GIN_compute.cpp:189]   --->   Operation 35 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.03ns)   --->   "%icmp_ln186 = icmp_eq  i39 %indvar_flatten, i39 %bound" [GIN_compute.cpp:186]   --->   Operation 36 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %icmp_ln186, void %.split6, void %._crit_edge.loopexit" [GIN_compute.cpp:186]   --->   Operation 37 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.88ns)   --->   "%add_ln186 = add i32 %i, i32 1" [GIN_compute.cpp:186]   --->   Operation 38 'add' 'add_ln186' <Predicate = (!icmp_ln186)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.59ns)   --->   "%icmp_ln192 = icmp_eq  i7 %dim, i7 100" [GIN_compute.cpp:192]   --->   Operation 39 'icmp' 'icmp_ln192' <Predicate = (!icmp_ln186)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln186 = select i1 %icmp_ln192, i7 0, i7 %dim" [GIN_compute.cpp:186]   --->   Operation 40 'select' 'select_ln186' <Predicate = (!icmp_ln186)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_1)   --->   "%trunc_ln189_1 = trunc i32 %add_ln186" [GIN_compute.cpp:189]   --->   Operation 41 'trunc' 'trunc_ln189_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_1)   --->   "%shl_ln189_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln189_1, i1 0" [GIN_compute.cpp:189]   --->   Operation 42 'bitconcatenate' 'shl_ln189_mid1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_1)   --->   "%select_ln186_1 = select i1 %icmp_ln192, i13 %shl_ln189_mid1, i13 %shl_ln5" [GIN_compute.cpp:186]   --->   Operation 43 'select' 'select_ln186_1' <Predicate = (!icmp_ln186)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln186_1 = add i13 %select_ln186_1, i13 %trunc_ln186" [GIN_compute.cpp:186]   --->   Operation 44 'add' 'add_ln186_1' <Predicate = (!icmp_ln186)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i13 %add_ln186_1" [GIN_compute.cpp:186]   --->   Operation 45 'zext' 'zext_ln186' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%neighbor_table_addr = getelementptr i8 %neighbor_table, i64 0, i64 %zext_ln186" [GIN_compute.cpp:189]   --->   Operation 46 'getelementptr' 'neighbor_table_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (1.24ns)   --->   "%neighbor_table_load = load i13 %neighbor_table_addr" [GIN_compute.cpp:186]   --->   Operation 47 'load' 'neighbor_table_load' <Predicate = (!icmp_ln186)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_3 : Operation 48 [1/1] (0.22ns)   --->   "%select_ln186_2 = select i1 %icmp_ln192, i32 %add_ln186, i32 %i" [GIN_compute.cpp:186]   --->   Operation 48 'select' 'select_ln186_2' <Predicate = (!icmp_ln186)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln192 = add i7 %select_ln186, i7 1" [GIN_compute.cpp:192]   --->   Operation 49 'add' 'add_ln192' <Predicate = (!icmp_ln186)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.24>
ST_4 : Operation 50 [1/2] (1.24ns)   --->   "%neighbor_table_load = load i13 %neighbor_table_addr" [GIN_compute.cpp:186]   --->   Operation 50 'load' 'neighbor_table_load' <Predicate = (!icmp_ln186)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %neighbor_table_load"   --->   Operation 51 'zext' 'zext_ln703' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_4 : Operation 52 [3/3] (0.99ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i15 %zext_ln703, i15 100"   --->   Operation 52 'mul' 'mul_ln703' <Predicate = (!icmp_ln186)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 53 [2/3] (0.99ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i15 %zext_ln703, i15 100"   --->   Operation 53 'mul' 'mul_ln703' <Predicate = (!icmp_ln186)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 54 [1/3] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i15 %zext_ln703, i15 100"   --->   Operation 54 'mul' 'mul_ln703' <Predicate = (!icmp_ln186)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i7 %select_ln186"   --->   Operation 55 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_1 = add i15 %mul_ln703, i15 %zext_ln703_1"   --->   Operation 56 'add' 'add_ln703_1' <Predicate = (!icmp_ln186)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.51>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i7 %select_ln186" [GIN_compute.cpp:192]   --->   Operation 57 'zext' 'zext_ln192' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 58 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_1 = add i15 %mul_ln703, i15 %zext_ln703_1"   --->   Operation 58 'add' 'add_ln703_1' <Predicate = (!icmp_ln186)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i15 %add_ln703_1"   --->   Operation 59 'zext' 'zext_ln703_2' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%message_tb_addr = getelementptr i32 %message_tb, i64 0, i64 %zext_ln703_2"   --->   Operation 60 'getelementptr' 'message_tb_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%emb_vec_addr = getelementptr i32 %emb_vec, i64 0, i64 %zext_ln192"   --->   Operation 61 'getelementptr' 'emb_vec_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (0.60ns)   --->   "%msg_V = load i7 %emb_vec_addr"   --->   Operation 62 'load' 'msg_V' <Predicate = (!icmp_ln186)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 63 [2/2] (1.86ns)   --->   "%message_tb_load = load i15 %message_tb_addr"   --->   Operation 63 'load' 'message_tb_load' <Predicate = (!icmp_ln186)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>

State 8 <SV = 7> <Delay = 4.61>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_186_1_VITIS_LOOP_192_2_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 500, i64 300"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln192 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [GIN_compute.cpp:192]   --->   Operation 66 'specpipeline' 'specpipeline_ln192' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [GIN_compute.cpp:192]   --->   Operation 67 'specloopname' 'specloopname_ln192' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 68 [1/2] (0.60ns)   --->   "%msg_V = load i7 %emb_vec_addr"   --->   Operation 68 'load' 'msg_V' <Predicate = (!icmp_ln186)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%trunc_ln204 = trunc i32 %msg_V" [GIN_compute.cpp:204]   --->   Operation 69 'trunc' 'trunc_ln204' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %msg_V, i32 31"   --->   Operation 70 'bitselect' 'tmp' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%msg_V_1 = select i1 %tmp, i31 0, i31 %trunc_ln204" [GIN_compute.cpp:205]   --->   Operation 71 'select' 'msg_V_1' <Predicate = (!icmp_ln186)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%zext_ln204 = zext i31 %msg_V_1" [GIN_compute.cpp:204]   --->   Operation 72 'zext' 'zext_ln204' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 73 [1/2] (1.86ns)   --->   "%message_tb_load = load i15 %message_tb_addr"   --->   Operation 73 'load' 'message_tb_load' <Predicate = (!icmp_ln186)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_8 : Operation 74 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln703 = add i32 %message_tb_load, i32 %zext_ln204"   --->   Operation 74 'add' 'add_ln703' <Predicate = (!icmp_ln186)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (1.86ns)   --->   "%store_ln703 = store i32 %add_ln703, i15 %message_tb_addr"   --->   Operation 75 'store' 'store_ln703' <Predicate = (!icmp_ln186)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln186)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln209 = ret" [GIN_compute.cpp:209]   --->   Operation 77 'ret' 'ret_ln209' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ emb_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nd_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ message_tb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ degree_table]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ neighbor_table]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nd_offset_read        (read             ) [ 0000000000]
nd_offset_cast1       (zext             ) [ 0000000000]
shl_ln                (bitconcatenate   ) [ 0000000000]
zext_ln183            (zext             ) [ 0000000000]
sub_ln183             (sub              ) [ 0000000000]
sext_ln183            (sext             ) [ 0000000000]
degree_table_addr     (getelementptr    ) [ 0010000000]
add_ln184             (add              ) [ 0000000000]
sext_ln184            (sext             ) [ 0000000000]
degree_table_addr_7   (getelementptr    ) [ 0010000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000]
total_neigh           (load             ) [ 0000000000]
start_idx             (load             ) [ 0000000000]
trunc_ln186           (trunc            ) [ 0001111110]
cast                  (zext             ) [ 0000000000]
bound                 (mul              ) [ 0001111110]
br_ln186              (br               ) [ 0011111110]
indvar_flatten        (phi              ) [ 0001000000]
i                     (phi              ) [ 0001000000]
dim                   (phi              ) [ 0001000000]
add_ln186_2           (add              ) [ 0011111110]
trunc_ln189           (trunc            ) [ 0000000000]
shl_ln5               (bitconcatenate   ) [ 0000000000]
icmp_ln186            (icmp             ) [ 0001111110]
br_ln186              (br               ) [ 0000000000]
add_ln186             (add              ) [ 0000000000]
icmp_ln192            (icmp             ) [ 0000000000]
select_ln186          (select           ) [ 0001111100]
trunc_ln189_1         (trunc            ) [ 0000000000]
shl_ln189_mid1        (bitconcatenate   ) [ 0000000000]
select_ln186_1        (select           ) [ 0000000000]
add_ln186_1           (add              ) [ 0000000000]
zext_ln186            (zext             ) [ 0000000000]
neighbor_table_addr   (getelementptr    ) [ 0001100000]
select_ln186_2        (select           ) [ 0011111110]
add_ln192             (add              ) [ 0011111110]
neighbor_table_load   (load             ) [ 0000000000]
zext_ln703            (zext             ) [ 0001011000]
mul_ln703             (mul              ) [ 0001000100]
zext_ln703_1          (zext             ) [ 0001000100]
zext_ln192            (zext             ) [ 0000000000]
add_ln703_1           (add              ) [ 0000000000]
zext_ln703_2          (zext             ) [ 0000000000]
message_tb_addr       (getelementptr    ) [ 0001000010]
emb_vec_addr          (getelementptr    ) [ 0001000010]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
specpipeline_ln192    (specpipeline     ) [ 0000000000]
specloopname_ln192    (specloopname     ) [ 0000000000]
msg_V                 (load             ) [ 0000000000]
trunc_ln204           (trunc            ) [ 0000000000]
tmp                   (bitselect        ) [ 0000000000]
msg_V_1               (select           ) [ 0000000000]
zext_ln204            (zext             ) [ 0000000000]
message_tb_load       (load             ) [ 0000000000]
add_ln703             (add              ) [ 0000000000]
store_ln703           (store            ) [ 0000000000]
br_ln0                (br               ) [ 0011111110]
ret_ln209             (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="emb_vec">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="emb_vec"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nd_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nd_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="message_tb">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message_tb"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="degree_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="degree_table"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="neighbor_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_table"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attr_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attr_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attr_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_186_1_VITIS_LOOP_192_2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="nd_offset_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nd_offset_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="degree_table_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="degree_table_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
<pin id="105" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="total_neigh/1 start_idx/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="degree_table_addr_7_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="degree_table_addr_7/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="neighbor_table_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="13" slack="0"/>
<pin id="119" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neighbor_table_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neighbor_table_load/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="message_tb_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="15" slack="0"/>
<pin id="132" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="message_tb_addr/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="emb_vec_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="emb_vec_addr/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="msg_V/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="1"/>
<pin id="154" dir="0" index="4" bw="15" slack="0"/>
<pin id="155" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
<pin id="157" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="message_tb_load/7 store_ln703/8 "/>
</bind>
</comp>

<comp id="158" class="1005" name="indvar_flatten_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="39" slack="1"/>
<pin id="160" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="39" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="dim_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="1"/>
<pin id="182" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dim (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="dim_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="nd_offset_cast1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="nd_offset_cast1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="shl_ln_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="5" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln183_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sub_ln183_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="5" slack="0"/>
<pin id="210" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln183/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sext_ln183_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln184_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln184/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln184_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln184/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln186_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bound_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln186_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="39" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_2/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln189_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shl_ln5_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="0"/>
<pin id="255" dir="0" index="1" bw="12" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln186_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="39" slack="0"/>
<pin id="263" dir="0" index="1" bw="39" slack="1"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln186_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln192_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="7" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln192/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln186_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="0"/>
<pin id="281" dir="0" index="2" bw="7" slack="0"/>
<pin id="282" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln189_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_1/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="shl_ln189_mid1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="0"/>
<pin id="292" dir="0" index="1" bw="12" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln189_mid1/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln186_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="13" slack="0"/>
<pin id="301" dir="0" index="2" bw="13" slack="0"/>
<pin id="302" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_1/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln186_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="0"/>
<pin id="308" dir="0" index="1" bw="13" slack="1"/>
<pin id="309" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_1/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln186_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="13" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln186_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_2/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln192_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln703_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln703_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="3"/>
<pin id="336" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln192_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="4"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln703_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="15" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln204_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln204/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="msg_V_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="31" slack="0"/>
<pin id="360" dir="0" index="2" bw="31" slack="0"/>
<pin id="361" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="msg_V_1/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln204_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="31" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln703_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="31" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/8 "/>
</bind>
</comp>

<comp id="376" class="1007" name="grp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="15" slack="0"/>
<pin id="379" dir="0" index="2" bw="7" slack="0"/>
<pin id="380" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/4 add_ln703_1/6 "/>
</bind>
</comp>

<comp id="385" class="1005" name="degree_table_addr_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="1"/>
<pin id="387" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="degree_table_addr "/>
</bind>
</comp>

<comp id="390" class="1005" name="degree_table_addr_7_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="1"/>
<pin id="392" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="degree_table_addr_7 "/>
</bind>
</comp>

<comp id="395" class="1005" name="trunc_ln186_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="13" slack="1"/>
<pin id="397" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

<comp id="400" class="1005" name="bound_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="39" slack="1"/>
<pin id="402" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="405" class="1005" name="add_ln186_2_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="39" slack="0"/>
<pin id="407" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opset="add_ln186_2 "/>
</bind>
</comp>

<comp id="410" class="1005" name="icmp_ln186_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="414" class="1005" name="select_ln186_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="3"/>
<pin id="416" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="select_ln186 "/>
</bind>
</comp>

<comp id="420" class="1005" name="neighbor_table_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="13" slack="1"/>
<pin id="422" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="neighbor_table_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="select_ln186_2_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln186_2 "/>
</bind>
</comp>

<comp id="430" class="1005" name="add_ln192_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln192 "/>
</bind>
</comp>

<comp id="435" class="1005" name="zext_ln703_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="15" slack="1"/>
<pin id="437" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703 "/>
</bind>
</comp>

<comp id="440" class="1005" name="zext_ln703_1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="15" slack="1"/>
<pin id="442" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703_1 "/>
</bind>
</comp>

<comp id="445" class="1005" name="message_tb_addr_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="15" slack="1"/>
<pin id="447" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="message_tb_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="emb_vec_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="1"/>
<pin id="453" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="emb_vec_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="90" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="128" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="84" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="84" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="191" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="222"><net_src comp="207" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="232"><net_src comp="97" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="97" pin="7"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="162" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="173" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="162" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="173" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="184" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="184" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="266" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="272" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="290" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="253" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="321"><net_src comp="272" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="266" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="173" pin="4"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="278" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="54" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="122" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="348"><net_src comp="142" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="78" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="142" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="80" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="82" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="345" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="357" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="148" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="2"/><net_sink comp="148" pin=4"/></net>

<net id="381"><net_src comp="330" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="334" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="388"><net_src comp="90" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="393"><net_src comp="107" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="398"><net_src comp="229" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="403"><net_src comp="237" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="408"><net_src comp="243" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="413"><net_src comp="261" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="278" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="423"><net_src comp="115" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="428"><net_src comp="316" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="433"><net_src comp="324" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="438"><net_src comp="330" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="443"><net_src comp="334" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="448"><net_src comp="128" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="454"><net_src comp="135" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="142" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: message_tb | {8 }
	Port: degree_table | {}
	Port: neighbor_table | {}
 - Input state : 
	Port: message_passing_one_node_vec : emb_vec | {7 8 }
	Port: message_passing_one_node_vec : nd_offset | {1 }
	Port: message_passing_one_node_vec : message_tb | {7 8 }
	Port: message_passing_one_node_vec : degree_table | {1 2 }
	Port: message_passing_one_node_vec : neighbor_table | {3 4 }
  - Chain level:
	State 1
		zext_ln183 : 1
		sub_ln183 : 2
		sext_ln183 : 3
		degree_table_addr : 4
		total_neigh : 5
		add_ln184 : 3
		sext_ln184 : 4
		degree_table_addr_7 : 5
		start_idx : 6
	State 2
		trunc_ln186 : 1
		cast : 1
		bound : 2
	State 3
		add_ln186_2 : 1
		trunc_ln189 : 1
		shl_ln5 : 2
		icmp_ln186 : 1
		br_ln186 : 2
		add_ln186 : 1
		icmp_ln192 : 1
		select_ln186 : 2
		trunc_ln189_1 : 2
		shl_ln189_mid1 : 3
		select_ln186_1 : 4
		add_ln186_1 : 5
		zext_ln186 : 6
		neighbor_table_addr : 7
		neighbor_table_load : 8
		select_ln186_2 : 2
		add_ln192 : 3
	State 4
		zext_ln703 : 1
		mul_ln703 : 2
	State 5
	State 6
		add_ln703_1 : 1
	State 7
		zext_ln703_2 : 1
		message_tb_addr : 2
		emb_vec_addr : 1
		msg_V : 2
		message_tb_load : 3
	State 8
		trunc_ln204 : 1
		tmp : 1
		msg_V_1 : 2
		zext_ln204 : 3
		add_ln703 : 4
		store_ln703 : 5
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln184_fu_218     |    0    |    0    |    15   |
|          |     add_ln186_2_fu_243    |    0    |    0    |    46   |
|    add   |      add_ln186_fu_266     |    0    |    0    |    39   |
|          |     add_ln186_1_fu_306    |    0    |    0    |    20   |
|          |      add_ln192_fu_324     |    0    |    0    |    14   |
|          |      add_ln703_fu_369     |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln186_fu_278    |    0    |    0    |    7    |
|  select  |   select_ln186_1_fu_298   |    0    |    0    |    13   |
|          |   select_ln186_2_fu_316   |    0    |    0    |    32   |
|          |       msg_V_1_fu_357      |    0    |    0    |    31   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |     icmp_ln186_fu_261     |    0    |    0    |    20   |
|          |     icmp_ln192_fu_272     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|    mul   |        bound_fu_237       |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|    sub   |      sub_ln183_fu_207     |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_376        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   | nd_offset_read_read_fu_84 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   nd_offset_cast1_fu_191  |    0    |    0    |    0    |
|          |     zext_ln183_fu_203     |    0    |    0    |    0    |
|          |        cast_fu_233        |    0    |    0    |    0    |
|          |     zext_ln186_fu_311     |    0    |    0    |    0    |
|   zext   |     zext_ln703_fu_330     |    0    |    0    |    0    |
|          |    zext_ln703_1_fu_334    |    0    |    0    |    0    |
|          |     zext_ln192_fu_337     |    0    |    0    |    0    |
|          |    zext_ln703_2_fu_341    |    0    |    0    |    0    |
|          |     zext_ln204_fu_365     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       shl_ln_fu_195       |    0    |    0    |    0    |
|bitconcatenate|       shl_ln5_fu_253      |    0    |    0    |    0    |
|          |   shl_ln189_mid1_fu_290   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |     sext_ln183_fu_213     |    0    |    0    |    0    |
|          |     sext_ln184_fu_224     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     trunc_ln186_fu_229    |    0    |    0    |    0    |
|   trunc  |     trunc_ln189_fu_249    |    0    |    0    |    0    |
|          |    trunc_ln189_1_fu_286   |    0    |    0    |    0    |
|          |     trunc_ln204_fu_345    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|         tmp_fu_349        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   320   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    add_ln186_2_reg_405    |   39   |
|     add_ln192_reg_430     |    7   |
|       bound_reg_400       |   39   |
|degree_table_addr_7_reg_390|   10   |
| degree_table_addr_reg_385 |   10   |
|        dim_reg_180        |    7   |
|    emb_vec_addr_reg_451   |    7   |
|         i_reg_169         |   32   |
|     icmp_ln186_reg_410    |    1   |
|   indvar_flatten_reg_158  |   39   |
|  message_tb_addr_reg_445  |   15   |
|neighbor_table_addr_reg_420|   13   |
|   select_ln186_2_reg_425  |   32   |
|    select_ln186_reg_414   |    7   |
|    trunc_ln186_reg_395    |   13   |
|    zext_ln703_1_reg_440   |   15   |
|     zext_ln703_reg_435    |   15   |
+---------------------------+--------+
|           Total           |   301  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_97 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_122 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_142 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_148 |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_376    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_376    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   136  ||  2.709  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   320  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   63   |
|  Register |    -   |    -   |   301  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   301  |   383  |
+-----------+--------+--------+--------+--------+
