#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x25f16f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x25f1880 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x25e42d0 .functor NOT 1, L_0x263e950, C4<0>, C4<0>, C4<0>;
L_0x263e730 .functor XOR 2, L_0x263e5d0, L_0x263e690, C4<00>, C4<00>;
L_0x263e840 .functor XOR 2, L_0x263e730, L_0x263e7a0, C4<00>, C4<00>;
v0x263a4b0_0 .net *"_ivl_10", 1 0, L_0x263e7a0;  1 drivers
v0x263a5b0_0 .net *"_ivl_12", 1 0, L_0x263e840;  1 drivers
v0x263a690_0 .net *"_ivl_2", 1 0, L_0x263d870;  1 drivers
v0x263a750_0 .net *"_ivl_4", 1 0, L_0x263e5d0;  1 drivers
v0x263a830_0 .net *"_ivl_6", 1 0, L_0x263e690;  1 drivers
v0x263a960_0 .net *"_ivl_8", 1 0, L_0x263e730;  1 drivers
v0x263aa40_0 .net "a", 0 0, v0x26377a0_0;  1 drivers
v0x263aae0_0 .net "b", 0 0, v0x2637840_0;  1 drivers
v0x263ab80_0 .net "c", 0 0, v0x26378e0_0;  1 drivers
v0x263ac20_0 .var "clk", 0 0;
v0x263acc0_0 .net "d", 0 0, v0x2637a20_0;  1 drivers
v0x263ad60_0 .net "out_pos_dut", 0 0, L_0x263e450;  1 drivers
v0x263ae00_0 .net "out_pos_ref", 0 0, L_0x263c330;  1 drivers
v0x263aea0_0 .net "out_sop_dut", 0 0, L_0x263d3c0;  1 drivers
v0x263af40_0 .net "out_sop_ref", 0 0, L_0x2611f50;  1 drivers
v0x263afe0_0 .var/2u "stats1", 223 0;
v0x263b080_0 .var/2u "strobe", 0 0;
v0x263b120_0 .net "tb_match", 0 0, L_0x263e950;  1 drivers
v0x263b1f0_0 .net "tb_mismatch", 0 0, L_0x25e42d0;  1 drivers
v0x263b290_0 .net "wavedrom_enable", 0 0, v0x2637cf0_0;  1 drivers
v0x263b360_0 .net "wavedrom_title", 511 0, v0x2637d90_0;  1 drivers
L_0x263d870 .concat [ 1 1 0 0], L_0x263c330, L_0x2611f50;
L_0x263e5d0 .concat [ 1 1 0 0], L_0x263c330, L_0x2611f50;
L_0x263e690 .concat [ 1 1 0 0], L_0x263e450, L_0x263d3c0;
L_0x263e7a0 .concat [ 1 1 0 0], L_0x263c330, L_0x2611f50;
L_0x263e950 .cmp/eeq 2, L_0x263d870, L_0x263e840;
S_0x25f1a10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x25f1880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x25e46b0 .functor AND 1, v0x26378e0_0, v0x2637a20_0, C4<1>, C4<1>;
L_0x25e4a90 .functor NOT 1, v0x26377a0_0, C4<0>, C4<0>, C4<0>;
L_0x25e4e70 .functor NOT 1, v0x2637840_0, C4<0>, C4<0>, C4<0>;
L_0x25e50f0 .functor AND 1, L_0x25e4a90, L_0x25e4e70, C4<1>, C4<1>;
L_0x25fc310 .functor AND 1, L_0x25e50f0, v0x26378e0_0, C4<1>, C4<1>;
L_0x2611f50 .functor OR 1, L_0x25e46b0, L_0x25fc310, C4<0>, C4<0>;
L_0x263b7b0 .functor NOT 1, v0x2637840_0, C4<0>, C4<0>, C4<0>;
L_0x263b820 .functor OR 1, L_0x263b7b0, v0x2637a20_0, C4<0>, C4<0>;
L_0x263b930 .functor AND 1, v0x26378e0_0, L_0x263b820, C4<1>, C4<1>;
L_0x263b9f0 .functor NOT 1, v0x26377a0_0, C4<0>, C4<0>, C4<0>;
L_0x263bac0 .functor OR 1, L_0x263b9f0, v0x2637840_0, C4<0>, C4<0>;
L_0x263bb30 .functor AND 1, L_0x263b930, L_0x263bac0, C4<1>, C4<1>;
L_0x263bcb0 .functor NOT 1, v0x2637840_0, C4<0>, C4<0>, C4<0>;
L_0x263bd20 .functor OR 1, L_0x263bcb0, v0x2637a20_0, C4<0>, C4<0>;
L_0x263bc40 .functor AND 1, v0x26378e0_0, L_0x263bd20, C4<1>, C4<1>;
L_0x263beb0 .functor NOT 1, v0x26377a0_0, C4<0>, C4<0>, C4<0>;
L_0x263bfb0 .functor OR 1, L_0x263beb0, v0x2637a20_0, C4<0>, C4<0>;
L_0x263c070 .functor AND 1, L_0x263bc40, L_0x263bfb0, C4<1>, C4<1>;
L_0x263c220 .functor XNOR 1, L_0x263bb30, L_0x263c070, C4<0>, C4<0>;
v0x25e3c00_0 .net *"_ivl_0", 0 0, L_0x25e46b0;  1 drivers
v0x25e4000_0 .net *"_ivl_12", 0 0, L_0x263b7b0;  1 drivers
v0x25e43e0_0 .net *"_ivl_14", 0 0, L_0x263b820;  1 drivers
v0x25e47c0_0 .net *"_ivl_16", 0 0, L_0x263b930;  1 drivers
v0x25e4ba0_0 .net *"_ivl_18", 0 0, L_0x263b9f0;  1 drivers
v0x25e4f80_0 .net *"_ivl_2", 0 0, L_0x25e4a90;  1 drivers
v0x25e5200_0 .net *"_ivl_20", 0 0, L_0x263bac0;  1 drivers
v0x2635d10_0 .net *"_ivl_24", 0 0, L_0x263bcb0;  1 drivers
v0x2635df0_0 .net *"_ivl_26", 0 0, L_0x263bd20;  1 drivers
v0x2635ed0_0 .net *"_ivl_28", 0 0, L_0x263bc40;  1 drivers
v0x2635fb0_0 .net *"_ivl_30", 0 0, L_0x263beb0;  1 drivers
v0x2636090_0 .net *"_ivl_32", 0 0, L_0x263bfb0;  1 drivers
v0x2636170_0 .net *"_ivl_36", 0 0, L_0x263c220;  1 drivers
L_0x7f817449e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2636230_0 .net *"_ivl_38", 0 0, L_0x7f817449e018;  1 drivers
v0x2636310_0 .net *"_ivl_4", 0 0, L_0x25e4e70;  1 drivers
v0x26363f0_0 .net *"_ivl_6", 0 0, L_0x25e50f0;  1 drivers
v0x26364d0_0 .net *"_ivl_8", 0 0, L_0x25fc310;  1 drivers
v0x26365b0_0 .net "a", 0 0, v0x26377a0_0;  alias, 1 drivers
v0x2636670_0 .net "b", 0 0, v0x2637840_0;  alias, 1 drivers
v0x2636730_0 .net "c", 0 0, v0x26378e0_0;  alias, 1 drivers
v0x26367f0_0 .net "d", 0 0, v0x2637a20_0;  alias, 1 drivers
v0x26368b0_0 .net "out_pos", 0 0, L_0x263c330;  alias, 1 drivers
v0x2636970_0 .net "out_sop", 0 0, L_0x2611f50;  alias, 1 drivers
v0x2636a30_0 .net "pos0", 0 0, L_0x263bb30;  1 drivers
v0x2636af0_0 .net "pos1", 0 0, L_0x263c070;  1 drivers
L_0x263c330 .functor MUXZ 1, L_0x7f817449e018, L_0x263bb30, L_0x263c220, C4<>;
S_0x2636c70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x25f1880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x26377a0_0 .var "a", 0 0;
v0x2637840_0 .var "b", 0 0;
v0x26378e0_0 .var "c", 0 0;
v0x2637980_0 .net "clk", 0 0, v0x263ac20_0;  1 drivers
v0x2637a20_0 .var "d", 0 0;
v0x2637b10_0 .var/2u "fail", 0 0;
v0x2637bb0_0 .var/2u "fail1", 0 0;
v0x2637c50_0 .net "tb_match", 0 0, L_0x263e950;  alias, 1 drivers
v0x2637cf0_0 .var "wavedrom_enable", 0 0;
v0x2637d90_0 .var "wavedrom_title", 511 0;
E_0x25f0060/0 .event negedge, v0x2637980_0;
E_0x25f0060/1 .event posedge, v0x2637980_0;
E_0x25f0060 .event/or E_0x25f0060/0, E_0x25f0060/1;
S_0x2636fa0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2636c70;
 .timescale -12 -12;
v0x26371e0_0 .var/2s "i", 31 0;
E_0x25eff00 .event posedge, v0x2637980_0;
S_0x26372e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2636c70;
 .timescale -12 -12;
v0x26374e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26375c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2636c70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2637f70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x25f1880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x263c4e0 .functor NOT 1, v0x26377a0_0, C4<0>, C4<0>, C4<0>;
L_0x263c570 .functor AND 1, L_0x263c4e0, v0x2637840_0, C4<1>, C4<1>;
L_0x263c760 .functor NOT 1, v0x26378e0_0, C4<0>, C4<0>, C4<0>;
L_0x263c8e0 .functor AND 1, L_0x263c570, L_0x263c760, C4<1>, C4<1>;
L_0x263ca20 .functor AND 1, L_0x263c8e0, v0x2637a20_0, C4<1>, C4<1>;
L_0x263cbf0 .functor AND 1, v0x26377a0_0, v0x2637840_0, C4<1>, C4<1>;
L_0x263cdb0 .functor AND 1, L_0x263cbf0, v0x26378e0_0, C4<1>, C4<1>;
L_0x263ce70 .functor NOT 1, v0x2637a20_0, C4<0>, C4<0>, C4<0>;
L_0x263cf30 .functor AND 1, L_0x263cdb0, L_0x263ce70, C4<1>, C4<1>;
L_0x263d040 .functor OR 1, L_0x263ca20, L_0x263cf30, C4<0>, C4<0>;
L_0x263d1b0 .functor AND 1, v0x26377a0_0, v0x2637840_0, C4<1>, C4<1>;
L_0x263d220 .functor AND 1, L_0x263d1b0, v0x26378e0_0, C4<1>, C4<1>;
L_0x263d300 .functor AND 1, L_0x263d220, v0x2637a20_0, C4<1>, C4<1>;
L_0x263d3c0 .functor OR 1, L_0x263d040, L_0x263d300, C4<0>, C4<0>;
L_0x263d290 .functor OR 1, v0x26377a0_0, v0x2637840_0, C4<0>, C4<0>;
L_0x263d5a0 .functor NOT 1, v0x26378e0_0, C4<0>, C4<0>, C4<0>;
L_0x263d6a0 .functor OR 1, L_0x263d290, L_0x263d5a0, C4<0>, C4<0>;
L_0x263d7b0 .functor OR 1, L_0x263d6a0, v0x2637a20_0, C4<0>, C4<0>;
L_0x263d910 .functor NOT 1, v0x2637840_0, C4<0>, C4<0>, C4<0>;
L_0x263d980 .functor OR 1, v0x26377a0_0, L_0x263d910, C4<0>, C4<0>;
L_0x263daf0 .functor OR 1, L_0x263d980, v0x26378e0_0, C4<0>, C4<0>;
L_0x263dbb0 .functor NOT 1, v0x2637a20_0, C4<0>, C4<0>, C4<0>;
L_0x263dce0 .functor OR 1, L_0x263daf0, L_0x263dbb0, C4<0>, C4<0>;
L_0x263ddf0 .functor AND 1, L_0x263d7b0, L_0x263dce0, C4<1>, C4<1>;
L_0x263dfd0 .functor NOT 1, v0x2637840_0, C4<0>, C4<0>, C4<0>;
L_0x263e040 .functor OR 1, v0x26377a0_0, L_0x263dfd0, C4<0>, C4<0>;
L_0x263e1e0 .functor OR 1, L_0x263e040, v0x26378e0_0, C4<0>, C4<0>;
L_0x263e2a0 .functor OR 1, L_0x263e1e0, v0x2637a20_0, C4<0>, C4<0>;
L_0x263e450 .functor AND 1, L_0x263ddf0, L_0x263e2a0, C4<1>, C4<1>;
v0x2638130_0 .net *"_ivl_0", 0 0, L_0x263c4e0;  1 drivers
v0x2638210_0 .net *"_ivl_10", 0 0, L_0x263cbf0;  1 drivers
v0x26382f0_0 .net *"_ivl_12", 0 0, L_0x263cdb0;  1 drivers
v0x26383e0_0 .net *"_ivl_14", 0 0, L_0x263ce70;  1 drivers
v0x26384c0_0 .net *"_ivl_16", 0 0, L_0x263cf30;  1 drivers
v0x26385f0_0 .net *"_ivl_18", 0 0, L_0x263d040;  1 drivers
v0x26386d0_0 .net *"_ivl_2", 0 0, L_0x263c570;  1 drivers
v0x26387b0_0 .net *"_ivl_20", 0 0, L_0x263d1b0;  1 drivers
v0x2638890_0 .net *"_ivl_22", 0 0, L_0x263d220;  1 drivers
v0x2638a00_0 .net *"_ivl_24", 0 0, L_0x263d300;  1 drivers
v0x2638ae0_0 .net *"_ivl_28", 0 0, L_0x263d290;  1 drivers
v0x2638bc0_0 .net *"_ivl_30", 0 0, L_0x263d5a0;  1 drivers
v0x2638ca0_0 .net *"_ivl_32", 0 0, L_0x263d6a0;  1 drivers
v0x2638d80_0 .net *"_ivl_34", 0 0, L_0x263d7b0;  1 drivers
v0x2638e60_0 .net *"_ivl_36", 0 0, L_0x263d910;  1 drivers
v0x2638f40_0 .net *"_ivl_38", 0 0, L_0x263d980;  1 drivers
v0x2639020_0 .net *"_ivl_4", 0 0, L_0x263c760;  1 drivers
v0x2639210_0 .net *"_ivl_40", 0 0, L_0x263daf0;  1 drivers
v0x26392f0_0 .net *"_ivl_42", 0 0, L_0x263dbb0;  1 drivers
v0x26393d0_0 .net *"_ivl_44", 0 0, L_0x263dce0;  1 drivers
v0x26394b0_0 .net *"_ivl_46", 0 0, L_0x263ddf0;  1 drivers
v0x2639590_0 .net *"_ivl_48", 0 0, L_0x263dfd0;  1 drivers
v0x2639670_0 .net *"_ivl_50", 0 0, L_0x263e040;  1 drivers
v0x2639750_0 .net *"_ivl_52", 0 0, L_0x263e1e0;  1 drivers
v0x2639830_0 .net *"_ivl_54", 0 0, L_0x263e2a0;  1 drivers
v0x2639910_0 .net *"_ivl_6", 0 0, L_0x263c8e0;  1 drivers
v0x26399f0_0 .net *"_ivl_8", 0 0, L_0x263ca20;  1 drivers
v0x2639ad0_0 .net "a", 0 0, v0x26377a0_0;  alias, 1 drivers
v0x2639b70_0 .net "b", 0 0, v0x2637840_0;  alias, 1 drivers
v0x2639c60_0 .net "c", 0 0, v0x26378e0_0;  alias, 1 drivers
v0x2639d50_0 .net "d", 0 0, v0x2637a20_0;  alias, 1 drivers
v0x2639e40_0 .net "out_pos", 0 0, L_0x263e450;  alias, 1 drivers
v0x2639f00_0 .net "out_sop", 0 0, L_0x263d3c0;  alias, 1 drivers
S_0x263a290 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x25f1880;
 .timescale -12 -12;
E_0x25d99f0 .event anyedge, v0x263b080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x263b080_0;
    %nor/r;
    %assign/vec4 v0x263b080_0, 0;
    %wait E_0x25d99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2636c70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2637b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2637bb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2636c70;
T_4 ;
    %wait E_0x25f0060;
    %load/vec4 v0x2637c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2637b10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2636c70;
T_5 ;
    %wait E_0x25eff00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
    %wait E_0x25eff00;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
    %wait E_0x25eff00;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
    %wait E_0x25eff00;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
    %wait E_0x25eff00;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
    %wait E_0x25eff00;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
    %wait E_0x25eff00;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
    %wait E_0x25eff00;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
    %wait E_0x25eff00;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
    %wait E_0x25eff00;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
    %wait E_0x25eff00;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
    %wait E_0x25eff00;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
    %wait E_0x25eff00;
    %load/vec4 v0x2637b10_0;
    %store/vec4 v0x2637bb0_0, 0, 1;
    %fork t_1, S_0x2636fa0;
    %jmp t_0;
    .scope S_0x2636fa0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26371e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x26371e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x25eff00;
    %load/vec4 v0x26371e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26371e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26371e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2636c70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25f0060;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2637a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26378e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2637840_0, 0;
    %assign/vec4 v0x26377a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2637b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2637bb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x25f1880;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x263ac20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x263b080_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x25f1880;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x263ac20_0;
    %inv;
    %store/vec4 v0x263ac20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x25f1880;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2637980_0, v0x263b1f0_0, v0x263aa40_0, v0x263aae0_0, v0x263ab80_0, v0x263acc0_0, v0x263af40_0, v0x263aea0_0, v0x263ae00_0, v0x263ad60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x25f1880;
T_9 ;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x25f1880;
T_10 ;
    %wait E_0x25f0060;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x263afe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263afe0_0, 4, 32;
    %load/vec4 v0x263b120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263afe0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x263afe0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263afe0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x263af40_0;
    %load/vec4 v0x263af40_0;
    %load/vec4 v0x263aea0_0;
    %xor;
    %load/vec4 v0x263af40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263afe0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263afe0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x263ae00_0;
    %load/vec4 v0x263ae00_0;
    %load/vec4 v0x263ad60_0;
    %xor;
    %load/vec4 v0x263ae00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263afe0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x263afe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263afe0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response34/top_module.sv";
