

================================================================
== Vitis HLS Report for 'mul_float_4u_unsigned_int_float_5871'
================================================================
* Date:           Mon May 24 12:51:23 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.729 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 22 [1/1] (3.40ns)   --->   "%str_in12_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'str_in12_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %str_in12_read"   --->   Operation 23 'trunc' 'trunc_ln674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read, i32 32, i32 63"   --->   Operation 24 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read, i32 64, i32 95"   --->   Operation 25 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read, i32 96, i32 127"   --->   Operation 26 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.40ns)   --->   "%str_in23_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 'str_in23_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln674_32 = trunc i128 %str_in23_read"   --->   Operation 28 'trunc' 'trunc_ln674_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read, i32 32, i32 63"   --->   Operation 29 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read, i32 64, i32 95"   --->   Operation 30 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read, i32 96, i32 127"   --->   Operation 31 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.72>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0 = bitcast i32 %trunc_ln674" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 32 'bitcast' 'l_valX_m_Val_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1 = bitcast i32 %p_Result_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 33 'bitcast' 'l_valX_m_Val_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2 = bitcast i32 %p_Result_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 34 'bitcast' 'l_valX_m_Val_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3 = bitcast i32 %p_Result_6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 35 'bitcast' 'l_valX_m_Val_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast i32 %trunc_ln674_32" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 36 'bitcast' 'bitcast_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln102_130 = bitcast i32 %p_Result_8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 37 'bitcast' 'bitcast_ln102_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln102_131 = bitcast i32 %p_Result_9" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 38 'bitcast' 'bitcast_ln102_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln102_132 = bitcast i32 %p_Result_s" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 39 'bitcast' 'bitcast_ln102_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [4/4] (4.72ns)   --->   "%mul = fmul i32 %l_valX_m_Val_0, i32 %bitcast_ln102" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 40 'fmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [4/4] (4.72ns)   --->   "%mul_0_1 = fmul i32 %l_valX_m_Val_1, i32 %bitcast_ln102_130" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 41 'fmul' 'mul_0_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [4/4] (4.72ns)   --->   "%mul_0_2 = fmul i32 %l_valX_m_Val_2, i32 %bitcast_ln102_131" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 42 'fmul' 'mul_0_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [4/4] (4.72ns)   --->   "%mul_0_3 = fmul i32 %l_valX_m_Val_3, i32 %bitcast_ln102_132" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 43 'fmul' 'mul_0_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (3.40ns)   --->   "%str_in12_read_16 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'str_in12_read_16' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln674_33 = trunc i128 %str_in12_read_16"   --->   Operation 45 'trunc' 'trunc_ln674_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_4_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_16, i32 32, i32 63"   --->   Operation 46 'partselect' 'p_Result_4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_5_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_16, i32 64, i32 95"   --->   Operation 47 'partselect' 'p_Result_5_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_6_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_16, i32 96, i32 127"   --->   Operation 48 'partselect' 'p_Result_6_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.40ns)   --->   "%str_in23_read_16 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'read' 'str_in23_read_16' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln674_34 = trunc i128 %str_in23_read_16"   --->   Operation 50 'trunc' 'trunc_ln674_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_8_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_16, i32 32, i32 63"   --->   Operation 51 'partselect' 'p_Result_8_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_9_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_16, i32 64, i32 95"   --->   Operation 52 'partselect' 'p_Result_9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_10_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_16, i32 96, i32 127"   --->   Operation 53 'partselect' 'p_Result_10_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.72>
ST_3 : Operation 54 [3/4] (4.72ns)   --->   "%mul = fmul i32 %l_valX_m_Val_0, i32 %bitcast_ln102" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 54 'fmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [3/4] (4.72ns)   --->   "%mul_0_1 = fmul i32 %l_valX_m_Val_1, i32 %bitcast_ln102_130" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 55 'fmul' 'mul_0_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [3/4] (4.72ns)   --->   "%mul_0_2 = fmul i32 %l_valX_m_Val_2, i32 %bitcast_ln102_131" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 56 'fmul' 'mul_0_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [3/4] (4.72ns)   --->   "%mul_0_3 = fmul i32 %l_valX_m_Val_3, i32 %bitcast_ln102_132" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 57 'fmul' 'mul_0_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_16 = bitcast i32 %trunc_ln674_33" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 58 'bitcast' 'l_valX_m_Val_0_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_16 = bitcast i32 %p_Result_4_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 59 'bitcast' 'l_valX_m_Val_1_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_16 = bitcast i32 %p_Result_5_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 60 'bitcast' 'l_valX_m_Val_2_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_16 = bitcast i32 %p_Result_6_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 61 'bitcast' 'l_valX_m_Val_3_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln102_137 = bitcast i32 %trunc_ln674_34" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 62 'bitcast' 'bitcast_ln102_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln102_138 = bitcast i32 %p_Result_8_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 63 'bitcast' 'bitcast_ln102_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln102_139 = bitcast i32 %p_Result_9_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 64 'bitcast' 'bitcast_ln102_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln102_140 = bitcast i32 %p_Result_10_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 65 'bitcast' 'bitcast_ln102_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [4/4] (4.72ns)   --->   "%mul_1 = fmul i32 %l_valX_m_Val_0_16, i32 %bitcast_ln102_137" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 66 'fmul' 'mul_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [4/4] (4.72ns)   --->   "%mul_1_1 = fmul i32 %l_valX_m_Val_1_16, i32 %bitcast_ln102_138" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 67 'fmul' 'mul_1_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [4/4] (4.72ns)   --->   "%mul_1_2 = fmul i32 %l_valX_m_Val_2_16, i32 %bitcast_ln102_139" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 68 'fmul' 'mul_1_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [4/4] (4.72ns)   --->   "%mul_1_3 = fmul i32 %l_valX_m_Val_3_16, i32 %bitcast_ln102_140" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 69 'fmul' 'mul_1_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (3.40ns)   --->   "%str_in12_read_17 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'read' 'str_in12_read_17' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln674_35 = trunc i128 %str_in12_read_17"   --->   Operation 71 'trunc' 'trunc_ln674_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_4_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_17, i32 32, i32 63"   --->   Operation 72 'partselect' 'p_Result_4_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_5_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_17, i32 64, i32 95"   --->   Operation 73 'partselect' 'p_Result_5_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_6_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_17, i32 96, i32 127"   --->   Operation 74 'partselect' 'p_Result_6_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.40ns)   --->   "%str_in23_read_17 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'read' 'str_in23_read_17' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln674_36 = trunc i128 %str_in23_read_17"   --->   Operation 76 'trunc' 'trunc_ln674_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_8_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_17, i32 32, i32 63"   --->   Operation 77 'partselect' 'p_Result_8_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_9_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_17, i32 64, i32 95"   --->   Operation 78 'partselect' 'p_Result_9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_10_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_17, i32 96, i32 127"   --->   Operation 79 'partselect' 'p_Result_10_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.72>
ST_4 : Operation 80 [2/4] (4.72ns)   --->   "%mul = fmul i32 %l_valX_m_Val_0, i32 %bitcast_ln102" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 80 'fmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [2/4] (4.72ns)   --->   "%mul_0_1 = fmul i32 %l_valX_m_Val_1, i32 %bitcast_ln102_130" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 81 'fmul' 'mul_0_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [2/4] (4.72ns)   --->   "%mul_0_2 = fmul i32 %l_valX_m_Val_2, i32 %bitcast_ln102_131" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 82 'fmul' 'mul_0_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [2/4] (4.72ns)   --->   "%mul_0_3 = fmul i32 %l_valX_m_Val_3, i32 %bitcast_ln102_132" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 83 'fmul' 'mul_0_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [3/4] (4.72ns)   --->   "%mul_1 = fmul i32 %l_valX_m_Val_0_16, i32 %bitcast_ln102_137" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 84 'fmul' 'mul_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [3/4] (4.72ns)   --->   "%mul_1_1 = fmul i32 %l_valX_m_Val_1_16, i32 %bitcast_ln102_138" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 85 'fmul' 'mul_1_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [3/4] (4.72ns)   --->   "%mul_1_2 = fmul i32 %l_valX_m_Val_2_16, i32 %bitcast_ln102_139" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 86 'fmul' 'mul_1_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [3/4] (4.72ns)   --->   "%mul_1_3 = fmul i32 %l_valX_m_Val_3_16, i32 %bitcast_ln102_140" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 87 'fmul' 'mul_1_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_17 = bitcast i32 %trunc_ln674_35" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 88 'bitcast' 'l_valX_m_Val_0_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_17 = bitcast i32 %p_Result_4_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 89 'bitcast' 'l_valX_m_Val_1_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_17 = bitcast i32 %p_Result_5_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 90 'bitcast' 'l_valX_m_Val_2_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_17 = bitcast i32 %p_Result_6_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 91 'bitcast' 'l_valX_m_Val_3_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln102_145 = bitcast i32 %trunc_ln674_36" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 92 'bitcast' 'bitcast_ln102_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln102_146 = bitcast i32 %p_Result_8_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 93 'bitcast' 'bitcast_ln102_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln102_147 = bitcast i32 %p_Result_9_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 94 'bitcast' 'bitcast_ln102_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln102_148 = bitcast i32 %p_Result_10_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 95 'bitcast' 'bitcast_ln102_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [4/4] (4.72ns)   --->   "%mul_2 = fmul i32 %l_valX_m_Val_0_17, i32 %bitcast_ln102_145" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 96 'fmul' 'mul_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [4/4] (4.72ns)   --->   "%mul_2_1 = fmul i32 %l_valX_m_Val_1_17, i32 %bitcast_ln102_146" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 97 'fmul' 'mul_2_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [4/4] (4.72ns)   --->   "%mul_2_2 = fmul i32 %l_valX_m_Val_2_17, i32 %bitcast_ln102_147" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 98 'fmul' 'mul_2_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [4/4] (4.72ns)   --->   "%mul_2_3 = fmul i32 %l_valX_m_Val_3_17, i32 %bitcast_ln102_148" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 99 'fmul' 'mul_2_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (3.40ns)   --->   "%str_in12_read_18 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'read' 'str_in12_read_18' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln674_37 = trunc i128 %str_in12_read_18"   --->   Operation 101 'trunc' 'trunc_ln674_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_4_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_18, i32 32, i32 63"   --->   Operation 102 'partselect' 'p_Result_4_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_5_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_18, i32 64, i32 95"   --->   Operation 103 'partselect' 'p_Result_5_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_6_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_18, i32 96, i32 127"   --->   Operation 104 'partselect' 'p_Result_6_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (3.40ns)   --->   "%str_in23_read_18 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'str_in23_read_18' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln674_38 = trunc i128 %str_in23_read_18"   --->   Operation 106 'trunc' 'trunc_ln674_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_8_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_18, i32 32, i32 63"   --->   Operation 107 'partselect' 'p_Result_8_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_9_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_18, i32 64, i32 95"   --->   Operation 108 'partselect' 'p_Result_9_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_10_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_18, i32 96, i32 127"   --->   Operation 109 'partselect' 'p_Result_10_3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.72>
ST_5 : Operation 110 [1/4] (4.72ns)   --->   "%mul = fmul i32 %l_valX_m_Val_0, i32 %bitcast_ln102" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 110 'fmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/4] (4.72ns)   --->   "%mul_0_1 = fmul i32 %l_valX_m_Val_1, i32 %bitcast_ln102_130" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 111 'fmul' 'mul_0_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/4] (4.72ns)   --->   "%mul_0_2 = fmul i32 %l_valX_m_Val_2, i32 %bitcast_ln102_131" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 112 'fmul' 'mul_0_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/4] (4.72ns)   --->   "%mul_0_3 = fmul i32 %l_valX_m_Val_3, i32 %bitcast_ln102_132" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 113 'fmul' 'mul_0_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [2/4] (4.72ns)   --->   "%mul_1 = fmul i32 %l_valX_m_Val_0_16, i32 %bitcast_ln102_137" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 114 'fmul' 'mul_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [2/4] (4.72ns)   --->   "%mul_1_1 = fmul i32 %l_valX_m_Val_1_16, i32 %bitcast_ln102_138" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 115 'fmul' 'mul_1_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [2/4] (4.72ns)   --->   "%mul_1_2 = fmul i32 %l_valX_m_Val_2_16, i32 %bitcast_ln102_139" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 116 'fmul' 'mul_1_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [2/4] (4.72ns)   --->   "%mul_1_3 = fmul i32 %l_valX_m_Val_3_16, i32 %bitcast_ln102_140" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 117 'fmul' 'mul_1_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [3/4] (4.72ns)   --->   "%mul_2 = fmul i32 %l_valX_m_Val_0_17, i32 %bitcast_ln102_145" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 118 'fmul' 'mul_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [3/4] (4.72ns)   --->   "%mul_2_1 = fmul i32 %l_valX_m_Val_1_17, i32 %bitcast_ln102_146" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 119 'fmul' 'mul_2_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [3/4] (4.72ns)   --->   "%mul_2_2 = fmul i32 %l_valX_m_Val_2_17, i32 %bitcast_ln102_147" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 120 'fmul' 'mul_2_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [3/4] (4.72ns)   --->   "%mul_2_3 = fmul i32 %l_valX_m_Val_3_17, i32 %bitcast_ln102_148" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 121 'fmul' 'mul_2_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_18 = bitcast i32 %trunc_ln674_37" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 122 'bitcast' 'l_valX_m_Val_0_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_18 = bitcast i32 %p_Result_4_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 123 'bitcast' 'l_valX_m_Val_1_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_18 = bitcast i32 %p_Result_5_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 124 'bitcast' 'l_valX_m_Val_2_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_18 = bitcast i32 %p_Result_6_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 125 'bitcast' 'l_valX_m_Val_3_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln102_153 = bitcast i32 %trunc_ln674_38" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 126 'bitcast' 'bitcast_ln102_153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln102_154 = bitcast i32 %p_Result_8_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 127 'bitcast' 'bitcast_ln102_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln102_155 = bitcast i32 %p_Result_9_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 128 'bitcast' 'bitcast_ln102_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln102_156 = bitcast i32 %p_Result_10_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 129 'bitcast' 'bitcast_ln102_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [4/4] (4.72ns)   --->   "%mul_3 = fmul i32 %l_valX_m_Val_0_18, i32 %bitcast_ln102_153" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 130 'fmul' 'mul_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [4/4] (4.72ns)   --->   "%mul_3_1 = fmul i32 %l_valX_m_Val_1_18, i32 %bitcast_ln102_154" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 131 'fmul' 'mul_3_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [4/4] (4.72ns)   --->   "%mul_3_2 = fmul i32 %l_valX_m_Val_2_18, i32 %bitcast_ln102_155" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 132 'fmul' 'mul_3_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [4/4] (4.72ns)   --->   "%mul_3_3 = fmul i32 %l_valX_m_Val_3_18, i32 %bitcast_ln102_156" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 133 'fmul' 'mul_3_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (3.40ns)   --->   "%str_in12_read_19 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 134 'read' 'str_in12_read_19' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln674_39 = trunc i128 %str_in12_read_19"   --->   Operation 135 'trunc' 'trunc_ln674_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_4_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_19, i32 32, i32 63"   --->   Operation 136 'partselect' 'p_Result_4_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_5_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_19, i32 64, i32 95"   --->   Operation 137 'partselect' 'p_Result_5_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_6_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_19, i32 96, i32 127"   --->   Operation 138 'partselect' 'p_Result_6_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (3.40ns)   --->   "%str_in23_read_19 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'read' 'str_in23_read_19' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln674_40 = trunc i128 %str_in23_read_19"   --->   Operation 140 'trunc' 'trunc_ln674_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_8_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_19, i32 32, i32 63"   --->   Operation 141 'partselect' 'p_Result_8_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_9_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_19, i32 64, i32 95"   --->   Operation 142 'partselect' 'p_Result_9_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_10_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_19, i32 96, i32 127"   --->   Operation 143 'partselect' 'p_Result_10_4' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.72>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln123 = bitcast i32 %mul" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 144 'bitcast' 'bitcast_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln123_694 = bitcast i32 %mul_0_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 145 'bitcast' 'bitcast_ln123_694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln123_695 = bitcast i32 %mul_0_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 146 'bitcast' 'bitcast_ln123_695' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln123_696 = bitcast i32 %mul_0_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 147 'bitcast' 'bitcast_ln123_696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_696, i32 %bitcast_ln123_695, i32 %bitcast_ln123_694, i32 %bitcast_ln123"   --->   Operation 148 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_2" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 149 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_6 : Operation 150 [1/4] (4.72ns)   --->   "%mul_1 = fmul i32 %l_valX_m_Val_0_16, i32 %bitcast_ln102_137" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 150 'fmul' 'mul_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/4] (4.72ns)   --->   "%mul_1_1 = fmul i32 %l_valX_m_Val_1_16, i32 %bitcast_ln102_138" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 151 'fmul' 'mul_1_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/4] (4.72ns)   --->   "%mul_1_2 = fmul i32 %l_valX_m_Val_2_16, i32 %bitcast_ln102_139" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 152 'fmul' 'mul_1_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/4] (4.72ns)   --->   "%mul_1_3 = fmul i32 %l_valX_m_Val_3_16, i32 %bitcast_ln102_140" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 153 'fmul' 'mul_1_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [2/4] (4.72ns)   --->   "%mul_2 = fmul i32 %l_valX_m_Val_0_17, i32 %bitcast_ln102_145" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 154 'fmul' 'mul_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [2/4] (4.72ns)   --->   "%mul_2_1 = fmul i32 %l_valX_m_Val_1_17, i32 %bitcast_ln102_146" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 155 'fmul' 'mul_2_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [2/4] (4.72ns)   --->   "%mul_2_2 = fmul i32 %l_valX_m_Val_2_17, i32 %bitcast_ln102_147" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 156 'fmul' 'mul_2_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [2/4] (4.72ns)   --->   "%mul_2_3 = fmul i32 %l_valX_m_Val_3_17, i32 %bitcast_ln102_148" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 157 'fmul' 'mul_2_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [3/4] (4.72ns)   --->   "%mul_3 = fmul i32 %l_valX_m_Val_0_18, i32 %bitcast_ln102_153" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 158 'fmul' 'mul_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [3/4] (4.72ns)   --->   "%mul_3_1 = fmul i32 %l_valX_m_Val_1_18, i32 %bitcast_ln102_154" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 159 'fmul' 'mul_3_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [3/4] (4.72ns)   --->   "%mul_3_2 = fmul i32 %l_valX_m_Val_2_18, i32 %bitcast_ln102_155" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 160 'fmul' 'mul_3_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [3/4] (4.72ns)   --->   "%mul_3_3 = fmul i32 %l_valX_m_Val_3_18, i32 %bitcast_ln102_156" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 161 'fmul' 'mul_3_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_19 = bitcast i32 %trunc_ln674_39" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 162 'bitcast' 'l_valX_m_Val_0_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_19 = bitcast i32 %p_Result_4_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 163 'bitcast' 'l_valX_m_Val_1_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_19 = bitcast i32 %p_Result_5_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 164 'bitcast' 'l_valX_m_Val_2_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_19 = bitcast i32 %p_Result_6_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 165 'bitcast' 'l_valX_m_Val_3_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln102_161 = bitcast i32 %trunc_ln674_40" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 166 'bitcast' 'bitcast_ln102_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln102_162 = bitcast i32 %p_Result_8_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 167 'bitcast' 'bitcast_ln102_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln102_163 = bitcast i32 %p_Result_9_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 168 'bitcast' 'bitcast_ln102_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln102_164 = bitcast i32 %p_Result_10_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 169 'bitcast' 'bitcast_ln102_164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [4/4] (4.72ns)   --->   "%mul_4 = fmul i32 %l_valX_m_Val_0_19, i32 %bitcast_ln102_161" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 170 'fmul' 'mul_4' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [4/4] (4.72ns)   --->   "%mul_4_1 = fmul i32 %l_valX_m_Val_1_19, i32 %bitcast_ln102_162" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 171 'fmul' 'mul_4_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [4/4] (4.72ns)   --->   "%mul_4_2 = fmul i32 %l_valX_m_Val_2_19, i32 %bitcast_ln102_163" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 172 'fmul' 'mul_4_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [4/4] (4.72ns)   --->   "%mul_4_3 = fmul i32 %l_valX_m_Val_3_19, i32 %bitcast_ln102_164" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 173 'fmul' 'mul_4_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (3.40ns)   --->   "%str_in12_read_20 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 174 'read' 'str_in12_read_20' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln674_41 = trunc i128 %str_in12_read_20"   --->   Operation 175 'trunc' 'trunc_ln674_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%p_Result_4_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_20, i32 32, i32 63"   --->   Operation 176 'partselect' 'p_Result_4_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_5_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_20, i32 64, i32 95"   --->   Operation 177 'partselect' 'p_Result_5_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_6_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_20, i32 96, i32 127"   --->   Operation 178 'partselect' 'p_Result_6_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (3.40ns)   --->   "%str_in23_read_20 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 179 'read' 'str_in23_read_20' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln674_42 = trunc i128 %str_in23_read_20"   --->   Operation 180 'trunc' 'trunc_ln674_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%p_Result_8_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_20, i32 32, i32 63"   --->   Operation 181 'partselect' 'p_Result_8_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_9_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_20, i32 64, i32 95"   --->   Operation 182 'partselect' 'p_Result_9_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_10_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_20, i32 96, i32 127"   --->   Operation 183 'partselect' 'p_Result_10_5' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.72>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln123_697 = bitcast i32 %mul_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 184 'bitcast' 'bitcast_ln123_697' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln123_698 = bitcast i32 %mul_1_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 185 'bitcast' 'bitcast_ln123_698' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln123_699 = bitcast i32 %mul_1_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 186 'bitcast' 'bitcast_ln123_699' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln123_700 = bitcast i32 %mul_1_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 187 'bitcast' 'bitcast_ln123_700' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%p_Result_14_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_700, i32 %bitcast_ln123_699, i32 %bitcast_ln123_698, i32 %bitcast_ln123_697"   --->   Operation 188 'bitconcatenate' 'p_Result_14_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_1" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 189 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 190 [1/4] (4.72ns)   --->   "%mul_2 = fmul i32 %l_valX_m_Val_0_17, i32 %bitcast_ln102_145" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 190 'fmul' 'mul_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/4] (4.72ns)   --->   "%mul_2_1 = fmul i32 %l_valX_m_Val_1_17, i32 %bitcast_ln102_146" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 191 'fmul' 'mul_2_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/4] (4.72ns)   --->   "%mul_2_2 = fmul i32 %l_valX_m_Val_2_17, i32 %bitcast_ln102_147" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 192 'fmul' 'mul_2_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/4] (4.72ns)   --->   "%mul_2_3 = fmul i32 %l_valX_m_Val_3_17, i32 %bitcast_ln102_148" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 193 'fmul' 'mul_2_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [2/4] (4.72ns)   --->   "%mul_3 = fmul i32 %l_valX_m_Val_0_18, i32 %bitcast_ln102_153" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 194 'fmul' 'mul_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [2/4] (4.72ns)   --->   "%mul_3_1 = fmul i32 %l_valX_m_Val_1_18, i32 %bitcast_ln102_154" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 195 'fmul' 'mul_3_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [2/4] (4.72ns)   --->   "%mul_3_2 = fmul i32 %l_valX_m_Val_2_18, i32 %bitcast_ln102_155" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 196 'fmul' 'mul_3_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [2/4] (4.72ns)   --->   "%mul_3_3 = fmul i32 %l_valX_m_Val_3_18, i32 %bitcast_ln102_156" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 197 'fmul' 'mul_3_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [3/4] (4.72ns)   --->   "%mul_4 = fmul i32 %l_valX_m_Val_0_19, i32 %bitcast_ln102_161" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 198 'fmul' 'mul_4' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [3/4] (4.72ns)   --->   "%mul_4_1 = fmul i32 %l_valX_m_Val_1_19, i32 %bitcast_ln102_162" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 199 'fmul' 'mul_4_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [3/4] (4.72ns)   --->   "%mul_4_2 = fmul i32 %l_valX_m_Val_2_19, i32 %bitcast_ln102_163" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 200 'fmul' 'mul_4_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [3/4] (4.72ns)   --->   "%mul_4_3 = fmul i32 %l_valX_m_Val_3_19, i32 %bitcast_ln102_164" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 201 'fmul' 'mul_4_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_20 = bitcast i32 %trunc_ln674_41" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 202 'bitcast' 'l_valX_m_Val_0_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_20 = bitcast i32 %p_Result_4_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 203 'bitcast' 'l_valX_m_Val_1_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_20 = bitcast i32 %p_Result_5_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 204 'bitcast' 'l_valX_m_Val_2_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_20 = bitcast i32 %p_Result_6_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 205 'bitcast' 'l_valX_m_Val_3_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln102_169 = bitcast i32 %trunc_ln674_42" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 206 'bitcast' 'bitcast_ln102_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln102_170 = bitcast i32 %p_Result_8_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 207 'bitcast' 'bitcast_ln102_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln102_171 = bitcast i32 %p_Result_9_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 208 'bitcast' 'bitcast_ln102_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln102_172 = bitcast i32 %p_Result_10_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 209 'bitcast' 'bitcast_ln102_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [4/4] (4.72ns)   --->   "%mul_5 = fmul i32 %l_valX_m_Val_0_20, i32 %bitcast_ln102_169" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 210 'fmul' 'mul_5' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [4/4] (4.72ns)   --->   "%mul_5_1 = fmul i32 %l_valX_m_Val_1_20, i32 %bitcast_ln102_170" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 211 'fmul' 'mul_5_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [4/4] (4.72ns)   --->   "%mul_5_2 = fmul i32 %l_valX_m_Val_2_20, i32 %bitcast_ln102_171" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 212 'fmul' 'mul_5_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [4/4] (4.72ns)   --->   "%mul_5_3 = fmul i32 %l_valX_m_Val_3_20, i32 %bitcast_ln102_172" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 213 'fmul' 'mul_5_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (3.40ns)   --->   "%str_in12_read_21 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 214 'read' 'str_in12_read_21' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln674_43 = trunc i128 %str_in12_read_21"   --->   Operation 215 'trunc' 'trunc_ln674_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_4_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_21, i32 32, i32 63"   --->   Operation 216 'partselect' 'p_Result_4_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%p_Result_5_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_21, i32 64, i32 95"   --->   Operation 217 'partselect' 'p_Result_5_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_6_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_21, i32 96, i32 127"   --->   Operation 218 'partselect' 'p_Result_6_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (3.40ns)   --->   "%str_in23_read_21 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 219 'read' 'str_in23_read_21' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln674_44 = trunc i128 %str_in23_read_21"   --->   Operation 220 'trunc' 'trunc_ln674_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%p_Result_8_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_21, i32 32, i32 63"   --->   Operation 221 'partselect' 'p_Result_8_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_9_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_21, i32 64, i32 95"   --->   Operation 222 'partselect' 'p_Result_9_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%p_Result_10_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_21, i32 96, i32 127"   --->   Operation 223 'partselect' 'p_Result_10_6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.72>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln123_701 = bitcast i32 %mul_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 224 'bitcast' 'bitcast_ln123_701' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln123_702 = bitcast i32 %mul_2_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 225 'bitcast' 'bitcast_ln123_702' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln123_703 = bitcast i32 %mul_2_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 226 'bitcast' 'bitcast_ln123_703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%bitcast_ln123_704 = bitcast i32 %mul_2_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 227 'bitcast' 'bitcast_ln123_704' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%p_Result_14_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_704, i32 %bitcast_ln123_703, i32 %bitcast_ln123_702, i32 %bitcast_ln123_701"   --->   Operation 228 'bitconcatenate' 'p_Result_14_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_2" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 229 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 230 [1/4] (4.72ns)   --->   "%mul_3 = fmul i32 %l_valX_m_Val_0_18, i32 %bitcast_ln102_153" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 230 'fmul' 'mul_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/4] (4.72ns)   --->   "%mul_3_1 = fmul i32 %l_valX_m_Val_1_18, i32 %bitcast_ln102_154" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 231 'fmul' 'mul_3_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [1/4] (4.72ns)   --->   "%mul_3_2 = fmul i32 %l_valX_m_Val_2_18, i32 %bitcast_ln102_155" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 232 'fmul' 'mul_3_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/4] (4.72ns)   --->   "%mul_3_3 = fmul i32 %l_valX_m_Val_3_18, i32 %bitcast_ln102_156" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 233 'fmul' 'mul_3_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [2/4] (4.72ns)   --->   "%mul_4 = fmul i32 %l_valX_m_Val_0_19, i32 %bitcast_ln102_161" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 234 'fmul' 'mul_4' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [2/4] (4.72ns)   --->   "%mul_4_1 = fmul i32 %l_valX_m_Val_1_19, i32 %bitcast_ln102_162" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 235 'fmul' 'mul_4_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [2/4] (4.72ns)   --->   "%mul_4_2 = fmul i32 %l_valX_m_Val_2_19, i32 %bitcast_ln102_163" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 236 'fmul' 'mul_4_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [2/4] (4.72ns)   --->   "%mul_4_3 = fmul i32 %l_valX_m_Val_3_19, i32 %bitcast_ln102_164" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 237 'fmul' 'mul_4_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [3/4] (4.72ns)   --->   "%mul_5 = fmul i32 %l_valX_m_Val_0_20, i32 %bitcast_ln102_169" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 238 'fmul' 'mul_5' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [3/4] (4.72ns)   --->   "%mul_5_1 = fmul i32 %l_valX_m_Val_1_20, i32 %bitcast_ln102_170" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 239 'fmul' 'mul_5_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [3/4] (4.72ns)   --->   "%mul_5_2 = fmul i32 %l_valX_m_Val_2_20, i32 %bitcast_ln102_171" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 240 'fmul' 'mul_5_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [3/4] (4.72ns)   --->   "%mul_5_3 = fmul i32 %l_valX_m_Val_3_20, i32 %bitcast_ln102_172" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 241 'fmul' 'mul_5_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_21 = bitcast i32 %trunc_ln674_43" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 242 'bitcast' 'l_valX_m_Val_0_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_21 = bitcast i32 %p_Result_4_6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 243 'bitcast' 'l_valX_m_Val_1_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_21 = bitcast i32 %p_Result_5_6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 244 'bitcast' 'l_valX_m_Val_2_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_21 = bitcast i32 %p_Result_6_6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 245 'bitcast' 'l_valX_m_Val_3_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln102_177 = bitcast i32 %trunc_ln674_44" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 246 'bitcast' 'bitcast_ln102_177' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln102_178 = bitcast i32 %p_Result_8_6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 247 'bitcast' 'bitcast_ln102_178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln102_179 = bitcast i32 %p_Result_9_6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 248 'bitcast' 'bitcast_ln102_179' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln102_180 = bitcast i32 %p_Result_10_6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 249 'bitcast' 'bitcast_ln102_180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [4/4] (4.72ns)   --->   "%mul_6 = fmul i32 %l_valX_m_Val_0_21, i32 %bitcast_ln102_177" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 250 'fmul' 'mul_6' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [4/4] (4.72ns)   --->   "%mul_6_1 = fmul i32 %l_valX_m_Val_1_21, i32 %bitcast_ln102_178" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 251 'fmul' 'mul_6_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [4/4] (4.72ns)   --->   "%mul_6_2 = fmul i32 %l_valX_m_Val_2_21, i32 %bitcast_ln102_179" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 252 'fmul' 'mul_6_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [4/4] (4.72ns)   --->   "%mul_6_3 = fmul i32 %l_valX_m_Val_3_21, i32 %bitcast_ln102_180" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 253 'fmul' 'mul_6_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (3.40ns)   --->   "%str_in12_read_22 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 254 'read' 'str_in12_read_22' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln674_45 = trunc i128 %str_in12_read_22"   --->   Operation 255 'trunc' 'trunc_ln674_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_4_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_22, i32 32, i32 63"   --->   Operation 256 'partselect' 'p_Result_4_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%p_Result_5_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_22, i32 64, i32 95"   --->   Operation 257 'partselect' 'p_Result_5_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_6_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_22, i32 96, i32 127"   --->   Operation 258 'partselect' 'p_Result_6_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (3.40ns)   --->   "%str_in23_read_22 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 259 'read' 'str_in23_read_22' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln674_46 = trunc i128 %str_in23_read_22"   --->   Operation 260 'trunc' 'trunc_ln674_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%p_Result_8_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_22, i32 32, i32 63"   --->   Operation 261 'partselect' 'p_Result_8_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%p_Result_9_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_22, i32 64, i32 95"   --->   Operation 262 'partselect' 'p_Result_9_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%p_Result_10_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_22, i32 96, i32 127"   --->   Operation 263 'partselect' 'p_Result_10_7' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.72>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln123_705 = bitcast i32 %mul_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 264 'bitcast' 'bitcast_ln123_705' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln123_706 = bitcast i32 %mul_3_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 265 'bitcast' 'bitcast_ln123_706' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln123_707 = bitcast i32 %mul_3_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 266 'bitcast' 'bitcast_ln123_707' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln123_708 = bitcast i32 %mul_3_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 267 'bitcast' 'bitcast_ln123_708' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%p_Result_14_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_708, i32 %bitcast_ln123_707, i32 %bitcast_ln123_706, i32 %bitcast_ln123_705"   --->   Operation 268 'bitconcatenate' 'p_Result_14_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 269 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 270 [1/4] (4.72ns)   --->   "%mul_4 = fmul i32 %l_valX_m_Val_0_19, i32 %bitcast_ln102_161" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 270 'fmul' 'mul_4' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 271 [1/4] (4.72ns)   --->   "%mul_4_1 = fmul i32 %l_valX_m_Val_1_19, i32 %bitcast_ln102_162" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 271 'fmul' 'mul_4_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [1/4] (4.72ns)   --->   "%mul_4_2 = fmul i32 %l_valX_m_Val_2_19, i32 %bitcast_ln102_163" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 272 'fmul' 'mul_4_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [1/4] (4.72ns)   --->   "%mul_4_3 = fmul i32 %l_valX_m_Val_3_19, i32 %bitcast_ln102_164" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 273 'fmul' 'mul_4_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [2/4] (4.72ns)   --->   "%mul_5 = fmul i32 %l_valX_m_Val_0_20, i32 %bitcast_ln102_169" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 274 'fmul' 'mul_5' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [2/4] (4.72ns)   --->   "%mul_5_1 = fmul i32 %l_valX_m_Val_1_20, i32 %bitcast_ln102_170" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 275 'fmul' 'mul_5_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [2/4] (4.72ns)   --->   "%mul_5_2 = fmul i32 %l_valX_m_Val_2_20, i32 %bitcast_ln102_171" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 276 'fmul' 'mul_5_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [2/4] (4.72ns)   --->   "%mul_5_3 = fmul i32 %l_valX_m_Val_3_20, i32 %bitcast_ln102_172" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 277 'fmul' 'mul_5_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [3/4] (4.72ns)   --->   "%mul_6 = fmul i32 %l_valX_m_Val_0_21, i32 %bitcast_ln102_177" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 278 'fmul' 'mul_6' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [3/4] (4.72ns)   --->   "%mul_6_1 = fmul i32 %l_valX_m_Val_1_21, i32 %bitcast_ln102_178" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 279 'fmul' 'mul_6_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [3/4] (4.72ns)   --->   "%mul_6_2 = fmul i32 %l_valX_m_Val_2_21, i32 %bitcast_ln102_179" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 280 'fmul' 'mul_6_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [3/4] (4.72ns)   --->   "%mul_6_3 = fmul i32 %l_valX_m_Val_3_21, i32 %bitcast_ln102_180" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 281 'fmul' 'mul_6_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_22 = bitcast i32 %trunc_ln674_45" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 282 'bitcast' 'l_valX_m_Val_0_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_22 = bitcast i32 %p_Result_4_7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 283 'bitcast' 'l_valX_m_Val_1_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_22 = bitcast i32 %p_Result_5_7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 284 'bitcast' 'l_valX_m_Val_2_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_22 = bitcast i32 %p_Result_6_7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 285 'bitcast' 'l_valX_m_Val_3_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln102_185 = bitcast i32 %trunc_ln674_46" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 286 'bitcast' 'bitcast_ln102_185' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln102_186 = bitcast i32 %p_Result_8_7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 287 'bitcast' 'bitcast_ln102_186' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln102_187 = bitcast i32 %p_Result_9_7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 288 'bitcast' 'bitcast_ln102_187' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln102_188 = bitcast i32 %p_Result_10_7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 289 'bitcast' 'bitcast_ln102_188' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 290 [4/4] (4.72ns)   --->   "%mul_7 = fmul i32 %l_valX_m_Val_0_22, i32 %bitcast_ln102_185" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 290 'fmul' 'mul_7' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [4/4] (4.72ns)   --->   "%mul_7_1 = fmul i32 %l_valX_m_Val_1_22, i32 %bitcast_ln102_186" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 291 'fmul' 'mul_7_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [4/4] (4.72ns)   --->   "%mul_7_2 = fmul i32 %l_valX_m_Val_2_22, i32 %bitcast_ln102_187" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 292 'fmul' 'mul_7_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [4/4] (4.72ns)   --->   "%mul_7_3 = fmul i32 %l_valX_m_Val_3_22, i32 %bitcast_ln102_188" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 293 'fmul' 'mul_7_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/1] (3.40ns)   --->   "%str_in12_read_23 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 294 'read' 'str_in12_read_23' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln674_47 = trunc i128 %str_in12_read_23"   --->   Operation 295 'trunc' 'trunc_ln674_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_4_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_23, i32 32, i32 63"   --->   Operation 296 'partselect' 'p_Result_4_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%p_Result_5_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_23, i32 64, i32 95"   --->   Operation 297 'partselect' 'p_Result_5_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%p_Result_6_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_23, i32 96, i32 127"   --->   Operation 298 'partselect' 'p_Result_6_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (3.40ns)   --->   "%str_in23_read_23 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 299 'read' 'str_in23_read_23' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln674_48 = trunc i128 %str_in23_read_23"   --->   Operation 300 'trunc' 'trunc_ln674_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%p_Result_8_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_23, i32 32, i32 63"   --->   Operation 301 'partselect' 'p_Result_8_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%p_Result_9_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_23, i32 64, i32 95"   --->   Operation 302 'partselect' 'p_Result_9_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%p_Result_10_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_23, i32 96, i32 127"   --->   Operation 303 'partselect' 'p_Result_10_8' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.72>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln123_709 = bitcast i32 %mul_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 304 'bitcast' 'bitcast_ln123_709' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln123_710 = bitcast i32 %mul_4_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 305 'bitcast' 'bitcast_ln123_710' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%bitcast_ln123_711 = bitcast i32 %mul_4_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 306 'bitcast' 'bitcast_ln123_711' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%bitcast_ln123_712 = bitcast i32 %mul_4_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 307 'bitcast' 'bitcast_ln123_712' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_14_4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_712, i32 %bitcast_ln123_711, i32 %bitcast_ln123_710, i32 %bitcast_ln123_709"   --->   Operation 308 'bitconcatenate' 'p_Result_14_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_4" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 309 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 310 [1/4] (4.72ns)   --->   "%mul_5 = fmul i32 %l_valX_m_Val_0_20, i32 %bitcast_ln102_169" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 310 'fmul' 'mul_5' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 311 [1/4] (4.72ns)   --->   "%mul_5_1 = fmul i32 %l_valX_m_Val_1_20, i32 %bitcast_ln102_170" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 311 'fmul' 'mul_5_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 312 [1/4] (4.72ns)   --->   "%mul_5_2 = fmul i32 %l_valX_m_Val_2_20, i32 %bitcast_ln102_171" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 312 'fmul' 'mul_5_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 313 [1/4] (4.72ns)   --->   "%mul_5_3 = fmul i32 %l_valX_m_Val_3_20, i32 %bitcast_ln102_172" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 313 'fmul' 'mul_5_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 314 [2/4] (4.72ns)   --->   "%mul_6 = fmul i32 %l_valX_m_Val_0_21, i32 %bitcast_ln102_177" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 314 'fmul' 'mul_6' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 315 [2/4] (4.72ns)   --->   "%mul_6_1 = fmul i32 %l_valX_m_Val_1_21, i32 %bitcast_ln102_178" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 315 'fmul' 'mul_6_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 316 [2/4] (4.72ns)   --->   "%mul_6_2 = fmul i32 %l_valX_m_Val_2_21, i32 %bitcast_ln102_179" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 316 'fmul' 'mul_6_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 317 [2/4] (4.72ns)   --->   "%mul_6_3 = fmul i32 %l_valX_m_Val_3_21, i32 %bitcast_ln102_180" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 317 'fmul' 'mul_6_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 318 [3/4] (4.72ns)   --->   "%mul_7 = fmul i32 %l_valX_m_Val_0_22, i32 %bitcast_ln102_185" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 318 'fmul' 'mul_7' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 319 [3/4] (4.72ns)   --->   "%mul_7_1 = fmul i32 %l_valX_m_Val_1_22, i32 %bitcast_ln102_186" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 319 'fmul' 'mul_7_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 320 [3/4] (4.72ns)   --->   "%mul_7_2 = fmul i32 %l_valX_m_Val_2_22, i32 %bitcast_ln102_187" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 320 'fmul' 'mul_7_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 321 [3/4] (4.72ns)   --->   "%mul_7_3 = fmul i32 %l_valX_m_Val_3_22, i32 %bitcast_ln102_188" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 321 'fmul' 'mul_7_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_23 = bitcast i32 %trunc_ln674_47" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 322 'bitcast' 'l_valX_m_Val_0_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_23 = bitcast i32 %p_Result_4_8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 323 'bitcast' 'l_valX_m_Val_1_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_23 = bitcast i32 %p_Result_5_8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 324 'bitcast' 'l_valX_m_Val_2_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_23 = bitcast i32 %p_Result_6_8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 325 'bitcast' 'l_valX_m_Val_3_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln102_193 = bitcast i32 %trunc_ln674_48" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 326 'bitcast' 'bitcast_ln102_193' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%bitcast_ln102_194 = bitcast i32 %p_Result_8_8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 327 'bitcast' 'bitcast_ln102_194' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%bitcast_ln102_195 = bitcast i32 %p_Result_9_8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 328 'bitcast' 'bitcast_ln102_195' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln102_196 = bitcast i32 %p_Result_10_8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 329 'bitcast' 'bitcast_ln102_196' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 330 [4/4] (4.72ns)   --->   "%mul_8 = fmul i32 %l_valX_m_Val_0_23, i32 %bitcast_ln102_193" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 330 'fmul' 'mul_8' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 331 [4/4] (4.72ns)   --->   "%mul_8_1 = fmul i32 %l_valX_m_Val_1_23, i32 %bitcast_ln102_194" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 331 'fmul' 'mul_8_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 332 [4/4] (4.72ns)   --->   "%mul_8_2 = fmul i32 %l_valX_m_Val_2_23, i32 %bitcast_ln102_195" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 332 'fmul' 'mul_8_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 333 [4/4] (4.72ns)   --->   "%mul_8_3 = fmul i32 %l_valX_m_Val_3_23, i32 %bitcast_ln102_196" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 333 'fmul' 'mul_8_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [1/1] (3.40ns)   --->   "%str_in12_read_24 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 334 'read' 'str_in12_read_24' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln674_49 = trunc i128 %str_in12_read_24"   --->   Operation 335 'trunc' 'trunc_ln674_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%p_Result_4_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_24, i32 32, i32 63"   --->   Operation 336 'partselect' 'p_Result_4_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%p_Result_5_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_24, i32 64, i32 95"   --->   Operation 337 'partselect' 'p_Result_5_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%p_Result_6_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_24, i32 96, i32 127"   --->   Operation 338 'partselect' 'p_Result_6_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (3.40ns)   --->   "%str_in23_read_24 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 339 'read' 'str_in23_read_24' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln674_50 = trunc i128 %str_in23_read_24"   --->   Operation 340 'trunc' 'trunc_ln674_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%p_Result_8_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_24, i32 32, i32 63"   --->   Operation 341 'partselect' 'p_Result_8_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%p_Result_9_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_24, i32 64, i32 95"   --->   Operation 342 'partselect' 'p_Result_9_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%p_Result_10_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_24, i32 96, i32 127"   --->   Operation 343 'partselect' 'p_Result_10_9' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.72>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%bitcast_ln123_713 = bitcast i32 %mul_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 344 'bitcast' 'bitcast_ln123_713' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%bitcast_ln123_714 = bitcast i32 %mul_5_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 345 'bitcast' 'bitcast_ln123_714' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%bitcast_ln123_715 = bitcast i32 %mul_5_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 346 'bitcast' 'bitcast_ln123_715' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln123_716 = bitcast i32 %mul_5_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 347 'bitcast' 'bitcast_ln123_716' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 348 [1/1] (0.00ns)   --->   "%p_Result_14_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_716, i32 %bitcast_ln123_715, i32 %bitcast_ln123_714, i32 %bitcast_ln123_713"   --->   Operation 348 'bitconcatenate' 'p_Result_14_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 349 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_5" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 349 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_11 : Operation 350 [1/4] (4.72ns)   --->   "%mul_6 = fmul i32 %l_valX_m_Val_0_21, i32 %bitcast_ln102_177" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 350 'fmul' 'mul_6' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 351 [1/4] (4.72ns)   --->   "%mul_6_1 = fmul i32 %l_valX_m_Val_1_21, i32 %bitcast_ln102_178" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 351 'fmul' 'mul_6_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 352 [1/4] (4.72ns)   --->   "%mul_6_2 = fmul i32 %l_valX_m_Val_2_21, i32 %bitcast_ln102_179" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 352 'fmul' 'mul_6_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 353 [1/4] (4.72ns)   --->   "%mul_6_3 = fmul i32 %l_valX_m_Val_3_21, i32 %bitcast_ln102_180" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 353 'fmul' 'mul_6_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 354 [2/4] (4.72ns)   --->   "%mul_7 = fmul i32 %l_valX_m_Val_0_22, i32 %bitcast_ln102_185" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 354 'fmul' 'mul_7' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 355 [2/4] (4.72ns)   --->   "%mul_7_1 = fmul i32 %l_valX_m_Val_1_22, i32 %bitcast_ln102_186" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 355 'fmul' 'mul_7_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 356 [2/4] (4.72ns)   --->   "%mul_7_2 = fmul i32 %l_valX_m_Val_2_22, i32 %bitcast_ln102_187" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 356 'fmul' 'mul_7_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [2/4] (4.72ns)   --->   "%mul_7_3 = fmul i32 %l_valX_m_Val_3_22, i32 %bitcast_ln102_188" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 357 'fmul' 'mul_7_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 358 [3/4] (4.72ns)   --->   "%mul_8 = fmul i32 %l_valX_m_Val_0_23, i32 %bitcast_ln102_193" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 358 'fmul' 'mul_8' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [3/4] (4.72ns)   --->   "%mul_8_1 = fmul i32 %l_valX_m_Val_1_23, i32 %bitcast_ln102_194" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 359 'fmul' 'mul_8_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 360 [3/4] (4.72ns)   --->   "%mul_8_2 = fmul i32 %l_valX_m_Val_2_23, i32 %bitcast_ln102_195" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 360 'fmul' 'mul_8_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [3/4] (4.72ns)   --->   "%mul_8_3 = fmul i32 %l_valX_m_Val_3_23, i32 %bitcast_ln102_196" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 361 'fmul' 'mul_8_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_24 = bitcast i32 %trunc_ln674_49" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 362 'bitcast' 'l_valX_m_Val_0_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_24 = bitcast i32 %p_Result_4_9" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 363 'bitcast' 'l_valX_m_Val_1_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_24 = bitcast i32 %p_Result_5_9" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 364 'bitcast' 'l_valX_m_Val_2_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_24 = bitcast i32 %p_Result_6_9" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 365 'bitcast' 'l_valX_m_Val_3_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%bitcast_ln102_201 = bitcast i32 %trunc_ln674_50" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 366 'bitcast' 'bitcast_ln102_201' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%bitcast_ln102_202 = bitcast i32 %p_Result_8_9" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 367 'bitcast' 'bitcast_ln102_202' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln102_203 = bitcast i32 %p_Result_9_9" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 368 'bitcast' 'bitcast_ln102_203' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln102_204 = bitcast i32 %p_Result_10_9" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 369 'bitcast' 'bitcast_ln102_204' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 370 [4/4] (4.72ns)   --->   "%mul_9 = fmul i32 %l_valX_m_Val_0_24, i32 %bitcast_ln102_201" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 370 'fmul' 'mul_9' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 371 [4/4] (4.72ns)   --->   "%mul_9_1 = fmul i32 %l_valX_m_Val_1_24, i32 %bitcast_ln102_202" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 371 'fmul' 'mul_9_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 372 [4/4] (4.72ns)   --->   "%mul_9_2 = fmul i32 %l_valX_m_Val_2_24, i32 %bitcast_ln102_203" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 372 'fmul' 'mul_9_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 373 [4/4] (4.72ns)   --->   "%mul_9_3 = fmul i32 %l_valX_m_Val_3_24, i32 %bitcast_ln102_204" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 373 'fmul' 'mul_9_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (3.40ns)   --->   "%str_in12_read_25 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 374 'read' 'str_in12_read_25' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_11 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln674_51 = trunc i128 %str_in12_read_25"   --->   Operation 375 'trunc' 'trunc_ln674_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 376 [1/1] (0.00ns)   --->   "%p_Result_4_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_25, i32 32, i32 63"   --->   Operation 376 'partselect' 'p_Result_4_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 377 [1/1] (0.00ns)   --->   "%p_Result_5_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_25, i32 64, i32 95"   --->   Operation 377 'partselect' 'p_Result_5_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 378 [1/1] (0.00ns)   --->   "%p_Result_6_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_25, i32 96, i32 127"   --->   Operation 378 'partselect' 'p_Result_6_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (3.40ns)   --->   "%str_in23_read_25 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 379 'read' 'str_in23_read_25' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_11 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln674_52 = trunc i128 %str_in23_read_25"   --->   Operation 380 'trunc' 'trunc_ln674_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 381 [1/1] (0.00ns)   --->   "%p_Result_8_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_25, i32 32, i32 63"   --->   Operation 381 'partselect' 'p_Result_8_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 382 [1/1] (0.00ns)   --->   "%p_Result_9_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_25, i32 64, i32 95"   --->   Operation 382 'partselect' 'p_Result_9_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (0.00ns)   --->   "%p_Result_10_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_25, i32 96, i32 127"   --->   Operation 383 'partselect' 'p_Result_10_10' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.72>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln123_717 = bitcast i32 %mul_6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 384 'bitcast' 'bitcast_ln123_717' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln123_718 = bitcast i32 %mul_6_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 385 'bitcast' 'bitcast_ln123_718' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln123_719 = bitcast i32 %mul_6_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 386 'bitcast' 'bitcast_ln123_719' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%bitcast_ln123_720 = bitcast i32 %mul_6_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 387 'bitcast' 'bitcast_ln123_720' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%p_Result_14_6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_720, i32 %bitcast_ln123_719, i32 %bitcast_ln123_718, i32 %bitcast_ln123_717"   --->   Operation 388 'bitconcatenate' 'p_Result_14_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_6" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 389 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_12 : Operation 390 [1/4] (4.72ns)   --->   "%mul_7 = fmul i32 %l_valX_m_Val_0_22, i32 %bitcast_ln102_185" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 390 'fmul' 'mul_7' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 391 [1/4] (4.72ns)   --->   "%mul_7_1 = fmul i32 %l_valX_m_Val_1_22, i32 %bitcast_ln102_186" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 391 'fmul' 'mul_7_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 392 [1/4] (4.72ns)   --->   "%mul_7_2 = fmul i32 %l_valX_m_Val_2_22, i32 %bitcast_ln102_187" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 392 'fmul' 'mul_7_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 393 [1/4] (4.72ns)   --->   "%mul_7_3 = fmul i32 %l_valX_m_Val_3_22, i32 %bitcast_ln102_188" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 393 'fmul' 'mul_7_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 394 [2/4] (4.72ns)   --->   "%mul_8 = fmul i32 %l_valX_m_Val_0_23, i32 %bitcast_ln102_193" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 394 'fmul' 'mul_8' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 395 [2/4] (4.72ns)   --->   "%mul_8_1 = fmul i32 %l_valX_m_Val_1_23, i32 %bitcast_ln102_194" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 395 'fmul' 'mul_8_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 396 [2/4] (4.72ns)   --->   "%mul_8_2 = fmul i32 %l_valX_m_Val_2_23, i32 %bitcast_ln102_195" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 396 'fmul' 'mul_8_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 397 [2/4] (4.72ns)   --->   "%mul_8_3 = fmul i32 %l_valX_m_Val_3_23, i32 %bitcast_ln102_196" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 397 'fmul' 'mul_8_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 398 [3/4] (4.72ns)   --->   "%mul_9 = fmul i32 %l_valX_m_Val_0_24, i32 %bitcast_ln102_201" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 398 'fmul' 'mul_9' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 399 [3/4] (4.72ns)   --->   "%mul_9_1 = fmul i32 %l_valX_m_Val_1_24, i32 %bitcast_ln102_202" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 399 'fmul' 'mul_9_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 400 [3/4] (4.72ns)   --->   "%mul_9_2 = fmul i32 %l_valX_m_Val_2_24, i32 %bitcast_ln102_203" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 400 'fmul' 'mul_9_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 401 [3/4] (4.72ns)   --->   "%mul_9_3 = fmul i32 %l_valX_m_Val_3_24, i32 %bitcast_ln102_204" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 401 'fmul' 'mul_9_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 402 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_25 = bitcast i32 %trunc_ln674_51" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 402 'bitcast' 'l_valX_m_Val_0_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 403 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_25 = bitcast i32 %p_Result_4_10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 403 'bitcast' 'l_valX_m_Val_1_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 404 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_25 = bitcast i32 %p_Result_5_10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 404 'bitcast' 'l_valX_m_Val_2_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 405 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_25 = bitcast i32 %p_Result_6_10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 405 'bitcast' 'l_valX_m_Val_3_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln102_209 = bitcast i32 %trunc_ln674_52" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 406 'bitcast' 'bitcast_ln102_209' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 407 [1/1] (0.00ns)   --->   "%bitcast_ln102_210 = bitcast i32 %p_Result_8_10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 407 'bitcast' 'bitcast_ln102_210' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 408 [1/1] (0.00ns)   --->   "%bitcast_ln102_211 = bitcast i32 %p_Result_9_10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 408 'bitcast' 'bitcast_ln102_211' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln102_212 = bitcast i32 %p_Result_10_10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 409 'bitcast' 'bitcast_ln102_212' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 410 [4/4] (4.72ns)   --->   "%mul_10 = fmul i32 %l_valX_m_Val_0_25, i32 %bitcast_ln102_209" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 410 'fmul' 'mul_10' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 411 [4/4] (4.72ns)   --->   "%mul_10_1 = fmul i32 %l_valX_m_Val_1_25, i32 %bitcast_ln102_210" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 411 'fmul' 'mul_10_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 412 [4/4] (4.72ns)   --->   "%mul_10_2 = fmul i32 %l_valX_m_Val_2_25, i32 %bitcast_ln102_211" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 412 'fmul' 'mul_10_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 413 [4/4] (4.72ns)   --->   "%mul_10_3 = fmul i32 %l_valX_m_Val_3_25, i32 %bitcast_ln102_212" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 413 'fmul' 'mul_10_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 414 [1/1] (3.40ns)   --->   "%str_in12_read_26 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 414 'read' 'str_in12_read_26' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_12 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln674_53 = trunc i128 %str_in12_read_26"   --->   Operation 415 'trunc' 'trunc_ln674_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 416 [1/1] (0.00ns)   --->   "%p_Result_4_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_26, i32 32, i32 63"   --->   Operation 416 'partselect' 'p_Result_4_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 417 [1/1] (0.00ns)   --->   "%p_Result_5_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_26, i32 64, i32 95"   --->   Operation 417 'partselect' 'p_Result_5_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 418 [1/1] (0.00ns)   --->   "%p_Result_6_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_26, i32 96, i32 127"   --->   Operation 418 'partselect' 'p_Result_6_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 419 [1/1] (3.40ns)   --->   "%str_in23_read_26 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 419 'read' 'str_in23_read_26' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_12 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln674_54 = trunc i128 %str_in23_read_26"   --->   Operation 420 'trunc' 'trunc_ln674_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 421 [1/1] (0.00ns)   --->   "%p_Result_8_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_26, i32 32, i32 63"   --->   Operation 421 'partselect' 'p_Result_8_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 422 [1/1] (0.00ns)   --->   "%p_Result_9_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_26, i32 64, i32 95"   --->   Operation 422 'partselect' 'p_Result_9_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 423 [1/1] (0.00ns)   --->   "%p_Result_10_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_26, i32 96, i32 127"   --->   Operation 423 'partselect' 'p_Result_10_11' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.72>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%bitcast_ln123_721 = bitcast i32 %mul_7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 424 'bitcast' 'bitcast_ln123_721' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%bitcast_ln123_722 = bitcast i32 %mul_7_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 425 'bitcast' 'bitcast_ln123_722' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 426 [1/1] (0.00ns)   --->   "%bitcast_ln123_723 = bitcast i32 %mul_7_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 426 'bitcast' 'bitcast_ln123_723' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 427 [1/1] (0.00ns)   --->   "%bitcast_ln123_724 = bitcast i32 %mul_7_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 427 'bitcast' 'bitcast_ln123_724' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%p_Result_14_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_724, i32 %bitcast_ln123_723, i32 %bitcast_ln123_722, i32 %bitcast_ln123_721"   --->   Operation 428 'bitconcatenate' 'p_Result_14_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 429 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_7" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 429 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 430 [1/4] (4.72ns)   --->   "%mul_8 = fmul i32 %l_valX_m_Val_0_23, i32 %bitcast_ln102_193" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 430 'fmul' 'mul_8' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 431 [1/4] (4.72ns)   --->   "%mul_8_1 = fmul i32 %l_valX_m_Val_1_23, i32 %bitcast_ln102_194" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 431 'fmul' 'mul_8_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 432 [1/4] (4.72ns)   --->   "%mul_8_2 = fmul i32 %l_valX_m_Val_2_23, i32 %bitcast_ln102_195" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 432 'fmul' 'mul_8_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 433 [1/4] (4.72ns)   --->   "%mul_8_3 = fmul i32 %l_valX_m_Val_3_23, i32 %bitcast_ln102_196" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 433 'fmul' 'mul_8_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 434 [2/4] (4.72ns)   --->   "%mul_9 = fmul i32 %l_valX_m_Val_0_24, i32 %bitcast_ln102_201" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 434 'fmul' 'mul_9' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 435 [2/4] (4.72ns)   --->   "%mul_9_1 = fmul i32 %l_valX_m_Val_1_24, i32 %bitcast_ln102_202" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 435 'fmul' 'mul_9_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 436 [2/4] (4.72ns)   --->   "%mul_9_2 = fmul i32 %l_valX_m_Val_2_24, i32 %bitcast_ln102_203" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 436 'fmul' 'mul_9_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 437 [2/4] (4.72ns)   --->   "%mul_9_3 = fmul i32 %l_valX_m_Val_3_24, i32 %bitcast_ln102_204" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 437 'fmul' 'mul_9_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 438 [3/4] (4.72ns)   --->   "%mul_10 = fmul i32 %l_valX_m_Val_0_25, i32 %bitcast_ln102_209" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 438 'fmul' 'mul_10' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 439 [3/4] (4.72ns)   --->   "%mul_10_1 = fmul i32 %l_valX_m_Val_1_25, i32 %bitcast_ln102_210" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 439 'fmul' 'mul_10_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 440 [3/4] (4.72ns)   --->   "%mul_10_2 = fmul i32 %l_valX_m_Val_2_25, i32 %bitcast_ln102_211" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 440 'fmul' 'mul_10_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 441 [3/4] (4.72ns)   --->   "%mul_10_3 = fmul i32 %l_valX_m_Val_3_25, i32 %bitcast_ln102_212" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 441 'fmul' 'mul_10_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 442 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_26 = bitcast i32 %trunc_ln674_53" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 442 'bitcast' 'l_valX_m_Val_0_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 443 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_26 = bitcast i32 %p_Result_4_11" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 443 'bitcast' 'l_valX_m_Val_1_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 444 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_26 = bitcast i32 %p_Result_5_11" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 444 'bitcast' 'l_valX_m_Val_2_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 445 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_26 = bitcast i32 %p_Result_6_11" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 445 'bitcast' 'l_valX_m_Val_3_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 446 [1/1] (0.00ns)   --->   "%bitcast_ln102_217 = bitcast i32 %trunc_ln674_54" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 446 'bitcast' 'bitcast_ln102_217' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln102_218 = bitcast i32 %p_Result_8_11" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 447 'bitcast' 'bitcast_ln102_218' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 448 [1/1] (0.00ns)   --->   "%bitcast_ln102_219 = bitcast i32 %p_Result_9_11" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 448 'bitcast' 'bitcast_ln102_219' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln102_220 = bitcast i32 %p_Result_10_11" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 449 'bitcast' 'bitcast_ln102_220' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 450 [4/4] (4.72ns)   --->   "%mul_11 = fmul i32 %l_valX_m_Val_0_26, i32 %bitcast_ln102_217" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 450 'fmul' 'mul_11' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 451 [4/4] (4.72ns)   --->   "%mul_11_1 = fmul i32 %l_valX_m_Val_1_26, i32 %bitcast_ln102_218" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 451 'fmul' 'mul_11_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 452 [4/4] (4.72ns)   --->   "%mul_11_2 = fmul i32 %l_valX_m_Val_2_26, i32 %bitcast_ln102_219" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 452 'fmul' 'mul_11_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 453 [4/4] (4.72ns)   --->   "%mul_11_3 = fmul i32 %l_valX_m_Val_3_26, i32 %bitcast_ln102_220" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 453 'fmul' 'mul_11_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 454 [1/1] (3.40ns)   --->   "%str_in12_read_27 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 454 'read' 'str_in12_read_27' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln674_55 = trunc i128 %str_in12_read_27"   --->   Operation 455 'trunc' 'trunc_ln674_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 456 [1/1] (0.00ns)   --->   "%p_Result_4_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_27, i32 32, i32 63"   --->   Operation 456 'partselect' 'p_Result_4_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 457 [1/1] (0.00ns)   --->   "%p_Result_5_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_27, i32 64, i32 95"   --->   Operation 457 'partselect' 'p_Result_5_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 458 [1/1] (0.00ns)   --->   "%p_Result_6_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_27, i32 96, i32 127"   --->   Operation 458 'partselect' 'p_Result_6_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 459 [1/1] (3.40ns)   --->   "%str_in23_read_27 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 459 'read' 'str_in23_read_27' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln674_56 = trunc i128 %str_in23_read_27"   --->   Operation 460 'trunc' 'trunc_ln674_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_8_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_27, i32 32, i32 63"   --->   Operation 461 'partselect' 'p_Result_8_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 462 [1/1] (0.00ns)   --->   "%p_Result_9_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_27, i32 64, i32 95"   --->   Operation 462 'partselect' 'p_Result_9_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 463 [1/1] (0.00ns)   --->   "%p_Result_10_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_27, i32 96, i32 127"   --->   Operation 463 'partselect' 'p_Result_10_12' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.72>
ST_14 : Operation 464 [1/1] (0.00ns)   --->   "%bitcast_ln123_725 = bitcast i32 %mul_8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 464 'bitcast' 'bitcast_ln123_725' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%bitcast_ln123_726 = bitcast i32 %mul_8_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 465 'bitcast' 'bitcast_ln123_726' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%bitcast_ln123_727 = bitcast i32 %mul_8_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 466 'bitcast' 'bitcast_ln123_727' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%bitcast_ln123_728 = bitcast i32 %mul_8_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 467 'bitcast' 'bitcast_ln123_728' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%p_Result_14_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_728, i32 %bitcast_ln123_727, i32 %bitcast_ln123_726, i32 %bitcast_ln123_725"   --->   Operation 468 'bitconcatenate' 'p_Result_14_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 469 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_8" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 469 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 470 [1/4] (4.72ns)   --->   "%mul_9 = fmul i32 %l_valX_m_Val_0_24, i32 %bitcast_ln102_201" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 470 'fmul' 'mul_9' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 471 [1/4] (4.72ns)   --->   "%mul_9_1 = fmul i32 %l_valX_m_Val_1_24, i32 %bitcast_ln102_202" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 471 'fmul' 'mul_9_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 472 [1/4] (4.72ns)   --->   "%mul_9_2 = fmul i32 %l_valX_m_Val_2_24, i32 %bitcast_ln102_203" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 472 'fmul' 'mul_9_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 473 [1/4] (4.72ns)   --->   "%mul_9_3 = fmul i32 %l_valX_m_Val_3_24, i32 %bitcast_ln102_204" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 473 'fmul' 'mul_9_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 474 [2/4] (4.72ns)   --->   "%mul_10 = fmul i32 %l_valX_m_Val_0_25, i32 %bitcast_ln102_209" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 474 'fmul' 'mul_10' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 475 [2/4] (4.72ns)   --->   "%mul_10_1 = fmul i32 %l_valX_m_Val_1_25, i32 %bitcast_ln102_210" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 475 'fmul' 'mul_10_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 476 [2/4] (4.72ns)   --->   "%mul_10_2 = fmul i32 %l_valX_m_Val_2_25, i32 %bitcast_ln102_211" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 476 'fmul' 'mul_10_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 477 [2/4] (4.72ns)   --->   "%mul_10_3 = fmul i32 %l_valX_m_Val_3_25, i32 %bitcast_ln102_212" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 477 'fmul' 'mul_10_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 478 [3/4] (4.72ns)   --->   "%mul_11 = fmul i32 %l_valX_m_Val_0_26, i32 %bitcast_ln102_217" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 478 'fmul' 'mul_11' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 479 [3/4] (4.72ns)   --->   "%mul_11_1 = fmul i32 %l_valX_m_Val_1_26, i32 %bitcast_ln102_218" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 479 'fmul' 'mul_11_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 480 [3/4] (4.72ns)   --->   "%mul_11_2 = fmul i32 %l_valX_m_Val_2_26, i32 %bitcast_ln102_219" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 480 'fmul' 'mul_11_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 481 [3/4] (4.72ns)   --->   "%mul_11_3 = fmul i32 %l_valX_m_Val_3_26, i32 %bitcast_ln102_220" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 481 'fmul' 'mul_11_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 482 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_27 = bitcast i32 %trunc_ln674_55" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 482 'bitcast' 'l_valX_m_Val_0_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 483 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_27 = bitcast i32 %p_Result_4_12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 483 'bitcast' 'l_valX_m_Val_1_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 484 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_27 = bitcast i32 %p_Result_5_12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 484 'bitcast' 'l_valX_m_Val_2_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 485 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_27 = bitcast i32 %p_Result_6_12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 485 'bitcast' 'l_valX_m_Val_3_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 486 [1/1] (0.00ns)   --->   "%bitcast_ln102_225 = bitcast i32 %trunc_ln674_56" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 486 'bitcast' 'bitcast_ln102_225' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 487 [1/1] (0.00ns)   --->   "%bitcast_ln102_226 = bitcast i32 %p_Result_8_12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 487 'bitcast' 'bitcast_ln102_226' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln102_227 = bitcast i32 %p_Result_9_12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 488 'bitcast' 'bitcast_ln102_227' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 489 [1/1] (0.00ns)   --->   "%bitcast_ln102_228 = bitcast i32 %p_Result_10_12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 489 'bitcast' 'bitcast_ln102_228' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 490 [4/4] (4.72ns)   --->   "%mul_12 = fmul i32 %l_valX_m_Val_0_27, i32 %bitcast_ln102_225" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 490 'fmul' 'mul_12' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 491 [4/4] (4.72ns)   --->   "%mul_12_1 = fmul i32 %l_valX_m_Val_1_27, i32 %bitcast_ln102_226" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 491 'fmul' 'mul_12_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 492 [4/4] (4.72ns)   --->   "%mul_12_2 = fmul i32 %l_valX_m_Val_2_27, i32 %bitcast_ln102_227" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 492 'fmul' 'mul_12_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 493 [4/4] (4.72ns)   --->   "%mul_12_3 = fmul i32 %l_valX_m_Val_3_27, i32 %bitcast_ln102_228" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 493 'fmul' 'mul_12_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 494 [1/1] (3.40ns)   --->   "%str_in12_read_28 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 494 'read' 'str_in12_read_28' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln674_57 = trunc i128 %str_in12_read_28"   --->   Operation 495 'trunc' 'trunc_ln674_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 496 [1/1] (0.00ns)   --->   "%p_Result_4_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_28, i32 32, i32 63"   --->   Operation 496 'partselect' 'p_Result_4_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 497 [1/1] (0.00ns)   --->   "%p_Result_5_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_28, i32 64, i32 95"   --->   Operation 497 'partselect' 'p_Result_5_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 498 [1/1] (0.00ns)   --->   "%p_Result_6_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_28, i32 96, i32 127"   --->   Operation 498 'partselect' 'p_Result_6_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 499 [1/1] (3.40ns)   --->   "%str_in23_read_28 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 499 'read' 'str_in23_read_28' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln674_58 = trunc i128 %str_in23_read_28"   --->   Operation 500 'trunc' 'trunc_ln674_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 501 [1/1] (0.00ns)   --->   "%p_Result_8_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_28, i32 32, i32 63"   --->   Operation 501 'partselect' 'p_Result_8_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 502 [1/1] (0.00ns)   --->   "%p_Result_9_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_28, i32 64, i32 95"   --->   Operation 502 'partselect' 'p_Result_9_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 503 [1/1] (0.00ns)   --->   "%p_Result_10_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_28, i32 96, i32 127"   --->   Operation 503 'partselect' 'p_Result_10_13' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.72>
ST_15 : Operation 504 [1/1] (0.00ns)   --->   "%bitcast_ln123_729 = bitcast i32 %mul_9" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 504 'bitcast' 'bitcast_ln123_729' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%bitcast_ln123_730 = bitcast i32 %mul_9_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 505 'bitcast' 'bitcast_ln123_730' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 506 [1/1] (0.00ns)   --->   "%bitcast_ln123_731 = bitcast i32 %mul_9_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 506 'bitcast' 'bitcast_ln123_731' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 507 [1/1] (0.00ns)   --->   "%bitcast_ln123_732 = bitcast i32 %mul_9_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 507 'bitcast' 'bitcast_ln123_732' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 508 [1/1] (0.00ns)   --->   "%p_Result_14_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_732, i32 %bitcast_ln123_731, i32 %bitcast_ln123_730, i32 %bitcast_ln123_729"   --->   Operation 508 'bitconcatenate' 'p_Result_14_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 509 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_9" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 509 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_15 : Operation 510 [1/4] (4.72ns)   --->   "%mul_10 = fmul i32 %l_valX_m_Val_0_25, i32 %bitcast_ln102_209" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 510 'fmul' 'mul_10' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [1/4] (4.72ns)   --->   "%mul_10_1 = fmul i32 %l_valX_m_Val_1_25, i32 %bitcast_ln102_210" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 511 'fmul' 'mul_10_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 512 [1/4] (4.72ns)   --->   "%mul_10_2 = fmul i32 %l_valX_m_Val_2_25, i32 %bitcast_ln102_211" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 512 'fmul' 'mul_10_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 513 [1/4] (4.72ns)   --->   "%mul_10_3 = fmul i32 %l_valX_m_Val_3_25, i32 %bitcast_ln102_212" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 513 'fmul' 'mul_10_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 514 [2/4] (4.72ns)   --->   "%mul_11 = fmul i32 %l_valX_m_Val_0_26, i32 %bitcast_ln102_217" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 514 'fmul' 'mul_11' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 515 [2/4] (4.72ns)   --->   "%mul_11_1 = fmul i32 %l_valX_m_Val_1_26, i32 %bitcast_ln102_218" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 515 'fmul' 'mul_11_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 516 [2/4] (4.72ns)   --->   "%mul_11_2 = fmul i32 %l_valX_m_Val_2_26, i32 %bitcast_ln102_219" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 516 'fmul' 'mul_11_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 517 [2/4] (4.72ns)   --->   "%mul_11_3 = fmul i32 %l_valX_m_Val_3_26, i32 %bitcast_ln102_220" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 517 'fmul' 'mul_11_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 518 [3/4] (4.72ns)   --->   "%mul_12 = fmul i32 %l_valX_m_Val_0_27, i32 %bitcast_ln102_225" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 518 'fmul' 'mul_12' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 519 [3/4] (4.72ns)   --->   "%mul_12_1 = fmul i32 %l_valX_m_Val_1_27, i32 %bitcast_ln102_226" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 519 'fmul' 'mul_12_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 520 [3/4] (4.72ns)   --->   "%mul_12_2 = fmul i32 %l_valX_m_Val_2_27, i32 %bitcast_ln102_227" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 520 'fmul' 'mul_12_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 521 [3/4] (4.72ns)   --->   "%mul_12_3 = fmul i32 %l_valX_m_Val_3_27, i32 %bitcast_ln102_228" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 521 'fmul' 'mul_12_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 522 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_28 = bitcast i32 %trunc_ln674_57" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 522 'bitcast' 'l_valX_m_Val_0_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 523 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_28 = bitcast i32 %p_Result_4_13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 523 'bitcast' 'l_valX_m_Val_1_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 524 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_28 = bitcast i32 %p_Result_5_13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 524 'bitcast' 'l_valX_m_Val_2_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_28 = bitcast i32 %p_Result_6_13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 525 'bitcast' 'l_valX_m_Val_3_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 526 [1/1] (0.00ns)   --->   "%bitcast_ln102_233 = bitcast i32 %trunc_ln674_58" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 526 'bitcast' 'bitcast_ln102_233' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 527 [1/1] (0.00ns)   --->   "%bitcast_ln102_234 = bitcast i32 %p_Result_8_13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 527 'bitcast' 'bitcast_ln102_234' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 528 [1/1] (0.00ns)   --->   "%bitcast_ln102_235 = bitcast i32 %p_Result_9_13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 528 'bitcast' 'bitcast_ln102_235' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 529 [1/1] (0.00ns)   --->   "%bitcast_ln102_236 = bitcast i32 %p_Result_10_13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 529 'bitcast' 'bitcast_ln102_236' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 530 [4/4] (4.72ns)   --->   "%mul_13 = fmul i32 %l_valX_m_Val_0_28, i32 %bitcast_ln102_233" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 530 'fmul' 'mul_13' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 531 [4/4] (4.72ns)   --->   "%mul_13_1 = fmul i32 %l_valX_m_Val_1_28, i32 %bitcast_ln102_234" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 531 'fmul' 'mul_13_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 532 [4/4] (4.72ns)   --->   "%mul_13_2 = fmul i32 %l_valX_m_Val_2_28, i32 %bitcast_ln102_235" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 532 'fmul' 'mul_13_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 533 [4/4] (4.72ns)   --->   "%mul_13_3 = fmul i32 %l_valX_m_Val_3_28, i32 %bitcast_ln102_236" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 533 'fmul' 'mul_13_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 534 [1/1] (3.40ns)   --->   "%str_in12_read_29 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 534 'read' 'str_in12_read_29' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_15 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln674_59 = trunc i128 %str_in12_read_29"   --->   Operation 535 'trunc' 'trunc_ln674_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 536 [1/1] (0.00ns)   --->   "%p_Result_4_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_29, i32 32, i32 63"   --->   Operation 536 'partselect' 'p_Result_4_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 537 [1/1] (0.00ns)   --->   "%p_Result_5_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_29, i32 64, i32 95"   --->   Operation 537 'partselect' 'p_Result_5_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 538 [1/1] (0.00ns)   --->   "%p_Result_6_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_29, i32 96, i32 127"   --->   Operation 538 'partselect' 'p_Result_6_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 539 [1/1] (3.40ns)   --->   "%str_in23_read_29 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 539 'read' 'str_in23_read_29' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_15 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln674_60 = trunc i128 %str_in23_read_29"   --->   Operation 540 'trunc' 'trunc_ln674_60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 541 [1/1] (0.00ns)   --->   "%p_Result_8_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_29, i32 32, i32 63"   --->   Operation 541 'partselect' 'p_Result_8_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 542 [1/1] (0.00ns)   --->   "%p_Result_9_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_29, i32 64, i32 95"   --->   Operation 542 'partselect' 'p_Result_9_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 543 [1/1] (0.00ns)   --->   "%p_Result_10_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_29, i32 96, i32 127"   --->   Operation 543 'partselect' 'p_Result_10_14' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.72>
ST_16 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln123_733 = bitcast i32 %mul_10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 544 'bitcast' 'bitcast_ln123_733' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln123_734 = bitcast i32 %mul_10_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 545 'bitcast' 'bitcast_ln123_734' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 546 [1/1] (0.00ns)   --->   "%bitcast_ln123_735 = bitcast i32 %mul_10_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 546 'bitcast' 'bitcast_ln123_735' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 547 [1/1] (0.00ns)   --->   "%bitcast_ln123_736 = bitcast i32 %mul_10_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 547 'bitcast' 'bitcast_ln123_736' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 548 [1/1] (0.00ns)   --->   "%p_Result_14_10 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_736, i32 %bitcast_ln123_735, i32 %bitcast_ln123_734, i32 %bitcast_ln123_733"   --->   Operation 548 'bitconcatenate' 'p_Result_14_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 549 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_10" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 549 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_16 : Operation 550 [1/4] (4.72ns)   --->   "%mul_11 = fmul i32 %l_valX_m_Val_0_26, i32 %bitcast_ln102_217" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 550 'fmul' 'mul_11' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 551 [1/4] (4.72ns)   --->   "%mul_11_1 = fmul i32 %l_valX_m_Val_1_26, i32 %bitcast_ln102_218" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 551 'fmul' 'mul_11_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 552 [1/4] (4.72ns)   --->   "%mul_11_2 = fmul i32 %l_valX_m_Val_2_26, i32 %bitcast_ln102_219" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 552 'fmul' 'mul_11_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 553 [1/4] (4.72ns)   --->   "%mul_11_3 = fmul i32 %l_valX_m_Val_3_26, i32 %bitcast_ln102_220" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 553 'fmul' 'mul_11_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 554 [2/4] (4.72ns)   --->   "%mul_12 = fmul i32 %l_valX_m_Val_0_27, i32 %bitcast_ln102_225" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 554 'fmul' 'mul_12' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 555 [2/4] (4.72ns)   --->   "%mul_12_1 = fmul i32 %l_valX_m_Val_1_27, i32 %bitcast_ln102_226" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 555 'fmul' 'mul_12_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 556 [2/4] (4.72ns)   --->   "%mul_12_2 = fmul i32 %l_valX_m_Val_2_27, i32 %bitcast_ln102_227" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 556 'fmul' 'mul_12_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 557 [2/4] (4.72ns)   --->   "%mul_12_3 = fmul i32 %l_valX_m_Val_3_27, i32 %bitcast_ln102_228" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 557 'fmul' 'mul_12_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 558 [3/4] (4.72ns)   --->   "%mul_13 = fmul i32 %l_valX_m_Val_0_28, i32 %bitcast_ln102_233" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 558 'fmul' 'mul_13' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 559 [3/4] (4.72ns)   --->   "%mul_13_1 = fmul i32 %l_valX_m_Val_1_28, i32 %bitcast_ln102_234" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 559 'fmul' 'mul_13_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 560 [3/4] (4.72ns)   --->   "%mul_13_2 = fmul i32 %l_valX_m_Val_2_28, i32 %bitcast_ln102_235" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 560 'fmul' 'mul_13_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 561 [3/4] (4.72ns)   --->   "%mul_13_3 = fmul i32 %l_valX_m_Val_3_28, i32 %bitcast_ln102_236" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 561 'fmul' 'mul_13_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 562 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_29 = bitcast i32 %trunc_ln674_59" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 562 'bitcast' 'l_valX_m_Val_0_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 563 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_29 = bitcast i32 %p_Result_4_14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 563 'bitcast' 'l_valX_m_Val_1_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 564 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_29 = bitcast i32 %p_Result_5_14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 564 'bitcast' 'l_valX_m_Val_2_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 565 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_29 = bitcast i32 %p_Result_6_14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 565 'bitcast' 'l_valX_m_Val_3_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln102_241 = bitcast i32 %trunc_ln674_60" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 566 'bitcast' 'bitcast_ln102_241' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 567 [1/1] (0.00ns)   --->   "%bitcast_ln102_242 = bitcast i32 %p_Result_8_14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 567 'bitcast' 'bitcast_ln102_242' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 568 [1/1] (0.00ns)   --->   "%bitcast_ln102_243 = bitcast i32 %p_Result_9_14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 568 'bitcast' 'bitcast_ln102_243' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 569 [1/1] (0.00ns)   --->   "%bitcast_ln102_244 = bitcast i32 %p_Result_10_14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 569 'bitcast' 'bitcast_ln102_244' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 570 [4/4] (4.72ns)   --->   "%mul_14 = fmul i32 %l_valX_m_Val_0_29, i32 %bitcast_ln102_241" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 570 'fmul' 'mul_14' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 571 [4/4] (4.72ns)   --->   "%mul_14_1 = fmul i32 %l_valX_m_Val_1_29, i32 %bitcast_ln102_242" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 571 'fmul' 'mul_14_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 572 [4/4] (4.72ns)   --->   "%mul_14_2 = fmul i32 %l_valX_m_Val_2_29, i32 %bitcast_ln102_243" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 572 'fmul' 'mul_14_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 573 [4/4] (4.72ns)   --->   "%mul_14_3 = fmul i32 %l_valX_m_Val_3_29, i32 %bitcast_ln102_244" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 573 'fmul' 'mul_14_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 574 [1/1] (3.40ns)   --->   "%str_in12_read_30 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 574 'read' 'str_in12_read_30' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_16 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln674_61 = trunc i128 %str_in12_read_30"   --->   Operation 575 'trunc' 'trunc_ln674_61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 576 [1/1] (0.00ns)   --->   "%p_Result_4_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_30, i32 32, i32 63"   --->   Operation 576 'partselect' 'p_Result_4_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 577 [1/1] (0.00ns)   --->   "%p_Result_5_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_30, i32 64, i32 95"   --->   Operation 577 'partselect' 'p_Result_5_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 578 [1/1] (0.00ns)   --->   "%p_Result_6_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_30, i32 96, i32 127"   --->   Operation 578 'partselect' 'p_Result_6_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 579 [1/1] (3.40ns)   --->   "%str_in23_read_30 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 579 'read' 'str_in23_read_30' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_16 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln674_62 = trunc i128 %str_in23_read_30"   --->   Operation 580 'trunc' 'trunc_ln674_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 581 [1/1] (0.00ns)   --->   "%p_Result_8_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_30, i32 32, i32 63"   --->   Operation 581 'partselect' 'p_Result_8_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 582 [1/1] (0.00ns)   --->   "%p_Result_9_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_30, i32 64, i32 95"   --->   Operation 582 'partselect' 'p_Result_9_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 583 [1/1] (0.00ns)   --->   "%p_Result_10_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_30, i32 96, i32 127"   --->   Operation 583 'partselect' 'p_Result_10_s' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 4.72>
ST_17 : Operation 584 [1/1] (0.00ns)   --->   "%bitcast_ln123_737 = bitcast i32 %mul_11" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 584 'bitcast' 'bitcast_ln123_737' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 585 [1/1] (0.00ns)   --->   "%bitcast_ln123_738 = bitcast i32 %mul_11_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 585 'bitcast' 'bitcast_ln123_738' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 586 [1/1] (0.00ns)   --->   "%bitcast_ln123_739 = bitcast i32 %mul_11_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 586 'bitcast' 'bitcast_ln123_739' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 587 [1/1] (0.00ns)   --->   "%bitcast_ln123_740 = bitcast i32 %mul_11_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 587 'bitcast' 'bitcast_ln123_740' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 588 [1/1] (0.00ns)   --->   "%p_Result_14_11 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_740, i32 %bitcast_ln123_739, i32 %bitcast_ln123_738, i32 %bitcast_ln123_737"   --->   Operation 588 'bitconcatenate' 'p_Result_14_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 589 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_11" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 589 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_17 : Operation 590 [1/4] (4.72ns)   --->   "%mul_12 = fmul i32 %l_valX_m_Val_0_27, i32 %bitcast_ln102_225" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 590 'fmul' 'mul_12' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 591 [1/4] (4.72ns)   --->   "%mul_12_1 = fmul i32 %l_valX_m_Val_1_27, i32 %bitcast_ln102_226" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 591 'fmul' 'mul_12_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 592 [1/4] (4.72ns)   --->   "%mul_12_2 = fmul i32 %l_valX_m_Val_2_27, i32 %bitcast_ln102_227" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 592 'fmul' 'mul_12_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 593 [1/4] (4.72ns)   --->   "%mul_12_3 = fmul i32 %l_valX_m_Val_3_27, i32 %bitcast_ln102_228" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 593 'fmul' 'mul_12_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 594 [2/4] (4.72ns)   --->   "%mul_13 = fmul i32 %l_valX_m_Val_0_28, i32 %bitcast_ln102_233" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 594 'fmul' 'mul_13' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 595 [2/4] (4.72ns)   --->   "%mul_13_1 = fmul i32 %l_valX_m_Val_1_28, i32 %bitcast_ln102_234" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 595 'fmul' 'mul_13_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 596 [2/4] (4.72ns)   --->   "%mul_13_2 = fmul i32 %l_valX_m_Val_2_28, i32 %bitcast_ln102_235" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 596 'fmul' 'mul_13_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 597 [2/4] (4.72ns)   --->   "%mul_13_3 = fmul i32 %l_valX_m_Val_3_28, i32 %bitcast_ln102_236" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 597 'fmul' 'mul_13_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 598 [3/4] (4.72ns)   --->   "%mul_14 = fmul i32 %l_valX_m_Val_0_29, i32 %bitcast_ln102_241" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 598 'fmul' 'mul_14' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 599 [3/4] (4.72ns)   --->   "%mul_14_1 = fmul i32 %l_valX_m_Val_1_29, i32 %bitcast_ln102_242" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 599 'fmul' 'mul_14_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 600 [3/4] (4.72ns)   --->   "%mul_14_2 = fmul i32 %l_valX_m_Val_2_29, i32 %bitcast_ln102_243" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 600 'fmul' 'mul_14_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 601 [3/4] (4.72ns)   --->   "%mul_14_3 = fmul i32 %l_valX_m_Val_3_29, i32 %bitcast_ln102_244" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 601 'fmul' 'mul_14_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 602 [1/1] (0.00ns)   --->   "%l_valX_m_Val_0_30 = bitcast i32 %trunc_ln674_61" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 602 'bitcast' 'l_valX_m_Val_0_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 603 [1/1] (0.00ns)   --->   "%l_valX_m_Val_1_30 = bitcast i32 %p_Result_4_s" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 603 'bitcast' 'l_valX_m_Val_1_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 604 [1/1] (0.00ns)   --->   "%l_valX_m_Val_2_30 = bitcast i32 %p_Result_5_s" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 604 'bitcast' 'l_valX_m_Val_2_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 605 [1/1] (0.00ns)   --->   "%l_valX_m_Val_3_30 = bitcast i32 %p_Result_6_s" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 605 'bitcast' 'l_valX_m_Val_3_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 606 [1/1] (0.00ns)   --->   "%bitcast_ln102_249 = bitcast i32 %trunc_ln674_62" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 606 'bitcast' 'bitcast_ln102_249' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 607 [1/1] (0.00ns)   --->   "%bitcast_ln102_250 = bitcast i32 %p_Result_8_s" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 607 'bitcast' 'bitcast_ln102_250' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 608 [1/1] (0.00ns)   --->   "%bitcast_ln102_251 = bitcast i32 %p_Result_9_s" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 608 'bitcast' 'bitcast_ln102_251' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 609 [1/1] (0.00ns)   --->   "%bitcast_ln102_252 = bitcast i32 %p_Result_10_s" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:102]   --->   Operation 609 'bitcast' 'bitcast_ln102_252' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 610 [4/4] (4.72ns)   --->   "%mul_s = fmul i32 %l_valX_m_Val_0_30, i32 %bitcast_ln102_249" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 610 'fmul' 'mul_s' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 611 [4/4] (4.72ns)   --->   "%mul_15_1 = fmul i32 %l_valX_m_Val_1_30, i32 %bitcast_ln102_250" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 611 'fmul' 'mul_15_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 612 [4/4] (4.72ns)   --->   "%mul_15_2 = fmul i32 %l_valX_m_Val_2_30, i32 %bitcast_ln102_251" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 612 'fmul' 'mul_15_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 613 [4/4] (4.72ns)   --->   "%mul_15_3 = fmul i32 %l_valX_m_Val_3_30, i32 %bitcast_ln102_252" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 613 'fmul' 'mul_15_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.72>
ST_18 : Operation 614 [1/1] (0.00ns)   --->   "%bitcast_ln123_741 = bitcast i32 %mul_12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 614 'bitcast' 'bitcast_ln123_741' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 615 [1/1] (0.00ns)   --->   "%bitcast_ln123_742 = bitcast i32 %mul_12_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 615 'bitcast' 'bitcast_ln123_742' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 616 [1/1] (0.00ns)   --->   "%bitcast_ln123_743 = bitcast i32 %mul_12_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 616 'bitcast' 'bitcast_ln123_743' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 617 [1/1] (0.00ns)   --->   "%bitcast_ln123_744 = bitcast i32 %mul_12_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 617 'bitcast' 'bitcast_ln123_744' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 618 [1/1] (0.00ns)   --->   "%p_Result_14_12 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_744, i32 %bitcast_ln123_743, i32 %bitcast_ln123_742, i32 %bitcast_ln123_741"   --->   Operation 618 'bitconcatenate' 'p_Result_14_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 619 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_12" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 619 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_18 : Operation 620 [1/4] (4.72ns)   --->   "%mul_13 = fmul i32 %l_valX_m_Val_0_28, i32 %bitcast_ln102_233" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 620 'fmul' 'mul_13' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 621 [1/4] (4.72ns)   --->   "%mul_13_1 = fmul i32 %l_valX_m_Val_1_28, i32 %bitcast_ln102_234" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 621 'fmul' 'mul_13_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 622 [1/4] (4.72ns)   --->   "%mul_13_2 = fmul i32 %l_valX_m_Val_2_28, i32 %bitcast_ln102_235" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 622 'fmul' 'mul_13_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 623 [1/4] (4.72ns)   --->   "%mul_13_3 = fmul i32 %l_valX_m_Val_3_28, i32 %bitcast_ln102_236" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 623 'fmul' 'mul_13_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 624 [2/4] (4.72ns)   --->   "%mul_14 = fmul i32 %l_valX_m_Val_0_29, i32 %bitcast_ln102_241" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 624 'fmul' 'mul_14' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 625 [2/4] (4.72ns)   --->   "%mul_14_1 = fmul i32 %l_valX_m_Val_1_29, i32 %bitcast_ln102_242" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 625 'fmul' 'mul_14_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 626 [2/4] (4.72ns)   --->   "%mul_14_2 = fmul i32 %l_valX_m_Val_2_29, i32 %bitcast_ln102_243" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 626 'fmul' 'mul_14_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 627 [2/4] (4.72ns)   --->   "%mul_14_3 = fmul i32 %l_valX_m_Val_3_29, i32 %bitcast_ln102_244" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 627 'fmul' 'mul_14_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 628 [3/4] (4.72ns)   --->   "%mul_s = fmul i32 %l_valX_m_Val_0_30, i32 %bitcast_ln102_249" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 628 'fmul' 'mul_s' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 629 [3/4] (4.72ns)   --->   "%mul_15_1 = fmul i32 %l_valX_m_Val_1_30, i32 %bitcast_ln102_250" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 629 'fmul' 'mul_15_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 630 [3/4] (4.72ns)   --->   "%mul_15_2 = fmul i32 %l_valX_m_Val_2_30, i32 %bitcast_ln102_251" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 630 'fmul' 'mul_15_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 631 [3/4] (4.72ns)   --->   "%mul_15_3 = fmul i32 %l_valX_m_Val_3_30, i32 %bitcast_ln102_252" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 631 'fmul' 'mul_15_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.72>
ST_19 : Operation 632 [1/1] (0.00ns)   --->   "%bitcast_ln123_745 = bitcast i32 %mul_13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 632 'bitcast' 'bitcast_ln123_745' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 633 [1/1] (0.00ns)   --->   "%bitcast_ln123_746 = bitcast i32 %mul_13_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 633 'bitcast' 'bitcast_ln123_746' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 634 [1/1] (0.00ns)   --->   "%bitcast_ln123_747 = bitcast i32 %mul_13_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 634 'bitcast' 'bitcast_ln123_747' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 635 [1/1] (0.00ns)   --->   "%bitcast_ln123_748 = bitcast i32 %mul_13_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 635 'bitcast' 'bitcast_ln123_748' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 636 [1/1] (0.00ns)   --->   "%p_Result_14_13 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_748, i32 %bitcast_ln123_747, i32 %bitcast_ln123_746, i32 %bitcast_ln123_745"   --->   Operation 636 'bitconcatenate' 'p_Result_14_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 637 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_13" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 637 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_19 : Operation 638 [1/4] (4.72ns)   --->   "%mul_14 = fmul i32 %l_valX_m_Val_0_29, i32 %bitcast_ln102_241" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 638 'fmul' 'mul_14' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 639 [1/4] (4.72ns)   --->   "%mul_14_1 = fmul i32 %l_valX_m_Val_1_29, i32 %bitcast_ln102_242" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 639 'fmul' 'mul_14_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 640 [1/4] (4.72ns)   --->   "%mul_14_2 = fmul i32 %l_valX_m_Val_2_29, i32 %bitcast_ln102_243" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 640 'fmul' 'mul_14_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 641 [1/4] (4.72ns)   --->   "%mul_14_3 = fmul i32 %l_valX_m_Val_3_29, i32 %bitcast_ln102_244" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 641 'fmul' 'mul_14_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 642 [2/4] (4.72ns)   --->   "%mul_s = fmul i32 %l_valX_m_Val_0_30, i32 %bitcast_ln102_249" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 642 'fmul' 'mul_s' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 643 [2/4] (4.72ns)   --->   "%mul_15_1 = fmul i32 %l_valX_m_Val_1_30, i32 %bitcast_ln102_250" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 643 'fmul' 'mul_15_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 644 [2/4] (4.72ns)   --->   "%mul_15_2 = fmul i32 %l_valX_m_Val_2_30, i32 %bitcast_ln102_251" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 644 'fmul' 'mul_15_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 645 [2/4] (4.72ns)   --->   "%mul_15_3 = fmul i32 %l_valX_m_Val_3_30, i32 %bitcast_ln102_252" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 645 'fmul' 'mul_15_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.72>
ST_20 : Operation 646 [1/1] (0.00ns)   --->   "%bitcast_ln123_749 = bitcast i32 %mul_14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 646 'bitcast' 'bitcast_ln123_749' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 647 [1/1] (0.00ns)   --->   "%bitcast_ln123_750 = bitcast i32 %mul_14_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 647 'bitcast' 'bitcast_ln123_750' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 648 [1/1] (0.00ns)   --->   "%bitcast_ln123_751 = bitcast i32 %mul_14_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 648 'bitcast' 'bitcast_ln123_751' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 649 [1/1] (0.00ns)   --->   "%bitcast_ln123_752 = bitcast i32 %mul_14_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 649 'bitcast' 'bitcast_ln123_752' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 650 [1/1] (0.00ns)   --->   "%p_Result_14_14 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_752, i32 %bitcast_ln123_751, i32 %bitcast_ln123_750, i32 %bitcast_ln123_749"   --->   Operation 650 'bitconcatenate' 'p_Result_14_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 651 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_14" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 651 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_20 : Operation 652 [1/4] (4.72ns)   --->   "%mul_s = fmul i32 %l_valX_m_Val_0_30, i32 %bitcast_ln102_249" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 652 'fmul' 'mul_s' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 653 [1/4] (4.72ns)   --->   "%mul_15_1 = fmul i32 %l_valX_m_Val_1_30, i32 %bitcast_ln102_250" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 653 'fmul' 'mul_15_1' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 654 [1/4] (4.72ns)   --->   "%mul_15_2 = fmul i32 %l_valX_m_Val_2_30, i32 %bitcast_ln102_251" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 654 'fmul' 'mul_15_2' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 655 [1/4] (4.72ns)   --->   "%mul_15_3 = fmul i32 %l_valX_m_Val_3_30, i32 %bitcast_ln102_252" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62]   --->   Operation 655 'fmul' 'mul_15_3' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.40>
ST_21 : Operation 656 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %l_mulStr1, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 656 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 657 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %str_in12, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 657 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 658 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %str_in23, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 658 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 659 [1/1] (0.00ns)   --->   "%bitcast_ln123_753 = bitcast i32 %mul_s" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 659 'bitcast' 'bitcast_ln123_753' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 660 [1/1] (0.00ns)   --->   "%bitcast_ln123_754 = bitcast i32 %mul_15_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 660 'bitcast' 'bitcast_ln123_754' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 661 [1/1] (0.00ns)   --->   "%bitcast_ln123_755 = bitcast i32 %mul_15_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 661 'bitcast' 'bitcast_ln123_755' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 662 [1/1] (0.00ns)   --->   "%bitcast_ln123_756 = bitcast i32 %mul_15_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 662 'bitcast' 'bitcast_ln123_756' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 663 [1/1] (0.00ns)   --->   "%p_Result_14_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_756, i32 %bitcast_ln123_755, i32 %bitcast_ln123_754, i32 %bitcast_ln123_753"   --->   Operation 663 'bitconcatenate' 'p_Result_14_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 664 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_s" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 664 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_21 : Operation 665 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:66]   --->   Operation 665 'ret' 'ret_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	fifo read on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [7]  (3.4 ns)

 <State 2>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [25]  (4.73 ns)

 <State 3>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [25]  (4.73 ns)

 <State 4>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [25]  (4.73 ns)

 <State 5>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [25]  (4.73 ns)

 <State 6>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [53]  (4.73 ns)

 <State 7>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_2', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [81]  (4.73 ns)

 <State 8>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_3', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [109]  (4.73 ns)

 <State 9>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_4', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [137]  (4.73 ns)

 <State 10>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_5', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [165]  (4.73 ns)

 <State 11>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_6', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [193]  (4.73 ns)

 <State 12>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_7', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [221]  (4.73 ns)

 <State 13>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_8', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [249]  (4.73 ns)

 <State 14>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_9', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [277]  (4.73 ns)

 <State 15>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_10', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [305]  (4.73 ns)

 <State 16>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_11', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [333]  (4.73 ns)

 <State 17>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_12', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [361]  (4.73 ns)

 <State 18>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_13', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [389]  (4.73 ns)

 <State 19>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_14', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [417]  (4.73 ns)

 <State 20>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('mul_s', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:62) [445]  (4.73 ns)

 <State 21>: 3.4ns
The critical path consists of the following:
	fifo write on port 'l_mulStr1' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [454]  (3.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
