Version 4
SHEET 1 5752 8804
WIRE 1280 4864 1280 4848
WIRE -1168 4880 -1168 4864
WIRE -608 4880 -608 4864
WIRE -128 4880 -128 4864
WIRE 304 4880 304 4864
WIRE 992 4880 992 4864
WIRE -496 5392 -560 5392
WIRE 16 5392 -432 5392
WIRE 448 5392 384 5392
WIRE 960 5392 512 5392
WIRE 4032 5408 4032 5392
WIRE -128 5456 -272 5456
WIRE 16 5456 16 5392
WIRE 16 5456 -48 5456
WIRE 816 5456 672 5456
WIRE 960 5456 960 5392
WIRE 960 5456 896 5456
WIRE -1808 5568 -1808 5536
WIRE 2560 5584 2512 5584
WIRE 2624 5584 2560 5584
WIRE 2768 5584 2704 5584
WIRE 3008 5584 2768 5584
WIRE 3232 5584 3008 5584
WIRE 3360 5584 3232 5584
WIRE 3536 5584 3440 5584
WIRE 3840 5584 3536 5584
WIRE 3952 5584 3840 5584
WIRE -208 5616 -208 5536
WIRE 768 5616 768 5600
WIRE 960 5632 960 5456
WIRE 1024 5632 960 5632
WIRE 1216 5632 1024 5632
WIRE 1440 5632 1280 5632
WIRE 1776 5632 1648 5632
WIRE 1888 5632 1776 5632
WIRE 2064 5632 1952 5632
WIRE 2352 5632 2272 5632
WIRE 2512 5632 2512 5584
WIRE 2512 5632 2352 5632
WIRE 3536 5632 3536 5584
WIRE 2768 5664 2768 5648
WIRE 2768 5664 2736 5664
WIRE 3056 5664 3008 5664
WIRE -2272 5680 -2272 5664
WIRE -2272 5680 -2496 5680
WIRE -2160 5680 -2272 5680
WIRE -1952 5680 -2160 5680
WIRE -1808 5680 -1808 5632
WIRE -1808 5680 -1872 5680
WIRE -1616 5680 -1808 5680
WIRE -1360 5680 -1616 5680
WIRE -1056 5680 -1280 5680
WIRE -736 5680 -1056 5680
WIRE -608 5680 -656 5680
WIRE -560 5680 -560 5392
WIRE -560 5680 -608 5680
WIRE -496 5680 -560 5680
WIRE -272 5680 -272 5456
WIRE -272 5680 -432 5680
WIRE -240 5680 -272 5680
WIRE 16 5680 16 5456
WIRE 16 5680 -80 5680
WIRE 208 5680 16 5680
WIRE 336 5680 288 5680
WIRE 384 5680 384 5392
WIRE 384 5680 336 5680
WIRE 448 5680 384 5680
WIRE 672 5680 672 5456
WIRE 672 5680 512 5680
WIRE 736 5680 672 5680
WIRE 960 5680 960 5632
WIRE 960 5680 896 5680
WIRE -2496 5696 -2496 5680
WIRE -608 5696 -608 5680
WIRE -560 5696 -560 5680
WIRE 336 5696 336 5680
WIRE 384 5696 384 5680
WIRE 1216 5696 1168 5696
WIRE 1440 5696 1280 5696
WIRE 1776 5696 1648 5696
WIRE 1888 5696 1776 5696
WIRE 2064 5696 1952 5696
WIRE 2352 5696 2272 5696
WIRE 2512 5696 2352 5696
WIRE -272 5744 -336 5744
WIRE -240 5744 -272 5744
WIRE 16 5744 -80 5744
WIRE 208 5744 16 5744
WIRE 672 5744 608 5744
WIRE 736 5744 672 5744
WIRE 960 5744 896 5744
WIRE 1024 5744 960 5744
WIRE 1168 5744 1168 5696
WIRE 1168 5744 1024 5744
WIRE 2512 5744 2512 5696
WIRE 2624 5744 2512 5744
WIRE 2768 5744 2768 5728
WIRE 2768 5744 2704 5744
WIRE 3008 5744 2768 5744
WIRE 3248 5744 3008 5744
WIRE 3360 5744 3248 5744
WIRE 3536 5744 3536 5696
WIRE 3536 5744 3440 5744
WIRE 3840 5744 3536 5744
WIRE 3952 5744 3840 5744
WIRE -2160 5776 -2496 5776
WIRE -2064 5776 -2064 5664
WIRE -2064 5776 -2160 5776
WIRE -1952 5776 -2064 5776
WIRE -1808 5776 -1872 5776
WIRE -1616 5776 -1808 5776
WIRE -1360 5776 -1616 5776
WIRE -1056 5776 -1280 5776
WIRE -736 5776 -1056 5776
WIRE -608 5776 -656 5776
WIRE -560 5776 -608 5776
WIRE -496 5776 -560 5776
WIRE -336 5776 -336 5744
WIRE -336 5776 -432 5776
WIRE 208 5776 208 5744
WIRE 336 5776 288 5776
WIRE 384 5776 336 5776
WIRE 448 5776 384 5776
WIRE 608 5776 608 5744
WIRE 608 5776 512 5776
WIRE -2272 5792 -2272 5680
WIRE -2064 5792 -2064 5776
WIRE -1808 5808 -1808 5776
WIRE 80 5808 -176 5808
WIRE 768 5824 768 5808
WIRE 1472 5872 1472 5824
WIRE 1536 5872 1536 5824
WIRE 1536 5872 1472 5872
WIRE 1616 5872 1616 5824
WIRE 2096 5872 2096 5824
WIRE 2160 5872 2160 5824
WIRE 2160 5872 2096 5872
WIRE 2240 5872 2240 5824
WIRE -208 5888 -208 5808
WIRE 1472 5920 1472 5872
WIRE 2096 5920 2096 5872
WIRE 800 5936 800 5808
WIRE 1088 5936 1088 5920
WIRE 1088 5936 800 5936
WIRE 1088 5952 1088 5936
WIRE -272 5984 -272 5744
WIRE -128 5984 -272 5984
WIRE 16 5984 16 5744
WIRE 16 5984 -48 5984
WIRE 672 5984 672 5744
WIRE 816 5984 672 5984
WIRE 960 5984 960 5744
WIRE 960 5984 896 5984
WIRE 2560 6032 2560 5584
WIRE 2784 6032 2560 6032
WIRE 2928 6032 2864 6032
WIRE 3232 6032 2928 6032
WIRE 3568 6032 3232 6032
WIRE 3696 6032 3648 6032
WIRE 3744 6032 3696 6032
WIRE 3840 6032 3744 6032
WIRE 3952 6032 3840 6032
WIRE -560 6048 -560 5776
WIRE -496 6048 -560 6048
WIRE 16 6048 16 5984
WIRE 16 6048 -432 6048
WIRE 384 6048 384 5776
WIRE 448 6048 384 6048
WIRE 960 6048 960 5984
WIRE 960 6048 512 6048
WIRE 1088 6048 1088 6032
WIRE 3744 6080 3744 6032
WIRE 4032 6080 4032 6064
WIRE 80 6096 80 5808
WIRE 144 6096 144 6080
WIRE 144 6096 80 6096
WIRE 144 6112 144 6096
WIRE 2928 6112 2928 6096
WIRE 2928 6112 2896 6112
WIRE 2512 6192 2512 5744
WIRE 2784 6192 2512 6192
WIRE 2928 6192 2928 6176
WIRE 2928 6192 2864 6192
WIRE 3232 6192 2928 6192
WIRE 3568 6192 3232 6192
WIRE 3696 6192 3648 6192
WIRE 3744 6192 3744 6144
WIRE 3744 6192 3696 6192
WIRE 3856 6192 3744 6192
WIRE 3952 6192 3856 6192
WIRE 144 6208 144 6192
WIRE 352 6480 160 6480
WIRE 160 6496 160 6480
WIRE 352 6496 352 6480
WIRE 352 6592 352 6576
WIRE 432 6592 352 6592
WIRE 464 6592 432 6592
WIRE 352 6624 352 6592
WIRE 160 6784 160 6576
WIRE 352 6784 352 6704
FLAG -1168 4960 0
FLAG -1168 4864 Sig_IN
FLAG -2160 5680 IN_p
FLAG -2160 5776 IN_n
FLAG 1472 5920 3.3V
FLAG 1776 5632 OUT_POS
FLAG 1776 5696 OUT_NEG
FLAG 2096 5920 3.3V
FLAG 2352 5632 OUT_POS2
FLAG 2352 5696 OUT_NEG2
FLAG -1056 5680 IN_p3
FLAG -1056 5776 IN_n3
FLAG -2272 5584 3.3V
FLAG -2064 5584 3.3V
FLAG -2272 5872 0
FLAG -2064 5872 0
FLAG 1616 5872 0
FLAG 2240 5872 0
FLAG 160 6480 3.3V
FLAG 768 5600 3.3V
FLAG 352 6784 0
FLAG 432 6592 Vref
FLAG 768 5824 0
FLAG -208 5536 3.3V
FLAG -208 5888 0
FLAG 1280 4944 0
FLAG 1280 4848 LNA_PGA_OUT2
FLAG 304 4960 0
FLAG 304 4864 LNA_PGA_OUT1
FLAG 160 6784 0
FLAG -128 4960 0
FLAG -128 4864 Sig_IN3
FLAG -608 4960 0
FLAG -608 4864 Sig_IN2
FLAG -1616 5680 IN_p2
FLAG -1616 5776 IN_n2
FLAG -1808 5872 0
FLAG -1808 5536 0
FLAG 1024 5632 OUT-
FLAG 1024 5744 OUT+
FLAG 992 4960 0
FLAG 992 4864 Out_BP_Diff_Value
FLAG 2736 5664 0
FLAG 3232 5584 FPGA_Pin_p
FLAG 3248 5744 FPGA_Pin_n
FLAG 4032 5488 0
FLAG 4032 5392 FPGA_ADC_Diff_Internal
FLAG 3696 6032 Ch_p
FLAG 3696 6192 Ch_n
FLAG 2896 6112 0
FLAG 3232 6032 MCU_ADC_Pin_p
FLAG 3232 6192 MCU_ADC_Pin_n
FLAG 4032 6160 0
FLAG 4032 6064 MCU_ADC_Diff_Internal
FLAG 3840 6032 MCU_ADC_INT_p
FLAG 3856 6192 MCU_ADC_INT_n
FLAG 3840 5584 FPGA_ADC_INT_p
FLAG 3840 5744 FPGA_ADC_INT_n
FLAG 3056 5664 0
FLAG 144 6000 3.3V
FLAG 144 6208 0
FLAG 1088 5840 3.3V
FLAG 1088 6048 0
SYMBOL res -1264 5664 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R37
SYMATTR Value {mc(7.5k, tol_R)}
SYMBOL res -1264 5760 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R38
SYMATTR Value {mc(7.5k, tol_R)}
SYMBOL res -1856 5664 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R4
SYMATTR Value {mc(2.5k, tol_R)}
SYMBOL res -1856 5760 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 -18 -75 VTop 2
SYMATTR InstName R5
SYMATTR Value {mc(2.5k, tol_R)}
SYMBOL bv -1168 4864 R0
SYMATTR InstName B3
SYMATTR Value V=V(IN_p,IN_n)
SYMBOL AutoGenerated\\ADA8282 1536 5664 R0
SYMATTR InstName U2
SYMBOL AutoGenerated\\ADA8282 2160 5664 R0
SYMATTR InstName U3
SYMBOL res -2256 5680 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName R3
SYMATTR Value 100k
SYMBOL res -2288 5776 R0
SYMATTR InstName R6
SYMATTR Value 100k
SYMBOL res -2048 5680 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName R9
SYMATTR Value 100k
SYMBOL res -2080 5776 R0
SYMATTR InstName R10
SYMATTR Value 100k
SYMBOL cap 1280 5616 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 -66 40 VTop 2
SYMATTR InstName C3
SYMATTR Value {mc(0.1u, tol_C*1)}
SYMBOL cap 1280 5680 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 67 32 VTop 2
SYMATTR InstName C4
SYMATTR Value {mc(0.1u, tol_C*1)}
SYMBOL cap 1952 5616 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 -90 9 VTop 2
SYMATTR InstName C2
SYMATTR Value {mc(0.1u, tol_C*10)}
SYMBOL cap 1952 5680 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 89 49 VTop 2
SYMATTR InstName C8
SYMATTR Value {mc(0.1u, tol_C*10)}
SYMBOL voltage 160 6480 R0
WINDOW 123 0 0 Left 2
SYMATTR InstName Vcc4
SYMATTR Value 3.3
SYMBOL res 304 5760 R90
WINDOW 0 65 57 VBottom 2
WINDOW 3 65 58 VTop 2
SYMATTR InstName RG1
SYMATTR Value {mc(6.8k, tol_R)}
SYMBOL res 912 5968 R90
WINDOW 0 10 118 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName RF1
SYMATTR Value {mc(27.4k, tol_R)}
SYMBOL res 304 5664 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG2
SYMATTR Value {mc(6.8k, tol_R)}
SYMBOL res 912 5440 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 36 57 VTop 2
SYMATTR InstName RF2
SYMATTR Value {mc(27.4k, tol_R)}
SYMBOL res 336 6480 R0
SYMATTR InstName R2
SYMATTR Value 1k
SYMBOL res 336 6608 R0
SYMATTR InstName R8
SYMATTR Value 1k
SYMBOL cap 512 5664 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 -60 -8 VTop 2
SYMATTR InstName C5
SYMATTR Value {mc(220p, tol_C)}
SYMBOL cap 512 5760 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 30 0 VTop 2
SYMATTR InstName C6
SYMATTR Value {mc(220p, tol_C)}
SYMBOL cap 512 5376 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C7
SYMATTR Value {mc(220p, tol_C)}
SYMBOL cap 512 6032 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C9
SYMATTR Value {mc(220p, tol_C)}
SYMBOL res 352 5792 R180
WINDOW 0 25 95 Left 2
WINDOW 3 106 96 Left 2
SYMATTR InstName RG3
SYMATTR Value {mc(1.82k, tol_R)}
SYMBOL res -640 5760 R90
WINDOW 0 65 57 VBottom 2
WINDOW 3 65 58 VTop 2
SYMATTR InstName RG4
SYMATTR Value {mc(10k, tol_R)}
SYMBOL res -32 5968 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName RF3
SYMATTR Value {mc(121k, tol_R)}
SYMBOL res -640 5664 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG5
SYMATTR Value {mc(10k, tol_R)}
SYMBOL res -32 5440 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 36 57 VTop 2
SYMATTR InstName RF4
SYMATTR Value {mc(121k, tol_R)}
SYMBOL AD8137 -208 5712 R0
SYMATTR InstName U4
SYMBOL cap -432 5664 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 -59 -21 VTop 2
SYMATTR InstName C11
SYMATTR Value {mc(68p, tol_C)}
SYMBOL cap -432 5760 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 -26 VTop 2
SYMATTR InstName C13
SYMATTR Value {mc(68p, tol_C)}
SYMBOL cap -432 5376 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 31 5 VTop 2
SYMATTR InstName C15
SYMATTR Value {mc(68p, tol_C)}
SYMBOL cap -432 6032 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 -58 -9 VTop 2
SYMATTR InstName C16
SYMATTR Value {mc(68p, tol_C)}
SYMBOL res -592 5792 R180
WINDOW 0 34 48 Left 2
WINDOW 3 96 87 Left 2
SYMATTR InstName RG6
SYMATTR Value {mc(10k, tol_R)}
SYMBOL bv 1280 4848 R0
SYMATTR InstName B4
SYMATTR Value V=V(OUT_POS2,OUT_NEG2)
SYMBOL bv 304 4864 R0
SYMATTR InstName B5
SYMATTR Value V=V(OUT_POS,OUT_NEG)
SYMBOL bv -128 4864 R0
SYMATTR InstName B6
SYMATTR Value V=V(IN_p3,IN_n3)
SYMBOL bv -608 4864 R0
SYMATTR InstName B7
SYMATTR Value V=V(IN_p2,IN_n2)
SYMBOL voltage -2496 5680 R0
WINDOW 123 47 46 Left 2
WINDOW 39 0 0 Left 0
WINDOW 3 -84 183 Left 2
WINDOW 0 47 13 Left 2
SYMATTR Value2 AC 10u
SYMATTR Value SINE(0 1000 120k)
SYMATTR InstName V3
SYMBOL cap -1824 5808 R0
SYMATTR InstName C12
SYMATTR Value {mc(12p, tol_C*10)}
SYMBOL cap -1824 5568 R0
SYMATTR InstName C14
SYMATTR Value {mc(12p, tol_C*10)}
SYMBOL AD8137 768 5712 R0
SYMATTR InstName U1
SYMBOL bv 992 4864 R0
SYMATTR InstName B9
SYMATTR Value V=V(OUT-,OUT+)
SYMBOL res 2720 5568 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG11
SYMATTR Value {mc(1k, tol_R)}
SYMBOL res 2720 5728 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG12
SYMATTR Value {mc(1k, tol_R)}
SYMBOL cap 2752 5584 R0
WINDOW 3 25 -27 Left 2
SYMATTR Value {mc(1000p, tol_C)}
SYMATTR InstName C21
SYMBOL cap 2752 5664 R0
WINDOW 3 -14 89 Left 2
SYMATTR Value {mc(1000p, tol_C)}
SYMATTR InstName C22
SYMBOL res 3664 6016 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R11
SYMATTR Value 1.2k
SYMBOL res 3664 6176 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R14
SYMATTR Value 1.2k
SYMBOL bv 4032 5392 R0
SYMATTR InstName B10
SYMATTR Value V=V(FPGA_ADC_INT_p,FPGA_ADC_INT_n)
SYMBOL cap 3728 6080 R0
WINDOW 3 39 34 Left 2
WINDOW 0 39 11 Left 2
SYMATTR Value 8pF
SYMATTR InstName Ch2
SYMBOL res 2880 6016 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG13
SYMATTR Value {mc(330, tol_R)}
SYMBOL res 2880 6176 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG14
SYMATTR Value {mc(330, tol_R)}
SYMBOL cap 2912 6032 R0
SYMATTR InstName C23
SYMATTR Value {mc(1n, tol_C)}
SYMBOL cap 2912 6112 R0
WINDOW 3 -14 89 Left 2
SYMATTR Value {mc(1n, tol_C)}
SYMATTR InstName C24
SYMBOL res 3456 5568 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R15
SYMATTR Value 10k
SYMBOL res 3456 5728 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R16
SYMATTR Value 10k
SYMBOL cap 3520 5632 R0
WINDOW 3 39 34 Left 2
WINDOW 0 39 11 Left 2
SYMATTR Value 3pF
SYMATTR InstName Ch3
SYMBOL bv 4032 6064 R0
SYMATTR InstName B11
SYMATTR Value V=V(MCU_ADC_INT_p,MCU_ADC_INT_n)
SYMBOL res 3024 5680 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName RG7
SYMATTR Value {mc(590, tol_R)}
SYMBOL res 3024 5760 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName RG8
SYMATTR Value {mc(590, tol_R)}
SYMBOL res -544 5792 R180
WINDOW 0 -52 70 Left 2
WINDOW 3 145 59 Left 2
SYMATTR InstName RG9
SYMATTR Value {mc(15k, tol_R)}
SYMBOL res 160 6096 R180
WINDOW 0 -63 70 Left 2
WINDOW 3 -199 41 Left 2
SYMATTR InstName RG10
SYMATTR Value {mc(1k, tol_R)}
SYMBOL res 160 6208 R180
WINDOW 0 -63 70 Left 2
WINDOW 3 -199 41 Left 2
SYMATTR InstName RG15
SYMATTR Value {mc(1k, tol_R)}
SYMBOL res 1104 5936 R180
WINDOW 0 -63 70 Left 2
WINDOW 3 -199 41 Left 2
SYMATTR InstName RG16
SYMATTR Value {mc(1k, tol_R)}
SYMBOL res 1104 6048 R180
WINDOW 0 -63 70 Left 2
WINDOW 3 -199 41 Left 2
SYMATTR InstName RG17
SYMATTR Value {mc(1k, tol_R)}
SYMBOL res 400 5792 R180
WINDOW 0 -52 97 Left 2
WINDOW 3 153 69 Left 2
SYMATTR InstName RG18
SYMATTR Value {mc(22.1k, tol_R)}
TEXT -1168 4456 Left 2 !;tran 1m
TEXT -1160 4408 Left 2 !.ac dec 100 1k 750k
TEXT -2456 4672 Left 2 !.PARAM k12_2   0.000001
TEXT -2456 4712 Left 2 !.PARAM M12_2 {{k12_2}*(sqrt({L1s_2}*{L2s_2})*({N1_2}/{N2_2}))}
TEXT -2456 4744 Left 2 !.PARAM M21_2 {{k12_2}*(sqrt({L1s_2}*{L2s_2})*({N2_2}/{N1_2}))}
TEXT -2456 4624 Left 2 !.PARAM L1s_2 36u
TEXT -2456 4648 Left 2 !.PARAM L2s_2 1.7u
TEXT -2456 4568 Left 2 !.PARAM N1_2 1
TEXT -2456 4592 Left 2 !.PARAM N2_2 1
TEXT -2456 4784 Left 2 !.PARAM L1l_2 {{L1s_2}-{M12_2}}
TEXT -2456 4816 Left 2 !.PARAM L2l_2 {{L2s_2}-{M21_2}}
TEXT -1168 4512 Left 2 !.param C_HP1 {270p}
TEXT -1168 4552 Left 2 !.param C_LP1 {10p}
TEXT -2088 4632 Left 2 ;.step param k12_2  0.000001 0.004 0.0005
TEXT -2088 4664 Left 2 ;.step param k12_2 0.000002 0.05 0.049998
TEXT -752 4408 Left 2 !.param tol_C=0.01 ;   +/-1% capacitor component tolerance
TEXT -752 4448 Left 2 !.param tol_R=0.001 ;   +/-0.1% resistor component tolerance
TEXT -3168 5960 Left 2 !.PARAM I_AMP_120kHz_week 260m
TEXT -3168 5928 Left 2 !.PARAM I_AMP_85kHz_week {I_AMP_120kHz_week*40}
TEXT -744 4488 Left 2 !.step param X 0 10 1 ; a dummy parameter to cycle Monte Carlo runs
TEXT 3096 5440 Left 6 ;FPGA_INTERFACE
TEXT 3192 5920 Left 6 ;MCU_INTERFACE
