$date
	Tue Nov  1 21:47:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tests $end
$var wire 1 ! carry $end
$var wire 1 " out $end
$var reg 1 # input1 $end
$var reg 1 $ input2 $end
$scope module u0 $end
$var wire 1 ! carry $end
$var wire 1 # inp1 $end
$var wire 1 $ inp2 $end
$var wire 1 " out $end
$scope module a1 $end
$var wire 1 % gnd $end
$var wire 1 # inp1 $end
$var wire 1 $ inp2 $end
$var wire 1 & ncon $end
$var wire 1 ' nout $end
$var wire 1 ! out $end
$var wire 1 ( vdd $end
$upscope $end
$scope module x1 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + c $end
$var wire 1 , gnd $end
$var wire 1 # inp1 $end
$var wire 1 $ inp2 $end
$var wire 1 " out $end
$var wire 1 - vdd $end
$scope module n1 $end
$var wire 1 . gnd $end
$var wire 1 # inp1 $end
$var wire 1 $ inp2 $end
$var wire 1 / ncon $end
$var wire 1 ) out $end
$var wire 1 0 vdd $end
$upscope $end
$scope module n2 $end
$var wire 1 1 gnd $end
$var wire 1 # inp1 $end
$var wire 1 ) inp2 $end
$var wire 1 2 ncon $end
$var wire 1 * out $end
$var wire 1 3 vdd $end
$upscope $end
$scope module n3 $end
$var wire 1 4 gnd $end
$var wire 1 ) inp1 $end
$var wire 1 $ inp2 $end
$var wire 1 5 ncon $end
$var wire 1 + out $end
$var wire 1 6 vdd $end
$upscope $end
$scope module n4 $end
$var wire 1 7 gnd $end
$var wire 1 * inp1 $end
$var wire 1 + inp2 $end
$var wire 1 8 ncon $end
$var wire 1 " out $end
$var wire 1 9 vdd $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
19
08
07
16
z5
04
13
02
01
10
z/
0.
1-
0,
1+
1*
1)
1(
1'
z&
0%
0$
0#
0"
0!
$end
#10
0&
0/
1"
z8
0+
05
1$
#20
1!
0'
0"
z2
08
1+
0)
1*
1#
#30
0!
1'
z&
1"
0*
02
1)
z/
z5
0$
