// Seed: 2092253022
module module_0 #(
    parameter id_12 = 32'd87
);
  initial if (-1);
  assign module_1.type_9 = 0;
  uwire id_1;
  assign id_2 = 1;
  always id_1 = id_2;
  wire id_3, id_4, id_5, id_6 = id_5, id_7;
  wire id_8;
  wire id_9, id_10;
  parameter id_11 = -1;
  defparam id_12 = -1;
  wire id_13;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input supply0 id_2,
    output tri id_3,
    output tri id_4,
    output tri0 id_5
);
  assign id_4 = id_1;
  assign id_5 = 1'd0;
  genvar id_7;
  xnor primCall (id_0, id_1, id_2, id_7);
  module_0 modCall_1 ();
endmodule
