<?xml version="1.0"?>

<!--
    Show basic data access (L1 data cache) measurements
    View configuration
    Version: 1.0
    Processor: AMD family 17h, model 30h-3Fh
    Copyright (c) 2019 Advanced Micro Devices, Inc. All rights reserved.

    The dc_assess view should be available when data cache accesses,
    data cache misses, and retired instructions are available.

    Related data collection configurations: assess.xml, data_access.xml
 -->

<view_configuration>

  <view name="Data access assessment"
        separate_cpus="F"
        separate_processes="F"
        separate_threads="F"
        >

    <data>
      <event id="Ret_instructions" select="c0" mask="00" />
      <event id="DC_misses"        select="41" mask="0B" />
      <event id="CPU_clocks"       select="76" mask="00" />
    </data>

    <output>
      <column title="Ret inst" sort="descending">
        <value id="Ret_instructions" />
      </column>
      <column title="DC misses" sort="none">
        <value id="DC_misses" />
      </column>
      <column title="DC miss rate" sort="none">
        <ratio left="DC_misses" right="Ret_instructions" />
      </column>
      <column title="CPU clocks" sort="none">
        <value id="CPU_clocks" />
      </column>
      <column title="IPC" sort="descending">
        <ratio left="Ret_instructions" right="CPU_clocks" />
      </column>
      <column title="CPI" sort="none">
        <ratio left="CPU_clocks" right="Ret_instructions" />
      </column>
    </output>

    <tool_tip>
      Show essential data cache measurements
    </tool_tip>

    <description>
      Use this view to identify regions of code that miss in the L1 data cache.
    </description>

  </view>

</view_configuration>
