# Verilog-Workshop
This is part of Verilog Workshop organised by vlsideepdive. Here I include the lab programs which I did in workshop. 

## Table of Contents
1. [Day-01 Labs](https://github.com/gsaisuresh/Verilog-Workshop-/blob/main/README.md#day-01-labs)
    - [DataFlow based Design and Testbench for one bit half adder in Verilog](https://github.com/gsaisuresh/Verilog-Workshop-/blob/main/README.md#dataflow-based-design-and-testbench-for-one-bit-half-adder-in-verilog)
    - [Behavioral Design and Testbench for one bit half adder in Verilog]
    - [Structural Design and Testbench for one bit half adder in Verilog]
    - [DataFlow based Design and Testbench for one bit full adder in Verilog]
    - [Behavioral Design and Testbench for one bit full adder in Verilog]
    - [Structural Design and Testbench for one bit full adder in Verilog]
    - [Verilog code which shows usage of all operators with $display and $monitor statements].
    - [Create a verilog task for conversion of Celsius into Fahrenheit]

## Day-01 Labs

### DataFlow based Design and Testbench for one bit half adder in Verilog

