#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov 14 15:11:08 2023
# Process ID: 54136
# Current directory: S:/univer/sem2_1/digital_experiment/exp_7/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent53928 S:\univer\sem2_1\digital_experiment\exp_7\project_1\project_1.xpr
# Log file: S:/univer/sem2_1/digital_experiment/exp_7/project_1/vivado.log
# Journal file: S:/univer/sem2_1/digital_experiment/exp_7/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86150/Desktop/新建文件夹/lab7/mem32b.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86150/Desktop/新建文件夹/lab7/mem8b.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86150/Desktop/新建文件夹/lab7/seg7decimal.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86150/Desktop/新建文件夹/lab7/mem32b_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86150/Desktop/新建文件夹/lab7/cache_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86150/Desktop/新建文件夹/lab7/datamem.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86150/Desktop/新建文件夹/lab7/datamem128K.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86150/Desktop/新建文件夹/lab7/mem32b_top.xdc'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86150/Desktop/新建文件夹/lab7/cache_tb1.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86150/Desktop/新建文件夹/lab7/men32b_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/86150/Desktop/新建文件夹/lab7/cache_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86150/Desktop/新建文件夹/lab7/datamem.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86150/Desktop/新建文件夹/lab7/datamem128K.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86150/Desktop/新建文件夹/lab7/mem32b.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86150/Desktop/新建文件夹/lab7/mem32b_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86150/Desktop/新建文件夹/lab7/mem8b.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86150/Desktop/新建文件夹/lab7/seg7decimal.v] -no_script -reset -force -quiet
remove_files  {C:/Users/86150/Desktop/新建文件夹/lab7/cache_top.v C:/Users/86150/Desktop/新建文件夹/lab7/datamem.v C:/Users/86150/Desktop/新建文件夹/lab7/datamem128K.v C:/Users/86150/Desktop/新建文件夹/lab7/mem32b.v C:/Users/86150/Desktop/新建文件夹/lab7/mem32b_top.v C:/Users/86150/Desktop/新建文件夹/lab7/mem8b.v C:/Users/86150/Desktop/新建文件夹/lab7/seg7decimal.v}
export_ip_user_files -of_objects  [get_files C:/Users/86150/Desktop/新建文件夹/lab7/cache_tb1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86150/Desktop/新建文件夹/lab7/men32b_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/86150/Desktop/新建文件夹/lab7/cache_tb1.v C:/Users/86150/Desktop/新建文件夹/lab7/men32b_tb.v}
add_files -norecurse {S:/univer/sem2_1/digital_experiment/exp_7/lab7/mem32b_top.v S:/univer/sem2_1/digital_experiment/exp_7/lab7/mem8b.v S:/univer/sem2_1/digital_experiment/exp_7/lab7/mem32b.v S:/univer/sem2_1/digital_experiment/exp_7/lab7/seg7decimal.v S:/univer/sem2_1/digital_experiment/exp_7/lab7/registerfile.v S:/univer/sem2_1/digital_experiment/exp_7/lab7/datamem128K.v S:/univer/sem2_1/digital_experiment/exp_7/lab7/cache.v S:/univer/sem2WARNING: [Common 17-9] Error reading message records.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B62253A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B62253A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.runs/impl_1/mem32b_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B62253A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B62253A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B62253A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 16:02:24 2023...
univer/sem2_1/digital_experiment/exp_7/lab7/men32b_tb.v S:/univer/sem2_1/digital_experiment/exp_7/lab7/cache_tb.v}
update_compile_order -fileset sim_1
set_property top cache_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  S:/univer/sem2_1/digital_experiment/exp_7/lab7/cache.xdc]
set_property top mem32b_top [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_7/lab7/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_7/lab7/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 59a20b5263f942bb8472e6ee55730bc7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 59a20b5263f942bb8472e6ee55730bc7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "S:/univer/sem2_1/digital_experiment/exp_7/lab7/cache.v" Line 1. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "S:/univer/sem2_1/digital_experiment/exp_7/lab7/cache.v" Line 170. Module main_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "S:/univer/sem2_1/digital_experiment/exp_7/lab7/cache.v" Line 1. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "S:/univer/sem2_1/digital_experiment/exp_7/lab7/cache.v" Line 170. Module main_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_mem
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/cache_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 14 15:14:28 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_tb_behav -key {Behavioral:sim_1:Functional:cache_tb} -tclbatch {cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=========================================================
Test begin!
=========================================================
Test index           0
The data written is 2223298057 and the data read is 2223298057
The data written is 1189058957 and the data read is 1189058957
The data written is   15983361 and the data read is   15983361
The data written is  512609597 and the data read is  512609597
=========================================================
Test index           1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.746 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 14
[Tue Nov 14 15:15:04 2023] Launched synth_1...
Run output will be captured here: S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.runs/synth_1/runme.log
[Tue Nov 14 15:15:04 2023] Launched impl_1...
Run output will be captured here: S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1202.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1844.027 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1844.027 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1844.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  RAM16X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 22 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1972.121 ; gain = 769.375
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 15:17:44 2023...
