============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 19:43:23 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 20 feed throughs used by 18 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  5.589869s wall, 5.531250s user + 0.218750s system = 5.750000s CPU (102.9%)

RUN-1004 : used memory is 509 MB, reserved memory is 479 MB, peak memory is 545 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.058356s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (104.8%)

RUN-1004 : used memory is 532 MB, reserved memory is 500 MB, peak memory is 545 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.243177s wall, 1.281250s user + 0.031250s system = 1.312500s CPU (105.6%)

RUN-1004 : used memory is 534 MB, reserved memory is 503 MB, peak memory is 545 MB
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: syntax error near '.' in RTL/image_process.v(215)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: syntax error near '.' in RTL/image_process.v(215)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in RTL/image_process.v(213)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in RTL/image_process.v(213)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: syntax error near 'output' in RTL/image_process.v(29)
HDL-8007 ERROR: Verilog 2000 keyword 'output' used in incorrect context in RTL/image_process.v(29)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: syntax error near '.' in RTL/image_process.v(226)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'oDATA_length1', assumed default net type 'wire' in RTL/image_process.v(230)
HDL-1007 : undeclared symbol 'oDATA_area1', assumed default net type 'wire' in RTL/image_process.v(231)
HDL-1007 : undeclared symbol 'figuredata', assumed default net type 'wire' in RTL/image_process.v(233)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-5007 WARNING: redeclaration of ANSI port 'figuredata' is not allowed in RTL/image_process.v(217)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-5007 WARNING: redeclaration of ANSI port 'figuredata' is not allowed in RTL/image_process.v(217)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-5007 WARNING: redeclaration of ANSI port 'figuredata' is not allowed in RTL/image_process.v(217)
HDL-8007 ERROR: syntax error near '.' in RTL/image_process.v(239)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-5007 WARNING: redeclaration of ANSI port 'figuredata' is not allowed in RTL/image_process.v(217)
HDL-8007 ERROR: syntax error near '.' in RTL/image_process.v(239)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-5007 WARNING: redeclaration of ANSI port 'figuredata' is not allowed in RTL/image_process.v(217)
HDL-8007 ERROR: syntax error near '.' in RTL/image_process.v(239)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-5007 WARNING: redeclaration of ANSI port 'figuredata' is not allowed in RTL/image_process.v(217)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1
RUN-6001 WARNING: Failed to reset syn_1: some files can't be removed in C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/syn_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
