<h1 align="center">System_Verilog Practice and Projects</h1>
<br/>
<p align="center">
  <img src="https://blogs.sw.siemens.com/wp-content/uploads/sites/54/2020/07/SystemVerilog-.png" alt="perl" width="60" height="60"/>
</p>


## Index

* [System_Verilog-Topics](#System_Verilog-Topics)
    * [System_Verilog-HDL-Syntax-And-Semantics](#System_Verilog-HDL-Syntax-And-Semantics)
    * [Gate-Level-Modeling](#Gate-Level-Modeling)
    * [User-Defined-Primitives](#User-Defined-Primitives)
    * [System_Verilog-Operators](#Verilog-Operators)
    * [System_Verilog-Behavioral-Modeling](#System_Verilog-Behavioral-Modeling)
    * [Procedural-Timing-Control](#Procedural-Timing-Control)
    * [Task-And-Functions](#Task-And-Functions)
    * [System-Task-And-Function](#System-Task-And-Function)
    * [Writing-TestBenches](#Writing-TestBenches)
    * [Modeling-Memories-And-FSM](#Modeling-Memories-And-FSM)
    * [Parameterized-Modules](#Parameterized-Modules)
    * [Compiler-Directives](#Compiler-Directives)
    
    
* [System_Verilog-Mini-Projects](#System_Verilog-Mini-Projects)
    * [Combinational-Circuit](#Combinational-Circuit)
       * [Half-Adder](#Half-Adder)
       * [Full-Adder](#Full-Adder)
    * [Sequential-Circuit](#Sequential-Circuit)
       * [SR-Flip-Flop](#SR-Flip-Flop)
       * [JK-Flip-Flop](#JK-Flip-Flop)
       * [D-Flip-Flop](#D-Flip-Flop)
       * [T-Flip-Flop](#T-Flip-Flop)

* [System_Verilog-Major-Projects](#System_Verilog-Major-Projects)

* [Misc](#Misc)
* [System_Verilog-Installation](#System_Verilog-Installation)
* [Credits](#Credits)
* [Contributing](#Contributing)
* [Contact-Info](#Contact-Info)
* [License](#License)

## System_Verilog-Topics
### System_Verilog-HDL-Syntax-And-Semantics
### Gate-Level-Modeling
### User-Defined-Primitives
### System_Verilog-Operators
### System_Verilog-Behavioral-Modeling
### Procedural-Timing-Control
### Task-And-Functions
### System-Task-And-Function
### Writing-TestBenches
### Modeling-Memories-And-FSM
### Parameterized-Modules
### Compiler-Directives
    
    
## System_Verilog-Mini-Projects
### Combinational-Circuit
#### Half-Adder
#### Full-Adder
### Sequential-Circuit
#### SR-Flip-Flop
#### JK-Flip-Flop
#### D-Flip-Flop
#### T-Flip-Flop

## System_Verilog-Major-Projects


Note: I'm beginner please suggest any improvement :grin:

## Misc

## System_Verilog-Installation

## Credits

## Contributing

Contributions are welcome!  For bug reports or requests please [submit an issue](https://github.com/Yaduvanshi05Bhupendra/System_Verilog/issues).

## Contact-Info

Feel free to contact me to discuss any issues, questions, or comments.

* Email: [Yaduvanshi05Bhupendra@gmail.com](mailto:Yaduvanshi05Bhupendra@gmail.com)
* GitHub: [Bhupendra Kumar Yadav](https://github.com/Yaduvanshi05Bhupendra)
* LinkedIn: [Bhupendra Kumar Yadav](https://www.linkedin.com/in/yaduvanshi05bhupendra)

## Licence

This repository contains a variety of content; developed by Bhupendra Kumar Yadav, and some from third-parties.  The third-party content is distributed under the license provided by those parties.

The content developed by Bhupendra Kumar Yadav is distributed under the following license:

*I am providing code and resources in this repository to you under an open source license.*

    Copyright 2015 Bhupendra Kumar Yadav

    Licensed under the Apache License, Version 2.0 (the "License");
    you may not use this file except in compliance with the License.
    You may obtain a copy of the License at

       http://www.apache.org/licenses/LICENSE-2.0

    Unless required by applicable law or agreed to in writing, software
    distributed under the License is distributed on an "AS IS" BASIS,
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    See the License for the specific language governing permissions and
    limitations under the License.
