// Seed: 852114569
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri id_4,
    output supply1 id_5,
    output supply0 id_6,
    output uwire id_7,
    output uwire id_8,
    input wor id_9,
    input supply1 id_10,
    input tri id_11,
    output wor id_12,
    output tri id_13,
    input tri1 id_14,
    output tri1 id_15,
    input wor id_16,
    input supply1 id_17,
    output tri id_18,
    output supply0 id_19,
    output supply1 id_20,
    input tri0 id_21,
    input wand id_22
    , id_25,
    input tri id_23
);
  always
    for (id_19 = 1; id_23; id_19 = id_2 - id_1) begin
      `define pp_26 0
    end
endmodule
module module_1 (
    output uwire   id_0,
    input  supply0 id_1,
    input  supply0 id_2
);
  supply1 id_4 = id_1;
  always @(negedge (id_1));
  module_0(
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_1,
      id_1,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_2,
      id_4,
      id_0,
      id_4,
      id_4,
      id_2,
      id_2
  );
endmodule
