m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/simulation/modelsim
vbitonic_sort
Z1 !s110 1618255427
!i10b 1
!s100 >l?;KgebI=NJ>I3=LCSlP3
Ii><NHj5QMnUSF9RZb^0j21
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1617629464
Z4 8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/sorting_block.v
Z5 FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/sorting_block.v
L0 19
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1618255427.000000
Z8 !s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/sorting_block.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/sorting_block.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work {+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA}
Z12 tCvgOpt 0
vcomputation_block
Z13 !s110 1618255428
!i10b 1
!s100 0b621bd7]WfF4_goo21d[2
IYOX22jM<MI6kW9EIgX7C:1
R2
R0
R3
Z14 8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/computation_block.v
Z15 FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/computation_block.v
L0 2
R6
r1
!s85 0
31
Z16 !s108 1618255428.000000
Z17 !s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/computation_block.v|
Z18 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/computation_block.v|
!i113 1
R10
R11
R12
vcompute
R13
!i10b 1
!s100 Zf4TXXcj=;Zn<_]T[7Sme1
I9j4HSFfkeN]anA>kc8g6K1
R2
R0
R3
R14
R15
L0 14
R6
r1
!s85 0
31
R16
R17
R18
!i113 1
R10
R11
R12
vdisplay_unit
Z19 !s110 1618255429
!i10b 1
!s100 ^cZ=7<LhbQkEj3bV7:P1h3
I3h5Ib5IHD?_=>D^Gig?z>1
R2
R0
Z20 w1618247690
Z21 8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/module_display1.v
Z22 FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/module_display1.v
L0 52
R6
r1
!s85 0
31
Z23 !s108 1618255429.000000
Z24 !s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/module_display1.v|
Z25 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/module_display1.v|
!i113 1
R10
R11
R12
vearly_stop
R13
!i10b 1
!s100 ELKa_]?o6PNa=VD]eI73J2
I;Z@QCTQ`fbV[RFkUX:XJk1
R2
R0
R3
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/early_stop.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/early_stop.v
L0 4
R6
r1
!s85 0
31
R16
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/early_stop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/early_stop.v|
!i113 1
R10
R11
R12
vencoder
R19
!i10b 1
!s100 S<l?GBY6Y^i9_N]jiD1dL1
Ijf5fNic1_6>=lZMFamPNd3
R2
R0
R20
R21
R22
L0 90
R6
r1
!s85 0
31
R23
R24
R25
!i113 1
R10
R11
R12
vforwardblock
R13
!i10b 1
!s100 3gdb]hMI2hDGJA[W0^g]G0
IU8m=dDV_hZ@B@Vj2[RG[`2
R2
R0
R3
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/forwardblock.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/forwardblock.v
L0 1
R6
r1
!s85 0
31
R16
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/forwardblock.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/forwardblock.v|
!i113 1
R10
R11
R12
vFSM
R13
!i10b 1
!s100 L^fL^6VhmSZVFCMc27[V`0
IofNOE1A6`U]P2UfbdYaSI1
R2
R0
w1618254636
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/FSM.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/FSM.v
L0 1
R6
r1
!s85 0
31
R16
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/FSM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/FSM.v|
!i113 1
R10
R11
R12
n@f@s@m
vmodule_display
R19
!i10b 1
!s100 VKUmzFZ^5k[8QSF79:oBn1
IS=cMDJijCz?B]DkPo=CTo3
R2
R0
R20
R21
R22
L0 3
R6
r1
!s85 0
31
R23
R24
R25
!i113 1
R10
R11
R12
vmodule_display1
R19
!i10b 1
!s100 X3BHn=k:aoI=JMeCVo_aL1
I<hna33=eneG0G^BZRWXGo0
R2
R0
R20
R21
R22
L0 16
R6
r1
!s85 0
31
R23
R24
R25
!i113 1
R10
R11
R12
vmux_5_bit_2_input
R13
!i10b 1
!s100 8H4cidDOg6`Kb0mZJN6n80
I89W3hM4>3knO8=P9RGQCS1
R2
R0
R3
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/mux_5_bit_2_input.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/mux_5_bit_2_input.v
L0 1
R6
r1
!s85 0
31
R16
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/mux_5_bit_2_input.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/mux_5_bit_2_input.v|
!i113 1
R10
R11
R12
vpipelined_bellman_ford
R1
!i10b 1
!s100 5TVNN65j]`eo47h=FYgF;3
I9:f6K6QK@YPbiFZC7@@QH0
R2
R0
w1617817567
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/pipelined_bellman_ford.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/pipelined_bellman_ford.v
L0 4
R6
r1
!s85 0
31
R7
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/pipelined_bellman_ford.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/pipelined_bellman_ford.v|
!i113 1
R10
R11
R12
vpll
R13
!i10b 1
!s100 RQ`]D6YaFK^TF5Z=mAJ;61
I58a==5<6[nz<RBe9mfJ6]3
R2
R0
w1618078908
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/pll.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/pll.v
L0 39
R6
r1
!s85 0
31
R16
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/pll.v|
!i113 1
R10
R11
R12
vpll_altpll
R19
!i10b 1
!s100 1XE:>YZjS^QX25CT0bhV^0
I?FA3V`:o=H8OLaDRQ>oFG3
R2
R0
w1618080128
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/db/pll_altpll.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/db/pll_altpll.v
L0 29
R6
r1
!s85 0
31
R23
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/db/pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/db|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/db/pll_altpll.v|
!i113 1
R10
!s92 -vlog01compat -work work {+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/db}
R12
vprogram_counter
R1
!i10b 1
!s100 ?QZzg3^hbd6HVabdZW9`41
IW?Fem5]ThzP`ZU2RVc=ob2
R2
R0
R3
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/program_counter.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/program_counter.v
L0 2
R6
r1
!s85 0
31
R7
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/program_counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/program_counter.v|
!i113 1
R10
R11
R12
vregFile
R1
!i10b 1
!s100 Wd828JI@`P7cH7<4HPz?W1
If2NXN`:_AVCK4e[]W7M<32
R2
R0
R3
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/regFile.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/regFile.v
L0 6
R6
r1
!s85 0
31
R7
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/regFile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/regFile.v|
!i113 1
R10
R11
R12
nreg@file
vregister
R1
!i10b 1
!s100 b5SDj1aKVKk8GNMWHX?fR2
IT8I4^zj_RD7kQBJ7YW_UU2
R2
R0
R3
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/register.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/register.v
L0 1
R6
r1
!s85 0
31
R7
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/register.v|
!i113 1
R10
R11
R12
vrom_lut
R19
!i10b 1
!s100 X?c4UgR44UNdI]8AM@4Ei0
IVF`e=SQmMcP1_K`fT`_VW2
R2
R0
R3
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/rom_lut.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/rom_lut.v
L0 9
R6
r1
!s85 0
31
R23
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/rom_lut.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/rom_lut.v|
!i113 1
R10
R11
R12
vsorting_block
R1
!i10b 1
!s100 5O:^`1YNz9z@<BNc`jVb[0
I;J<jJ9Y7ghh1=c@lh1W2k3
R2
R0
R3
R4
R5
L0 2
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vstage1
R1
!i10b 1
!s100 ][3n=WlXJjLKD_Fg80Oo82
IZ0[;li701ekTmhJkX3JXn1
R2
R0
R3
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/stage1.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/stage1.v
L0 1
R6
r1
!s85 0
31
!s108 1618255426.000000
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/stage1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/stage1.v|
!i113 1
R10
R11
R12
vtb_compute
R13
!i10b 1
!s100 PM99EQIXB2dbjj79D6hR71
I00RJKfTY<KDlEcLI?L^PS3
R2
R0
R3
R14
R15
L0 59
R6
r1
!s85 0
31
R16
R17
R18
!i113 1
R10
R11
R12
vtb_FSM_V2
R19
!i10b 1
!s100 i<i;Yg?N3iEa<D<Z8l;eN2
IIdTGnSa[Jj>I<9^og59111
R2
R0
w1618255405
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/tb_FSM_V2.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/tb_FSM_V2.v
L0 2
R6
r1
!s85 0
31
R23
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/tb_FSM_V2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/tb_FSM_V2.v|
!i113 1
R10
R11
R12
ntb_@f@s@m_@v2
vvga_controller
R19
!i10b 1
!s100 ]HaNH@=GK0Rl?gD3hd`E]0
IIdAMgUOLYbZZAGaH41H^K3
R2
R0
R20
R21
R22
L0 330
R6
r1
!s85 0
31
R23
R24
R25
!i113 1
R10
R11
R12
