================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 2,719        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 8,960        | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 2,735        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 2,838        | user inline pragmas are applied                                                        |
|               | (4) simplification          | 2,515        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 1,495        | user array partition pragmas are applied                                               |
|               | (2) simplification          | 1,495        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  | 1,495        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           | 1,511        | apply array reshape pragmas                                                            |
|               | (5) access patterns         | 1,487        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     | 1,487        | loop and instruction simplification                                                    |
|               | (2) parallelization         | 1,487        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         | 1,487        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          | 1,487        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 1,496        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 1,505        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+---------------------------------------+-------------------------+--------------+---------------+--------------+-------------+---------------+
| Function                              | Location                | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+---------------------------------------+-------------------------+--------------+---------------+--------------+-------------+---------------+
| + myproject                           | myproject.cpp:7         | 2,719        | 2,515         | 1,487        | 1,487       | 1,505         |
|  + dense<ap_fixed<16, 6, AP_TRN...    | nnet_dense.h:41         |  532         |               |              |             |               |
|   + dense                             | nnet_dense.h:50         |  530         |               |              |             |               |
|    + dense_latency<ap_fixed<16, 6...  | nnet_dense_latency.h:13 |  528         |               |              |             |               |
|       product                         | nnet_mult.h:70          |  137         |               |              |             |               |
|       cast<ap_fixed<16, 6, AP_TRN,... | nnet_mult.h:110         |    3         |               |              |             |               |
|    relu<ap_fixed<16, 6, AP_TRN,...    | nnet_activation.h:39    |  177         |   53          |   43         |   37        |   38          |
|  + dense<ap_fixed<16, 6, AP_TRN...    | nnet_dense.h:41         |  532         |               |              |             |               |
|   + dense                             | nnet_dense.h:50         |  530         |               |              |             |               |
|    + dense_latency<ap_fixed<16, 6...  | nnet_dense_latency.h:13 |  528         |               |              |             |               |
|       product                         | nnet_mult.h:70          |  137         |               |              |             |               |
|       cast<ap_fixed<16, 6, AP_TRN,... | nnet_mult.h:110         |    3         |               |              |             |               |
|    relu<ap_fixed<16, 6, AP_TRN,...    | nnet_activation.h:39    |  177         |   26          |   22         |   19        |   20          |
|  + dense<ap_fixed<16, 6, AP_TRN...    | nnet_dense.h:41         |  532         |               |              |             |               |
|   + dense                             | nnet_dense.h:50         |  530         |               |              |             |               |
|    + dense_latency<ap_fixed<16, 6...  | nnet_dense_latency.h:13 |  528         |               |              |             |               |
|       product                         | nnet_mult.h:70          |  137         |               |              |             |               |
|       cast<ap_fixed<16, 6, AP_TRN,... | nnet_mult.h:110         |    3         |               |              |             |               |
|    relu<ap_fixed<16, 6, AP_TRN,...    | nnet_activation.h:39    |  177         |   53          |   43         |   37        |   38          |
|  + dense<ap_fixed<16, 6, AP_TRN...    | nnet_dense.h:41         |  532         |               |              |             |               |
|   + dense                             | nnet_dense.h:50         |  530         |               |              |             |               |
|    + dense_latency<ap_fixed<16, 6...  | nnet_dense_latency.h:13 |  528         |               |              |             |               |
|       product                         | nnet_mult.h:70          |  137         |               |              |             |               |
|       cast<ap_fixed<16, 6, AP_TRN,... | nnet_mult.h:110         |    3         |               |              |             |               |
|    dense_latency<ap_fixed<16, 6...    | nnet_dense_latency.h:13 |              |  855          |  493         |  492        |  493          |
|    dense_latency<ap_fixed<16, 6...    | nnet_dense_latency.h:13 |              |  333          |  191         |  185        |  186          |
|    dense_latency<ap_fixed<16, 6...    | nnet_dense_latency.h:13 |              |  310          |  162         |  159        |  160          |
|    dense_latency<ap_fixed<16, 6...    | nnet_dense_latency.h:13 |              |  853          |  486         |  480        |  481          |
+---------------------------------------+-------------------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


