#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov  6 15:25:51 2023
# Process ID: 87145
# Current directory: /home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/impl_1
# Command line: vivado -log u96v2_sbc_mp4d_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source u96v2_sbc_mp4d_wrapper.tcl -notrace
# Log file: /home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/impl_1/u96v2_sbc_mp4d_wrapper.vdi
# Journal file: /home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source u96v2_sbc_mp4d_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michael/MPSoC4Drones/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top u96v2_sbc_mp4d_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_ImageFilter_0_1/u96v2_sbc_mp4d_ImageFilter_0_1.dcp' for cell 'u96v2_sbc_mp4d_i/ImageFilter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_bram_ctrl_0_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_0.dcp' for cell 'u96v2_sbc_mp4d_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0.dcp' for cell 'u96v2_sbc_mp4d_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_intc_0_0/u96v2_sbc_mp4d_axi_intc_0_0.dcp' for cell 'u96v2_sbc_mp4d_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_smc_0/u96v2_sbc_mp4d_axi_smc_0.dcp' for cell 'u96v2_sbc_mp4d_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_rst_ps8_0_100M_0/u96v2_sbc_mp4d_rst_ps8_0_100M_0.dcp' for cell 'u96v2_sbc_mp4d_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0.dcp' for cell 'u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2671.453 ; gain = 0.000 ; free physical = 9145 ; free virtual = 28876
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_intc_0_0/u96v2_sbc_mp4d_axi_intc_0_0.xdc] for cell 'u96v2_sbc_mp4d_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_intc_0_0/u96v2_sbc_mp4d_axi_intc_0_0.xdc] for cell 'u96v2_sbc_mp4d_i/axi_intc_0/U0'
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_smc_0/bd_0/ip/ip_1/bd_53ee_psr_aclk_0_board.xdc] for cell 'u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_smc_0/bd_0/ip/ip_1/bd_53ee_psr_aclk_0_board.xdc] for cell 'u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_smc_0/bd_0/ip/ip_1/bd_53ee_psr_aclk_0.xdc] for cell 'u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_smc_0/bd_0/ip/ip_1/bd_53ee_psr_aclk_0.xdc] for cell 'u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_rst_ps8_0_100M_0/u96v2_sbc_mp4d_rst_ps8_0_100M_0_board.xdc] for cell 'u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_rst_ps8_0_100M_0/u96v2_sbc_mp4d_rst_ps8_0_100M_0_board.xdc] for cell 'u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_rst_ps8_0_100M_0/u96v2_sbc_mp4d_rst_ps8_0_100M_0.xdc] for cell 'u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_rst_ps8_0_100M_0/u96v2_sbc_mp4d_rst_ps8_0_100M_0.xdc] for cell 'u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0.xdc] for cell 'u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0.xdc] for cell 'u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/constrs_1/imports/src/u96v2_sbc_mp4d.xdc]
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/constrs_1/imports/src/u96v2_sbc_mp4d.xdc]
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_intc_0_0/u96v2_sbc_mp4d_axi_intc_0_0_clocks.xdc] for cell 'u96v2_sbc_mp4d_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_intc_0_0/u96v2_sbc_mp4d_axi_intc_0_0_clocks.xdc] for cell 'u96v2_sbc_mp4d_i/axi_intc_0/U0'
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_mp4d_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_mp4d_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.402 ; gain = 0.000 ; free physical = 9021 ; free virtual = 28753
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 108 instances

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2853.402 ; gain = 399.359 ; free physical = 9021 ; free virtual = 28753
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2853.402 ; gain = 0.000 ; free physical = 8991 ; free virtual = 28723

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d080f87c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.984 ; gain = 186.582 ; free physical = 8825 ; free virtual = 28557

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 61 inverter(s) to 380 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5e116511

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3225.859 ; gain = 0.000 ; free physical = 8669 ; free virtual = 28402
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 337 cells
INFO: [Opt 31-1021] In phase Retarget, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 5dcd639b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3225.859 ; gain = 0.000 ; free physical = 8669 ; free virtual = 28402
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 73 cells
INFO: [Opt 31-1021] In phase Constant propagation, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: eac8b70a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.859 ; gain = 0.000 ; free physical = 8669 ; free virtual = 28402
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1767 cells
INFO: [Opt 31-1021] In phase Sweep, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: eac8b70a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.859 ; gain = 0.000 ; free physical = 8672 ; free virtual = 28404
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: eac8b70a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.859 ; gain = 0.000 ; free physical = 8672 ; free virtual = 28404
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: eac8b70a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.859 ; gain = 0.000 ; free physical = 8672 ; free virtual = 28404
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               9  |             337  |                                             45  |
|  Constant propagation         |              11  |              73  |                                             60  |
|  Sweep                        |               0  |            1767  |                                             76  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             45  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3225.859 ; gain = 0.000 ; free physical = 8672 ; free virtual = 28404
Ending Logic Optimization Task | Checksum: 115ae3b93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.859 ; gain = 0.000 ; free physical = 8672 ; free virtual = 28404

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 115ae3b93

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3817.148 ; gain = 0.000 ; free physical = 8283 ; free virtual = 28016
Ending Power Optimization Task | Checksum: 115ae3b93

Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 3817.148 ; gain = 591.289 ; free physical = 8307 ; free virtual = 28040

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 115ae3b93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3817.148 ; gain = 0.000 ; free physical = 8307 ; free virtual = 28040

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3817.148 ; gain = 0.000 ; free physical = 8307 ; free virtual = 28040
Ending Netlist Obfuscation Task | Checksum: 115ae3b93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3817.148 ; gain = 0.000 ; free physical = 8307 ; free virtual = 28040
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3817.148 ; gain = 963.746 ; free physical = 8307 ; free virtual = 28040
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/impl_1/u96v2_sbc_mp4d_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file u96v2_sbc_mp4d_wrapper_drc_opted.rpt -pb u96v2_sbc_mp4d_wrapper_drc_opted.pb -rpx u96v2_sbc_mp4d_wrapper_drc_opted.rpx
Command: report_drc -file u96v2_sbc_mp4d_wrapper_drc_opted.rpt -pb u96v2_sbc_mp4d_wrapper_drc_opted.pb -rpx u96v2_sbc_mp4d_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/impl_1/u96v2_sbc_mp4d_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4665.141 ; gain = 847.992 ; free physical = 7805 ; free virtual = 27544
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
WARNING: [Vivado_Tcl 4-1400] -ultrathreads option currently only supported on multi-SLR devices. Continuing placement in regular mode.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7792 ; free virtual = 27531
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2fdd8406

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7792 ; free virtual = 27531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7792 ; free virtual = 27531

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 731ba17e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7831 ; free virtual = 27570

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 125786fbe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7813 ; free virtual = 27552

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 125786fbe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7813 ; free virtual = 27552
Phase 1 Placer Initialization | Checksum: 125786fbe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7813 ; free virtual = 27552

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: f07a4f23

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7794 ; free virtual = 27533

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1660126e7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7788 ; free virtual = 27526

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1660126e7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7779 ; free virtual = 27518

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 15e86aea1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7779 ; free virtual = 27518

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 15e86aea1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7779 ; free virtual = 27518
Phase 2.1.1 Partition Driven Placement | Checksum: 15e86aea1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7779 ; free virtual = 27518
Phase 2.1 Floorplanning | Checksum: 106cdc1a1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7779 ; free virtual = 27518

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 106cdc1a1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7779 ; free virtual = 27518

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 441 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 179 nets or cells. Created 0 new cell, deleted 179 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 4 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 58 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 8 existing cells and moved 58 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7763 ; free virtual = 27502
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7763 ; free virtual = 27502

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            179  |                   179  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              8  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            187  |                   183  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 25a83e0c8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7764 ; free virtual = 27503
Phase 2.3 Global Placement Core | Checksum: 1d57e1f8f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7761 ; free virtual = 27500
Phase 2 Global Placement | Checksum: 1d57e1f8f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7770 ; free virtual = 27508

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23780292d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7771 ; free virtual = 27510

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e164ff84

Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7773 ; free virtual = 27512

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 166999056

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7767 ; free virtual = 27506

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 14e4bdf19

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7761 ; free virtual = 27499

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1b8cdb14b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7755 ; free virtual = 27494
Phase 3.3 Small Shape DP | Checksum: 1bb5974f2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7758 ; free virtual = 27497

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 23c4181fe

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7758 ; free virtual = 27497

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 24dfbd886

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7758 ; free virtual = 27497
Phase 3 Detail Placement | Checksum: 24dfbd886

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7758 ; free virtual = 27497

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17557f128

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.617 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1931edd7b

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7776 ; free virtual = 27515
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1970e6a86

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7776 ; free virtual = 27515
Phase 4.1.1.1 BUFG Insertion | Checksum: 17557f128

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7776 ; free virtual = 27515
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.617. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7776 ; free virtual = 27515
Phase 4.1 Post Commit Optimization | Checksum: 1d08c1659

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7777 ; free virtual = 27516
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7767 ; free virtual = 27506

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20bf6ed45

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7773 ; free virtual = 27512

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                4x4|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20bf6ed45

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7773 ; free virtual = 27512
Phase 4.3 Placer Reporting | Checksum: 20bf6ed45

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7773 ; free virtual = 27512

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7773 ; free virtual = 27512

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7773 ; free virtual = 27512
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2bcdfade9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7773 ; free virtual = 27512
Ending Placer Task | Checksum: 1c4abdbfc

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7773 ; free virtual = 27512
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7813 ; free virtual = 27552
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7781 ; free virtual = 27544
INFO: [Common 17-1381] The checkpoint '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/impl_1/u96v2_sbc_mp4d_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file u96v2_sbc_mp4d_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7778 ; free virtual = 27525
INFO: [runtcl-4] Executing : report_utilization -file u96v2_sbc_mp4d_wrapper_utilization_placed.rpt -pb u96v2_sbc_mp4d_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file u96v2_sbc_mp4d_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7780 ; free virtual = 27527
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7727 ; free virtual = 27499
INFO: [Common 17-1381] The checkpoint '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/impl_1/u96v2_sbc_mp4d_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a0ef39c7 ConstDB: 0 ShapeSum: e851cb49 RouteDB: 3b6ad6ec

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7665 ; free virtual = 27421
Phase 1 Build RT Design | Checksum: a5dcd4a7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7679 ; free virtual = 27435
Post Restoration Checksum: NetGraph: 515b95d3 NumContArr: 3becc024 Constraints: b4e53482 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1422d8a79

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7637 ; free virtual = 27392

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1422d8a79

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4665.141 ; gain = 0.000 ; free physical = 7637 ; free virtual = 27392

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1c34da7cd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7641 ; free virtual = 27396

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2c6ffe31c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7634 ; free virtual = 27389
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.686  | TNS=0.000  | WHS=-0.053 | THS=-16.553|

Phase 2 Router Initialization | Checksum: 33da6ebca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7624 ; free virtual = 27380

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12321
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10141
  Number of Partially Routed Nets     = 2180
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 33da6ebca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7629 ; free virtual = 27384
Phase 3 Initial Routing | Checksum: 257e380fa

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7602 ; free virtual = 27358

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2573
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.310  | TNS=0.000  | WHS=-0.003 | THS=-0.003 |

Phase 4.1 Global Iteration 0 | Checksum: 245675d79

Time (s): cpu = 00:01:01 ; elapsed = 00:00:22 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7604 ; free virtual = 27359

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 28080747d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:22 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7602 ; free virtual = 27357
Phase 4 Rip-up And Reroute | Checksum: 28080747d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:22 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7602 ; free virtual = 27357

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2e8fa8cee

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7600 ; free virtual = 27356
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.310  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2e8fa8cee

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7600 ; free virtual = 27356

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2e8fa8cee

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7600 ; free virtual = 27356
Phase 5 Delay and Skew Optimization | Checksum: 2e8fa8cee

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7600 ; free virtual = 27356

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26f7e6b82

Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7602 ; free virtual = 27358
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.310  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22ba9a0e7

Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7602 ; free virtual = 27358
Phase 6 Post Hold Fix | Checksum: 22ba9a0e7

Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7602 ; free virtual = 27358

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.23151 %
  Global Horizontal Routing Utilization  = 2.81176 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 29f1caa7e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:25 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7601 ; free virtual = 27357

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29f1caa7e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:25 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7601 ; free virtual = 27357

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29f1caa7e

Time (s): cpu = 00:01:09 ; elapsed = 00:00:26 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7600 ; free virtual = 27356

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 29f1caa7e

Time (s): cpu = 00:01:09 ; elapsed = 00:00:26 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7600 ; free virtual = 27356

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=5.310  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 11 Post Router Timing | Checksum: 22fcc4d21

Time (s): cpu = 00:01:14 ; elapsed = 00:00:27 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7598 ; free virtual = 27353
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+-------+-------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS  |  TNS  |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  1   | 5.310 | 0.000 | 0.013 | 0.000 |  Pass  |   00:00:21   |         x         |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  2   |   -   |   -   |   -   |   -   |  Fail  |   00:00:00   |                   |
+------+-------+-------+-------+-------+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:14 ; elapsed = 00:00:27 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7733 ; free virtual = 27489

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:30 . Memory (MB): peak = 4665.168 ; gain = 0.027 ; free physical = 7733 ; free virtual = 27489
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 4665.168 ; gain = 0.000 ; free physical = 7699 ; free virtual = 27485
INFO: [Common 17-1381] The checkpoint '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/impl_1/u96v2_sbc_mp4d_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file u96v2_sbc_mp4d_wrapper_drc_routed.rpt -pb u96v2_sbc_mp4d_wrapper_drc_routed.pb -rpx u96v2_sbc_mp4d_wrapper_drc_routed.rpx
Command: report_drc -file u96v2_sbc_mp4d_wrapper_drc_routed.rpt -pb u96v2_sbc_mp4d_wrapper_drc_routed.pb -rpx u96v2_sbc_mp4d_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/impl_1/u96v2_sbc_mp4d_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file u96v2_sbc_mp4d_wrapper_methodology_drc_routed.rpt -pb u96v2_sbc_mp4d_wrapper_methodology_drc_routed.pb -rpx u96v2_sbc_mp4d_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file u96v2_sbc_mp4d_wrapper_methodology_drc_routed.rpt -pb u96v2_sbc_mp4d_wrapper_methodology_drc_routed.pb -rpx u96v2_sbc_mp4d_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/impl_1/u96v2_sbc_mp4d_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file u96v2_sbc_mp4d_wrapper_power_routed.rpt -pb u96v2_sbc_mp4d_wrapper_power_summary_routed.pb -rpx u96v2_sbc_mp4d_wrapper_power_routed.rpx
Command: report_power -file u96v2_sbc_mp4d_wrapper_power_routed.rpt -pb u96v2_sbc_mp4d_wrapper_power_summary_routed.pb -rpx u96v2_sbc_mp4d_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
124 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4721.195 ; gain = 0.000 ; free physical = 7671 ; free virtual = 27445
INFO: [runtcl-4] Executing : report_route_status -file u96v2_sbc_mp4d_wrapper_route_status.rpt -pb u96v2_sbc_mp4d_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file u96v2_sbc_mp4d_wrapper_timing_summary_routed.rpt -pb u96v2_sbc_mp4d_wrapper_timing_summary_routed.pb -rpx u96v2_sbc_mp4d_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file u96v2_sbc_mp4d_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file u96v2_sbc_mp4d_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file u96v2_sbc_mp4d_wrapper_bus_skew_routed.rpt -pb u96v2_sbc_mp4d_wrapper_bus_skew_routed.pb -rpx u96v2_sbc_mp4d_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force u96v2_sbc_mp4d_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell u96v2_sbc_mp4d_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell u96v2_sbc_mp4d_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC RTSTAT-10] No routable loads: 8 net(s) have no routable loads. The problem bus(es) and/or net(s) are u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[3], u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[7], u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[9], u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[11], u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[24], u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[25], u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[28], and u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[29].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./u96v2_sbc_mp4d_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4721.195 ; gain = 0.000 ; free physical = 7621 ; free virtual = 27402
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 15:28:45 2023...
