
ubuntu-preinstalled/sg_rep_zones:     file format elf32-littlearm


Disassembly of section .init:

000009f8 <.init>:
 9f8:	push	{r3, lr}
 9fc:	bl	15a0 <set_scsi_pt_cdb@plt+0x9ec>
 a00:	pop	{r3, pc}

Disassembly of section .plt:

00000a04 <get_scsi_pt_os_err@plt-0x14>:
 a04:	push	{lr}		; (str lr, [sp, #-4]!)
 a08:	ldr	lr, [pc, #4]	; a14 <get_scsi_pt_os_err@plt-0x4>
 a0c:	add	lr, pc, lr
 a10:	ldr	pc, [lr, #8]!
 a14:	andeq	r2, r1, ip, lsr #10

00000a18 <get_scsi_pt_os_err@plt>:
 a18:	add	ip, pc, #0, 12
 a1c:	add	ip, ip, #73728	; 0x12000
 a20:	ldr	pc, [ip, #1324]!	; 0x52c

00000a24 <sg_set_binary_mode@plt>:
 a24:	add	ip, pc, #0, 12
 a28:	add	ip, ip, #73728	; 0x12000
 a2c:	ldr	pc, [ip, #1316]!	; 0x524

00000a30 <__cxa_finalize@plt>:
 a30:	add	ip, pc, #0, 12
 a34:	add	ip, ip, #73728	; 0x12000
 a38:	ldr	pc, [ip, #1308]!	; 0x51c

00000a3c <set_scsi_pt_data_in@plt>:
 a3c:	add	ip, pc, #0, 12
 a40:	add	ip, ip, #73728	; 0x12000
 a44:	ldr	pc, [ip, #1300]!	; 0x514

00000a48 <free@plt>:
 a48:	add	ip, pc, #0, 12
 a4c:	add	ip, ip, #73728	; 0x12000
 a50:	ldr	pc, [ip, #1292]!	; 0x50c

00000a54 <construct_scsi_pt_obj@plt>:
 a54:	add	ip, pc, #0, 12
 a58:	add	ip, ip, #73728	; 0x12000
 a5c:	ldr	pc, [ip, #1284]!	; 0x504

00000a60 <sg_cmds_close_device@plt>:
 a60:	add	ip, pc, #0, 12
 a64:	add	ip, ip, #73728	; 0x12000
 a68:	ldr	pc, [ip, #1276]!	; 0x4fc

00000a6c <__stack_chk_fail@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #73728	; 0x12000
 a74:	ldr	pc, [ip, #1268]!	; 0x4f4

00000a78 <pr2serr@plt>:
 a78:			; <UNDEFINED> instruction: 0xe7fd4778
 a7c:	add	ip, pc, #0, 12
 a80:	add	ip, ip, #73728	; 0x12000
 a84:	ldr	pc, [ip, #1256]!	; 0x4e8

00000a88 <perror@plt>:
 a88:	add	ip, pc, #0, 12
 a8c:	add	ip, ip, #73728	; 0x12000
 a90:	ldr	pc, [ip, #1248]!	; 0x4e0

00000a94 <hex2stdout@plt>:
 a94:	add	ip, pc, #0, 12
 a98:	add	ip, ip, #73728	; 0x12000
 a9c:	ldr	pc, [ip, #1240]!	; 0x4d8

00000aa0 <puts@plt>:
 aa0:	add	ip, pc, #0, 12
 aa4:	add	ip, ip, #73728	; 0x12000
 aa8:	ldr	pc, [ip, #1232]!	; 0x4d0

00000aac <__libc_start_main@plt>:
 aac:	add	ip, pc, #0, 12
 ab0:	add	ip, ip, #73728	; 0x12000
 ab4:	ldr	pc, [ip, #1224]!	; 0x4c8

00000ab8 <__gmon_start__@plt>:
 ab8:	add	ip, pc, #0, 12
 abc:	add	ip, ip, #73728	; 0x12000
 ac0:	ldr	pc, [ip, #1216]!	; 0x4c0

00000ac4 <getopt_long@plt>:
 ac4:	add	ip, pc, #0, 12
 ac8:	add	ip, ip, #73728	; 0x12000
 acc:	ldr	pc, [ip, #1208]!	; 0x4b8

00000ad0 <sg_get_num_nomult@plt>:
 ad0:	add	ip, pc, #0, 12
 ad4:	add	ip, ip, #73728	; 0x12000
 ad8:	ldr	pc, [ip, #1200]!	; 0x4b0

00000adc <sg_if_can2stderr@plt>:
 adc:	add	ip, pc, #0, 12
 ae0:	add	ip, ip, #73728	; 0x12000
 ae4:	ldr	pc, [ip, #1192]!	; 0x4a8

00000ae8 <do_scsi_pt@plt>:
 ae8:	add	ip, pc, #0, 12
 aec:	add	ip, ip, #73728	; 0x12000
 af0:	ldr	pc, [ip, #1184]!	; 0x4a0

00000af4 <snprintf@plt>:
 af4:	add	ip, pc, #0, 12
 af8:	add	ip, ip, #73728	; 0x12000
 afc:	ldr	pc, [ip, #1176]!	; 0x498

00000b00 <destruct_scsi_pt_obj@plt>:
 b00:	add	ip, pc, #0, 12
 b04:	add	ip, ip, #73728	; 0x12000
 b08:	ldr	pc, [ip, #1168]!	; 0x490

00000b0c <putchar@plt>:
 b0c:	add	ip, pc, #0, 12
 b10:	add	ip, ip, #73728	; 0x12000
 b14:	ldr	pc, [ip, #1160]!	; 0x488

00000b18 <__printf_chk@plt>:
 b18:	add	ip, pc, #0, 12
 b1c:	add	ip, ip, #73728	; 0x12000
 b20:	ldr	pc, [ip, #1152]!	; 0x480

00000b24 <sg_get_llnum@plt>:
 b24:	add	ip, pc, #0, 12
 b28:	add	ip, ip, #73728	; 0x12000
 b2c:	ldr	pc, [ip, #1144]!	; 0x478

00000b30 <get_scsi_pt_resid@plt>:
 b30:	add	ip, pc, #0, 12
 b34:	add	ip, ip, #73728	; 0x12000
 b38:	ldr	pc, [ip, #1136]!	; 0x470

00000b3c <sg_convert_errno@plt>:
 b3c:	add	ip, pc, #0, 12
 b40:	add	ip, ip, #73728	; 0x12000
 b44:	ldr	pc, [ip, #1128]!	; 0x468

00000b48 <set_scsi_pt_sense@plt>:
 b48:	add	ip, pc, #0, 12
 b4c:	add	ip, ip, #73728	; 0x12000
 b50:	ldr	pc, [ip, #1120]!	; 0x460

00000b54 <safe_strerror@plt>:
 b54:	add	ip, pc, #0, 12
 b58:	add	ip, ip, #73728	; 0x12000
 b5c:	ldr	pc, [ip, #1112]!	; 0x458

00000b60 <sg_cmds_process_resp@plt>:
 b60:	add	ip, pc, #0, 12
 b64:	add	ip, ip, #73728	; 0x12000
 b68:	ldr	pc, [ip, #1104]!	; 0x450

00000b6c <sg_get_category_sense_str@plt>:
 b6c:	add	ip, pc, #0, 12
 b70:	add	ip, ip, #73728	; 0x12000
 b74:	ldr	pc, [ip, #1096]!	; 0x448

00000b78 <sg_get_num@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #73728	; 0x12000
 b80:	ldr	pc, [ip, #1088]!	; 0x440

00000b84 <sg_cmds_open_device@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #73728	; 0x12000
 b8c:	ldr	pc, [ip, #1080]!	; 0x438

00000b90 <sg_memalign@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #73728	; 0x12000
 b98:	ldr	pc, [ip, #1072]!	; 0x430

00000b9c <abort@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #73728	; 0x12000
 ba4:	ldr	pc, [ip, #1064]!	; 0x428

00000ba8 <__snprintf_chk@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #73728	; 0x12000
 bb0:	ldr	pc, [ip, #1056]!	; 0x420

00000bb4 <set_scsi_pt_cdb@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #73728	; 0x12000
 bbc:	ldr	pc, [ip, #1048]!	; 0x418

Disassembly of section .text:

00000bc0 <.text>:
     bc0:	svcmi	0x00f0e92d
     bc4:	stceq	0, cr15, [r0], {79}	; 0x4f
     bc8:	blhi	bc084 <set_scsi_pt_cdb@plt+0xbb4d0>
     bcc:			; <UNDEFINED> instruction: 0xf8df4605
     bd0:			; <UNDEFINED> instruction: 0x460e2870
     bd4:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     bd8:	ldrbtmi	r4, [sl], #-1761	; 0xfffff91f
     bdc:	stmdage	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     be0:			; <UNDEFINED> instruction: 0xf8dfb0af
     be4:	ldrbtmi	fp, [sl], #2152	; 0x868
     be8:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
     bec:	eorsgt	pc, ip, sp, asr #17
     bf0:			; <UNDEFINED> instruction: 0xf8cd44fb
     bf4:			; <UNDEFINED> instruction: 0x4667c01c
     bf8:	eorsgt	pc, r8, sp, asr #17
     bfc:			; <UNDEFINED> instruction: 0xcc08e9cd
     c00:	andsgt	pc, r4, sp, asr #17
     c04:	eorgt	pc, r8, sp, asr #17
     c08:	eorsgt	pc, r0, sp, asr #17
     c0c:	eorsgt	pc, r4, sp, asr #17
     c10:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
     c14:			; <UNDEFINED> instruction: 0xf04f932d
     c18:			; <UNDEFINED> instruction: 0xf8df0300
     c1c:			; <UNDEFINED> instruction: 0xf8cd3834
     c20:	ldrbtmi	ip, [fp], #-68	; 0xffffffbc
     c24:	eorgt	pc, ip, sp, asr #17
     c28:	ldrtmi	r9, [r1], -r6, lsl #6
     c2c:			; <UNDEFINED> instruction: 0x465a4653
     c30:			; <UNDEFINED> instruction: 0xf8cd4628
     c34:	strcs	r8, [r0], #-0
     c38:			; <UNDEFINED> instruction: 0xf7ff9412
     c3c:	mcrrne	15, 4, lr, r1, cr4
     c40:	addhi	pc, r9, r0
     c44:	teqeq	pc, r0, lsr #3	; <UNPREDICTABLE>
     c48:	ldmdale	r3, {r0, r1, r2, r4, r5, r8, fp, sp}^
     c4c:			; <UNDEFINED> instruction: 0xf001e8df
     c50:	subspl	r5, r2, #-536870908	; 0xe0000004
     c54:	subspl	r5, r2, #536870917	; 0x20000005
     c58:	subspl	r2, r2, #-2147483628	; 0x80000014
     c5c:	subspl	r5, r2, #536870917	; 0x20000005
     c60:	mrcne	2, 2, r5, cr2, cr2, {2}
     c64:	blmi	14955b4 <set_scsi_pt_cdb@plt+0x1494a00>
     c68:	subspl	r5, r2, #536870917	; 0x20000005
     c6c:	subspl	r5, r2, #536870917	; 0x20000005
     c70:	subspl	r5, r2, #536870917	; 0x20000005
     c74:	subspl	r5, r2, #536870917	; 0x20000005
     c78:	subspl	r4, r2, #1312	; 0x520
     c7c:	eorspl	r5, r8, #536870917	; 0x20000005
     c80:	cfldr64ne	mvdx2, [r2], {40}	; 0x28
     c84:	lfmvs	f5, 2, [r2, #-460]	; 0xfffffe34
     c88:	strb	r2, [lr, r1, lsl #14]
     c8c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     c90:	blls	23abc4 <set_scsi_pt_cdb@plt+0x23a010>
     c94:	movwls	r3, #33537	; 0x8301
     c98:	movwcs	lr, #6087	; 0x17c7
     c9c:	strb	r9, [r4, sp, lsl #6]
     ca0:			; <UNDEFINED> instruction: 0xf8df9a06
     ca4:	ldmpl	r3, {r4, r5, r7, r8, r9, sl, ip, sp}^
     ca8:			; <UNDEFINED> instruction: 0xf7ff6818
     cac:	ldmdacs	pc!, {r1, r4, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
     cb0:	ldmible	sl!, {r1, r2, r3, ip, pc}
     cb4:	sbfxeq	pc, pc, #17, #1
     cb8:			; <UNDEFINED> instruction: 0xf7ff4478
     cbc:	eor	lr, r1, r0, ror #29
     cc0:			; <UNDEFINED> instruction: 0xf8df9a06
     cc4:	ldmpl	r3, {r4, r7, r8, r9, sl, ip, sp}^
     cc8:			; <UNDEFINED> instruction: 0xf7ff6818
     ccc:			; <UNDEFINED> instruction: 0xf5b0ef56
     cd0:	andls	r1, r9, r0, lsl #31
     cd4:			; <UNDEFINED> instruction: 0xf8dfd9a9
     cd8:	vst1.32	{d16}, [pc], r4
     cdc:	ldrbtmi	r1, [r8], #-384	; 0xfffffe80
     ce0:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     ce4:	movwcs	lr, #4110	; 0x100e
     ce8:	ldr	r9, [lr, sl, lsl #6]
     cec:	movwcc	r9, #6917	; 0x1b05
     cf0:	ldr	r9, [sl, r5, lsl #6]
     cf4:			; <UNDEFINED> instruction: 0xf8df4601
     cf8:	ldrbtmi	r0, [r8], #-1896	; 0xfffff898
     cfc:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
     d00:	ldc2	0, cr15, [r2]
     d04:	movwls	r2, #21249	; 0x5301
     d08:	smmlscs	r8, pc, r8, pc	; <UNPREDICTABLE>
     d0c:			; <UNDEFINED> instruction: 0x3734f8df
     d10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     d14:	blls	b5ad84 <set_scsi_pt_cdb@plt+0xb5a1d0>
     d18:			; <UNDEFINED> instruction: 0xf040405a
     d1c:	stmdals	r5, {r0, r1, r2, r3, r4, r5, r6, r8, r9, pc}
     d20:	ldc	0, cr11, [sp], #188	; 0xbc
     d24:	pop	{r1, r8, r9, fp, pc}
     d28:	blls	1e4cf0 <set_scsi_pt_cdb@plt+0x1e413c>
     d2c:	movwls	r3, #29441	; 0x7301
     d30:	movwls	r2, #49921	; 0xc301
     d34:	bls	1bab20 <set_scsi_pt_cdb@plt+0x1b9f6c>
     d38:			; <UNDEFINED> instruction: 0x3718f8df
     d3c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     d40:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
     d44:	svclt	0x00081c4a
     d48:	svccc	0x00fff1b0
     d4c:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
     d50:	tstls	pc, fp
     d54:	bls	1bab00 <set_scsi_pt_cdb@plt+0x1b9f4c>
     d58:			; <UNDEFINED> instruction: 0x370cf8df
     d5c:			; <UNDEFINED> instruction: 0xf8529c0b
     d60:			; <UNDEFINED> instruction: 0xf8daa003
     d64:	adcmi	r2, sl, #0
     d68:	sbcshi	pc, pc, r0, asr #5
     d6c:	bleq	3ceb0 <set_scsi_pt_cdb@plt+0x3c2fc>
     d70:	orrlt	r9, fp, ip, lsl #22
     d74:	orrslt	r9, r3, sl, lsl #22
     d78:	usateq	pc, #16, pc, asr #17	; <UNPREDICTABLE>
     d7c:			; <UNDEFINED> instruction: 0xf7ff4478
     d80:			; <UNDEFINED> instruction: 0xf8dfee7e
     d84:	movwcs	r1, #1772	; 0x6ec
     d88:	usateq	pc, #8, pc, asr #17	; <UNPREDICTABLE>
     d8c:	movwls	r4, #21625	; 0x5479
     d90:			; <UNDEFINED> instruction: 0xf7ff4478
     d94:			; <UNDEFINED> instruction: 0xe7b7ee74
     d98:	blcs	279c8 <set_scsi_pt_cdb@plt+0x26e14>
     d9c:	blls	175568 <set_scsi_pt_cdb@plt+0x1749b4>
     da0:			; <UNDEFINED> instruction: 0xf0402b00
     da4:			; <UNDEFINED> instruction: 0xf1bb80ef
     da8:			; <UNDEFINED> instruction: 0xf0000f00
     dac:	cmnlt	r7, fp, ror #2
     db0:			; <UNDEFINED> instruction: 0xf7ff2001
     db4:	stmdacs	r0, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
     db8:			; <UNDEFINED> instruction: 0xf8dfda07
     dbc:	movwcs	r0, #63164	; 0xf6bc
     dc0:	ldrbtmi	r9, [r8], #-773	; 0xfffffcfb
     dc4:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     dc8:	bls	1fac48 <set_scsi_pt_cdb@plt+0x1fa094>
     dcc:	ldrbmi	r4, [r8], -r9, asr #12
     dd0:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
     dd4:	beq	3d49c <set_scsi_pt_cdb@plt+0x3c8e8>
     dd8:	rschi	pc, r9, r0, asr #5
     ddc:	bge	467a08 <set_scsi_pt_cdb@plt+0x466e54>
     de0:	blcs	91e8 <set_scsi_pt_cdb@plt+0x8634>
     de4:	sadd16mi	fp, r8, r8
     de8:	svclt	0x00089b07
     dec:	andpl	pc, r0, pc, asr #8
     df0:	blcs	e4e1c <set_scsi_pt_cdb@plt+0xe4268>
     df4:	movwcs	fp, #4052	; 0xfd4
     df8:			; <UNDEFINED> instruction: 0xf7ff2301
     dfc:	strmi	lr, [r6], -sl, asr #29
     e00:			; <UNDEFINED> instruction: 0xf0002800
     e04:			; <UNDEFINED> instruction: 0xf8df80ac
     e08:	blt	8ca7e0 <set_scsi_pt_cdb@plt+0x8c9c2c>
     e0c:	vldrge.16	s18, [r5, #-30]	; 0xffffffe2	; <UNPREDICTABLE>
     e10:	tstls	r3, #2046820352	; 0x7a000000
     e14:	strbmi	fp, [r4], ip, lsl #20
     e18:	ldrls	ip, [r2], #-2575	; 0xfffff5f1
     e1c:			; <UNDEFINED> instruction: 0xf89d9c09
     e20:	stm	r5, {r3, r4, r5, sp, lr, pc}
     e24:	blt	900e68 <set_scsi_pt_cdb@plt+0x9002b4>
     e28:			; <UNDEFINED> instruction: 0x0003e8bc
     e2c:			; <UNDEFINED> instruction: 0xf8cd9b0d
     e30:			; <UNDEFINED> instruction: 0xf8cd405e
     e34:			; <UNDEFINED> instruction: 0xf8cd0056
     e38:	qaddlt	r1, sl, fp
     e3c:	cdpeq	0, 7, cr15, cr15, cr14, {3}
     e40:			; <UNDEFINED> instruction: 0xf88d9b07
     e44:	blcs	38fd4 <set_scsi_pt_cdb@plt+0x38420>
     e48:	sbcshi	pc, r0, r0, asr #32
     e4c:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     e50:	stmdacs	r0, {r2, r9, sl, lr}
     e54:	rschi	pc, r4, #0
     e58:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
     e5c:	andscs	r4, r0, #42991616	; 0x2900000
     e60:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     e64:	subcs	r4, r0, #76546048	; 0x4900000
     e68:			; <UNDEFINED> instruction: 0xf7ff4620
     e6c:			; <UNDEFINED> instruction: 0xf8ddee6e
     e70:	ldrtmi	fp, [r1], -r4, lsr #32
     e74:	ldrbmi	r4, [sl], -r0, lsr #12
     e78:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
     e7c:	eorscs	r9, ip, #448	; 0x1c0
     e80:			; <UNDEFINED> instruction: 0x46204651
     e84:			; <UNDEFINED> instruction: 0xf7ff462b
     e88:	tstcs	r1, r0, lsr lr
     e8c:	ldrbmi	r9, [fp], -r1, lsl #2
     e90:	strbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
     e94:	andls	pc, r0, sp, asr #17
     e98:			; <UNDEFINED> instruction: 0xf8cd4479
     e9c:	strls	r8, [r2, #-12]
     ea0:	strtmi	r4, [r0], -r2, lsl #12
     ea4:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
     ea8:			; <UNDEFINED> instruction: 0xf0001c43
     eac:	ldrdcc	r8, [r2], -fp
     eb0:	adcshi	pc, r7, r0
     eb4:			; <UNDEFINED> instruction: 0xf7ff4620
     eb8:			; <UNDEFINED> instruction: 0x4603ee3c
     ebc:	ldrmi	r4, [ip], -r0, lsr #12
     ec0:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
     ec4:	blne	727af0 <set_scsi_pt_cdb@plt+0x726f3c>
     ec8:			; <UNDEFINED> instruction: 0xf3402c03
     ecc:	ldmdavs	r3!, {r0, r3, r7, r9, pc}
     ed0:	movtcc	fp, #2587	; 0xa1b
     ed4:	addsmi	r9, ip, #402653184	; 0x18000000
     ed8:	sbchi	pc, fp, r0, lsl #5
     edc:	blcs	27b00 <set_scsi_pt_cdb@plt+0x26f4c>
     ee0:	svccs	0x0000d148
     ee4:	rschi	pc, fp, r0, asr #32
     ee8:			; <UNDEFINED> instruction: 0xf0339b08
     eec:			; <UNDEFINED> instruction: 0xf0000202
     ef0:	blcs	612f8 <set_scsi_pt_cdb@plt+0x60744>
     ef4:	ldrtmi	r4, [r0], -r1, lsr #12
     ef8:	ldrmi	fp, [sl], -ip, lsl #30
     efc:	rscscc	pc, pc, #79	; 0x4f
     f00:	stcl	7, cr15, [r8, #1020]	; 0x3fc
     f04:	tstlt	r8, r1, lsl r8
     f08:	ldc	7, cr15, [lr, #1020]	; 0x3fc
     f0c:			; <UNDEFINED> instruction: 0xf7ff4650
     f10:	stmdacs	r0, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
     f14:	sbchi	pc, r0, r0, asr #5
     f18:	blcs	27b3c <set_scsi_pt_cdb@plt+0x26f88>
     f1c:	blls	175008 <set_scsi_pt_cdb@plt+0x174454>
     f20:	svclt	0x00b82b00
     f24:	movwls	r2, #21347	; 0x5363
     f28:	mrrcne	6, 14, lr, r3, cr14
     f2c:	eorlt	pc, r2, r6, asr r8	; <UNPREDICTABLE>
     f30:			; <UNDEFINED> instruction: 0xf8ca42ab
     f34:			; <UNDEFINED> instruction: 0xf6bf3000
     f38:			; <UNDEFINED> instruction: 0xf8dfaf1b
     f3c:	ldrbtmi	r4, [ip], #-1352	; 0xfffffab8
     f40:	eorne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
     f44:			; <UNDEFINED> instruction: 0xf7ff4620
     f48:			; <UNDEFINED> instruction: 0xf8daed9a
     f4c:	movwcc	r3, #4096	; 0x1000
     f50:	andcc	pc, r0, sl, asr #17
     f54:	blle	ffcd1a08 <set_scsi_pt_cdb@plt+0xffcd0e54>
     f58:	blx	fe1bcf62 <set_scsi_pt_cdb@plt+0xfe1bc3ae>
     f5c:			; <UNDEFINED> instruction: 0xf8dfe6d2
     f60:	stmdbls	r9, {r3, r5, r8, sl}
     f64:			; <UNDEFINED> instruction: 0xf7ff4478
     f68:	andcs	lr, ip, sl, lsl #27
     f6c:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
     f70:	strb	r9, [r9], r5
     f74:	ldreq	pc, [r4, #-2271]	; 0xfffff721
     f78:	stmdbls	r6, {r1, r5, r9, sl, lr}
     f7c:			; <UNDEFINED> instruction: 0xf7ff4478
     f80:			; <UNDEFINED> instruction: 0xe7aeed7e
     f84:			; <UNDEFINED> instruction: 0xd1232b01
     f88:	blx	1bbcf92 <set_scsi_pt_cdb@plt+0x1bbc3de>
     f8c:	movwls	r2, #21248	; 0x5300
     f90:			; <UNDEFINED> instruction: 0xf8dfe6ba
     f94:	stmdbls	r5, {r2, r3, r4, r5, r6, r7, sl}
     f98:			; <UNDEFINED> instruction: 0xf7ff4478
     f9c:	stmdacs	r0, {r5, r7, r8, sl, fp, sp, lr, pc}
     fa0:			; <UNDEFINED> instruction: 0xf8dfd1bd
     fa4:	ldrbtmi	r0, [r8], #-1264	; 0xfffffb10
     fa8:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
     fac:	blls	1fae90 <set_scsi_pt_cdb@plt+0x1fa2dc>
     fb0:	beq	3d6e0 <set_scsi_pt_cdb@plt+0x3cb2c>
     fb4:	blcs	128fc <set_scsi_pt_cdb@plt+0x11d48>
     fb8:	addhi	pc, sl, r0, asr #32
     fbc:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
     fc0:	andls	r9, r5, r1, lsl fp
     fc4:	rscle	r2, r4, r0, lsl #22
     fc8:			; <UNDEFINED> instruction: 0xf7ff4618
     fcc:			; <UNDEFINED> instruction: 0xe7a3ed3e
     fd0:	strbeq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     fd4:	movwls	r2, #21248	; 0x5300
     fd8:			; <UNDEFINED> instruction: 0xf7ff4478
     fdc:			; <UNDEFINED> instruction: 0xe693ed50
     fe0:	ldrteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     fe4:			; <UNDEFINED> instruction: 0xf7ff4478
     fe8:	str	lr, [fp], sl, asr #26
     fec:	ldrteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
     ff0:			; <UNDEFINED> instruction: 0xf8df462c
     ff4:			; <UNDEFINED> instruction: 0xf04f94b0
     ff8:	ldrbtmi	r0, [r8], #-2816	; 0xfffff500
     ffc:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1000:			; <UNDEFINED> instruction: 0xf81444f9
    1004:			; <UNDEFINED> instruction: 0xf10b1b01
    1008:	strbmi	r0, [r8], -r1, lsl #22
    100c:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1010:	svceq	0x0010f1bb
    1014:			; <UNDEFINED> instruction: 0xf8dfd1f5
    1018:	ldrbtmi	r0, [r8], #-1168	; 0xfffffb70
    101c:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1020:	ldcls	7, cr14, [r2, #-80]	; 0xffffffb0
    1024:	tsteq	r4, #1073741865	; 0x40000029	; <UNPREDICTABLE>
    1028:			; <UNDEFINED> instruction: 0xf67f2b01
    102c:	strtmi	sl, [r0], -r3, asr #30
    1030:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1034:	strtmi	r4, [r0], -r3, lsl #12
    1038:			; <UNDEFINED> instruction: 0xf7ff461c
    103c:	stccs	13, cr14, [r0, #-392]	; 0xfffffe78
    1040:	svcge	0x0040f43f
    1044:	andsle	r2, r6, r9, lsl #26
    1048:	strbmi	r9, [sl], -r7, lsl #22
    104c:			; <UNDEFINED> instruction: 0x46282150
    1050:	stc	7, cr15, [ip, #1020]	; 0x3fc
    1054:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1058:	strls	r4, [r5, #-1609]	; 0xfffff9b7
    105c:			; <UNDEFINED> instruction: 0xf7ff4478
    1060:	strb	lr, [pc, -lr, lsl #26]
    1064:			; <UNDEFINED> instruction: 0xf7ff4620
    1068:			; <UNDEFINED> instruction: 0xf7ffecd8
    106c:	strmi	lr, [r5], -r8, ror #26
    1070:	stcls	7, cr14, [r6], {221}	; 0xdd
    1074:			; <UNDEFINED> instruction: 0xf8dfe735
    1078:	strls	r0, [r5, #-1080]	; 0xfffffbc8
    107c:			; <UNDEFINED> instruction: 0xf7ff4478
    1080:			; <UNDEFINED> instruction: 0xe73fecfe
    1084:	strteq	pc, [ip], #-2271	; 0xfffff721
    1088:	movwls	r2, #21249	; 0x5301
    108c:			; <UNDEFINED> instruction: 0xf7ff4478
    1090:			; <UNDEFINED> instruction: 0xf000ecf6
    1094:	ldrt	pc, [r7], -r9, ror #21	; <UNPREDICTABLE>
    1098:	strtmi	r4, [r0], -r4, asr #4
    109c:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    10a0:			; <UNDEFINED> instruction: 0xf8df4601
    10a4:	ldrbtmi	r0, [r8], #-1044	; 0xfffffbec
    10a8:	stcl	7, cr15, [r8], #1020	; 0x3fc
    10ac:	blcs	27cc8 <set_scsi_pt_cdb@plt+0x27114>
    10b0:	svcge	0x0032f47f
    10b4:			; <UNDEFINED> instruction: 0xf7ff4620
    10b8:	andls	lr, r5, r2, asr #26
    10bc:	strcs	lr, [r0, #-1836]	; 0xfffff8d4
    10c0:	ldclpl	0, cr14, [r0, #-12]!
    10c4:			; <UNDEFINED> instruction: 0xf7ff3501
    10c8:	adcmi	lr, ip, #2176	; 0x880
    10cc:			; <UNDEFINED> instruction: 0xe719dcf9
    10d0:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    10d4:			; <UNDEFINED> instruction: 0x46024659
    10d8:	ldrbtmi	r4, [r8], #-2296	; 0xfffff708
    10dc:	stcl	7, cr15, [lr], {255}	; 0xff
    10e0:			; <UNDEFINED> instruction: 0xf7ff4650
    10e4:	blls	47c59c <set_scsi_pt_cdb@plt+0x47b9e8>
    10e8:	blcs	25104 <set_scsi_pt_cdb@plt+0x24550>
    10ec:	svcge	0x006cf47f
    10f0:	ldmmi	r3!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
    10f4:			; <UNDEFINED> instruction: 0xf7ff4478
    10f8:	ldccs	12, cr14, [pc], #-848	; db0 <set_scsi_pt_cdb@plt+0x1fc>
    10fc:	orrhi	pc, r6, r0, asr #6
    1100:	andcs	r7, r1, r2, lsr r9
    1104:	ldrtmi	r4, [fp], pc, ror #23
    1108:	andeq	pc, pc, #2
    110c:	ldrbtmi	r4, [fp], #-2542	; 0xfffff612
    1110:	strbeq	pc, [r0, -r6, lsl #2]	; <UNPREDICTABLE>
    1114:			; <UNDEFINED> instruction: 0xf8534479
    1118:			; <UNDEFINED> instruction: 0xf7ff3022
    111c:			; <UNDEFINED> instruction: 0x4632ecfe
    1120:	svceq	0x0008f852
    1124:	cdpmi	6, 14, cr4, cr9, cr3, {2}
    1128:	ldrbtmi	r6, [lr], #-2129	; 0xfffff7af
    112c:	ldrbtmi	r4, [sl], #-2792	; 0xfffff518
    1130:	stmibmi	r8!, {r0, r1, r8, r9, lr, pc}^
    1134:	cdp	0, 0, cr2, cr8, cr1, {0}
    1138:	ldmib	sp, {r4, r9, fp, sp}^
    113c:	ldrbtmi	r3, [r9], #-530	; 0xfffffdee
    1140:	blt	4af9b4 <set_scsi_pt_cdb@plt+0x4aee00>
    1144:	stcl	7, cr15, [r8], #1020	; 0x3fc
    1148:			; <UNDEFINED> instruction: 0xf1a44ae3
    114c:	ldrbtmi	r0, [sl], #-832	; 0xfffffcc0
    1150:	movwls	r1, #37275	; 0x919b
    1154:	bcs	fe43c97c <set_scsi_pt_cdb@plt+0xfe43bdc8>
    1158:	ldrmi	r9, [fp, #2825]	; 0xb09
    115c:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
    1160:			; <UNDEFINED> instruction: 0x4631465a
    1164:			; <UNDEFINED> instruction: 0xf7ff2001
    1168:	blls	23c4d0 <set_scsi_pt_cdb@plt+0x23b91c>
    116c:			; <UNDEFINED> instruction: 0xf0402b00
    1170:	ldmdavc	sl!, {r1, r2, r7, pc}
    1174:			; <UNDEFINED> instruction: 0xf002787d
    1178:	bcs	819bc <set_scsi_pt_cdb@plt+0x80e08>
    117c:	ldrne	lr, [r5, #-2639]	; 0xfffff5b1
    1180:	msrhi	CPSR_fxc, r0
    1184:			; <UNDEFINED> instruction: 0xf0002a03
    1188:	bcs	61624 <set_scsi_pt_cdb@plt+0x60a70>
    118c:			; <UNDEFINED> instruction: 0xf8dfd07e
    1190:	cmpcs	r0, #76, 6	; 0x30000001
    1194:	andls	r4, r1, #26214400	; 0x1900000
    1198:	andcs	r4, r1, #252, 8	; 0xfc000000
    119c:			; <UNDEFINED> instruction: 0xf8cd4648
    11a0:			; <UNDEFINED> instruction: 0xf7ffc000
    11a4:	stmibmi	lr, {r1, r8, sl, fp, sp, lr, pc}^
    11a8:	andcs	r4, r1, sl, asr #12
    11ac:			; <UNDEFINED> instruction: 0xf7ff4479
    11b0:	stccs	12, cr14, [pc, #-720]	; ee8 <set_scsi_pt_cdb@plt+0x334>
    11b4:	ldm	pc, {r0, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    11b8:	sbceq	pc, r8, r5, lsl r0	; <UNPREDICTABLE>
    11bc:	sbceq	r0, r5, pc, lsr r1
    11c0:	adcseq	r0, pc, r2, asr #1
    11c4:	andseq	r0, r0, r0, lsl r0
    11c8:	andseq	r0, r0, r0, lsl r0
    11cc:	andseq	r0, r0, r0, lsl r0
    11d0:	andseq	r0, r0, r0, lsl r0
    11d4:	ldrhteq	r0, [r9], ip
    11d8:			; <UNDEFINED> instruction: 0xf8df00a9
    11dc:	cmpcs	r0, #8, 6	; 0x20000000
    11e0:	andcs	r4, r1, #26214400	; 0x1900000
    11e4:			; <UNDEFINED> instruction: 0x464844fc
    11e8:			; <UNDEFINED> instruction: 0xf8cd9501
    11ec:			; <UNDEFINED> instruction: 0xf7ffc000
    11f0:	mrc	12, 0, lr, cr8, cr12, {6}
    11f4:			; <UNDEFINED> instruction: 0x464a1a10
    11f8:			; <UNDEFINED> instruction: 0xf7ff2001
    11fc:	ldmdavc	sl!, {r1, r2, r3, r7, sl, fp, sp, lr, pc}^
    1200:	bne	fe43ca68 <set_scsi_pt_cdb@plt+0xfe43beb4>
    1204:	vaddl.u8	q9, d2, d1
    1208:			; <UNDEFINED> instruction: 0xf7ff0240
    120c:	ldmdavc	sl!, {r1, r2, r7, sl, fp, sp, lr, pc}^
    1210:			; <UNDEFINED> instruction: 0x200149b5
    1214:	ldrbtmi	r4, [r9], #-2
    1218:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    121c:			; <UNDEFINED> instruction: 0xf852463a
    1220:	strbmi	r0, [r3], -r8, lsl #30
    1224:	movwgt	r6, #14417	; 0x3851
    1228:	ldmib	sp, {r0, sp}^
    122c:	stmibmi	pc!, {r1, r4, r9, ip, sp}	; <UNPREDICTABLE>
    1230:	blt	4afaa4 <set_scsi_pt_cdb@plt+0x4aeef0>
    1234:			; <UNDEFINED> instruction: 0xf7ff4479
    1238:			; <UNDEFINED> instruction: 0x463aec70
    123c:	svceq	0x0010f852
    1240:	ldmdavs	r1, {r0, r1, r6, r9, sl, lr}^
    1244:	andcs	ip, r1, r3, lsl #6
    1248:	andscc	lr, r2, #3620864	; 0x374000
    124c:	blt	6d38f4 <set_scsi_pt_cdb@plt+0x6d2d40>
    1250:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    1254:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1258:			; <UNDEFINED> instruction: 0xf852463a
    125c:			; <UNDEFINED> instruction: 0x46430f18
    1260:	movwgt	r6, #14417	; 0x3851
    1264:	ldmib	sp, {r0, sp}^
    1268:	stmibmi	r2!, {r1, r4, r9, ip, sp}
    126c:	blt	4afae0 <set_scsi_pt_cdb@plt+0x4aef2c>
    1270:			; <UNDEFINED> instruction: 0xf7ff4479
    1274:			; <UNDEFINED> instruction: 0xf10bec52
    1278:	strbcc	r0, [r0, -r1, lsl #22]
    127c:			; <UNDEFINED> instruction: 0xf04fe76c
    1280:			; <UNDEFINED> instruction: 0x462132ff
    1284:			; <UNDEFINED> instruction: 0xf7ff4638
    1288:	ldrb	lr, [r4, r6, lsl #24]!
    128c:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
    1290:	blcs	27eb4 <set_scsi_pt_cdb@plt+0x27300>
    1294:			; <UNDEFINED> instruction: 0xf8dfd069
    1298:	cmpcs	r0, #100, 4	; 0x40000006
    129c:	andls	r4, r2, #26214400	; 0x1900000
    12a0:	strdls	r4, [r1], -ip
    12a4:	strbmi	r2, [r8], -r1, lsl #4
    12a8:	andgt	pc, r0, sp, asr #17
    12ac:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    12b0:			; <UNDEFINED> instruction: 0x464a4993
    12b4:	ldrbtmi	r2, [r9], #-1
    12b8:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    12bc:	stmle	ip, {r0, r1, r2, r3, r8, sl, fp, sp}
    12c0:			; <UNDEFINED> instruction: 0xf853a302
    12c4:	ldrmi	r2, [r3], #-37	; 0xffffffdb
    12c8:	svclt	0x00004718
    12cc:	andeq	r0, r0, pc, ror r0
    12d0:	andeq	r0, r0, r5, lsl #1
    12d4:	andeq	r0, r0, r9, ror r0
    12d8:	andeq	r0, r0, r3, ror r0
    12dc:	andeq	r0, r0, sp, rrx
    12e0:			; <UNDEFINED> instruction: 0xffffff0f
    12e4:			; <UNDEFINED> instruction: 0xffffff0f
    12e8:			; <UNDEFINED> instruction: 0xffffff0f
    12ec:			; <UNDEFINED> instruction: 0xffffff0f
    12f0:			; <UNDEFINED> instruction: 0xffffff0f
    12f4:			; <UNDEFINED> instruction: 0xffffff0f
    12f8:			; <UNDEFINED> instruction: 0xffffff0f
    12fc:			; <UNDEFINED> instruction: 0xffffff0f
    1300:	andeq	r0, r0, r7, rrx
    1304:	andeq	r0, r0, r1, rrx
    1308:	andeq	r0, r0, r1, asr #32
    130c:	ldrbtmi	r4, [sl], #-2685	; 0xfffff583
    1310:	tstlt	r3, #7168	; 0x1c00
    1314:	cmpcs	r0, #124, 16	; 0x7c0000
    1318:	ldrmi	r9, [r9], -r1, lsl #4
    131c:	andcs	r4, r1, #120, 8	; 0x78000000
    1320:	strbmi	r9, [r8], -r0
    1324:			; <UNDEFINED> instruction: 0xf7ff9502
    1328:	strb	lr, [r2, -r0, asr #24]!
    132c:	ldrbtmi	r4, [sl], #-2679	; 0xfffff589
    1330:	bmi	1dfb2f0 <set_scsi_pt_cdb@plt+0x1dfa73c>
    1334:			; <UNDEFINED> instruction: 0xe7eb447a
    1338:	ldrbtmi	r4, [sl], #-2678	; 0xfffff58a
    133c:	bmi	1dbb2e4 <set_scsi_pt_cdb@plt+0x1dba730>
    1340:			; <UNDEFINED> instruction: 0xe7e5447a
    1344:	ldrbtmi	r4, [sl], #-2677	; 0xfffff58b
    1348:	bmi	1d7b2d8 <set_scsi_pt_cdb@plt+0x1d7a724>
    134c:			; <UNDEFINED> instruction: 0xe7df447a
    1350:	ldrbtmi	r4, [sl], #-2676	; 0xfffff58c
    1354:	bmi	1d3b2d4 <set_scsi_pt_cdb@plt+0x1d3a720>
    1358:			; <UNDEFINED> instruction: 0x4613447a
    135c:	cmpcs	r0, r3, ror sl
    1360:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    1364:	bl	ff1bf368 <set_scsi_pt_cdb@plt+0xff1be7b4>
    1368:	bmi	1c7b07c <set_scsi_pt_cdb@plt+0x1c7a4c8>
    136c:	cmpcs	r0, r3, lsl #12
    1370:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    1374:	bl	fefbf378 <set_scsi_pt_cdb@plt+0xfefbe7c4>
    1378:	strbmi	r4, [sl], -lr, ror #18
    137c:	ldrbtmi	r2, [r9], #-1
    1380:	bl	ff2bf384 <set_scsi_pt_cdb@plt+0xff2be7d0>
    1384:			; <UNDEFINED> instruction: 0xf63f2d0f
    1388:	movwge	sl, #12072	; 0x2f28
    138c:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    1390:			; <UNDEFINED> instruction: 0x47184413
    1394:			; <UNDEFINED> instruction: 0xffffffb7
    1398:			; <UNDEFINED> instruction: 0xffffffc3
    139c:			; <UNDEFINED> instruction: 0xffffffb1
    13a0:			; <UNDEFINED> instruction: 0xffffffab
    13a4:			; <UNDEFINED> instruction: 0xffffffa5
    13a8:			; <UNDEFINED> instruction: 0xfffffe47
    13ac:			; <UNDEFINED> instruction: 0xfffffe47
    13b0:			; <UNDEFINED> instruction: 0xfffffe47
    13b4:			; <UNDEFINED> instruction: 0xfffffe47
    13b8:			; <UNDEFINED> instruction: 0xfffffe47
    13bc:			; <UNDEFINED> instruction: 0xfffffe47
    13c0:			; <UNDEFINED> instruction: 0xfffffe47
    13c4:			; <UNDEFINED> instruction: 0xfffffe47
    13c8:			; <UNDEFINED> instruction: 0xffffff9f
    13cc:			; <UNDEFINED> instruction: 0xffffff99
    13d0:			; <UNDEFINED> instruction: 0xffffff79
    13d4:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
    13d8:	ldmdami	r8, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    13dc:			; <UNDEFINED> instruction: 0xe7574478
    13e0:			; <UNDEFINED> instruction: 0x46214857
    13e4:			; <UNDEFINED> instruction: 0xf7ff4478
    13e8:	cmncs	r1, #75776	; 0x12800
    13ec:	str	r9, [r9, #773]	; 0x305
    13f0:			; <UNDEFINED> instruction: 0xf10b9b06
    13f4:	bl	fecc3000 <set_scsi_pt_cdb@plt+0xfecc244c>
    13f8:			; <UNDEFINED> instruction: 0xf77f1f87
    13fc:	ldmdami	r1, {r0, r1, r7, r8, sl, fp, sp, pc}^
    1400:	movwls	r2, #21248	; 0x5300
    1404:			; <UNDEFINED> instruction: 0xf7ff4478
    1408:	ldrb	lr, [fp, #-2892]!	; 0xfffff4b4
    140c:	strtmi	r4, [r1], -lr, asr #16
    1410:			; <UNDEFINED> instruction: 0xf7ff4478
    1414:	cmncs	r1, #52, 22	; 0xd000
    1418:	ldrb	r9, [r3, #-773]!	; 0xfffffcfb
    141c:	bl	9bf420 <set_scsi_pt_cdb@plt+0x9be86c>
    1420:			; <UNDEFINED> instruction: 0xf10d494a
    1424:	stmdami	sl, {r2, r5, r6, r8, fp}^
    1428:	ldrbcc	pc, [pc, #79]!	; 147f <set_scsi_pt_cdb@plt+0x8cb>	; <UNPREDICTABLE>
    142c:	tstcc	r0, r9, ror r4
    1430:			; <UNDEFINED> instruction: 0xf7ff4478
    1434:	str	lr, [r7], -r4, lsr #22
    1438:	ldrbtmi	r4, [sl], #-2630	; 0xfffff5ba
    143c:	svclt	0x0000e768
    1440:	andeq	r2, r1, r2, ror #6
    1444:	andeq	r0, r0, r4, lsr #1
    1448:	andeq	r2, r1, lr, lsl r4
    144c:	andeq	r1, r0, r0, lsr r0
    1450:	andeq	r2, r1, sl, lsl r3
    1454:	strheq	r0, [r0], -ip
    1458:	andeq	r0, r0, r8, lsr #31
    145c:	andeq	r0, r0, r2, asr pc
    1460:			; <UNDEFINED> instruction: 0x00000fb6
    1464:	andeq	r2, r1, ip, lsr #4
    1468:	andeq	r0, r0, r8, lsr #1
    146c:	andeq	r0, r0, r8, ror pc
    1470:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    1474:	andeq	r0, r0, r8, lsr #31
    1478:	andeq	r1, r0, r2, lsr #4
    147c:	andeq	r1, r0, ip, asr #13
    1480:	andeq	r1, r0, r8, asr #3
    1484:	muleq	r0, r6, sp
    1488:	andeq	r1, r0, r8, lsr #1
    148c:	andeq	r1, r0, r4, lsl r1
    1490:	andeq	r1, r0, r4, lsl #6
    1494:	andeq	r1, r0, lr, lsl #6
    1498:	andeq	r0, r0, r0, ror sp
    149c:	andeq	r0, r0, ip, lsr #25
    14a0:	andeq	r1, r0, r2, lsr r0
    14a4:	andeq	r1, r0, r4, asr #32
    14a8:	andeq	r0, r0, r6, asr #31
    14ac:	andeq	r1, r0, r0, lsl r2
    14b0:	andeq	r1, r0, ip, asr #3
    14b4:	andeq	r0, r0, r0, asr #30
    14b8:	andeq	r1, r0, r2, ror #3
    14bc:	andeq	r0, r0, lr, lsl pc
    14c0:	andeq	r0, r0, ip, asr #31
    14c4:	andeq	r1, r1, r6, ror #25
    14c8:	strdeq	r0, [r0], -ip
    14cc:	andeq	r1, r0, lr
    14d0:	andeq	r1, r0, r6, asr r0
    14d4:	andeq	r0, r0, r2, ror #31
    14d8:	andeq	r1, r0, lr, asr #32
    14dc:	ldrdeq	r0, [r0], -ip
    14e0:			; <UNDEFINED> instruction: 0x00000fb0
    14e4:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    14e8:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    14ec:	andeq	r0, r0, r8, lsl #31
    14f0:	andeq	r0, r0, r2, lsl #31
    14f4:	andeq	r0, r0, r0, lsl #31
    14f8:	andeq	r0, r0, sl, lsl r9
    14fc:			; <UNDEFINED> instruction: 0x00000eb0
    1500:	andeq	r0, r0, r6, lsr #29
    1504:	andeq	r0, r0, sl, lsr #17
    1508:	andeq	r0, r0, r4, lsr lr
    150c:	andeq	r0, r0, r2, ror #17
    1510:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1514:	andeq	r0, r0, r2, asr #17
    1518:	andeq	r0, r0, r8, lsr #17
    151c:	andeq	r0, r0, lr, lsl #17
    1520:	andeq	r0, r0, r4, ror r8
    1524:	andeq	r0, r0, r6, asr #17
    1528:	andeq	r0, r0, r0, asr #17
    152c:	andeq	r0, r0, lr, lsl #28
    1530:	strdeq	r0, [r0], -lr
    1534:	ldrdeq	r0, [r0], -lr
    1538:	muleq	r0, sl, r7
    153c:			; <UNDEFINED> instruction: 0x000007b0
    1540:	andeq	r0, r0, ip, lsl #25
    1544:	andeq	r0, r0, ip, lsl #28
    1548:	andeq	r0, r0, r8, asr #25
    154c:	strheq	r1, [r0], -r0
    1550:	andeq	r0, r0, ip, lsl ip
    1554:	ldrdeq	r0, [r0], -lr
    1558:	bleq	3d69c <set_scsi_pt_cdb@plt+0x3cae8>
    155c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1560:	strbtmi	fp, [sl], -r2, lsl #24
    1564:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1568:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    156c:	ldrmi	sl, [sl], #776	; 0x308
    1570:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1574:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1578:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    157c:			; <UNDEFINED> instruction: 0xf85a4b06
    1580:	stmdami	r6, {r0, r1, ip, sp}
    1584:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1588:	b	fe43f58c <set_scsi_pt_cdb@plt+0xfe43e9d8>
    158c:	bl	1bf590 <set_scsi_pt_cdb@plt+0x1be9dc>
    1590:			; <UNDEFINED> instruction: 0x000119b0
    1594:	muleq	r0, r8, r0
    1598:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    159c:	strheq	r0, [r0], -r4
    15a0:	ldr	r3, [pc, #20]	; 15bc <set_scsi_pt_cdb@plt+0xa08>
    15a4:	ldr	r2, [pc, #20]	; 15c0 <set_scsi_pt_cdb@plt+0xa0c>
    15a8:	add	r3, pc, r3
    15ac:	ldr	r2, [r3, r2]
    15b0:	cmp	r2, #0
    15b4:	bxeq	lr
    15b8:	b	ab8 <__gmon_start__@plt>
    15bc:	muleq	r1, r0, r9
    15c0:	andeq	r0, r0, ip, lsr #1
    15c4:	blmi	1d35e4 <set_scsi_pt_cdb@plt+0x1d2a30>
    15c8:	bmi	1d27b0 <set_scsi_pt_cdb@plt+0x1d1bfc>
    15cc:	addmi	r4, r3, #2063597568	; 0x7b000000
    15d0:	andle	r4, r3, sl, ror r4
    15d4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    15d8:	ldrmi	fp, [r8, -r3, lsl #2]
    15dc:	svclt	0x00004770
    15e0:	andeq	r1, r1, ip, ror #21
    15e4:	andeq	r1, r1, r8, ror #21
    15e8:	andeq	r1, r1, ip, ror #18
    15ec:	andeq	r0, r0, r0, lsr #1
    15f0:	stmdbmi	r9, {r3, fp, lr}
    15f4:	bmi	2527dc <set_scsi_pt_cdb@plt+0x251c28>
    15f8:	bne	2527e4 <set_scsi_pt_cdb@plt+0x251c30>
    15fc:	svceq	0x00cb447a
    1600:			; <UNDEFINED> instruction: 0x01a1eb03
    1604:	andle	r1, r3, r9, asr #32
    1608:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    160c:	ldrmi	fp, [r8, -r3, lsl #2]
    1610:	svclt	0x00004770
    1614:	andeq	r1, r1, r0, asr #21
    1618:			; <UNDEFINED> instruction: 0x00011abc
    161c:	andeq	r1, r1, r0, asr #18
    1620:	strheq	r0, [r0], -r8
    1624:	blmi	2aea4c <set_scsi_pt_cdb@plt+0x2ade98>
    1628:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    162c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1630:	blmi	26fbe4 <set_scsi_pt_cdb@plt+0x26f030>
    1634:	ldrdlt	r5, [r3, -r3]!
    1638:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    163c:			; <UNDEFINED> instruction: 0xf7ff6818
    1640:			; <UNDEFINED> instruction: 0xf7ffe9f8
    1644:	blmi	1c1548 <set_scsi_pt_cdb@plt+0x1c0994>
    1648:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    164c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1650:	andeq	r1, r1, sl, lsl #21
    1654:	andeq	r1, r1, r0, lsl r9
    1658:	muleq	r0, ip, r0
    165c:	andeq	r1, r1, r6, asr #19
    1660:	andeq	r1, r1, sl, ror #20
    1664:	svclt	0x0000e7c4
    1668:	strlt	r4, [r8, #-2053]	; 0xfffff7fb
    166c:			; <UNDEFINED> instruction: 0xf7ff4478
    1670:	stmdami	r4, {r1, r2, r9, fp, sp, lr, pc}
    1674:			; <UNDEFINED> instruction: 0x4008e8bd
    1678:			; <UNDEFINED> instruction: 0xf7ff4478
    167c:	svclt	0x0000b9fd
    1680:	andeq	r0, r0, r8, rrx
    1684:	andeq	r0, r0, ip, lsl r1
    1688:	mvnsmi	lr, #737280	; 0xb4000
    168c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1690:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1694:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1698:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    169c:	blne	1d92898 <set_scsi_pt_cdb@plt+0x1d91ce4>
    16a0:	strhle	r1, [sl], -r6
    16a4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    16a8:	svccc	0x0004f855
    16ac:	strbmi	r3, [sl], -r1, lsl #8
    16b0:	ldrtmi	r4, [r8], -r1, asr #12
    16b4:	adcmi	r4, r6, #152, 14	; 0x2600000
    16b8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    16bc:	svclt	0x000083f8
    16c0:	andeq	r1, r1, sl, asr r7
    16c4:	andeq	r1, r1, r0, asr r7
    16c8:	svclt	0x00004770

Disassembly of section .fini:

000016cc <.fini>:
    16cc:	push	{r3, lr}
    16d0:	pop	{r3, pc}
