[General]
Frequency = 1000
PageSize = 4096
PeerTransfers = True

[CacheGeometry geo-l1]
Sets = 64
Assoc = 8
BlockSize = 64
Latency = 1
Policy = LRU
Ports = 2

[CacheGeometry geo-l2]
Sets = 512
Assoc = 8
BlockSize = 64
Latency = 4
Policy = LRU
Ports = 4

[CacheGeometry geo-l3]
Sets = 8192
Assoc = 16
BlockSize = 64
Latency = 7
Policy = LRU
Ports = 8

[Module mod-l1-0]
Type = Cache
Geometry = geo-l1
LowNetwork = net-l1-l2
LowModules = mod-l2-0

[Module mod-l2-0]
Type = Cache
Geometry = geo-l2
HighNetwork = net-l1-l2
LowNetwork = net-l2-l3
LowModules = mod-l3-0

[Module mod-l3-0]
Type = Cache
Geometry = geo-l3
HighNetwork = net-l2-l3
LowNetwork = net-l3-mm
LowModules = mod-mm

[Module mod-mm]
Type = MainMemory
BlockSize = 64
Latency = 200
HighNetwork = net-l3-mm

[Network net-l1-l2]
DefaultInputBufferSize = 1024
DefaultOutputBufferSize = 1024
DefaultBandwidth = 256

[Network net-l2-l3]
DefaultInputBufferSize = 1024
DefaultOutputBufferSize = 1024
DefaultBandwidth = 256

[Network net-l3-mm]
DefaultInputBufferSize = 1024
DefaultOutputBufferSize = 1024
DefaultBandwidth = 256

[DRAM]
Type = DDR3
Frequency = 2133
Channels = 2
RanksPerChannel = 2
Banks = 8
RowBufferSize = 1024
Latency = 14-14-14-35
BusWidth = 64
BurstLength = 8

[Entry core-0]
Arch = x86
Core = 0
Thread = 0
DataModule = mod-l1-0
InstModule = mod-l1-0

[Entry core-1]
Arch = x86
Core = 1
Thread = 0
DataModule = mod-l1-1
InstModule = mod-l1-1

[Entry core-2]
Arch = x86
Core = 2
Thread = 0
DataModule = mod-l1-2
InstModule = mod-l1-2

[Entry core-3]
Arch = x86
Core = 3
Thread = 0
DataModule = mod-l1-3
InstModule = mod-l1-3

[Entry core-4]
Arch = x86
Core = 4
Thread = 0
DataModule = mod-l1-4
InstModule = mod-l1-4

[Entry core-5]
Arch = x86
Core = 5
Thread = 0
DataModule = mod-l1-5
InstModule = mod-l1-5

[Entry core-6]
Arch = x86
Core = 6
Thread = 0
DataModule = mod-l1-6
InstModule = mod-l1-6

[Entry core-7]
Arch = x86
Core = 7
Thread = 0
DataModule = mod-l1-7
InstModule = mod-l1-7