Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri Apr 17 10:26:07 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.522        0.000                      0                  277        0.099        0.000                      0                  277       41.160        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.522        0.000                      0                  277        0.099        0.000                      0                  277       41.160        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.522ns  (required time - arrival time)
  Source:                 w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            r_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 1.265ns (25.618%)  route 3.673ns (74.382%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.611     5.155    clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  w_addr_reg[3]/Q
                         net (fo=7, routed)           1.491     7.102    w_addr_reg[3]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  r_addr[7]_i_11/O
                         net (fo=1, routed)           0.000     7.226    r_addr[7]_i_11_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.759 r  r_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           1.171     8.929    R1/CO[0]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.081 r  R1/r_addr[7]_i_1/O
                         net (fo=8, routed)           1.011    10.092    R1_n_6
    SLICE_X10Y79         FDRE                                         r  r_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.430    88.124    clk_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  r_addr_reg[0]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X10Y79         FDRE (Setup_fdre_C_R)       -0.732    87.614    r_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         87.614    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                 77.522    

Slack (MET) :             77.522ns  (required time - arrival time)
  Source:                 w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            r_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 1.265ns (25.618%)  route 3.673ns (74.382%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.611     5.155    clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  w_addr_reg[3]/Q
                         net (fo=7, routed)           1.491     7.102    w_addr_reg[3]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  r_addr[7]_i_11/O
                         net (fo=1, routed)           0.000     7.226    r_addr[7]_i_11_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.759 r  r_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           1.171     8.929    R1/CO[0]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.081 r  R1/r_addr[7]_i_1/O
                         net (fo=8, routed)           1.011    10.092    R1_n_6
    SLICE_X10Y79         FDRE                                         r  r_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.430    88.124    clk_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  r_addr_reg[1]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X10Y79         FDRE (Setup_fdre_C_R)       -0.732    87.614    r_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         87.614    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                 77.522    

Slack (MET) :             77.522ns  (required time - arrival time)
  Source:                 w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            r_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 1.265ns (25.618%)  route 3.673ns (74.382%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.611     5.155    clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  w_addr_reg[3]/Q
                         net (fo=7, routed)           1.491     7.102    w_addr_reg[3]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  r_addr[7]_i_11/O
                         net (fo=1, routed)           0.000     7.226    r_addr[7]_i_11_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.759 r  r_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           1.171     8.929    R1/CO[0]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.081 r  R1/r_addr[7]_i_1/O
                         net (fo=8, routed)           1.011    10.092    R1_n_6
    SLICE_X10Y79         FDRE                                         r  r_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.430    88.124    clk_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  r_addr_reg[2]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X10Y79         FDRE (Setup_fdre_C_R)       -0.732    87.614    r_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         87.614    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                 77.522    

Slack (MET) :             77.916ns  (required time - arrival time)
  Source:                 w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            r_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.265ns (27.278%)  route 3.372ns (72.722%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.611     5.155    clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  w_addr_reg[3]/Q
                         net (fo=7, routed)           1.491     7.102    w_addr_reg[3]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  r_addr[7]_i_11/O
                         net (fo=1, routed)           0.000     7.226    r_addr[7]_i_11_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.759 r  r_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           1.171     8.929    R1/CO[0]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.081 r  R1/r_addr[7]_i_1/O
                         net (fo=8, routed)           0.711     9.792    R1_n_6
    SLICE_X9Y79          FDRE                                         r  r_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.429    88.123    clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  r_addr_reg[3]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.637    87.708    r_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         87.708    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 77.916    

Slack (MET) :             77.916ns  (required time - arrival time)
  Source:                 w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            r_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.265ns (27.278%)  route 3.372ns (72.722%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.611     5.155    clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  w_addr_reg[3]/Q
                         net (fo=7, routed)           1.491     7.102    w_addr_reg[3]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  r_addr[7]_i_11/O
                         net (fo=1, routed)           0.000     7.226    r_addr[7]_i_11_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.759 r  r_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           1.171     8.929    R1/CO[0]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.081 r  R1/r_addr[7]_i_1/O
                         net (fo=8, routed)           0.711     9.792    R1_n_6
    SLICE_X9Y79          FDRE                                         r  r_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.429    88.123    clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  r_addr_reg[4]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.637    87.708    r_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         87.708    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 77.916    

Slack (MET) :             77.916ns  (required time - arrival time)
  Source:                 w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            r_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.265ns (27.278%)  route 3.372ns (72.722%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.611     5.155    clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  w_addr_reg[3]/Q
                         net (fo=7, routed)           1.491     7.102    w_addr_reg[3]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  r_addr[7]_i_11/O
                         net (fo=1, routed)           0.000     7.226    r_addr[7]_i_11_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.759 r  r_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           1.171     8.929    R1/CO[0]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.081 r  R1/r_addr[7]_i_1/O
                         net (fo=8, routed)           0.711     9.792    R1_n_6
    SLICE_X9Y79          FDRE                                         r  r_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.429    88.123    clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  r_addr_reg[5]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.637    87.708    r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         87.708    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 77.916    

Slack (MET) :             77.916ns  (required time - arrival time)
  Source:                 w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            r_addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.265ns (27.278%)  route 3.372ns (72.722%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.611     5.155    clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  w_addr_reg[3]/Q
                         net (fo=7, routed)           1.491     7.102    w_addr_reg[3]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  r_addr[7]_i_11/O
                         net (fo=1, routed)           0.000     7.226    r_addr[7]_i_11_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.759 r  r_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           1.171     8.929    R1/CO[0]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.081 r  R1/r_addr[7]_i_1/O
                         net (fo=8, routed)           0.711     9.792    R1_n_6
    SLICE_X9Y79          FDRE                                         r  r_addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.429    88.123    clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  r_addr_reg[6]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.637    87.708    r_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         87.708    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 77.916    

Slack (MET) :             77.916ns  (required time - arrival time)
  Source:                 w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            r_addr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.265ns (27.278%)  route 3.372ns (72.722%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.611     5.155    clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  w_addr_reg[3]/Q
                         net (fo=7, routed)           1.491     7.102    w_addr_reg[3]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  r_addr[7]_i_11/O
                         net (fo=1, routed)           0.000     7.226    r_addr[7]_i_11_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.759 r  r_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           1.171     8.929    R1/CO[0]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.081 r  R1/r_addr[7]_i_1/O
                         net (fo=8, routed)           0.711     9.792    R1_n_6
    SLICE_X9Y79          FDRE                                         r  r_addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.429    88.123    clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  r_addr_reg[7]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.637    87.708    r_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         87.708    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 77.916    

Slack (MET) :             78.269ns  (required time - arrival time)
  Source:                 T1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            T1/bitcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 0.920ns (20.805%)  route 3.502ns (79.195%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 88.190 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.546     5.090    T1/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  T1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  T1/counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.432    T1/counter_reg[4]
    SLICE_X9Y80          LUT5 (Prop_lut5_I1_O)        0.124     6.556 f  T1/rightshiftreg[9]_i_5/O
                         net (fo=1, routed)           0.810     7.366    T1/rightshiftreg[9]_i_5_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.490 r  T1/rightshiftreg[9]_i_3/O
                         net (fo=5, routed)           1.336     8.826    T1/rightshiftreg[9]_i_3_n_0
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.154     8.980 r  T1/bitcounter[3]_i_1__0/O
                         net (fo=4, routed)           0.532     9.512    T1/bitcounter[3]_i_1__0_n_0
    SLICE_X7Y79          FDRE                                         r  T1/bitcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.496    88.190    T1/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  T1/bitcounter_reg[0]/C
                         clock pessimism              0.257    88.448    
                         clock uncertainty           -0.035    88.412    
    SLICE_X7Y79          FDRE (Setup_fdre_C_R)       -0.632    87.780    T1/bitcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         87.780    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 78.269    

Slack (MET) :             78.269ns  (required time - arrival time)
  Source:                 T1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            T1/bitcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 0.920ns (20.805%)  route 3.502ns (79.195%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 88.190 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.546     5.090    T1/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  T1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  T1/counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.432    T1/counter_reg[4]
    SLICE_X9Y80          LUT5 (Prop_lut5_I1_O)        0.124     6.556 f  T1/rightshiftreg[9]_i_5/O
                         net (fo=1, routed)           0.810     7.366    T1/rightshiftreg[9]_i_5_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.490 r  T1/rightshiftreg[9]_i_3/O
                         net (fo=5, routed)           1.336     8.826    T1/rightshiftreg[9]_i_3_n_0
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.154     8.980 r  T1/bitcounter[3]_i_1__0/O
                         net (fo=4, routed)           0.532     9.512    T1/bitcounter[3]_i_1__0_n_0
    SLICE_X7Y79          FDRE                                         r  T1/bitcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.496    88.190    T1/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  T1/bitcounter_reg[1]/C
                         clock pessimism              0.257    88.448    
                         clock uncertainty           -0.035    88.412    
    SLICE_X7Y79          FDRE (Setup_fdre_C_R)       -0.632    87.780    T1/bitcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         87.780    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 78.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 R1/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            S1/memory_array_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.036%)  route 0.172ns (54.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.556     1.460    R1/clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  R1/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  R1/rxshiftreg_reg[2]/Q
                         net (fo=2, routed)           0.172     1.773    S1/memory_array_reg_2[1]
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.869     2.018    S1/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/CLKARDCLK
                         clock pessimism             -0.499     1.519    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.674    S1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 R1/rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            S1/memory_array_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.070%)  route 0.186ns (56.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.556     1.460    R1/clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  R1/rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  R1/rxshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.186     1.787    S1/memory_array_reg_2[0]
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.869     2.018    S1/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/CLKARDCLK
                         clock pessimism             -0.499     1.519    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.674    S1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 R1/rxshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            S1/memory_array_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.359%)  route 0.174ns (57.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.556     1.460    R1/clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  R1/rxshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.128     1.588 r  R1/rxshiftreg_reg[7]/Q
                         net (fo=2, routed)           0.174     1.762    S1/memory_array_reg_2[6]
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.869     2.018    S1/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/CLKARDCLK
                         clock pessimism             -0.499     1.519    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.102     1.621    S1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 r_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            S1/memory_array_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.781%)  route 0.242ns (63.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.555     1.459    clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  r_addr_reg[5]/Q
                         net (fo=5, routed)           0.242     1.842    S1/memory_array_reg_1[5]
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.867     2.016    S1/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.517    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.700    S1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 R1/rxshiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            S1/memory_array_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.503%)  route 0.180ns (58.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.556     1.460    R1/clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  R1/rxshiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.128     1.588 r  R1/rxshiftreg_reg[6]/Q
                         net (fo=2, routed)           0.180     1.768    S1/memory_array_reg_2[5]
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.869     2.018    S1/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/CLKARDCLK
                         clock pessimism             -0.499     1.519    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.102     1.621    S1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 R1/rxshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            S1/memory_array_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.541%)  route 0.180ns (58.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.556     1.460    R1/clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  R1/rxshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.128     1.588 r  R1/rxshiftreg_reg[5]/Q
                         net (fo=2, routed)           0.180     1.768    S1/memory_array_reg_2[4]
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.869     2.018    S1/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/CLKARDCLK
                         clock pessimism             -0.499     1.519    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.101     1.620    S1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 R1/rxshiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            S1/memory_array_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.461%)  route 0.226ns (61.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.556     1.460    R1/clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  R1/rxshiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  R1/rxshiftreg_reg[4]/Q
                         net (fo=2, routed)           0.226     1.826    S1/memory_array_reg_2[3]
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.869     2.018    S1/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/CLKARDCLK
                         clock pessimism             -0.499     1.519    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.674    S1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 R1/rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            S1/memory_array_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.708%)  route 0.233ns (62.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.556     1.460    R1/clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  R1/rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  R1/rxshiftreg_reg[3]/Q
                         net (fo=2, routed)           0.233     1.834    S1/memory_array_reg_2[2]
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.869     2.018    S1/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/CLKARDCLK
                         clock pessimism             -0.499     1.519    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.674    S1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 r_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            S1/memory_array_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.758%)  route 0.277ns (66.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.555     1.459    clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  r_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  r_addr_reg[6]/Q
                         net (fo=5, routed)           0.277     1.876    S1/memory_array_reg_1[6]
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.867     2.016    S1/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.517    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.700    S1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 r_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            S1/memory_array_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.272%)  route 0.296ns (67.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.555     1.459    clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  r_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  r_addr_reg[3]/Q
                         net (fo=7, routed)           0.296     1.896    S1/memory_array_reg_1[3]
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.867     2.016    S1/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  S1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.517    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.700    S1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y32   S1/memory_array_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y32   S1/memory_array_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X4Y81    R1/bitcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X4Y81    R1/bitcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X4Y81    R1/bitcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X4Y81    R1/bitcounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X4Y79    R1/clear_bitcounter_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X5Y81    R1/clear_samplecounter_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X1Y79    R1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X4Y81    R1/bitcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X4Y81    R1/bitcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X4Y81    R1/bitcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X4Y81    R1/bitcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X5Y81    R1/clear_samplecounter_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X5Y81    R1/inc_samplecounter_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X5Y81    R1/samplecounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X5Y81    R1/samplecounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y82    T1/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y82    T1/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X4Y81    R1/bitcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X4Y81    R1/bitcounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X4Y81    R1/bitcounter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X4Y81    R1/bitcounter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X4Y79    R1/clear_bitcounter_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X5Y81    R1/clear_samplecounter_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X1Y79    R1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X1Y82    R1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X1Y79    R1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X1Y79    R1/counter_reg[2]/C



