// Seed: 930356946
module module_0 (
    output tri0 id_0,
    output supply1 id_1
);
  assign module_1.id_6 = 0;
  tri id_3;
  assign id_0 = id_3;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_31 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    output wor id_2,
    output uwire id_3,
    output wire id_4
    , id_8,
    output supply0 id_5,
    output supply1 id_6
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
module module_2 (
    output wand id_0,
    output tri id_1,
    input wand id_2,
    input wire id_3,
    output uwire id_4,
    output tri1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    output uwire id_8,
    input supply1 id_9
    , id_39, id_40,
    input uwire id_10,
    input wand id_11,
    input tri1 id_12,
    output tri1 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input uwire id_16,
    input wire id_17,
    output supply1 id_18,
    output supply0 id_19,
    input wor id_20,
    input tri1 id_21,
    input supply0 id_22,
    input wand id_23,
    input wand id_24,
    output wor id_25,
    output tri0 id_26,
    output uwire id_27,
    input wor id_28,
    input uwire id_29,
    input wor id_30,
    output supply1 id_31,
    input wor id_32,
    input wor id_33,
    output wire id_34,
    input tri id_35,
    input wor id_36,
    output wor id_37
);
endmodule
