<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>csl_emif4a.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_5c9827f39abcc28a92e5a02429a0e390.html">ip</a></li><li class="navelem"><a class="el" href="dir_b42819496e9f7978589d8cbf11fae139.html">emif4</a></li><li class="navelem"><a class="el" href="dir_cd0421a052c72de1a05f6766335183d4.html">V4</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">csl_emif4a.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the main header file for the EMIF4F Module which defines all the data structures and exported API.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="soc_8h.html">ti/csl/soc.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="csl_8h.html">ti/csl/csl.h</a>&gt;</code><br />
<code>#include &lt;ti/csl/cslr_emif4f.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html">EMIF4F_SDRAM_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Configuration.  <a href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c1___c_o_n_f_i_g.html">EMIF4F_ASYNC1_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous1 Configuration.  <a href="struct_e_m_i_f4_f___a_s_y_n_c1___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c2___c_o_n_f_i_g.html">EMIF4F_ASYNC2_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous2 Configuration.  <a href="struct_e_m_i_f4_f___a_s_y_n_c2___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c3___c_o_n_f_i_g.html">EMIF4F_ASYNC3_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous3 Configuration.  <a href="struct_e_m_i_f4_f___a_s_y_n_c3___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c4___c_o_n_f_i_g.html">EMIF4F_ASYNC4_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous4 Configuration.  <a href="struct_e_m_i_f4_f___a_s_y_n_c4___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g___c_o_n_f_i_g.html">EMIF4F_TIMING_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing Configuration.  <a href="struct_e_m_i_f4_f___t_i_m_i_n_g___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_c_r___c_o_n_f_i_g.html">EMIF4F_NANDFCR_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F NANDFCR Configuration.  <a href="struct_e_m_i_f4_f___n_a_n_d_f_c_r___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_s_r___s_t_a_t.html">EMIF4F_NANDFSR_STAT</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash Status.  <a href="struct_e_m_i_f4_f___n_a_n_d_f_s_r___s_t_a_t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f1_e_c_c___r_e_g.html">EMIF4F_NANDF1ECC_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 1 ECC Register.  <a href="struct_e_m_i_f4_f___n_a_n_d_f1_e_c_c___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f2_e_c_c___r_e_g.html">EMIF4F_NANDF2ECC_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 2 ECC Register.  <a href="struct_e_m_i_f4_f___n_a_n_d_f2_e_c_c___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f3_e_c_c___r_e_g.html">EMIF4F_NANDF3ECC_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 3 ECC Register.  <a href="struct_e_m_i_f4_f___n_a_n_d_f3_e_c_c___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f4_e_c_c___r_e_g.html">EMIF4F_NANDF4ECC_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4 ECC Register.  <a href="struct_e_m_i_f4_f___n_a_n_d_f4_e_c_c___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c_l_o_a_d___r_e_g.html">EMIF4F_NAND4BITECCLOAD_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC LOAD Register.  <a href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c_l_o_a_d___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c1___r_e_g.html">EMIF4F_NAND4BITECC1_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 1.  <a href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c1___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c2___r_e_g.html">EMIF4F_NAND4BITECC2_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 2.  <a href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c2___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c3___r_e_g.html">EMIF4F_NAND4BITECC3_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 3.  <a href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c3___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c4___r_e_g.html">EMIF4F_NAND4BITECC4_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 4.  <a href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c4___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d1___r_e_g.html">EMIF4F_NANDERRADD1_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Address Register 1.  <a href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d1___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d2___r_e_g.html">EMIF4F_NANDERRADD2_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Address Register 2.  <a href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d2___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l1___v_a_l_u_e.html">EMIF4F_NANDERRVAL1_VALUE</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Value Register 1.  <a href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l1___v_a_l_u_e.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l2___v_a_l_u_e.html">EMIF4F_NANDERRVAL2_VALUE</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Value Register 2.  <a href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l2___v_a_l_u_e.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga207f15362b503bc9416b0aa2369c508e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#ga207f15362b503bc9416b0aa2369c508e">hEmif</a>&#160;&#160;&#160;((CSL_EmifaRegs*)CSL_EMIFA_0_REGS)</td></tr>
<tr class="separator:ga207f15362b503bc9416b0aa2369c508e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga676ea5ce4500b125ec3b13992b6975a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga676ea5ce4500b125ec3b13992b6975a7"></a>
typedef volatile CSL_EmifaRegs *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga676ea5ce4500b125ec3b13992b6975a7">CSL_Emif4fHandle</a></td></tr>
<tr class="memdesc:ga676ea5ce4500b125ec3b13992b6975a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the handle to the MPU Register. <br /></td></tr>
<tr class="separator:ga676ea5ce4500b125ec3b13992b6975a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050c3d6b489a22750aa43490d38fb9d4"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html">EMIF4F_SDRAM_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga050c3d6b489a22750aa43490d38fb9d4">EMIF4F_SDRAM_CONFIG</a></td></tr>
<tr class="memdesc:ga050c3d6b489a22750aa43490d38fb9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Configuration.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga050c3d6b489a22750aa43490d38fb9d4">More...</a><br /></td></tr>
<tr class="separator:ga050c3d6b489a22750aa43490d38fb9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806c000d906651afac31de5def56487d"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c1___c_o_n_f_i_g.html">EMIF4F_ASYNC1_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga806c000d906651afac31de5def56487d">EMIF4F_ASYNC1_CONFIG</a></td></tr>
<tr class="memdesc:ga806c000d906651afac31de5def56487d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous1 Configuration.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga806c000d906651afac31de5def56487d">More...</a><br /></td></tr>
<tr class="separator:ga806c000d906651afac31de5def56487d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8de9286612b795377a648ead62ef62"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c2___c_o_n_f_i_g.html">EMIF4F_ASYNC2_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gabb8de9286612b795377a648ead62ef62">EMIF4F_ASYNC2_CONFIG</a></td></tr>
<tr class="memdesc:gabb8de9286612b795377a648ead62ef62"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous2 Configuration.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gabb8de9286612b795377a648ead62ef62">More...</a><br /></td></tr>
<tr class="separator:gabb8de9286612b795377a648ead62ef62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d1e0589dd79b4ab27b3eb219223db5"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c3___c_o_n_f_i_g.html">EMIF4F_ASYNC3_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga41d1e0589dd79b4ab27b3eb219223db5">EMIF4F_ASYNC3_CONFIG</a></td></tr>
<tr class="memdesc:ga41d1e0589dd79b4ab27b3eb219223db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous3 Configuration.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga41d1e0589dd79b4ab27b3eb219223db5">More...</a><br /></td></tr>
<tr class="separator:ga41d1e0589dd79b4ab27b3eb219223db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc21d43a342cf63109cd746dff5f731"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c4___c_o_n_f_i_g.html">EMIF4F_ASYNC4_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gafbc21d43a342cf63109cd746dff5f731">EMIF4F_ASYNC4_CONFIG</a></td></tr>
<tr class="memdesc:gafbc21d43a342cf63109cd746dff5f731"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous4 Configuration.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gafbc21d43a342cf63109cd746dff5f731">More...</a><br /></td></tr>
<tr class="separator:gafbc21d43a342cf63109cd746dff5f731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fc8f6065bdf75f64b2d31729faa932"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g___c_o_n_f_i_g.html">EMIF4F_TIMING_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gae3fc8f6065bdf75f64b2d31729faa932">EMIF4F_TIMING_CONFIG</a></td></tr>
<tr class="memdesc:gae3fc8f6065bdf75f64b2d31729faa932"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing Configuration.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gae3fc8f6065bdf75f64b2d31729faa932">More...</a><br /></td></tr>
<tr class="separator:gae3fc8f6065bdf75f64b2d31729faa932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2f102c4292c5cfde31b434ce25702f"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_c_r___c_o_n_f_i_g.html">EMIF4F_NANDFCR_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga9c2f102c4292c5cfde31b434ce25702f">EMIF4F_NANDFCR_CONFIG</a></td></tr>
<tr class="memdesc:ga9c2f102c4292c5cfde31b434ce25702f"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F NANDFCR Configuration.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga9c2f102c4292c5cfde31b434ce25702f">More...</a><br /></td></tr>
<tr class="separator:ga9c2f102c4292c5cfde31b434ce25702f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22554ec83516747200e9634972632f3"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_s_r___s_t_a_t.html">EMIF4F_NANDFSR_STAT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaf22554ec83516747200e9634972632f3">EMIF4F_NANDFSR_STAT</a></td></tr>
<tr class="memdesc:gaf22554ec83516747200e9634972632f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash Status.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaf22554ec83516747200e9634972632f3">More...</a><br /></td></tr>
<tr class="separator:gaf22554ec83516747200e9634972632f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2a4008735eaf8d5e227c2628aa0090"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f1_e_c_c___r_e_g.html">EMIF4F_NANDF1ECC_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gacc2a4008735eaf8d5e227c2628aa0090">EMIF4F_NANDF1ECC_REG</a></td></tr>
<tr class="memdesc:gacc2a4008735eaf8d5e227c2628aa0090"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 1 ECC Register.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gacc2a4008735eaf8d5e227c2628aa0090">More...</a><br /></td></tr>
<tr class="separator:gacc2a4008735eaf8d5e227c2628aa0090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3c7005ad3e590ee74528a065aa60b2"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f2_e_c_c___r_e_g.html">EMIF4F_NANDF2ECC_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaad3c7005ad3e590ee74528a065aa60b2">EMIF4F_NANDF2ECC_REG</a></td></tr>
<tr class="memdesc:gaad3c7005ad3e590ee74528a065aa60b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 2 ECC Register.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaad3c7005ad3e590ee74528a065aa60b2">More...</a><br /></td></tr>
<tr class="separator:gaad3c7005ad3e590ee74528a065aa60b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee2ef768e402a9578c341c920180be5"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f3_e_c_c___r_e_g.html">EMIF4F_NANDF3ECC_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga7ee2ef768e402a9578c341c920180be5">EMIF4F_NANDF3ECC_REG</a></td></tr>
<tr class="memdesc:ga7ee2ef768e402a9578c341c920180be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 3 ECC Register.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga7ee2ef768e402a9578c341c920180be5">More...</a><br /></td></tr>
<tr class="separator:ga7ee2ef768e402a9578c341c920180be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6931fa50cb9664db827327903e47f8e2"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f4_e_c_c___r_e_g.html">EMIF4F_NANDF4ECC_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga6931fa50cb9664db827327903e47f8e2">EMIF4F_NANDF4ECC_REG</a></td></tr>
<tr class="memdesc:ga6931fa50cb9664db827327903e47f8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4 ECC Register.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga6931fa50cb9664db827327903e47f8e2">More...</a><br /></td></tr>
<tr class="separator:ga6931fa50cb9664db827327903e47f8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597d7000f09b1a0d399b380196aaab1"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c_l_o_a_d___r_e_g.html">EMIF4F_NAND4BITECCLOAD_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga1597d7000f09b1a0d399b380196aaab1">EMIF4F_NAND4BITECCLOAD_REG</a></td></tr>
<tr class="memdesc:ga1597d7000f09b1a0d399b380196aaab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC LOAD Register.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga1597d7000f09b1a0d399b380196aaab1">More...</a><br /></td></tr>
<tr class="separator:ga1597d7000f09b1a0d399b380196aaab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad520d5e9e9494a58c58923f35c9d086a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c1___r_e_g.html">EMIF4F_NAND4BITECC1_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gad520d5e9e9494a58c58923f35c9d086a">EMIF4F_NAND4BITECC1_REG</a></td></tr>
<tr class="memdesc:gad520d5e9e9494a58c58923f35c9d086a"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 1.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gad520d5e9e9494a58c58923f35c9d086a">More...</a><br /></td></tr>
<tr class="separator:gad520d5e9e9494a58c58923f35c9d086a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga852bf08b89e307de68eca4999c092728"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c2___r_e_g.html">EMIF4F_NAND4BITECC2_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga852bf08b89e307de68eca4999c092728">EMIF4F_NAND4BITECC2_REG</a></td></tr>
<tr class="memdesc:ga852bf08b89e307de68eca4999c092728"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 2.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga852bf08b89e307de68eca4999c092728">More...</a><br /></td></tr>
<tr class="separator:ga852bf08b89e307de68eca4999c092728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132683adec954140632048fdf36a081f"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c3___r_e_g.html">EMIF4F_NAND4BITECC3_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga132683adec954140632048fdf36a081f">EMIF4F_NAND4BITECC3_REG</a></td></tr>
<tr class="memdesc:ga132683adec954140632048fdf36a081f"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 3.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga132683adec954140632048fdf36a081f">More...</a><br /></td></tr>
<tr class="separator:ga132683adec954140632048fdf36a081f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7794ece446a17866571f074cb41f0a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c4___r_e_g.html">EMIF4F_NAND4BITECC4_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaef7794ece446a17866571f074cb41f0a">EMIF4F_NAND4BITECC4_REG</a></td></tr>
<tr class="memdesc:gaef7794ece446a17866571f074cb41f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 4.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaef7794ece446a17866571f074cb41f0a">More...</a><br /></td></tr>
<tr class="separator:gaef7794ece446a17866571f074cb41f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4597dc3868a7c78bc1d7b606556a08"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d1___r_e_g.html">EMIF4F_NANDERRADD1_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga5e4597dc3868a7c78bc1d7b606556a08">EMIF4F_NANDERRADD1_REG</a></td></tr>
<tr class="memdesc:ga5e4597dc3868a7c78bc1d7b606556a08"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Address Register 1.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga5e4597dc3868a7c78bc1d7b606556a08">More...</a><br /></td></tr>
<tr class="separator:ga5e4597dc3868a7c78bc1d7b606556a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1a985d4d37bc0e0b0f4c0bebe8480a9"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d2___r_e_g.html">EMIF4F_NANDERRADD2_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaf1a985d4d37bc0e0b0f4c0bebe8480a9">EMIF4F_NANDERRADD2_REG</a></td></tr>
<tr class="memdesc:gaf1a985d4d37bc0e0b0f4c0bebe8480a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Address Register 2.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaf1a985d4d37bc0e0b0f4c0bebe8480a9">More...</a><br /></td></tr>
<tr class="separator:gaf1a985d4d37bc0e0b0f4c0bebe8480a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab587e0876decd861834a60ddbe0d1f43"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l1___v_a_l_u_e.html">EMIF4F_NANDERRVAL1_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gab587e0876decd861834a60ddbe0d1f43">EMIF4F_NANDERRADD1_VALUE</a></td></tr>
<tr class="memdesc:gab587e0876decd861834a60ddbe0d1f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Value Register 1.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gab587e0876decd861834a60ddbe0d1f43">More...</a><br /></td></tr>
<tr class="separator:gab587e0876decd861834a60ddbe0d1f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b13a446c1ae61db1d8cfe17eaab5e0a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l2___v_a_l_u_e.html">EMIF4F_NANDERRVAL2_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga0b13a446c1ae61db1d8cfe17eaab5e0a">EMIF4F_NANDERRADD2_VALUE</a></td></tr>
<tr class="memdesc:ga0b13a446c1ae61db1d8cfe17eaab5e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Value Register 2.  <a href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga0b13a446c1ae61db1d8cfe17eaab5e0a">More...</a><br /></td></tr>
<tr class="separator:ga0b13a446c1ae61db1d8cfe17eaab5e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This is the main header file for the EMIF4F Module which defines all the data structures and exported API. </p>
<h1></h1>
<p><br />
 (C) Copyright 2016, Texas Instruments, Inc.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
