
cv08.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b3c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08003cec  08003cec  00013cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003dec  08003dec  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08003dec  08003dec  00013dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003df4  08003df4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003df4  08003df4  00013df4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003df8  08003df8  00013df8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003dfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000074  08003e70  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08003e70  00020128  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bea9  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ac6  00000000  00000000  0002bf4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000be0  00000000  00000000  0002da18  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b08  00000000  00000000  0002e5f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024306  00000000  00000000  0002f100  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008694  00000000  00000000  00053406  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d9d77  00000000  00000000  0005ba9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00135811  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003880  00000000  00000000  0013588c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003cd4 	.word	0x08003cd4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08003cd4 	.word	0x08003cd4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000598:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800059c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005a0:	f003 0301 	and.w	r3, r3, #1
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d013      	beq.n	80005d0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005ac:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005b0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d00b      	beq.n	80005d0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005b8:	e000      	b.n	80005bc <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ba:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005bc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d0f9      	beq.n	80005ba <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005c6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005ca:	687a      	ldr	r2, [r7, #4]
 80005cc:	b2d2      	uxtb	r2, r2
 80005ce:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005d0:	687b      	ldr	r3, [r7, #4]
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	370c      	adds	r7, #12
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr

080005de <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 80005de:	b580      	push	{r7, lr}
 80005e0:	b082      	sub	sp, #8
 80005e2:	af00      	add	r7, sp, #0
 80005e4:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	4618      	mov	r0, r3
 80005ea:	f7ff ffd1 	bl	8000590 <ITM_SendChar>
	return 0;
 80005ee:	2300      	movs	r3, #0
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	3708      	adds	r7, #8
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
			{ 4, 5, 6, 22 },
			{ 7, 8, 9, 23 },
			{ 11, 0, 12, 24 },
	};

	if (key == -1) {
 8000600:	4b4b      	ldr	r3, [pc, #300]	; (8000730 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	b25b      	sxtb	r3, r3
 8000606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800060a:	d142      	bne.n	8000692 <HAL_TIM_PeriodElapsedCallback+0x9a>
		if (HAL_GPIO_ReadPin(Col1_GPIO_Port, Col1_Pin) == GPIO_PIN_RESET) key = keyboard[row][0];
 800060c:	2108      	movs	r1, #8
 800060e:	4849      	ldr	r0, [pc, #292]	; (8000734 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8000610:	f000 ffec 	bl	80015ec <HAL_GPIO_ReadPin>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d108      	bne.n	800062c <HAL_TIM_PeriodElapsedCallback+0x34>
 800061a:	4b47      	ldr	r3, [pc, #284]	; (8000738 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a47      	ldr	r2, [pc, #284]	; (800073c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8000620:	011b      	lsls	r3, r3, #4
 8000622:	4413      	add	r3, r2
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	b25a      	sxtb	r2, r3
 8000628:	4b41      	ldr	r3, [pc, #260]	; (8000730 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800062a:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(Col2_GPIO_Port, Col2_Pin) == GPIO_PIN_RESET) key = keyboard[row][1];
 800062c:	2140      	movs	r1, #64	; 0x40
 800062e:	4841      	ldr	r0, [pc, #260]	; (8000734 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8000630:	f000 ffdc 	bl	80015ec <HAL_GPIO_ReadPin>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d109      	bne.n	800064e <HAL_TIM_PeriodElapsedCallback+0x56>
 800063a:	4b3f      	ldr	r3, [pc, #252]	; (8000738 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a3f      	ldr	r2, [pc, #252]	; (800073c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8000640:	011b      	lsls	r3, r3, #4
 8000642:	4413      	add	r3, r2
 8000644:	3304      	adds	r3, #4
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	b25a      	sxtb	r2, r3
 800064a:	4b39      	ldr	r3, [pc, #228]	; (8000730 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800064c:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(Col3_GPIO_Port, Col3_Pin) == GPIO_PIN_RESET) key = keyboard[row][2];
 800064e:	2120      	movs	r1, #32
 8000650:	4838      	ldr	r0, [pc, #224]	; (8000734 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8000652:	f000 ffcb 	bl	80015ec <HAL_GPIO_ReadPin>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d109      	bne.n	8000670 <HAL_TIM_PeriodElapsedCallback+0x78>
 800065c:	4b36      	ldr	r3, [pc, #216]	; (8000738 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a36      	ldr	r2, [pc, #216]	; (800073c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8000662:	011b      	lsls	r3, r3, #4
 8000664:	4413      	add	r3, r2
 8000666:	3308      	adds	r3, #8
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	b25a      	sxtb	r2, r3
 800066c:	4b30      	ldr	r3, [pc, #192]	; (8000730 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800066e:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(Col4_GPIO_Port, Col4_Pin) == GPIO_PIN_RESET) key = keyboard[row][3];
 8000670:	2110      	movs	r1, #16
 8000672:	4830      	ldr	r0, [pc, #192]	; (8000734 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8000674:	f000 ffba 	bl	80015ec <HAL_GPIO_ReadPin>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d109      	bne.n	8000692 <HAL_TIM_PeriodElapsedCallback+0x9a>
 800067e:	4b2e      	ldr	r3, [pc, #184]	; (8000738 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4a2e      	ldr	r2, [pc, #184]	; (800073c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8000684:	011b      	lsls	r3, r3, #4
 8000686:	4413      	add	r3, r2
 8000688:	330c      	adds	r3, #12
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	b25a      	sxtb	r2, r3
 800068e:	4b28      	ldr	r3, [pc, #160]	; (8000730 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000690:	701a      	strb	r2, [r3, #0]
	}

	HAL_GPIO_WritePin(Row1_GPIO_Port, Row1_Pin, GPIO_PIN_SET);
 8000692:	2201      	movs	r2, #1
 8000694:	2102      	movs	r1, #2
 8000696:	482a      	ldr	r0, [pc, #168]	; (8000740 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8000698:	f000 ffc0 	bl	800161c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Row2_GPIO_Port, Row2_Pin, GPIO_PIN_SET);
 800069c:	2201      	movs	r2, #1
 800069e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006a2:	4828      	ldr	r0, [pc, #160]	; (8000744 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80006a4:	f000 ffba 	bl	800161c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Row3_GPIO_Port, Row3_Pin, GPIO_PIN_SET);
 80006a8:	2201      	movs	r2, #1
 80006aa:	2180      	movs	r1, #128	; 0x80
 80006ac:	4825      	ldr	r0, [pc, #148]	; (8000744 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80006ae:	f000 ffb5 	bl	800161c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Row4_GPIO_Port, Row4_Pin, GPIO_PIN_SET);
 80006b2:	2201      	movs	r2, #1
 80006b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006b8:	4822      	ldr	r0, [pc, #136]	; (8000744 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80006ba:	f000 ffaf 	bl	800161c <HAL_GPIO_WritePin>

	switch (row) {
 80006be:	4b1e      	ldr	r3, [pc, #120]	; (8000738 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	2b03      	cmp	r3, #3
 80006c4:	d830      	bhi.n	8000728 <HAL_TIM_PeriodElapsedCallback+0x130>
 80006c6:	a201      	add	r2, pc, #4	; (adr r2, 80006cc <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80006c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006cc:	080006dd 	.word	0x080006dd
 80006d0:	080006f1 	.word	0x080006f1
 80006d4:	08000703 	.word	0x08000703
 80006d8:	08000717 	.word	0x08000717
	case 0:
		row = 1;
 80006dc:	4b16      	ldr	r3, [pc, #88]	; (8000738 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80006de:	2201      	movs	r2, #1
 80006e0:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(Row2_GPIO_Port, Row2_Pin, GPIO_PIN_RESET);
 80006e2:	2200      	movs	r2, #0
 80006e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006e8:	4816      	ldr	r0, [pc, #88]	; (8000744 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80006ea:	f000 ff97 	bl	800161c <HAL_GPIO_WritePin>
		break;
 80006ee:	e01b      	b.n	8000728 <HAL_TIM_PeriodElapsedCallback+0x130>
	case 1:
		row = 2;
 80006f0:	4b11      	ldr	r3, [pc, #68]	; (8000738 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80006f2:	2202      	movs	r2, #2
 80006f4:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(Row3_GPIO_Port, Row3_Pin, GPIO_PIN_RESET);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2180      	movs	r1, #128	; 0x80
 80006fa:	4812      	ldr	r0, [pc, #72]	; (8000744 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80006fc:	f000 ff8e 	bl	800161c <HAL_GPIO_WritePin>
		break;
 8000700:	e012      	b.n	8000728 <HAL_TIM_PeriodElapsedCallback+0x130>
	case 2:
		row = 3;
 8000702:	4b0d      	ldr	r3, [pc, #52]	; (8000738 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000704:	2203      	movs	r2, #3
 8000706:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(Row4_GPIO_Port, Row4_Pin, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800070e:	480d      	ldr	r0, [pc, #52]	; (8000744 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8000710:	f000 ff84 	bl	800161c <HAL_GPIO_WritePin>
		break;
 8000714:	e008      	b.n	8000728 <HAL_TIM_PeriodElapsedCallback+0x130>
	case 3:
		row = 0;
 8000716:	4b08      	ldr	r3, [pc, #32]	; (8000738 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(Row1_GPIO_Port, Row1_Pin, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	2102      	movs	r1, #2
 8000720:	4807      	ldr	r0, [pc, #28]	; (8000740 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8000722:	f000 ff7b 	bl	800161c <HAL_GPIO_WritePin>
		break;
 8000726:	bf00      	nop
	}
}
 8000728:	bf00      	nop
 800072a:	3708      	adds	r7, #8
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	20000000 	.word	0x20000000
 8000734:	40021000 	.word	0x40021000
 8000738:	20000090 	.word	0x20000090
 800073c:	08003cfc 	.word	0x08003cfc
 8000740:	40021800 	.word	0x40021800
 8000744:	40021400 	.word	0x40021400

08000748 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800074c:	f000 fc20 	bl	8000f90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000750:	f000 f820 	bl	8000794 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000754:	f000 f900 	bl	8000958 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000758:	f000 f8d4 	bl	8000904 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 800075c:	f000 f884 	bl	8000868 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);
 8000760:	4809      	ldr	r0, [pc, #36]	; (8000788 <main+0x40>)
 8000762:	f001 fc02 	bl	8001f6a <HAL_TIM_Base_Start_IT>
  {

	  //HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
	  //HAL_Delay(250);

	  if (key != -1){
 8000766:	4b09      	ldr	r3, [pc, #36]	; (800078c <main+0x44>)
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	b25b      	sxtb	r3, r3
 800076c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000770:	d0f9      	beq.n	8000766 <main+0x1e>
		  printf("stisknuto: %d\n", key);
 8000772:	4b06      	ldr	r3, [pc, #24]	; (800078c <main+0x44>)
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	b25b      	sxtb	r3, r3
 8000778:	4619      	mov	r1, r3
 800077a:	4805      	ldr	r0, [pc, #20]	; (8000790 <main+0x48>)
 800077c:	f002 fbc6 	bl	8002f0c <iprintf>
		  key = -1;
 8000780:	4b02      	ldr	r3, [pc, #8]	; (800078c <main+0x44>)
 8000782:	22ff      	movs	r2, #255	; 0xff
 8000784:	701a      	strb	r2, [r3, #0]
	  if (key != -1){
 8000786:	e7ee      	b.n	8000766 <main+0x1e>
 8000788:	200000e0 	.word	0x200000e0
 800078c:	20000000 	.word	0x20000000
 8000790:	08003cec 	.word	0x08003cec

08000794 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b094      	sub	sp, #80	; 0x50
 8000798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079a:	f107 0320 	add.w	r3, r7, #32
 800079e:	2230      	movs	r2, #48	; 0x30
 80007a0:	2100      	movs	r1, #0
 80007a2:	4618      	mov	r0, r3
 80007a4:	f002 fbaa 	bl	8002efc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a8:	f107 030c 	add.w	r3, r7, #12
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b8:	2300      	movs	r3, #0
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	4b28      	ldr	r3, [pc, #160]	; (8000860 <SystemClock_Config+0xcc>)
 80007be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c0:	4a27      	ldr	r2, [pc, #156]	; (8000860 <SystemClock_Config+0xcc>)
 80007c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007c6:	6413      	str	r3, [r2, #64]	; 0x40
 80007c8:	4b25      	ldr	r3, [pc, #148]	; (8000860 <SystemClock_Config+0xcc>)
 80007ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007d4:	2300      	movs	r3, #0
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	4b22      	ldr	r3, [pc, #136]	; (8000864 <SystemClock_Config+0xd0>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a21      	ldr	r2, [pc, #132]	; (8000864 <SystemClock_Config+0xd0>)
 80007de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007e2:	6013      	str	r3, [r2, #0]
 80007e4:	4b1f      	ldr	r3, [pc, #124]	; (8000864 <SystemClock_Config+0xd0>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007ec:	607b      	str	r3, [r7, #4]
 80007ee:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007f0:	2301      	movs	r3, #1
 80007f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007f4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80007f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007fa:	2302      	movs	r3, #2
 80007fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000802:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000804:	2304      	movs	r3, #4
 8000806:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000808:	23a8      	movs	r3, #168	; 0xa8
 800080a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800080c:	2302      	movs	r3, #2
 800080e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000810:	2307      	movs	r3, #7
 8000812:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000814:	f107 0320 	add.w	r3, r7, #32
 8000818:	4618      	mov	r0, r3
 800081a:	f000 ff19 	bl	8001650 <HAL_RCC_OscConfig>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000824:	f000 f9f8 	bl	8000c18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000828:	230f      	movs	r3, #15
 800082a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082c:	2302      	movs	r3, #2
 800082e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000834:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000838:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800083a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800083e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000840:	f107 030c 	add.w	r3, r7, #12
 8000844:	2105      	movs	r1, #5
 8000846:	4618      	mov	r0, r3
 8000848:	f001 f972 	bl	8001b30 <HAL_RCC_ClockConfig>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000852:	f000 f9e1 	bl	8000c18 <Error_Handler>
  }
}
 8000856:	bf00      	nop
 8000858:	3750      	adds	r7, #80	; 0x50
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800
 8000864:	40007000 	.word	0x40007000

08000868 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800086e:	f107 0308 	add.w	r3, r7, #8
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800087c:	463b      	mov	r3, r7
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000884:	4b1d      	ldr	r3, [pc, #116]	; (80008fc <MX_TIM3_Init+0x94>)
 8000886:	4a1e      	ldr	r2, [pc, #120]	; (8000900 <MX_TIM3_Init+0x98>)
 8000888:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 800088a:	4b1c      	ldr	r3, [pc, #112]	; (80008fc <MX_TIM3_Init+0x94>)
 800088c:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000890:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000892:	4b1a      	ldr	r3, [pc, #104]	; (80008fc <MX_TIM3_Init+0x94>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8000898:	4b18      	ldr	r3, [pc, #96]	; (80008fc <MX_TIM3_Init+0x94>)
 800089a:	2263      	movs	r2, #99	; 0x63
 800089c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800089e:	4b17      	ldr	r3, [pc, #92]	; (80008fc <MX_TIM3_Init+0x94>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80008a4:	4b15      	ldr	r3, [pc, #84]	; (80008fc <MX_TIM3_Init+0x94>)
 80008a6:	2280      	movs	r2, #128	; 0x80
 80008a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80008aa:	4814      	ldr	r0, [pc, #80]	; (80008fc <MX_TIM3_Init+0x94>)
 80008ac:	f001 fb32 	bl	8001f14 <HAL_TIM_Base_Init>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80008b6:	f000 f9af 	bl	8000c18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80008c0:	f107 0308 	add.w	r3, r7, #8
 80008c4:	4619      	mov	r1, r3
 80008c6:	480d      	ldr	r0, [pc, #52]	; (80008fc <MX_TIM3_Init+0x94>)
 80008c8:	f001 fc7b 	bl	80021c2 <HAL_TIM_ConfigClockSource>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80008d2:	f000 f9a1 	bl	8000c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008d6:	2300      	movs	r3, #0
 80008d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008da:	2300      	movs	r3, #0
 80008dc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008de:	463b      	mov	r3, r7
 80008e0:	4619      	mov	r1, r3
 80008e2:	4806      	ldr	r0, [pc, #24]	; (80008fc <MX_TIM3_Init+0x94>)
 80008e4:	f001 fe86 	bl	80025f4 <HAL_TIMEx_MasterConfigSynchronization>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80008ee:	f000 f993 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80008f2:	bf00      	nop
 80008f4:	3718      	adds	r7, #24
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	200000e0 	.word	0x200000e0
 8000900:	40000400 	.word	0x40000400

08000904 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000908:	4b11      	ldr	r3, [pc, #68]	; (8000950 <MX_USART3_UART_Init+0x4c>)
 800090a:	4a12      	ldr	r2, [pc, #72]	; (8000954 <MX_USART3_UART_Init+0x50>)
 800090c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800090e:	4b10      	ldr	r3, [pc, #64]	; (8000950 <MX_USART3_UART_Init+0x4c>)
 8000910:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000914:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000916:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <MX_USART3_UART_Init+0x4c>)
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800091c:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <MX_USART3_UART_Init+0x4c>)
 800091e:	2200      	movs	r2, #0
 8000920:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000922:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <MX_USART3_UART_Init+0x4c>)
 8000924:	2200      	movs	r2, #0
 8000926:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000928:	4b09      	ldr	r3, [pc, #36]	; (8000950 <MX_USART3_UART_Init+0x4c>)
 800092a:	220c      	movs	r2, #12
 800092c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092e:	4b08      	ldr	r3, [pc, #32]	; (8000950 <MX_USART3_UART_Init+0x4c>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000934:	4b06      	ldr	r3, [pc, #24]	; (8000950 <MX_USART3_UART_Init+0x4c>)
 8000936:	2200      	movs	r2, #0
 8000938:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800093a:	4805      	ldr	r0, [pc, #20]	; (8000950 <MX_USART3_UART_Init+0x4c>)
 800093c:	f001 feea 	bl	8002714 <HAL_UART_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000946:	f000 f967 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200000a0 	.word	0x200000a0
 8000954:	40004800 	.word	0x40004800

08000958 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b08e      	sub	sp, #56	; 0x38
 800095c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	605a      	str	r2, [r3, #4]
 8000968:	609a      	str	r2, [r3, #8]
 800096a:	60da      	str	r2, [r3, #12]
 800096c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	623b      	str	r3, [r7, #32]
 8000972:	4ba1      	ldr	r3, [pc, #644]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	4aa0      	ldr	r2, [pc, #640]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000978:	f043 0310 	orr.w	r3, r3, #16
 800097c:	6313      	str	r3, [r2, #48]	; 0x30
 800097e:	4b9e      	ldr	r3, [pc, #632]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	f003 0310 	and.w	r3, r3, #16
 8000986:	623b      	str	r3, [r7, #32]
 8000988:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	61fb      	str	r3, [r7, #28]
 800098e:	4b9a      	ldr	r3, [pc, #616]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	4a99      	ldr	r2, [pc, #612]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000994:	f043 0304 	orr.w	r3, r3, #4
 8000998:	6313      	str	r3, [r2, #48]	; 0x30
 800099a:	4b97      	ldr	r3, [pc, #604]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f003 0304 	and.w	r3, r3, #4
 80009a2:	61fb      	str	r3, [r7, #28]
 80009a4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	61bb      	str	r3, [r7, #24]
 80009aa:	4b93      	ldr	r3, [pc, #588]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	4a92      	ldr	r2, [pc, #584]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 80009b0:	f043 0320 	orr.w	r3, r3, #32
 80009b4:	6313      	str	r3, [r2, #48]	; 0x30
 80009b6:	4b90      	ldr	r3, [pc, #576]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	f003 0320 	and.w	r3, r3, #32
 80009be:	61bb      	str	r3, [r7, #24]
 80009c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
 80009c6:	4b8c      	ldr	r3, [pc, #560]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	4a8b      	ldr	r2, [pc, #556]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 80009cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009d0:	6313      	str	r3, [r2, #48]	; 0x30
 80009d2:	4b89      	ldr	r3, [pc, #548]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009da:	617b      	str	r3, [r7, #20]
 80009dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	613b      	str	r3, [r7, #16]
 80009e2:	4b85      	ldr	r3, [pc, #532]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	4a84      	ldr	r2, [pc, #528]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	6313      	str	r3, [r2, #48]	; 0x30
 80009ee:	4b82      	ldr	r3, [pc, #520]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	f003 0301 	and.w	r3, r3, #1
 80009f6:	613b      	str	r3, [r7, #16]
 80009f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	4b7e      	ldr	r3, [pc, #504]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	4a7d      	ldr	r2, [pc, #500]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000a04:	f043 0302 	orr.w	r3, r3, #2
 8000a08:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0a:	4b7b      	ldr	r3, [pc, #492]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	f003 0302 	and.w	r3, r3, #2
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	60bb      	str	r3, [r7, #8]
 8000a1a:	4b77      	ldr	r3, [pc, #476]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	4a76      	ldr	r2, [pc, #472]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000a20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a24:	6313      	str	r3, [r2, #48]	; 0x30
 8000a26:	4b74      	ldr	r3, [pc, #464]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a2e:	60bb      	str	r3, [r7, #8]
 8000a30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	4b70      	ldr	r3, [pc, #448]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	4a6f      	ldr	r2, [pc, #444]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000a3c:	f043 0308 	orr.w	r3, r3, #8
 8000a40:	6313      	str	r3, [r2, #48]	; 0x30
 8000a42:	4b6d      	ldr	r3, [pc, #436]	; (8000bf8 <MX_GPIO_Init+0x2a0>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	f003 0308 	and.w	r3, r3, #8
 8000a4a:	607b      	str	r3, [r7, #4]
 8000a4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Row3_Pin|Row4_Pin|Row2_Pin, GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000a54:	4869      	ldr	r0, [pc, #420]	; (8000bfc <MX_GPIO_Init+0x2a4>)
 8000a56:	f000 fde1 	bl	800161c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	f244 0181 	movw	r1, #16513	; 0x4081
 8000a60:	4867      	ldr	r0, [pc, #412]	; (8000c00 <MX_GPIO_Init+0x2a8>)
 8000a62:	f000 fddb 	bl	800161c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, Row1_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a66:	2200      	movs	r2, #0
 8000a68:	2142      	movs	r1, #66	; 0x42
 8000a6a:	4866      	ldr	r0, [pc, #408]	; (8000c04 <MX_GPIO_Init+0x2ac>)
 8000a6c:	f000 fdd6 	bl	800161c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Col1_Pin Col4_Pin Col3_Pin Col2_Pin */
  GPIO_InitStruct.Pin = Col1_Pin|Col4_Pin|Col3_Pin|Col2_Pin;
 8000a70:	2378      	movs	r3, #120	; 0x78
 8000a72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a74:	2300      	movs	r3, #0
 8000a76:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a80:	4619      	mov	r1, r3
 8000a82:	4861      	ldr	r0, [pc, #388]	; (8000c08 <MX_GPIO_Init+0x2b0>)
 8000a84:	f000 fc08 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a8e:	4b5f      	ldr	r3, [pc, #380]	; (8000c0c <MX_GPIO_Init+0x2b4>)
 8000a90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	2300      	movs	r3, #0
 8000a94:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	485c      	ldr	r0, [pc, #368]	; (8000c10 <MX_GPIO_Init+0x2b8>)
 8000a9e:	f000 fbfb 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pins : Row3_Pin Row4_Pin Row2_Pin */
  GPIO_InitStruct.Pin = Row3_Pin|Row4_Pin|Row2_Pin;
 8000aa2:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000aa6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000aa8:	2311      	movs	r3, #17
 8000aaa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ab4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4850      	ldr	r0, [pc, #320]	; (8000bfc <MX_GPIO_Init+0x2a4>)
 8000abc:	f000 fbec 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000ac0:	2332      	movs	r3, #50	; 0x32
 8000ac2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000acc:	2303      	movs	r3, #3
 8000ace:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ad0:	230b      	movs	r3, #11
 8000ad2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ad8:	4619      	mov	r1, r3
 8000ada:	484d      	ldr	r0, [pc, #308]	; (8000c10 <MX_GPIO_Init+0x2b8>)
 8000adc:	f000 fbdc 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000ae0:	2386      	movs	r3, #134	; 0x86
 8000ae2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aec:	2303      	movs	r3, #3
 8000aee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000af0:	230b      	movs	r3, #11
 8000af2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000af8:	4619      	mov	r1, r3
 8000afa:	4846      	ldr	r0, [pc, #280]	; (8000c14 <MX_GPIO_Init+0x2bc>)
 8000afc:	f000 fbcc 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000b00:	f244 0381 	movw	r3, #16513	; 0x4081
 8000b04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b06:	2301      	movs	r3, #1
 8000b08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b16:	4619      	mov	r1, r3
 8000b18:	4839      	ldr	r0, [pc, #228]	; (8000c00 <MX_GPIO_Init+0x2a8>)
 8000b1a:	f000 fbbd 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pin : Row1_Pin */
  GPIO_InitStruct.Pin = Row1_Pin;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000b22:	2311      	movs	r3, #17
 8000b24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(Row1_GPIO_Port, &GPIO_InitStruct);
 8000b2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b32:	4619      	mov	r1, r3
 8000b34:	4833      	ldr	r0, [pc, #204]	; (8000c04 <MX_GPIO_Init+0x2ac>)
 8000b36:	f000 fbaf 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000b3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b40:	2302      	movs	r3, #2
 8000b42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b44:	2300      	movs	r3, #0
 8000b46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b4c:	230b      	movs	r3, #11
 8000b4e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000b50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b54:	4619      	mov	r1, r3
 8000b56:	482a      	ldr	r0, [pc, #168]	; (8000c00 <MX_GPIO_Init+0x2a8>)
 8000b58:	f000 fb9e 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b5c:	2340      	movs	r3, #64	; 0x40
 8000b5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b60:	2301      	movs	r3, #1
 8000b62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b70:	4619      	mov	r1, r3
 8000b72:	4824      	ldr	r0, [pc, #144]	; (8000c04 <MX_GPIO_Init+0x2ac>)
 8000b74:	f000 fb90 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b78:	2380      	movs	r3, #128	; 0x80
 8000b7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b80:	2300      	movs	r3, #0
 8000b82:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b88:	4619      	mov	r1, r3
 8000b8a:	481e      	ldr	r0, [pc, #120]	; (8000c04 <MX_GPIO_Init+0x2ac>)
 8000b8c:	f000 fb84 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000b90:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000b94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b96:	2302      	movs	r3, #2
 8000b98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b9e:	2303      	movs	r3, #3
 8000ba0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000ba2:	230a      	movs	r3, #10
 8000ba4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000baa:	4619      	mov	r1, r3
 8000bac:	4819      	ldr	r0, [pc, #100]	; (8000c14 <MX_GPIO_Init+0x2bc>)
 8000bae:	f000 fb73 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000bb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bb6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000bc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4813      	ldr	r0, [pc, #76]	; (8000c14 <MX_GPIO_Init+0x2bc>)
 8000bc8:	f000 fb66 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000bcc:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bda:	2303      	movs	r3, #3
 8000bdc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bde:	230b      	movs	r3, #11
 8000be0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000be2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000be6:	4619      	mov	r1, r3
 8000be8:	4806      	ldr	r0, [pc, #24]	; (8000c04 <MX_GPIO_Init+0x2ac>)
 8000bea:	f000 fb55 	bl	8001298 <HAL_GPIO_Init>

}
 8000bee:	bf00      	nop
 8000bf0:	3738      	adds	r7, #56	; 0x38
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40023800 	.word	0x40023800
 8000bfc:	40021400 	.word	0x40021400
 8000c00:	40020400 	.word	0x40020400
 8000c04:	40021800 	.word	0x40021800
 8000c08:	40021000 	.word	0x40021000
 8000c0c:	10110000 	.word	0x10110000
 8000c10:	40020800 	.word	0x40020800
 8000c14:	40020000 	.word	0x40020000

08000c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
	...

08000c28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	607b      	str	r3, [r7, #4]
 8000c32:	4b10      	ldr	r3, [pc, #64]	; (8000c74 <HAL_MspInit+0x4c>)
 8000c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c36:	4a0f      	ldr	r2, [pc, #60]	; (8000c74 <HAL_MspInit+0x4c>)
 8000c38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c3c:	6453      	str	r3, [r2, #68]	; 0x44
 8000c3e:	4b0d      	ldr	r3, [pc, #52]	; (8000c74 <HAL_MspInit+0x4c>)
 8000c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	603b      	str	r3, [r7, #0]
 8000c4e:	4b09      	ldr	r3, [pc, #36]	; (8000c74 <HAL_MspInit+0x4c>)
 8000c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c52:	4a08      	ldr	r2, [pc, #32]	; (8000c74 <HAL_MspInit+0x4c>)
 8000c54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c58:	6413      	str	r3, [r2, #64]	; 0x40
 8000c5a:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <HAL_MspInit+0x4c>)
 8000c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c62:	603b      	str	r3, [r7, #0]
 8000c64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c66:	bf00      	nop
 8000c68:	370c      	adds	r7, #12
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	40023800 	.word	0x40023800

08000c78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a0e      	ldr	r2, [pc, #56]	; (8000cc0 <HAL_TIM_Base_MspInit+0x48>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d115      	bne.n	8000cb6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	4b0d      	ldr	r3, [pc, #52]	; (8000cc4 <HAL_TIM_Base_MspInit+0x4c>)
 8000c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c92:	4a0c      	ldr	r2, [pc, #48]	; (8000cc4 <HAL_TIM_Base_MspInit+0x4c>)
 8000c94:	f043 0302 	orr.w	r3, r3, #2
 8000c98:	6413      	str	r3, [r2, #64]	; 0x40
 8000c9a:	4b0a      	ldr	r3, [pc, #40]	; (8000cc4 <HAL_TIM_Base_MspInit+0x4c>)
 8000c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c9e:	f003 0302 	and.w	r3, r3, #2
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	2100      	movs	r1, #0
 8000caa:	201d      	movs	r0, #29
 8000cac:	f000 fabd 	bl	800122a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000cb0:	201d      	movs	r0, #29
 8000cb2:	f000 fad6 	bl	8001262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000cb6:	bf00      	nop
 8000cb8:	3710      	adds	r7, #16
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40000400 	.word	0x40000400
 8000cc4:	40023800 	.word	0x40023800

08000cc8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	; 0x28
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd0:	f107 0314 	add.w	r3, r7, #20
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	609a      	str	r2, [r3, #8]
 8000cdc:	60da      	str	r2, [r3, #12]
 8000cde:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a19      	ldr	r2, [pc, #100]	; (8000d4c <HAL_UART_MspInit+0x84>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d12c      	bne.n	8000d44 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cea:	2300      	movs	r3, #0
 8000cec:	613b      	str	r3, [r7, #16]
 8000cee:	4b18      	ldr	r3, [pc, #96]	; (8000d50 <HAL_UART_MspInit+0x88>)
 8000cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf2:	4a17      	ldr	r2, [pc, #92]	; (8000d50 <HAL_UART_MspInit+0x88>)
 8000cf4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8000cfa:	4b15      	ldr	r3, [pc, #84]	; (8000d50 <HAL_UART_MspInit+0x88>)
 8000cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cfe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d02:	613b      	str	r3, [r7, #16]
 8000d04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	60fb      	str	r3, [r7, #12]
 8000d0a:	4b11      	ldr	r3, [pc, #68]	; (8000d50 <HAL_UART_MspInit+0x88>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	4a10      	ldr	r2, [pc, #64]	; (8000d50 <HAL_UART_MspInit+0x88>)
 8000d10:	f043 0308 	orr.w	r3, r3, #8
 8000d14:	6313      	str	r3, [r2, #48]	; 0x30
 8000d16:	4b0e      	ldr	r3, [pc, #56]	; (8000d50 <HAL_UART_MspInit+0x88>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1a:	f003 0308 	and.w	r3, r3, #8
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000d22:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d30:	2303      	movs	r3, #3
 8000d32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d34:	2307      	movs	r3, #7
 8000d36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d38:	f107 0314 	add.w	r3, r7, #20
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4805      	ldr	r0, [pc, #20]	; (8000d54 <HAL_UART_MspInit+0x8c>)
 8000d40:	f000 faaa 	bl	8001298 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d44:	bf00      	nop
 8000d46:	3728      	adds	r7, #40	; 0x28
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40004800 	.word	0x40004800
 8000d50:	40023800 	.word	0x40023800
 8000d54:	40020c00 	.word	0x40020c00

08000d58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr

08000d66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d6a:	e7fe      	b.n	8000d6a <HardFault_Handler+0x4>

08000d6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d70:	e7fe      	b.n	8000d70 <MemManage_Handler+0x4>

08000d72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d72:	b480      	push	{r7}
 8000d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d76:	e7fe      	b.n	8000d76 <BusFault_Handler+0x4>

08000d78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d7c:	e7fe      	b.n	8000d7c <UsageFault_Handler+0x4>

08000d7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d82:	bf00      	nop
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr

08000d9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d9e:	bf00      	nop
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr

08000da8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dac:	f000 f942 	bl	8001034 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000db0:	bf00      	nop
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000db8:	4802      	ldr	r0, [pc, #8]	; (8000dc4 <TIM3_IRQHandler+0x10>)
 8000dba:	f001 f8fa 	bl	8001fb2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	200000e0 	.word	0x200000e0

08000dc8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b086      	sub	sp, #24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	617b      	str	r3, [r7, #20]
 8000dd8:	e00a      	b.n	8000df0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000dda:	f3af 8000 	nop.w
 8000dde:	4601      	mov	r1, r0
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	1c5a      	adds	r2, r3, #1
 8000de4:	60ba      	str	r2, [r7, #8]
 8000de6:	b2ca      	uxtb	r2, r1
 8000de8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	3301      	adds	r3, #1
 8000dee:	617b      	str	r3, [r7, #20]
 8000df0:	697a      	ldr	r2, [r7, #20]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	dbf0      	blt.n	8000dda <_read+0x12>
	}

return len;
 8000df8:	687b      	ldr	r3, [r7, #4]
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3718      	adds	r7, #24
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e02:	b580      	push	{r7, lr}
 8000e04:	b086      	sub	sp, #24
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	60f8      	str	r0, [r7, #12]
 8000e0a:	60b9      	str	r1, [r7, #8]
 8000e0c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e0e:	2300      	movs	r3, #0
 8000e10:	617b      	str	r3, [r7, #20]
 8000e12:	e009      	b.n	8000e28 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	1c5a      	adds	r2, r3, #1
 8000e18:	60ba      	str	r2, [r7, #8]
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff fbde 	bl	80005de <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	3301      	adds	r3, #1
 8000e26:	617b      	str	r3, [r7, #20]
 8000e28:	697a      	ldr	r2, [r7, #20]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	dbf1      	blt.n	8000e14 <_write+0x12>
	}
	return len;
 8000e30:	687b      	ldr	r3, [r7, #4]
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	3718      	adds	r7, #24
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}

08000e3a <_close>:

int _close(int file)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	b083      	sub	sp, #12
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	6078      	str	r0, [r7, #4]
	return -1;
 8000e42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	370c      	adds	r7, #12
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr

08000e52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e52:	b480      	push	{r7}
 8000e54:	b083      	sub	sp, #12
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
 8000e5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e62:	605a      	str	r2, [r3, #4]
	return 0;
 8000e64:	2300      	movs	r3, #0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	370c      	adds	r7, #12
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr

08000e72 <_isatty>:

int _isatty(int file)
{
 8000e72:	b480      	push	{r7}
 8000e74:	b083      	sub	sp, #12
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
	return 1;
 8000e7a:	2301      	movs	r3, #1
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr

08000e88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b085      	sub	sp, #20
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	60f8      	str	r0, [r7, #12]
 8000e90:	60b9      	str	r1, [r7, #8]
 8000e92:	607a      	str	r2, [r7, #4]
	return 0;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3714      	adds	r7, #20
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
	...

08000ea4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000eac:	4a14      	ldr	r2, [pc, #80]	; (8000f00 <_sbrk+0x5c>)
 8000eae:	4b15      	ldr	r3, [pc, #84]	; (8000f04 <_sbrk+0x60>)
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eb8:	4b13      	ldr	r3, [pc, #76]	; (8000f08 <_sbrk+0x64>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d102      	bne.n	8000ec6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ec0:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <_sbrk+0x64>)
 8000ec2:	4a12      	ldr	r2, [pc, #72]	; (8000f0c <_sbrk+0x68>)
 8000ec4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ec6:	4b10      	ldr	r3, [pc, #64]	; (8000f08 <_sbrk+0x64>)
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4413      	add	r3, r2
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d207      	bcs.n	8000ee4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ed4:	f001 ffe8 	bl	8002ea8 <__errno>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	230c      	movs	r3, #12
 8000edc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee2:	e009      	b.n	8000ef8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ee4:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <_sbrk+0x64>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eea:	4b07      	ldr	r3, [pc, #28]	; (8000f08 <_sbrk+0x64>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	4a05      	ldr	r2, [pc, #20]	; (8000f08 <_sbrk+0x64>)
 8000ef4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ef6:	68fb      	ldr	r3, [r7, #12]
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3718      	adds	r7, #24
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	20030000 	.word	0x20030000
 8000f04:	00000400 	.word	0x00000400
 8000f08:	20000094 	.word	0x20000094
 8000f0c:	20000128 	.word	0x20000128

08000f10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f14:	4b08      	ldr	r3, [pc, #32]	; (8000f38 <SystemInit+0x28>)
 8000f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f1a:	4a07      	ldr	r2, [pc, #28]	; (8000f38 <SystemInit+0x28>)
 8000f1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f24:	4b04      	ldr	r3, [pc, #16]	; (8000f38 <SystemInit+0x28>)
 8000f26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f2a:	609a      	str	r2, [r3, #8]
#endif
}
 8000f2c:	bf00      	nop
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	e000ed00 	.word	0xe000ed00

08000f3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000f3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f74 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000f40:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000f42:	e003      	b.n	8000f4c <LoopCopyDataInit>

08000f44 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000f44:	4b0c      	ldr	r3, [pc, #48]	; (8000f78 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000f46:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000f48:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000f4a:	3104      	adds	r1, #4

08000f4c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f4c:	480b      	ldr	r0, [pc, #44]	; (8000f7c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000f4e:	4b0c      	ldr	r3, [pc, #48]	; (8000f80 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000f50:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000f52:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000f54:	d3f6      	bcc.n	8000f44 <CopyDataInit>
  ldr  r2, =_sbss
 8000f56:	4a0b      	ldr	r2, [pc, #44]	; (8000f84 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000f58:	e002      	b.n	8000f60 <LoopFillZerobss>

08000f5a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000f5a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000f5c:	f842 3b04 	str.w	r3, [r2], #4

08000f60 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000f60:	4b09      	ldr	r3, [pc, #36]	; (8000f88 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000f62:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000f64:	d3f9      	bcc.n	8000f5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f66:	f7ff ffd3 	bl	8000f10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f6a:	f001 ffa3 	bl	8002eb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f6e:	f7ff fbeb 	bl	8000748 <main>
  bx  lr    
 8000f72:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000f74:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8000f78:	08003dfc 	.word	0x08003dfc
  ldr  r0, =_sdata
 8000f7c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000f80:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000f84:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000f88:	20000128 	.word	0x20000128

08000f8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f8c:	e7fe      	b.n	8000f8c <ADC_IRQHandler>
	...

08000f90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f94:	4b0e      	ldr	r3, [pc, #56]	; (8000fd0 <HAL_Init+0x40>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a0d      	ldr	r2, [pc, #52]	; (8000fd0 <HAL_Init+0x40>)
 8000f9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fa0:	4b0b      	ldr	r3, [pc, #44]	; (8000fd0 <HAL_Init+0x40>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a0a      	ldr	r2, [pc, #40]	; (8000fd0 <HAL_Init+0x40>)
 8000fa6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000faa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fac:	4b08      	ldr	r3, [pc, #32]	; (8000fd0 <HAL_Init+0x40>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a07      	ldr	r2, [pc, #28]	; (8000fd0 <HAL_Init+0x40>)
 8000fb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb8:	2003      	movs	r0, #3
 8000fba:	f000 f92b 	bl	8001214 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	f000 f808 	bl	8000fd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fc4:	f7ff fe30 	bl	8000c28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fc8:	2300      	movs	r3, #0
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40023c00 	.word	0x40023c00

08000fd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fdc:	4b12      	ldr	r3, [pc, #72]	; (8001028 <HAL_InitTick+0x54>)
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	4b12      	ldr	r3, [pc, #72]	; (800102c <HAL_InitTick+0x58>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fea:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f943 	bl	800127e <HAL_SYSTICK_Config>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e00e      	b.n	8001020 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b0f      	cmp	r3, #15
 8001006:	d80a      	bhi.n	800101e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001008:	2200      	movs	r2, #0
 800100a:	6879      	ldr	r1, [r7, #4]
 800100c:	f04f 30ff 	mov.w	r0, #4294967295
 8001010:	f000 f90b 	bl	800122a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001014:	4a06      	ldr	r2, [pc, #24]	; (8001030 <HAL_InitTick+0x5c>)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800101a:	2300      	movs	r3, #0
 800101c:	e000      	b.n	8001020 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
}
 8001020:	4618      	mov	r0, r3
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000004 	.word	0x20000004
 800102c:	2000000c 	.word	0x2000000c
 8001030:	20000008 	.word	0x20000008

08001034 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001038:	4b06      	ldr	r3, [pc, #24]	; (8001054 <HAL_IncTick+0x20>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	461a      	mov	r2, r3
 800103e:	4b06      	ldr	r3, [pc, #24]	; (8001058 <HAL_IncTick+0x24>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4413      	add	r3, r2
 8001044:	4a04      	ldr	r2, [pc, #16]	; (8001058 <HAL_IncTick+0x24>)
 8001046:	6013      	str	r3, [r2, #0]
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	2000000c 	.word	0x2000000c
 8001058:	20000120 	.word	0x20000120

0800105c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  return uwTick;
 8001060:	4b03      	ldr	r3, [pc, #12]	; (8001070 <HAL_GetTick+0x14>)
 8001062:	681b      	ldr	r3, [r3, #0]
}
 8001064:	4618      	mov	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	20000120 	.word	0x20000120

08001074 <__NVIC_SetPriorityGrouping>:
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800108a:	68ba      	ldr	r2, [r7, #8]
 800108c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001090:	4013      	ands	r3, r2
 8001092:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800109c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010a6:	4a04      	ldr	r2, [pc, #16]	; (80010b8 <__NVIC_SetPriorityGrouping+0x44>)
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	60d3      	str	r3, [r2, #12]
}
 80010ac:	bf00      	nop
 80010ae:	3714      	adds	r7, #20
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <__NVIC_GetPriorityGrouping>:
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010c0:	4b04      	ldr	r3, [pc, #16]	; (80010d4 <__NVIC_GetPriorityGrouping+0x18>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	0a1b      	lsrs	r3, r3, #8
 80010c6:	f003 0307 	and.w	r3, r3, #7
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <__NVIC_EnableIRQ>:
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	db0b      	blt.n	8001102 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	f003 021f 	and.w	r2, r3, #31
 80010f0:	4907      	ldr	r1, [pc, #28]	; (8001110 <__NVIC_EnableIRQ+0x38>)
 80010f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f6:	095b      	lsrs	r3, r3, #5
 80010f8:	2001      	movs	r0, #1
 80010fa:	fa00 f202 	lsl.w	r2, r0, r2
 80010fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	e000e100 	.word	0xe000e100

08001114 <__NVIC_SetPriority>:
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	6039      	str	r1, [r7, #0]
 800111e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001124:	2b00      	cmp	r3, #0
 8001126:	db0a      	blt.n	800113e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	b2da      	uxtb	r2, r3
 800112c:	490c      	ldr	r1, [pc, #48]	; (8001160 <__NVIC_SetPriority+0x4c>)
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	0112      	lsls	r2, r2, #4
 8001134:	b2d2      	uxtb	r2, r2
 8001136:	440b      	add	r3, r1
 8001138:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800113c:	e00a      	b.n	8001154 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	b2da      	uxtb	r2, r3
 8001142:	4908      	ldr	r1, [pc, #32]	; (8001164 <__NVIC_SetPriority+0x50>)
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	f003 030f 	and.w	r3, r3, #15
 800114a:	3b04      	subs	r3, #4
 800114c:	0112      	lsls	r2, r2, #4
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	440b      	add	r3, r1
 8001152:	761a      	strb	r2, [r3, #24]
}
 8001154:	bf00      	nop
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	e000e100 	.word	0xe000e100
 8001164:	e000ed00 	.word	0xe000ed00

08001168 <NVIC_EncodePriority>:
{
 8001168:	b480      	push	{r7}
 800116a:	b089      	sub	sp, #36	; 0x24
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	f1c3 0307 	rsb	r3, r3, #7
 8001182:	2b04      	cmp	r3, #4
 8001184:	bf28      	it	cs
 8001186:	2304      	movcs	r3, #4
 8001188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	3304      	adds	r3, #4
 800118e:	2b06      	cmp	r3, #6
 8001190:	d902      	bls.n	8001198 <NVIC_EncodePriority+0x30>
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	3b03      	subs	r3, #3
 8001196:	e000      	b.n	800119a <NVIC_EncodePriority+0x32>
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800119c:	f04f 32ff 	mov.w	r2, #4294967295
 80011a0:	69bb      	ldr	r3, [r7, #24]
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	43da      	mvns	r2, r3
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	401a      	ands	r2, r3
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011b0:	f04f 31ff 	mov.w	r1, #4294967295
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ba:	43d9      	mvns	r1, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c0:	4313      	orrs	r3, r2
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3724      	adds	r7, #36	; 0x24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
	...

080011d0 <SysTick_Config>:
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3b01      	subs	r3, #1
 80011dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011e0:	d301      	bcc.n	80011e6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80011e2:	2301      	movs	r3, #1
 80011e4:	e00f      	b.n	8001206 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011e6:	4a0a      	ldr	r2, [pc, #40]	; (8001210 <SysTick_Config+0x40>)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ee:	210f      	movs	r1, #15
 80011f0:	f04f 30ff 	mov.w	r0, #4294967295
 80011f4:	f7ff ff8e 	bl	8001114 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011f8:	4b05      	ldr	r3, [pc, #20]	; (8001210 <SysTick_Config+0x40>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011fe:	4b04      	ldr	r3, [pc, #16]	; (8001210 <SysTick_Config+0x40>)
 8001200:	2207      	movs	r2, #7
 8001202:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	e000e010 	.word	0xe000e010

08001214 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f7ff ff29 	bl	8001074 <__NVIC_SetPriorityGrouping>
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800122a:	b580      	push	{r7, lr}
 800122c:	b086      	sub	sp, #24
 800122e:	af00      	add	r7, sp, #0
 8001230:	4603      	mov	r3, r0
 8001232:	60b9      	str	r1, [r7, #8]
 8001234:	607a      	str	r2, [r7, #4]
 8001236:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800123c:	f7ff ff3e 	bl	80010bc <__NVIC_GetPriorityGrouping>
 8001240:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001242:	687a      	ldr	r2, [r7, #4]
 8001244:	68b9      	ldr	r1, [r7, #8]
 8001246:	6978      	ldr	r0, [r7, #20]
 8001248:	f7ff ff8e 	bl	8001168 <NVIC_EncodePriority>
 800124c:	4602      	mov	r2, r0
 800124e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001252:	4611      	mov	r1, r2
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff ff5d 	bl	8001114 <__NVIC_SetPriority>
}
 800125a:	bf00      	nop
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b082      	sub	sp, #8
 8001266:	af00      	add	r7, sp, #0
 8001268:	4603      	mov	r3, r0
 800126a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800126c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ff31 	bl	80010d8 <__NVIC_EnableIRQ>
}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff ffa2 	bl	80011d0 <SysTick_Config>
 800128c:	4603      	mov	r3, r0
}
 800128e:	4618      	mov	r0, r3
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
	...

08001298 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001298:	b480      	push	{r7}
 800129a:	b089      	sub	sp, #36	; 0x24
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012a6:	2300      	movs	r3, #0
 80012a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012ae:	2300      	movs	r3, #0
 80012b0:	61fb      	str	r3, [r7, #28]
 80012b2:	e177      	b.n	80015a4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012b4:	2201      	movs	r2, #1
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	697a      	ldr	r2, [r7, #20]
 80012c4:	4013      	ands	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	f040 8166 	bne.w	800159e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d00b      	beq.n	80012f2 <HAL_GPIO_Init+0x5a>
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d007      	beq.n	80012f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012e6:	2b11      	cmp	r3, #17
 80012e8:	d003      	beq.n	80012f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	2b12      	cmp	r3, #18
 80012f0:	d130      	bne.n	8001354 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012f8:	69fb      	ldr	r3, [r7, #28]
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	2203      	movs	r2, #3
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	43db      	mvns	r3, r3
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	4013      	ands	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	68da      	ldr	r2, [r3, #12]
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	fa02 f303 	lsl.w	r3, r2, r3
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4313      	orrs	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001328:	2201      	movs	r2, #1
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	fa02 f303 	lsl.w	r3, r2, r3
 8001330:	43db      	mvns	r3, r3
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	4013      	ands	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	091b      	lsrs	r3, r3, #4
 800133e:	f003 0201 	and.w	r2, r3, #1
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	4313      	orrs	r3, r2
 800134c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	2203      	movs	r2, #3
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	43db      	mvns	r3, r3
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	4013      	ands	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	689a      	ldr	r2, [r3, #8]
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	4313      	orrs	r3, r2
 800137c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	2b02      	cmp	r3, #2
 800138a:	d003      	beq.n	8001394 <HAL_GPIO_Init+0xfc>
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	2b12      	cmp	r3, #18
 8001392:	d123      	bne.n	80013dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	08da      	lsrs	r2, r3, #3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3208      	adds	r2, #8
 800139c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	f003 0307 	and.w	r3, r3, #7
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	220f      	movs	r2, #15
 80013ac:	fa02 f303 	lsl.w	r3, r2, r3
 80013b0:	43db      	mvns	r3, r3
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	4013      	ands	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	691a      	ldr	r2, [r3, #16]
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	08da      	lsrs	r2, r3, #3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	3208      	adds	r2, #8
 80013d6:	69b9      	ldr	r1, [r7, #24]
 80013d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	2203      	movs	r2, #3
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	43db      	mvns	r3, r3
 80013ee:	69ba      	ldr	r2, [r7, #24]
 80013f0:	4013      	ands	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f003 0203 	and.w	r2, r3, #3
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	69ba      	ldr	r2, [r7, #24]
 8001406:	4313      	orrs	r3, r2
 8001408:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001418:	2b00      	cmp	r3, #0
 800141a:	f000 80c0 	beq.w	800159e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	4b65      	ldr	r3, [pc, #404]	; (80015b8 <HAL_GPIO_Init+0x320>)
 8001424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001426:	4a64      	ldr	r2, [pc, #400]	; (80015b8 <HAL_GPIO_Init+0x320>)
 8001428:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800142c:	6453      	str	r3, [r2, #68]	; 0x44
 800142e:	4b62      	ldr	r3, [pc, #392]	; (80015b8 <HAL_GPIO_Init+0x320>)
 8001430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001432:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800143a:	4a60      	ldr	r2, [pc, #384]	; (80015bc <HAL_GPIO_Init+0x324>)
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	089b      	lsrs	r3, r3, #2
 8001440:	3302      	adds	r3, #2
 8001442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001446:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	f003 0303 	and.w	r3, r3, #3
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	220f      	movs	r2, #15
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	43db      	mvns	r3, r3
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	4013      	ands	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a57      	ldr	r2, [pc, #348]	; (80015c0 <HAL_GPIO_Init+0x328>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d037      	beq.n	80014d6 <HAL_GPIO_Init+0x23e>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a56      	ldr	r2, [pc, #344]	; (80015c4 <HAL_GPIO_Init+0x32c>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d031      	beq.n	80014d2 <HAL_GPIO_Init+0x23a>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a55      	ldr	r2, [pc, #340]	; (80015c8 <HAL_GPIO_Init+0x330>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d02b      	beq.n	80014ce <HAL_GPIO_Init+0x236>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a54      	ldr	r2, [pc, #336]	; (80015cc <HAL_GPIO_Init+0x334>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d025      	beq.n	80014ca <HAL_GPIO_Init+0x232>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a53      	ldr	r2, [pc, #332]	; (80015d0 <HAL_GPIO_Init+0x338>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d01f      	beq.n	80014c6 <HAL_GPIO_Init+0x22e>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a52      	ldr	r2, [pc, #328]	; (80015d4 <HAL_GPIO_Init+0x33c>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d019      	beq.n	80014c2 <HAL_GPIO_Init+0x22a>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a51      	ldr	r2, [pc, #324]	; (80015d8 <HAL_GPIO_Init+0x340>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d013      	beq.n	80014be <HAL_GPIO_Init+0x226>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a50      	ldr	r2, [pc, #320]	; (80015dc <HAL_GPIO_Init+0x344>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d00d      	beq.n	80014ba <HAL_GPIO_Init+0x222>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a4f      	ldr	r2, [pc, #316]	; (80015e0 <HAL_GPIO_Init+0x348>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d007      	beq.n	80014b6 <HAL_GPIO_Init+0x21e>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a4e      	ldr	r2, [pc, #312]	; (80015e4 <HAL_GPIO_Init+0x34c>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d101      	bne.n	80014b2 <HAL_GPIO_Init+0x21a>
 80014ae:	2309      	movs	r3, #9
 80014b0:	e012      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014b2:	230a      	movs	r3, #10
 80014b4:	e010      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014b6:	2308      	movs	r3, #8
 80014b8:	e00e      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014ba:	2307      	movs	r3, #7
 80014bc:	e00c      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014be:	2306      	movs	r3, #6
 80014c0:	e00a      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014c2:	2305      	movs	r3, #5
 80014c4:	e008      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014c6:	2304      	movs	r3, #4
 80014c8:	e006      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014ca:	2303      	movs	r3, #3
 80014cc:	e004      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014ce:	2302      	movs	r3, #2
 80014d0:	e002      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014d2:	2301      	movs	r3, #1
 80014d4:	e000      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014d6:	2300      	movs	r3, #0
 80014d8:	69fa      	ldr	r2, [r7, #28]
 80014da:	f002 0203 	and.w	r2, r2, #3
 80014de:	0092      	lsls	r2, r2, #2
 80014e0:	4093      	lsls	r3, r2
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	4313      	orrs	r3, r2
 80014e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014e8:	4934      	ldr	r1, [pc, #208]	; (80015bc <HAL_GPIO_Init+0x324>)
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	089b      	lsrs	r3, r3, #2
 80014ee:	3302      	adds	r3, #2
 80014f0:	69ba      	ldr	r2, [r7, #24]
 80014f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014f6:	4b3c      	ldr	r3, [pc, #240]	; (80015e8 <HAL_GPIO_Init+0x350>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	43db      	mvns	r3, r3
 8001500:	69ba      	ldr	r2, [r7, #24]
 8001502:	4013      	ands	r3, r2
 8001504:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d003      	beq.n	800151a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001512:	69ba      	ldr	r2, [r7, #24]
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	4313      	orrs	r3, r2
 8001518:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800151a:	4a33      	ldr	r2, [pc, #204]	; (80015e8 <HAL_GPIO_Init+0x350>)
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001520:	4b31      	ldr	r3, [pc, #196]	; (80015e8 <HAL_GPIO_Init+0x350>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	43db      	mvns	r3, r3
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	4013      	ands	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001538:	2b00      	cmp	r3, #0
 800153a:	d003      	beq.n	8001544 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	4313      	orrs	r3, r2
 8001542:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001544:	4a28      	ldr	r2, [pc, #160]	; (80015e8 <HAL_GPIO_Init+0x350>)
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800154a:	4b27      	ldr	r3, [pc, #156]	; (80015e8 <HAL_GPIO_Init+0x350>)
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	43db      	mvns	r3, r3
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	4013      	ands	r3, r2
 8001558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d003      	beq.n	800156e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	4313      	orrs	r3, r2
 800156c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800156e:	4a1e      	ldr	r2, [pc, #120]	; (80015e8 <HAL_GPIO_Init+0x350>)
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001574:	4b1c      	ldr	r3, [pc, #112]	; (80015e8 <HAL_GPIO_Init+0x350>)
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	43db      	mvns	r3, r3
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	4013      	ands	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d003      	beq.n	8001598 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	4313      	orrs	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001598:	4a13      	ldr	r2, [pc, #76]	; (80015e8 <HAL_GPIO_Init+0x350>)
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	3301      	adds	r3, #1
 80015a2:	61fb      	str	r3, [r7, #28]
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	2b0f      	cmp	r3, #15
 80015a8:	f67f ae84 	bls.w	80012b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015ac:	bf00      	nop
 80015ae:	3724      	adds	r7, #36	; 0x24
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	40023800 	.word	0x40023800
 80015bc:	40013800 	.word	0x40013800
 80015c0:	40020000 	.word	0x40020000
 80015c4:	40020400 	.word	0x40020400
 80015c8:	40020800 	.word	0x40020800
 80015cc:	40020c00 	.word	0x40020c00
 80015d0:	40021000 	.word	0x40021000
 80015d4:	40021400 	.word	0x40021400
 80015d8:	40021800 	.word	0x40021800
 80015dc:	40021c00 	.word	0x40021c00
 80015e0:	40022000 	.word	0x40022000
 80015e4:	40022400 	.word	0x40022400
 80015e8:	40013c00 	.word	0x40013c00

080015ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	460b      	mov	r3, r1
 80015f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	691a      	ldr	r2, [r3, #16]
 80015fc:	887b      	ldrh	r3, [r7, #2]
 80015fe:	4013      	ands	r3, r2
 8001600:	2b00      	cmp	r3, #0
 8001602:	d002      	beq.n	800160a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001604:	2301      	movs	r3, #1
 8001606:	73fb      	strb	r3, [r7, #15]
 8001608:	e001      	b.n	800160e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800160a:	2300      	movs	r3, #0
 800160c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800160e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3714      	adds	r7, #20
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	460b      	mov	r3, r1
 8001626:	807b      	strh	r3, [r7, #2]
 8001628:	4613      	mov	r3, r2
 800162a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800162c:	787b      	ldrb	r3, [r7, #1]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d003      	beq.n	800163a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001632:	887a      	ldrh	r2, [r7, #2]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001638:	e003      	b.n	8001642 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800163a:	887b      	ldrh	r3, [r7, #2]
 800163c:	041a      	lsls	r2, r3, #16
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	619a      	str	r2, [r3, #24]
}
 8001642:	bf00      	nop
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
	...

08001650 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d101      	bne.n	8001662 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e25b      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	2b00      	cmp	r3, #0
 800166c:	d075      	beq.n	800175a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800166e:	4ba3      	ldr	r3, [pc, #652]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	f003 030c 	and.w	r3, r3, #12
 8001676:	2b04      	cmp	r3, #4
 8001678:	d00c      	beq.n	8001694 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800167a:	4ba0      	ldr	r3, [pc, #640]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001682:	2b08      	cmp	r3, #8
 8001684:	d112      	bne.n	80016ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001686:	4b9d      	ldr	r3, [pc, #628]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800168e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001692:	d10b      	bne.n	80016ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001694:	4b99      	ldr	r3, [pc, #612]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800169c:	2b00      	cmp	r3, #0
 800169e:	d05b      	beq.n	8001758 <HAL_RCC_OscConfig+0x108>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d157      	bne.n	8001758 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e236      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016b4:	d106      	bne.n	80016c4 <HAL_RCC_OscConfig+0x74>
 80016b6:	4b91      	ldr	r3, [pc, #580]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a90      	ldr	r2, [pc, #576]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80016bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016c0:	6013      	str	r3, [r2, #0]
 80016c2:	e01d      	b.n	8001700 <HAL_RCC_OscConfig+0xb0>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016cc:	d10c      	bne.n	80016e8 <HAL_RCC_OscConfig+0x98>
 80016ce:	4b8b      	ldr	r3, [pc, #556]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a8a      	ldr	r2, [pc, #552]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80016d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016d8:	6013      	str	r3, [r2, #0]
 80016da:	4b88      	ldr	r3, [pc, #544]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a87      	ldr	r2, [pc, #540]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80016e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016e4:	6013      	str	r3, [r2, #0]
 80016e6:	e00b      	b.n	8001700 <HAL_RCC_OscConfig+0xb0>
 80016e8:	4b84      	ldr	r3, [pc, #528]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a83      	ldr	r2, [pc, #524]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80016ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016f2:	6013      	str	r3, [r2, #0]
 80016f4:	4b81      	ldr	r3, [pc, #516]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a80      	ldr	r2, [pc, #512]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80016fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d013      	beq.n	8001730 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001708:	f7ff fca8 	bl	800105c <HAL_GetTick>
 800170c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800170e:	e008      	b.n	8001722 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001710:	f7ff fca4 	bl	800105c <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b64      	cmp	r3, #100	; 0x64
 800171c:	d901      	bls.n	8001722 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e1fb      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001722:	4b76      	ldr	r3, [pc, #472]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d0f0      	beq.n	8001710 <HAL_RCC_OscConfig+0xc0>
 800172e:	e014      	b.n	800175a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001730:	f7ff fc94 	bl	800105c <HAL_GetTick>
 8001734:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001736:	e008      	b.n	800174a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001738:	f7ff fc90 	bl	800105c <HAL_GetTick>
 800173c:	4602      	mov	r2, r0
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	2b64      	cmp	r3, #100	; 0x64
 8001744:	d901      	bls.n	800174a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001746:	2303      	movs	r3, #3
 8001748:	e1e7      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800174a:	4b6c      	ldr	r3, [pc, #432]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001752:	2b00      	cmp	r3, #0
 8001754:	d1f0      	bne.n	8001738 <HAL_RCC_OscConfig+0xe8>
 8001756:	e000      	b.n	800175a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001758:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 0302 	and.w	r3, r3, #2
 8001762:	2b00      	cmp	r3, #0
 8001764:	d063      	beq.n	800182e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001766:	4b65      	ldr	r3, [pc, #404]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f003 030c 	and.w	r3, r3, #12
 800176e:	2b00      	cmp	r3, #0
 8001770:	d00b      	beq.n	800178a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001772:	4b62      	ldr	r3, [pc, #392]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800177a:	2b08      	cmp	r3, #8
 800177c:	d11c      	bne.n	80017b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800177e:	4b5f      	ldr	r3, [pc, #380]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d116      	bne.n	80017b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800178a:	4b5c      	ldr	r3, [pc, #368]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	2b00      	cmp	r3, #0
 8001794:	d005      	beq.n	80017a2 <HAL_RCC_OscConfig+0x152>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d001      	beq.n	80017a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e1bb      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017a2:	4b56      	ldr	r3, [pc, #344]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	691b      	ldr	r3, [r3, #16]
 80017ae:	00db      	lsls	r3, r3, #3
 80017b0:	4952      	ldr	r1, [pc, #328]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80017b2:	4313      	orrs	r3, r2
 80017b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017b6:	e03a      	b.n	800182e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d020      	beq.n	8001802 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017c0:	4b4f      	ldr	r3, [pc, #316]	; (8001900 <HAL_RCC_OscConfig+0x2b0>)
 80017c2:	2201      	movs	r2, #1
 80017c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017c6:	f7ff fc49 	bl	800105c <HAL_GetTick>
 80017ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017cc:	e008      	b.n	80017e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017ce:	f7ff fc45 	bl	800105c <HAL_GetTick>
 80017d2:	4602      	mov	r2, r0
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	1ad3      	subs	r3, r2, r3
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d901      	bls.n	80017e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80017dc:	2303      	movs	r3, #3
 80017de:	e19c      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017e0:	4b46      	ldr	r3, [pc, #280]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d0f0      	beq.n	80017ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ec:	4b43      	ldr	r3, [pc, #268]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	691b      	ldr	r3, [r3, #16]
 80017f8:	00db      	lsls	r3, r3, #3
 80017fa:	4940      	ldr	r1, [pc, #256]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80017fc:	4313      	orrs	r3, r2
 80017fe:	600b      	str	r3, [r1, #0]
 8001800:	e015      	b.n	800182e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001802:	4b3f      	ldr	r3, [pc, #252]	; (8001900 <HAL_RCC_OscConfig+0x2b0>)
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001808:	f7ff fc28 	bl	800105c <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001810:	f7ff fc24 	bl	800105c <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b02      	cmp	r3, #2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e17b      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001822:	4b36      	ldr	r3, [pc, #216]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1f0      	bne.n	8001810 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0308 	and.w	r3, r3, #8
 8001836:	2b00      	cmp	r3, #0
 8001838:	d030      	beq.n	800189c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	695b      	ldr	r3, [r3, #20]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d016      	beq.n	8001870 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001842:	4b30      	ldr	r3, [pc, #192]	; (8001904 <HAL_RCC_OscConfig+0x2b4>)
 8001844:	2201      	movs	r2, #1
 8001846:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001848:	f7ff fc08 	bl	800105c <HAL_GetTick>
 800184c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800184e:	e008      	b.n	8001862 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001850:	f7ff fc04 	bl	800105c <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b02      	cmp	r3, #2
 800185c:	d901      	bls.n	8001862 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e15b      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001862:	4b26      	ldr	r3, [pc, #152]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 8001864:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001866:	f003 0302 	and.w	r3, r3, #2
 800186a:	2b00      	cmp	r3, #0
 800186c:	d0f0      	beq.n	8001850 <HAL_RCC_OscConfig+0x200>
 800186e:	e015      	b.n	800189c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001870:	4b24      	ldr	r3, [pc, #144]	; (8001904 <HAL_RCC_OscConfig+0x2b4>)
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001876:	f7ff fbf1 	bl	800105c <HAL_GetTick>
 800187a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800187c:	e008      	b.n	8001890 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800187e:	f7ff fbed 	bl	800105c <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	2b02      	cmp	r3, #2
 800188a:	d901      	bls.n	8001890 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800188c:	2303      	movs	r3, #3
 800188e:	e144      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001890:	4b1a      	ldr	r3, [pc, #104]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 8001892:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001894:	f003 0302 	and.w	r3, r3, #2
 8001898:	2b00      	cmp	r3, #0
 800189a:	d1f0      	bne.n	800187e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0304 	and.w	r3, r3, #4
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	f000 80a0 	beq.w	80019ea <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018aa:	2300      	movs	r3, #0
 80018ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ae:	4b13      	ldr	r3, [pc, #76]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d10f      	bne.n	80018da <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	60bb      	str	r3, [r7, #8]
 80018be:	4b0f      	ldr	r3, [pc, #60]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80018c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c2:	4a0e      	ldr	r2, [pc, #56]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80018c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c8:	6413      	str	r3, [r2, #64]	; 0x40
 80018ca:	4b0c      	ldr	r3, [pc, #48]	; (80018fc <HAL_RCC_OscConfig+0x2ac>)
 80018cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018d2:	60bb      	str	r3, [r7, #8]
 80018d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018d6:	2301      	movs	r3, #1
 80018d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018da:	4b0b      	ldr	r3, [pc, #44]	; (8001908 <HAL_RCC_OscConfig+0x2b8>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d121      	bne.n	800192a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018e6:	4b08      	ldr	r3, [pc, #32]	; (8001908 <HAL_RCC_OscConfig+0x2b8>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a07      	ldr	r2, [pc, #28]	; (8001908 <HAL_RCC_OscConfig+0x2b8>)
 80018ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018f2:	f7ff fbb3 	bl	800105c <HAL_GetTick>
 80018f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f8:	e011      	b.n	800191e <HAL_RCC_OscConfig+0x2ce>
 80018fa:	bf00      	nop
 80018fc:	40023800 	.word	0x40023800
 8001900:	42470000 	.word	0x42470000
 8001904:	42470e80 	.word	0x42470e80
 8001908:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800190c:	f7ff fba6 	bl	800105c <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e0fd      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800191e:	4b81      	ldr	r3, [pc, #516]	; (8001b24 <HAL_RCC_OscConfig+0x4d4>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001926:	2b00      	cmp	r3, #0
 8001928:	d0f0      	beq.n	800190c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d106      	bne.n	8001940 <HAL_RCC_OscConfig+0x2f0>
 8001932:	4b7d      	ldr	r3, [pc, #500]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 8001934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001936:	4a7c      	ldr	r2, [pc, #496]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	6713      	str	r3, [r2, #112]	; 0x70
 800193e:	e01c      	b.n	800197a <HAL_RCC_OscConfig+0x32a>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	2b05      	cmp	r3, #5
 8001946:	d10c      	bne.n	8001962 <HAL_RCC_OscConfig+0x312>
 8001948:	4b77      	ldr	r3, [pc, #476]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 800194a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800194c:	4a76      	ldr	r2, [pc, #472]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 800194e:	f043 0304 	orr.w	r3, r3, #4
 8001952:	6713      	str	r3, [r2, #112]	; 0x70
 8001954:	4b74      	ldr	r3, [pc, #464]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 8001956:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001958:	4a73      	ldr	r2, [pc, #460]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 800195a:	f043 0301 	orr.w	r3, r3, #1
 800195e:	6713      	str	r3, [r2, #112]	; 0x70
 8001960:	e00b      	b.n	800197a <HAL_RCC_OscConfig+0x32a>
 8001962:	4b71      	ldr	r3, [pc, #452]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 8001964:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001966:	4a70      	ldr	r2, [pc, #448]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 8001968:	f023 0301 	bic.w	r3, r3, #1
 800196c:	6713      	str	r3, [r2, #112]	; 0x70
 800196e:	4b6e      	ldr	r3, [pc, #440]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 8001970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001972:	4a6d      	ldr	r2, [pc, #436]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 8001974:	f023 0304 	bic.w	r3, r3, #4
 8001978:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d015      	beq.n	80019ae <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001982:	f7ff fb6b 	bl	800105c <HAL_GetTick>
 8001986:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001988:	e00a      	b.n	80019a0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800198a:	f7ff fb67 	bl	800105c <HAL_GetTick>
 800198e:	4602      	mov	r2, r0
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	f241 3288 	movw	r2, #5000	; 0x1388
 8001998:	4293      	cmp	r3, r2
 800199a:	d901      	bls.n	80019a0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e0bc      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019a0:	4b61      	ldr	r3, [pc, #388]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 80019a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019a4:	f003 0302 	and.w	r3, r3, #2
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d0ee      	beq.n	800198a <HAL_RCC_OscConfig+0x33a>
 80019ac:	e014      	b.n	80019d8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ae:	f7ff fb55 	bl	800105c <HAL_GetTick>
 80019b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019b4:	e00a      	b.n	80019cc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019b6:	f7ff fb51 	bl	800105c <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d901      	bls.n	80019cc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80019c8:	2303      	movs	r3, #3
 80019ca:	e0a6      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019cc:	4b56      	ldr	r3, [pc, #344]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 80019ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019d0:	f003 0302 	and.w	r3, r3, #2
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d1ee      	bne.n	80019b6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80019d8:	7dfb      	ldrb	r3, [r7, #23]
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d105      	bne.n	80019ea <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019de:	4b52      	ldr	r3, [pc, #328]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e2:	4a51      	ldr	r2, [pc, #324]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 80019e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f000 8092 	beq.w	8001b18 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019f4:	4b4c      	ldr	r3, [pc, #304]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f003 030c 	and.w	r3, r3, #12
 80019fc:	2b08      	cmp	r3, #8
 80019fe:	d05c      	beq.n	8001aba <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d141      	bne.n	8001a8c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a08:	4b48      	ldr	r3, [pc, #288]	; (8001b2c <HAL_RCC_OscConfig+0x4dc>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0e:	f7ff fb25 	bl	800105c <HAL_GetTick>
 8001a12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a14:	e008      	b.n	8001a28 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a16:	f7ff fb21 	bl	800105c <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e078      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a28:	4b3f      	ldr	r3, [pc, #252]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d1f0      	bne.n	8001a16 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	69da      	ldr	r2, [r3, #28]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6a1b      	ldr	r3, [r3, #32]
 8001a3c:	431a      	orrs	r2, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a42:	019b      	lsls	r3, r3, #6
 8001a44:	431a      	orrs	r2, r3
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a4a:	085b      	lsrs	r3, r3, #1
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	041b      	lsls	r3, r3, #16
 8001a50:	431a      	orrs	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a56:	061b      	lsls	r3, r3, #24
 8001a58:	4933      	ldr	r1, [pc, #204]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a5e:	4b33      	ldr	r3, [pc, #204]	; (8001b2c <HAL_RCC_OscConfig+0x4dc>)
 8001a60:	2201      	movs	r2, #1
 8001a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a64:	f7ff fafa 	bl	800105c <HAL_GetTick>
 8001a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a6a:	e008      	b.n	8001a7e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a6c:	f7ff faf6 	bl	800105c <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e04d      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a7e:	4b2a      	ldr	r3, [pc, #168]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d0f0      	beq.n	8001a6c <HAL_RCC_OscConfig+0x41c>
 8001a8a:	e045      	b.n	8001b18 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a8c:	4b27      	ldr	r3, [pc, #156]	; (8001b2c <HAL_RCC_OscConfig+0x4dc>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a92:	f7ff fae3 	bl	800105c <HAL_GetTick>
 8001a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a98:	e008      	b.n	8001aac <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a9a:	f7ff fadf 	bl	800105c <HAL_GetTick>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e036      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aac:	4b1e      	ldr	r3, [pc, #120]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d1f0      	bne.n	8001a9a <HAL_RCC_OscConfig+0x44a>
 8001ab8:	e02e      	b.n	8001b18 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d101      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e029      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ac6:	4b18      	ldr	r3, [pc, #96]	; (8001b28 <HAL_RCC_OscConfig+0x4d8>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	69db      	ldr	r3, [r3, #28]
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	d11c      	bne.n	8001b14 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d115      	bne.n	8001b14 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001ae8:	68fa      	ldr	r2, [r7, #12]
 8001aea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001aee:	4013      	ands	r3, r2
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d10d      	bne.n	8001b14 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d106      	bne.n	8001b14 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d001      	beq.n	8001b18 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e000      	b.n	8001b1a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3718      	adds	r7, #24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40007000 	.word	0x40007000
 8001b28:	40023800 	.word	0x40023800
 8001b2c:	42470060 	.word	0x42470060

08001b30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d101      	bne.n	8001b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e0cc      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b44:	4b68      	ldr	r3, [pc, #416]	; (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 030f 	and.w	r3, r3, #15
 8001b4c:	683a      	ldr	r2, [r7, #0]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d90c      	bls.n	8001b6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b52:	4b65      	ldr	r3, [pc, #404]	; (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	b2d2      	uxtb	r2, r2
 8001b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5a:	4b63      	ldr	r3, [pc, #396]	; (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 030f 	and.w	r3, r3, #15
 8001b62:	683a      	ldr	r2, [r7, #0]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d001      	beq.n	8001b6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e0b8      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0302 	and.w	r3, r3, #2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d020      	beq.n	8001bba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0304 	and.w	r3, r3, #4
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d005      	beq.n	8001b90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b84:	4b59      	ldr	r3, [pc, #356]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	4a58      	ldr	r2, [pc, #352]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001b8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0308 	and.w	r3, r3, #8
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d005      	beq.n	8001ba8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b9c:	4b53      	ldr	r3, [pc, #332]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	4a52      	ldr	r2, [pc, #328]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001ba2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001ba6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ba8:	4b50      	ldr	r3, [pc, #320]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	494d      	ldr	r1, [pc, #308]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d044      	beq.n	8001c50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d107      	bne.n	8001bde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bce:	4b47      	ldr	r3, [pc, #284]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d119      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e07f      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d003      	beq.n	8001bee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	d107      	bne.n	8001bfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bee:	4b3f      	ldr	r3, [pc, #252]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d109      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e06f      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bfe:	4b3b      	ldr	r3, [pc, #236]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e067      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c0e:	4b37      	ldr	r3, [pc, #220]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f023 0203 	bic.w	r2, r3, #3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	4934      	ldr	r1, [pc, #208]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c20:	f7ff fa1c 	bl	800105c <HAL_GetTick>
 8001c24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c26:	e00a      	b.n	8001c3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c28:	f7ff fa18 	bl	800105c <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e04f      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3e:	4b2b      	ldr	r3, [pc, #172]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f003 020c 	and.w	r2, r3, #12
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d1eb      	bne.n	8001c28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c50:	4b25      	ldr	r3, [pc, #148]	; (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 030f 	and.w	r3, r3, #15
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d20c      	bcs.n	8001c78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5e:	4b22      	ldr	r3, [pc, #136]	; (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c60:	683a      	ldr	r2, [r7, #0]
 8001c62:	b2d2      	uxtb	r2, r2
 8001c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c66:	4b20      	ldr	r3, [pc, #128]	; (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 030f 	and.w	r3, r3, #15
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d001      	beq.n	8001c78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e032      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0304 	and.w	r3, r3, #4
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d008      	beq.n	8001c96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c84:	4b19      	ldr	r3, [pc, #100]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	4916      	ldr	r1, [pc, #88]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0308 	and.w	r3, r3, #8
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d009      	beq.n	8001cb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ca2:	4b12      	ldr	r3, [pc, #72]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	691b      	ldr	r3, [r3, #16]
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	490e      	ldr	r1, [pc, #56]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cb6:	f000 f821 	bl	8001cfc <HAL_RCC_GetSysClockFreq>
 8001cba:	4601      	mov	r1, r0
 8001cbc:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	091b      	lsrs	r3, r3, #4
 8001cc2:	f003 030f 	and.w	r3, r3, #15
 8001cc6:	4a0a      	ldr	r2, [pc, #40]	; (8001cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8001cc8:	5cd3      	ldrb	r3, [r2, r3]
 8001cca:	fa21 f303 	lsr.w	r3, r1, r3
 8001cce:	4a09      	ldr	r2, [pc, #36]	; (8001cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001cd2:	4b09      	ldr	r3, [pc, #36]	; (8001cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff f97c 	bl	8000fd4 <HAL_InitTick>

  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3710      	adds	r7, #16
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40023c00 	.word	0x40023c00
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	08003d3c 	.word	0x08003d3c
 8001cf4:	20000004 	.word	0x20000004
 8001cf8:	20000008 	.word	0x20000008

08001cfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001d02:	2300      	movs	r3, #0
 8001d04:	607b      	str	r3, [r7, #4]
 8001d06:	2300      	movs	r3, #0
 8001d08:	60fb      	str	r3, [r7, #12]
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d12:	4b63      	ldr	r3, [pc, #396]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 030c 	and.w	r3, r3, #12
 8001d1a:	2b04      	cmp	r3, #4
 8001d1c:	d007      	beq.n	8001d2e <HAL_RCC_GetSysClockFreq+0x32>
 8001d1e:	2b08      	cmp	r3, #8
 8001d20:	d008      	beq.n	8001d34 <HAL_RCC_GetSysClockFreq+0x38>
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	f040 80b4 	bne.w	8001e90 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d28:	4b5e      	ldr	r3, [pc, #376]	; (8001ea4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001d2a:	60bb      	str	r3, [r7, #8]
       break;
 8001d2c:	e0b3      	b.n	8001e96 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d2e:	4b5e      	ldr	r3, [pc, #376]	; (8001ea8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001d30:	60bb      	str	r3, [r7, #8]
      break;
 8001d32:	e0b0      	b.n	8001e96 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d34:	4b5a      	ldr	r3, [pc, #360]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d3c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d3e:	4b58      	ldr	r3, [pc, #352]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d04a      	beq.n	8001de0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d4a:	4b55      	ldr	r3, [pc, #340]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	099b      	lsrs	r3, r3, #6
 8001d50:	f04f 0400 	mov.w	r4, #0
 8001d54:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001d58:	f04f 0200 	mov.w	r2, #0
 8001d5c:	ea03 0501 	and.w	r5, r3, r1
 8001d60:	ea04 0602 	and.w	r6, r4, r2
 8001d64:	4629      	mov	r1, r5
 8001d66:	4632      	mov	r2, r6
 8001d68:	f04f 0300 	mov.w	r3, #0
 8001d6c:	f04f 0400 	mov.w	r4, #0
 8001d70:	0154      	lsls	r4, r2, #5
 8001d72:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001d76:	014b      	lsls	r3, r1, #5
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4622      	mov	r2, r4
 8001d7c:	1b49      	subs	r1, r1, r5
 8001d7e:	eb62 0206 	sbc.w	r2, r2, r6
 8001d82:	f04f 0300 	mov.w	r3, #0
 8001d86:	f04f 0400 	mov.w	r4, #0
 8001d8a:	0194      	lsls	r4, r2, #6
 8001d8c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001d90:	018b      	lsls	r3, r1, #6
 8001d92:	1a5b      	subs	r3, r3, r1
 8001d94:	eb64 0402 	sbc.w	r4, r4, r2
 8001d98:	f04f 0100 	mov.w	r1, #0
 8001d9c:	f04f 0200 	mov.w	r2, #0
 8001da0:	00e2      	lsls	r2, r4, #3
 8001da2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001da6:	00d9      	lsls	r1, r3, #3
 8001da8:	460b      	mov	r3, r1
 8001daa:	4614      	mov	r4, r2
 8001dac:	195b      	adds	r3, r3, r5
 8001dae:	eb44 0406 	adc.w	r4, r4, r6
 8001db2:	f04f 0100 	mov.w	r1, #0
 8001db6:	f04f 0200 	mov.w	r2, #0
 8001dba:	0262      	lsls	r2, r4, #9
 8001dbc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001dc0:	0259      	lsls	r1, r3, #9
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	4614      	mov	r4, r2
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	4621      	mov	r1, r4
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f04f 0400 	mov.w	r4, #0
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	4623      	mov	r3, r4
 8001dd4:	f7fe fa5c 	bl	8000290 <__aeabi_uldivmod>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	460c      	mov	r4, r1
 8001ddc:	60fb      	str	r3, [r7, #12]
 8001dde:	e049      	b.n	8001e74 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001de0:	4b2f      	ldr	r3, [pc, #188]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	099b      	lsrs	r3, r3, #6
 8001de6:	f04f 0400 	mov.w	r4, #0
 8001dea:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001dee:	f04f 0200 	mov.w	r2, #0
 8001df2:	ea03 0501 	and.w	r5, r3, r1
 8001df6:	ea04 0602 	and.w	r6, r4, r2
 8001dfa:	4629      	mov	r1, r5
 8001dfc:	4632      	mov	r2, r6
 8001dfe:	f04f 0300 	mov.w	r3, #0
 8001e02:	f04f 0400 	mov.w	r4, #0
 8001e06:	0154      	lsls	r4, r2, #5
 8001e08:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e0c:	014b      	lsls	r3, r1, #5
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4622      	mov	r2, r4
 8001e12:	1b49      	subs	r1, r1, r5
 8001e14:	eb62 0206 	sbc.w	r2, r2, r6
 8001e18:	f04f 0300 	mov.w	r3, #0
 8001e1c:	f04f 0400 	mov.w	r4, #0
 8001e20:	0194      	lsls	r4, r2, #6
 8001e22:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001e26:	018b      	lsls	r3, r1, #6
 8001e28:	1a5b      	subs	r3, r3, r1
 8001e2a:	eb64 0402 	sbc.w	r4, r4, r2
 8001e2e:	f04f 0100 	mov.w	r1, #0
 8001e32:	f04f 0200 	mov.w	r2, #0
 8001e36:	00e2      	lsls	r2, r4, #3
 8001e38:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001e3c:	00d9      	lsls	r1, r3, #3
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4614      	mov	r4, r2
 8001e42:	195b      	adds	r3, r3, r5
 8001e44:	eb44 0406 	adc.w	r4, r4, r6
 8001e48:	f04f 0100 	mov.w	r1, #0
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	02a2      	lsls	r2, r4, #10
 8001e52:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001e56:	0299      	lsls	r1, r3, #10
 8001e58:	460b      	mov	r3, r1
 8001e5a:	4614      	mov	r4, r2
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	4621      	mov	r1, r4
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f04f 0400 	mov.w	r4, #0
 8001e66:	461a      	mov	r2, r3
 8001e68:	4623      	mov	r3, r4
 8001e6a:	f7fe fa11 	bl	8000290 <__aeabi_uldivmod>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	460c      	mov	r4, r1
 8001e72:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e74:	4b0a      	ldr	r3, [pc, #40]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	0c1b      	lsrs	r3, r3, #16
 8001e7a:	f003 0303 	and.w	r3, r3, #3
 8001e7e:	3301      	adds	r3, #1
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001e84:	68fa      	ldr	r2, [r7, #12]
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e8c:	60bb      	str	r3, [r7, #8]
      break;
 8001e8e:	e002      	b.n	8001e96 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e90:	4b04      	ldr	r3, [pc, #16]	; (8001ea4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001e92:	60bb      	str	r3, [r7, #8]
      break;
 8001e94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e96:	68bb      	ldr	r3, [r7, #8]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3714      	adds	r7, #20
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	00f42400 	.word	0x00f42400
 8001ea8:	007a1200 	.word	0x007a1200

08001eac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001eb0:	4b03      	ldr	r3, [pc, #12]	; (8001ec0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	20000004 	.word	0x20000004

08001ec4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ec8:	f7ff fff0 	bl	8001eac <HAL_RCC_GetHCLKFreq>
 8001ecc:	4601      	mov	r1, r0
 8001ece:	4b05      	ldr	r3, [pc, #20]	; (8001ee4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	0a9b      	lsrs	r3, r3, #10
 8001ed4:	f003 0307 	and.w	r3, r3, #7
 8001ed8:	4a03      	ldr	r2, [pc, #12]	; (8001ee8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eda:	5cd3      	ldrb	r3, [r2, r3]
 8001edc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	08003d4c 	.word	0x08003d4c

08001eec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ef0:	f7ff ffdc 	bl	8001eac <HAL_RCC_GetHCLKFreq>
 8001ef4:	4601      	mov	r1, r0
 8001ef6:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	0b5b      	lsrs	r3, r3, #13
 8001efc:	f003 0307 	and.w	r3, r3, #7
 8001f00:	4a03      	ldr	r2, [pc, #12]	; (8001f10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f02:	5cd3      	ldrb	r3, [r2, r3]
 8001f04:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	08003d4c 	.word	0x08003d4c

08001f14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e01d      	b.n	8001f62 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d106      	bne.n	8001f40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f7fe fe9c 	bl	8000c78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2202      	movs	r2, #2
 8001f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	3304      	adds	r3, #4
 8001f50:	4619      	mov	r1, r3
 8001f52:	4610      	mov	r0, r2
 8001f54:	f000 fa14 	bl	8002380 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b085      	sub	sp, #20
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	68da      	ldr	r2, [r3, #12]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f042 0201 	orr.w	r2, r2, #1
 8001f80:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	f003 0307 	and.w	r3, r3, #7
 8001f8c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2b06      	cmp	r3, #6
 8001f92:	d007      	beq.n	8001fa4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f042 0201 	orr.w	r2, r2, #1
 8001fa2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3714      	adds	r7, #20
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b082      	sub	sp, #8
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	691b      	ldr	r3, [r3, #16]
 8001fc0:	f003 0302 	and.w	r3, r3, #2
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d122      	bne.n	800200e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d11b      	bne.n	800200e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f06f 0202 	mvn.w	r2, #2
 8001fde:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	699b      	ldr	r3, [r3, #24]
 8001fec:	f003 0303 	and.w	r3, r3, #3
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d003      	beq.n	8001ffc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f000 f9a5 	bl	8002344 <HAL_TIM_IC_CaptureCallback>
 8001ffa:	e005      	b.n	8002008 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f000 f997 	bl	8002330 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f000 f9a8 	bl	8002358 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	691b      	ldr	r3, [r3, #16]
 8002014:	f003 0304 	and.w	r3, r3, #4
 8002018:	2b04      	cmp	r3, #4
 800201a:	d122      	bne.n	8002062 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	f003 0304 	and.w	r3, r3, #4
 8002026:	2b04      	cmp	r3, #4
 8002028:	d11b      	bne.n	8002062 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f06f 0204 	mvn.w	r2, #4
 8002032:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2202      	movs	r2, #2
 8002038:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002044:	2b00      	cmp	r3, #0
 8002046:	d003      	beq.n	8002050 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f000 f97b 	bl	8002344 <HAL_TIM_IC_CaptureCallback>
 800204e:	e005      	b.n	800205c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f000 f96d 	bl	8002330 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 f97e 	bl	8002358 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2200      	movs	r2, #0
 8002060:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	f003 0308 	and.w	r3, r3, #8
 800206c:	2b08      	cmp	r3, #8
 800206e:	d122      	bne.n	80020b6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	f003 0308 	and.w	r3, r3, #8
 800207a:	2b08      	cmp	r3, #8
 800207c:	d11b      	bne.n	80020b6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f06f 0208 	mvn.w	r2, #8
 8002086:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2204      	movs	r2, #4
 800208c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	69db      	ldr	r3, [r3, #28]
 8002094:	f003 0303 	and.w	r3, r3, #3
 8002098:	2b00      	cmp	r3, #0
 800209a:	d003      	beq.n	80020a4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 f951 	bl	8002344 <HAL_TIM_IC_CaptureCallback>
 80020a2:	e005      	b.n	80020b0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 f943 	bl	8002330 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f000 f954 	bl	8002358 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	f003 0310 	and.w	r3, r3, #16
 80020c0:	2b10      	cmp	r3, #16
 80020c2:	d122      	bne.n	800210a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	f003 0310 	and.w	r3, r3, #16
 80020ce:	2b10      	cmp	r3, #16
 80020d0:	d11b      	bne.n	800210a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f06f 0210 	mvn.w	r2, #16
 80020da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2208      	movs	r2, #8
 80020e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	69db      	ldr	r3, [r3, #28]
 80020e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d003      	beq.n	80020f8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f000 f927 	bl	8002344 <HAL_TIM_IC_CaptureCallback>
 80020f6:	e005      	b.n	8002104 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f000 f919 	bl	8002330 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f000 f92a 	bl	8002358 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	691b      	ldr	r3, [r3, #16]
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	2b01      	cmp	r3, #1
 8002116:	d10e      	bne.n	8002136 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	2b01      	cmp	r3, #1
 8002124:	d107      	bne.n	8002136 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f06f 0201 	mvn.w	r2, #1
 800212e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f7fe fa61 	bl	80005f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	691b      	ldr	r3, [r3, #16]
 800213c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002140:	2b80      	cmp	r3, #128	; 0x80
 8002142:	d10e      	bne.n	8002162 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800214e:	2b80      	cmp	r3, #128	; 0x80
 8002150:	d107      	bne.n	8002162 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800215a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f000 facf 	bl	8002700 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800216c:	2b40      	cmp	r3, #64	; 0x40
 800216e:	d10e      	bne.n	800218e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	68db      	ldr	r3, [r3, #12]
 8002176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800217a:	2b40      	cmp	r3, #64	; 0x40
 800217c:	d107      	bne.n	800218e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002186:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f000 f8ef 	bl	800236c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	691b      	ldr	r3, [r3, #16]
 8002194:	f003 0320 	and.w	r3, r3, #32
 8002198:	2b20      	cmp	r3, #32
 800219a:	d10e      	bne.n	80021ba <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	68db      	ldr	r3, [r3, #12]
 80021a2:	f003 0320 	and.w	r3, r3, #32
 80021a6:	2b20      	cmp	r3, #32
 80021a8:	d107      	bne.n	80021ba <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f06f 0220 	mvn.w	r2, #32
 80021b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f000 fa99 	bl	80026ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b084      	sub	sp, #16
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
 80021ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d101      	bne.n	80021da <HAL_TIM_ConfigClockSource+0x18>
 80021d6:	2302      	movs	r3, #2
 80021d8:	e0a6      	b.n	8002328 <HAL_TIM_ConfigClockSource+0x166>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2201      	movs	r2, #1
 80021de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2202      	movs	r2, #2
 80021e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80021f8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002200:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68fa      	ldr	r2, [r7, #12]
 8002208:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2b40      	cmp	r3, #64	; 0x40
 8002210:	d067      	beq.n	80022e2 <HAL_TIM_ConfigClockSource+0x120>
 8002212:	2b40      	cmp	r3, #64	; 0x40
 8002214:	d80b      	bhi.n	800222e <HAL_TIM_ConfigClockSource+0x6c>
 8002216:	2b10      	cmp	r3, #16
 8002218:	d073      	beq.n	8002302 <HAL_TIM_ConfigClockSource+0x140>
 800221a:	2b10      	cmp	r3, #16
 800221c:	d802      	bhi.n	8002224 <HAL_TIM_ConfigClockSource+0x62>
 800221e:	2b00      	cmp	r3, #0
 8002220:	d06f      	beq.n	8002302 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002222:	e078      	b.n	8002316 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002224:	2b20      	cmp	r3, #32
 8002226:	d06c      	beq.n	8002302 <HAL_TIM_ConfigClockSource+0x140>
 8002228:	2b30      	cmp	r3, #48	; 0x30
 800222a:	d06a      	beq.n	8002302 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800222c:	e073      	b.n	8002316 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800222e:	2b70      	cmp	r3, #112	; 0x70
 8002230:	d00d      	beq.n	800224e <HAL_TIM_ConfigClockSource+0x8c>
 8002232:	2b70      	cmp	r3, #112	; 0x70
 8002234:	d804      	bhi.n	8002240 <HAL_TIM_ConfigClockSource+0x7e>
 8002236:	2b50      	cmp	r3, #80	; 0x50
 8002238:	d033      	beq.n	80022a2 <HAL_TIM_ConfigClockSource+0xe0>
 800223a:	2b60      	cmp	r3, #96	; 0x60
 800223c:	d041      	beq.n	80022c2 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800223e:	e06a      	b.n	8002316 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002240:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002244:	d066      	beq.n	8002314 <HAL_TIM_ConfigClockSource+0x152>
 8002246:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800224a:	d017      	beq.n	800227c <HAL_TIM_ConfigClockSource+0xba>
      break;
 800224c:	e063      	b.n	8002316 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6818      	ldr	r0, [r3, #0]
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	6899      	ldr	r1, [r3, #8]
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685a      	ldr	r2, [r3, #4]
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	f000 f9a9 	bl	80025b4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002270:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	609a      	str	r2, [r3, #8]
      break;
 800227a:	e04c      	b.n	8002316 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6818      	ldr	r0, [r3, #0]
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	6899      	ldr	r1, [r3, #8]
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	f000 f992 	bl	80025b4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	689a      	ldr	r2, [r3, #8]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800229e:	609a      	str	r2, [r3, #8]
      break;
 80022a0:	e039      	b.n	8002316 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6818      	ldr	r0, [r3, #0]
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	6859      	ldr	r1, [r3, #4]
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	461a      	mov	r2, r3
 80022b0:	f000 f906 	bl	80024c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2150      	movs	r1, #80	; 0x50
 80022ba:	4618      	mov	r0, r3
 80022bc:	f000 f95f 	bl	800257e <TIM_ITRx_SetConfig>
      break;
 80022c0:	e029      	b.n	8002316 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6818      	ldr	r0, [r3, #0]
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	6859      	ldr	r1, [r3, #4]
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	461a      	mov	r2, r3
 80022d0:	f000 f925 	bl	800251e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2160      	movs	r1, #96	; 0x60
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 f94f 	bl	800257e <TIM_ITRx_SetConfig>
      break;
 80022e0:	e019      	b.n	8002316 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6818      	ldr	r0, [r3, #0]
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	6859      	ldr	r1, [r3, #4]
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	461a      	mov	r2, r3
 80022f0:	f000 f8e6 	bl	80024c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2140      	movs	r1, #64	; 0x40
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 f93f 	bl	800257e <TIM_ITRx_SetConfig>
      break;
 8002300:	e009      	b.n	8002316 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4619      	mov	r1, r3
 800230c:	4610      	mov	r0, r2
 800230e:	f000 f936 	bl	800257e <TIM_ITRx_SetConfig>
      break;
 8002312:	e000      	b.n	8002316 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002314:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2201      	movs	r2, #1
 800231a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002326:	2300      	movs	r3, #0
}
 8002328:	4618      	mov	r0, r3
 800232a:	3710      	adds	r7, #16
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}

08002330 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002338:	bf00      	nop
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002360:	bf00      	nop
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002374:	bf00      	nop
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a40      	ldr	r2, [pc, #256]	; (8002494 <TIM_Base_SetConfig+0x114>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d013      	beq.n	80023c0 <TIM_Base_SetConfig+0x40>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800239e:	d00f      	beq.n	80023c0 <TIM_Base_SetConfig+0x40>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	4a3d      	ldr	r2, [pc, #244]	; (8002498 <TIM_Base_SetConfig+0x118>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d00b      	beq.n	80023c0 <TIM_Base_SetConfig+0x40>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	4a3c      	ldr	r2, [pc, #240]	; (800249c <TIM_Base_SetConfig+0x11c>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d007      	beq.n	80023c0 <TIM_Base_SetConfig+0x40>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4a3b      	ldr	r2, [pc, #236]	; (80024a0 <TIM_Base_SetConfig+0x120>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d003      	beq.n	80023c0 <TIM_Base_SetConfig+0x40>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	4a3a      	ldr	r2, [pc, #232]	; (80024a4 <TIM_Base_SetConfig+0x124>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d108      	bne.n	80023d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	68fa      	ldr	r2, [r7, #12]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a2f      	ldr	r2, [pc, #188]	; (8002494 <TIM_Base_SetConfig+0x114>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d02b      	beq.n	8002432 <TIM_Base_SetConfig+0xb2>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023e0:	d027      	beq.n	8002432 <TIM_Base_SetConfig+0xb2>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a2c      	ldr	r2, [pc, #176]	; (8002498 <TIM_Base_SetConfig+0x118>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d023      	beq.n	8002432 <TIM_Base_SetConfig+0xb2>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a2b      	ldr	r2, [pc, #172]	; (800249c <TIM_Base_SetConfig+0x11c>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d01f      	beq.n	8002432 <TIM_Base_SetConfig+0xb2>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a2a      	ldr	r2, [pc, #168]	; (80024a0 <TIM_Base_SetConfig+0x120>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d01b      	beq.n	8002432 <TIM_Base_SetConfig+0xb2>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a29      	ldr	r2, [pc, #164]	; (80024a4 <TIM_Base_SetConfig+0x124>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d017      	beq.n	8002432 <TIM_Base_SetConfig+0xb2>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a28      	ldr	r2, [pc, #160]	; (80024a8 <TIM_Base_SetConfig+0x128>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d013      	beq.n	8002432 <TIM_Base_SetConfig+0xb2>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a27      	ldr	r2, [pc, #156]	; (80024ac <TIM_Base_SetConfig+0x12c>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d00f      	beq.n	8002432 <TIM_Base_SetConfig+0xb2>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a26      	ldr	r2, [pc, #152]	; (80024b0 <TIM_Base_SetConfig+0x130>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d00b      	beq.n	8002432 <TIM_Base_SetConfig+0xb2>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a25      	ldr	r2, [pc, #148]	; (80024b4 <TIM_Base_SetConfig+0x134>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d007      	beq.n	8002432 <TIM_Base_SetConfig+0xb2>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a24      	ldr	r2, [pc, #144]	; (80024b8 <TIM_Base_SetConfig+0x138>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d003      	beq.n	8002432 <TIM_Base_SetConfig+0xb2>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a23      	ldr	r2, [pc, #140]	; (80024bc <TIM_Base_SetConfig+0x13c>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d108      	bne.n	8002444 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002438:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	68fa      	ldr	r2, [r7, #12]
 8002440:	4313      	orrs	r3, r2
 8002442:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	4313      	orrs	r3, r2
 8002450:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a0a      	ldr	r2, [pc, #40]	; (8002494 <TIM_Base_SetConfig+0x114>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d003      	beq.n	8002478 <TIM_Base_SetConfig+0xf8>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	4a0c      	ldr	r2, [pc, #48]	; (80024a4 <TIM_Base_SetConfig+0x124>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d103      	bne.n	8002480 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	691a      	ldr	r2, [r3, #16]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2201      	movs	r2, #1
 8002484:	615a      	str	r2, [r3, #20]
}
 8002486:	bf00      	nop
 8002488:	3714      	adds	r7, #20
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	40010000 	.word	0x40010000
 8002498:	40000400 	.word	0x40000400
 800249c:	40000800 	.word	0x40000800
 80024a0:	40000c00 	.word	0x40000c00
 80024a4:	40010400 	.word	0x40010400
 80024a8:	40014000 	.word	0x40014000
 80024ac:	40014400 	.word	0x40014400
 80024b0:	40014800 	.word	0x40014800
 80024b4:	40001800 	.word	0x40001800
 80024b8:	40001c00 	.word	0x40001c00
 80024bc:	40002000 	.word	0x40002000

080024c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b087      	sub	sp, #28
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	f023 0201 	bic.w	r2, r3, #1
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	699b      	ldr	r3, [r3, #24]
 80024e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	011b      	lsls	r3, r3, #4
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	f023 030a 	bic.w	r3, r3, #10
 80024fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024fe:	697a      	ldr	r2, [r7, #20]
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	4313      	orrs	r3, r2
 8002504:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	693a      	ldr	r2, [r7, #16]
 800250a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	697a      	ldr	r2, [r7, #20]
 8002510:	621a      	str	r2, [r3, #32]
}
 8002512:	bf00      	nop
 8002514:	371c      	adds	r7, #28
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr

0800251e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800251e:	b480      	push	{r7}
 8002520:	b087      	sub	sp, #28
 8002522:	af00      	add	r7, sp, #0
 8002524:	60f8      	str	r0, [r7, #12]
 8002526:	60b9      	str	r1, [r7, #8]
 8002528:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6a1b      	ldr	r3, [r3, #32]
 800252e:	f023 0210 	bic.w	r2, r3, #16
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6a1b      	ldr	r3, [r3, #32]
 8002540:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002548:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	031b      	lsls	r3, r3, #12
 800254e:	697a      	ldr	r2, [r7, #20]
 8002550:	4313      	orrs	r3, r2
 8002552:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800255a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	011b      	lsls	r3, r3, #4
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	4313      	orrs	r3, r2
 8002564:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	697a      	ldr	r2, [r7, #20]
 800256a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	621a      	str	r2, [r3, #32]
}
 8002572:	bf00      	nop
 8002574:	371c      	adds	r7, #28
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr

0800257e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800257e:	b480      	push	{r7}
 8002580:	b085      	sub	sp, #20
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
 8002586:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002594:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002596:	683a      	ldr	r2, [r7, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	4313      	orrs	r3, r2
 800259c:	f043 0307 	orr.w	r3, r3, #7
 80025a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	68fa      	ldr	r2, [r7, #12]
 80025a6:	609a      	str	r2, [r3, #8]
}
 80025a8:	bf00      	nop
 80025aa:	3714      	adds	r7, #20
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b087      	sub	sp, #28
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
 80025c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	021a      	lsls	r2, r3, #8
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	431a      	orrs	r2, r3
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	4313      	orrs	r3, r2
 80025dc:	697a      	ldr	r2, [r7, #20]
 80025de:	4313      	orrs	r3, r2
 80025e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	697a      	ldr	r2, [r7, #20]
 80025e6:	609a      	str	r2, [r3, #8]
}
 80025e8:	bf00      	nop
 80025ea:	371c      	adds	r7, #28
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002604:	2b01      	cmp	r3, #1
 8002606:	d101      	bne.n	800260c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002608:	2302      	movs	r3, #2
 800260a:	e05a      	b.n	80026c2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2202      	movs	r2, #2
 8002618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002632:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	68fa      	ldr	r2, [r7, #12]
 800263a:	4313      	orrs	r3, r2
 800263c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a21      	ldr	r2, [pc, #132]	; (80026d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d022      	beq.n	8002696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002658:	d01d      	beq.n	8002696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a1d      	ldr	r2, [pc, #116]	; (80026d4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d018      	beq.n	8002696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a1b      	ldr	r2, [pc, #108]	; (80026d8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d013      	beq.n	8002696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a1a      	ldr	r2, [pc, #104]	; (80026dc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d00e      	beq.n	8002696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a18      	ldr	r2, [pc, #96]	; (80026e0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d009      	beq.n	8002696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a17      	ldr	r2, [pc, #92]	; (80026e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d004      	beq.n	8002696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a15      	ldr	r2, [pc, #84]	; (80026e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d10c      	bne.n	80026b0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800269c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	68ba      	ldr	r2, [r7, #8]
 80026ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3714      	adds	r7, #20
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	40010000 	.word	0x40010000
 80026d4:	40000400 	.word	0x40000400
 80026d8:	40000800 	.word	0x40000800
 80026dc:	40000c00 	.word	0x40000c00
 80026e0:	40010400 	.word	0x40010400
 80026e4:	40014000 	.word	0x40014000
 80026e8:	40001800 	.word	0x40001800

080026ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026f4:	bf00      	nop
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002708:	bf00      	nop
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr

08002714 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d101      	bne.n	8002726 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e03f      	b.n	80027a6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d106      	bne.n	8002740 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f7fe fac4 	bl	8000cc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2224      	movs	r2, #36	; 0x24
 8002744:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68da      	ldr	r2, [r3, #12]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002756:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f000 f829 	bl	80027b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	691a      	ldr	r2, [r3, #16]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800276c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	695a      	ldr	r2, [r3, #20]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800277c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	68da      	ldr	r2, [r3, #12]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800278c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2220      	movs	r2, #32
 8002798:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2220      	movs	r2, #32
 80027a0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
	...

080027b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027b4:	b085      	sub	sp, #20
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	691b      	ldr	r3, [r3, #16]
 80027c0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	68da      	ldr	r2, [r3, #12]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	691b      	ldr	r3, [r3, #16]
 80027d8:	431a      	orrs	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	431a      	orrs	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	69db      	ldr	r3, [r3, #28]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80027f2:	f023 030c 	bic.w	r3, r3, #12
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	6812      	ldr	r2, [r2, #0]
 80027fa:	68f9      	ldr	r1, [r7, #12]
 80027fc:	430b      	orrs	r3, r1
 80027fe:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	699a      	ldr	r2, [r3, #24]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	430a      	orrs	r2, r1
 8002814:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800281e:	f040 818b 	bne.w	8002b38 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4ac1      	ldr	r2, [pc, #772]	; (8002b2c <UART_SetConfig+0x37c>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d005      	beq.n	8002838 <UART_SetConfig+0x88>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4abf      	ldr	r2, [pc, #764]	; (8002b30 <UART_SetConfig+0x380>)
 8002832:	4293      	cmp	r3, r2
 8002834:	f040 80bd 	bne.w	80029b2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002838:	f7ff fb58 	bl	8001eec <HAL_RCC_GetPCLK2Freq>
 800283c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	461d      	mov	r5, r3
 8002842:	f04f 0600 	mov.w	r6, #0
 8002846:	46a8      	mov	r8, r5
 8002848:	46b1      	mov	r9, r6
 800284a:	eb18 0308 	adds.w	r3, r8, r8
 800284e:	eb49 0409 	adc.w	r4, r9, r9
 8002852:	4698      	mov	r8, r3
 8002854:	46a1      	mov	r9, r4
 8002856:	eb18 0805 	adds.w	r8, r8, r5
 800285a:	eb49 0906 	adc.w	r9, r9, r6
 800285e:	f04f 0100 	mov.w	r1, #0
 8002862:	f04f 0200 	mov.w	r2, #0
 8002866:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800286a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800286e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002872:	4688      	mov	r8, r1
 8002874:	4691      	mov	r9, r2
 8002876:	eb18 0005 	adds.w	r0, r8, r5
 800287a:	eb49 0106 	adc.w	r1, r9, r6
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	461d      	mov	r5, r3
 8002884:	f04f 0600 	mov.w	r6, #0
 8002888:	196b      	adds	r3, r5, r5
 800288a:	eb46 0406 	adc.w	r4, r6, r6
 800288e:	461a      	mov	r2, r3
 8002890:	4623      	mov	r3, r4
 8002892:	f7fd fcfd 	bl	8000290 <__aeabi_uldivmod>
 8002896:	4603      	mov	r3, r0
 8002898:	460c      	mov	r4, r1
 800289a:	461a      	mov	r2, r3
 800289c:	4ba5      	ldr	r3, [pc, #660]	; (8002b34 <UART_SetConfig+0x384>)
 800289e:	fba3 2302 	umull	r2, r3, r3, r2
 80028a2:	095b      	lsrs	r3, r3, #5
 80028a4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	461d      	mov	r5, r3
 80028ac:	f04f 0600 	mov.w	r6, #0
 80028b0:	46a9      	mov	r9, r5
 80028b2:	46b2      	mov	sl, r6
 80028b4:	eb19 0309 	adds.w	r3, r9, r9
 80028b8:	eb4a 040a 	adc.w	r4, sl, sl
 80028bc:	4699      	mov	r9, r3
 80028be:	46a2      	mov	sl, r4
 80028c0:	eb19 0905 	adds.w	r9, r9, r5
 80028c4:	eb4a 0a06 	adc.w	sl, sl, r6
 80028c8:	f04f 0100 	mov.w	r1, #0
 80028cc:	f04f 0200 	mov.w	r2, #0
 80028d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028d4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80028d8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80028dc:	4689      	mov	r9, r1
 80028de:	4692      	mov	sl, r2
 80028e0:	eb19 0005 	adds.w	r0, r9, r5
 80028e4:	eb4a 0106 	adc.w	r1, sl, r6
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	461d      	mov	r5, r3
 80028ee:	f04f 0600 	mov.w	r6, #0
 80028f2:	196b      	adds	r3, r5, r5
 80028f4:	eb46 0406 	adc.w	r4, r6, r6
 80028f8:	461a      	mov	r2, r3
 80028fa:	4623      	mov	r3, r4
 80028fc:	f7fd fcc8 	bl	8000290 <__aeabi_uldivmod>
 8002900:	4603      	mov	r3, r0
 8002902:	460c      	mov	r4, r1
 8002904:	461a      	mov	r2, r3
 8002906:	4b8b      	ldr	r3, [pc, #556]	; (8002b34 <UART_SetConfig+0x384>)
 8002908:	fba3 1302 	umull	r1, r3, r3, r2
 800290c:	095b      	lsrs	r3, r3, #5
 800290e:	2164      	movs	r1, #100	; 0x64
 8002910:	fb01 f303 	mul.w	r3, r1, r3
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	00db      	lsls	r3, r3, #3
 8002918:	3332      	adds	r3, #50	; 0x32
 800291a:	4a86      	ldr	r2, [pc, #536]	; (8002b34 <UART_SetConfig+0x384>)
 800291c:	fba2 2303 	umull	r2, r3, r2, r3
 8002920:	095b      	lsrs	r3, r3, #5
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002928:	4498      	add	r8, r3
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	461d      	mov	r5, r3
 800292e:	f04f 0600 	mov.w	r6, #0
 8002932:	46a9      	mov	r9, r5
 8002934:	46b2      	mov	sl, r6
 8002936:	eb19 0309 	adds.w	r3, r9, r9
 800293a:	eb4a 040a 	adc.w	r4, sl, sl
 800293e:	4699      	mov	r9, r3
 8002940:	46a2      	mov	sl, r4
 8002942:	eb19 0905 	adds.w	r9, r9, r5
 8002946:	eb4a 0a06 	adc.w	sl, sl, r6
 800294a:	f04f 0100 	mov.w	r1, #0
 800294e:	f04f 0200 	mov.w	r2, #0
 8002952:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002956:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800295a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800295e:	4689      	mov	r9, r1
 8002960:	4692      	mov	sl, r2
 8002962:	eb19 0005 	adds.w	r0, r9, r5
 8002966:	eb4a 0106 	adc.w	r1, sl, r6
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	461d      	mov	r5, r3
 8002970:	f04f 0600 	mov.w	r6, #0
 8002974:	196b      	adds	r3, r5, r5
 8002976:	eb46 0406 	adc.w	r4, r6, r6
 800297a:	461a      	mov	r2, r3
 800297c:	4623      	mov	r3, r4
 800297e:	f7fd fc87 	bl	8000290 <__aeabi_uldivmod>
 8002982:	4603      	mov	r3, r0
 8002984:	460c      	mov	r4, r1
 8002986:	461a      	mov	r2, r3
 8002988:	4b6a      	ldr	r3, [pc, #424]	; (8002b34 <UART_SetConfig+0x384>)
 800298a:	fba3 1302 	umull	r1, r3, r3, r2
 800298e:	095b      	lsrs	r3, r3, #5
 8002990:	2164      	movs	r1, #100	; 0x64
 8002992:	fb01 f303 	mul.w	r3, r1, r3
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	00db      	lsls	r3, r3, #3
 800299a:	3332      	adds	r3, #50	; 0x32
 800299c:	4a65      	ldr	r2, [pc, #404]	; (8002b34 <UART_SetConfig+0x384>)
 800299e:	fba2 2303 	umull	r2, r3, r2, r3
 80029a2:	095b      	lsrs	r3, r3, #5
 80029a4:	f003 0207 	and.w	r2, r3, #7
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4442      	add	r2, r8
 80029ae:	609a      	str	r2, [r3, #8]
 80029b0:	e26f      	b.n	8002e92 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80029b2:	f7ff fa87 	bl	8001ec4 <HAL_RCC_GetPCLK1Freq>
 80029b6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	461d      	mov	r5, r3
 80029bc:	f04f 0600 	mov.w	r6, #0
 80029c0:	46a8      	mov	r8, r5
 80029c2:	46b1      	mov	r9, r6
 80029c4:	eb18 0308 	adds.w	r3, r8, r8
 80029c8:	eb49 0409 	adc.w	r4, r9, r9
 80029cc:	4698      	mov	r8, r3
 80029ce:	46a1      	mov	r9, r4
 80029d0:	eb18 0805 	adds.w	r8, r8, r5
 80029d4:	eb49 0906 	adc.w	r9, r9, r6
 80029d8:	f04f 0100 	mov.w	r1, #0
 80029dc:	f04f 0200 	mov.w	r2, #0
 80029e0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80029e4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80029e8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80029ec:	4688      	mov	r8, r1
 80029ee:	4691      	mov	r9, r2
 80029f0:	eb18 0005 	adds.w	r0, r8, r5
 80029f4:	eb49 0106 	adc.w	r1, r9, r6
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	461d      	mov	r5, r3
 80029fe:	f04f 0600 	mov.w	r6, #0
 8002a02:	196b      	adds	r3, r5, r5
 8002a04:	eb46 0406 	adc.w	r4, r6, r6
 8002a08:	461a      	mov	r2, r3
 8002a0a:	4623      	mov	r3, r4
 8002a0c:	f7fd fc40 	bl	8000290 <__aeabi_uldivmod>
 8002a10:	4603      	mov	r3, r0
 8002a12:	460c      	mov	r4, r1
 8002a14:	461a      	mov	r2, r3
 8002a16:	4b47      	ldr	r3, [pc, #284]	; (8002b34 <UART_SetConfig+0x384>)
 8002a18:	fba3 2302 	umull	r2, r3, r3, r2
 8002a1c:	095b      	lsrs	r3, r3, #5
 8002a1e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	461d      	mov	r5, r3
 8002a26:	f04f 0600 	mov.w	r6, #0
 8002a2a:	46a9      	mov	r9, r5
 8002a2c:	46b2      	mov	sl, r6
 8002a2e:	eb19 0309 	adds.w	r3, r9, r9
 8002a32:	eb4a 040a 	adc.w	r4, sl, sl
 8002a36:	4699      	mov	r9, r3
 8002a38:	46a2      	mov	sl, r4
 8002a3a:	eb19 0905 	adds.w	r9, r9, r5
 8002a3e:	eb4a 0a06 	adc.w	sl, sl, r6
 8002a42:	f04f 0100 	mov.w	r1, #0
 8002a46:	f04f 0200 	mov.w	r2, #0
 8002a4a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a4e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002a52:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002a56:	4689      	mov	r9, r1
 8002a58:	4692      	mov	sl, r2
 8002a5a:	eb19 0005 	adds.w	r0, r9, r5
 8002a5e:	eb4a 0106 	adc.w	r1, sl, r6
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	461d      	mov	r5, r3
 8002a68:	f04f 0600 	mov.w	r6, #0
 8002a6c:	196b      	adds	r3, r5, r5
 8002a6e:	eb46 0406 	adc.w	r4, r6, r6
 8002a72:	461a      	mov	r2, r3
 8002a74:	4623      	mov	r3, r4
 8002a76:	f7fd fc0b 	bl	8000290 <__aeabi_uldivmod>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	460c      	mov	r4, r1
 8002a7e:	461a      	mov	r2, r3
 8002a80:	4b2c      	ldr	r3, [pc, #176]	; (8002b34 <UART_SetConfig+0x384>)
 8002a82:	fba3 1302 	umull	r1, r3, r3, r2
 8002a86:	095b      	lsrs	r3, r3, #5
 8002a88:	2164      	movs	r1, #100	; 0x64
 8002a8a:	fb01 f303 	mul.w	r3, r1, r3
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	00db      	lsls	r3, r3, #3
 8002a92:	3332      	adds	r3, #50	; 0x32
 8002a94:	4a27      	ldr	r2, [pc, #156]	; (8002b34 <UART_SetConfig+0x384>)
 8002a96:	fba2 2303 	umull	r2, r3, r2, r3
 8002a9a:	095b      	lsrs	r3, r3, #5
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002aa2:	4498      	add	r8, r3
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	461d      	mov	r5, r3
 8002aa8:	f04f 0600 	mov.w	r6, #0
 8002aac:	46a9      	mov	r9, r5
 8002aae:	46b2      	mov	sl, r6
 8002ab0:	eb19 0309 	adds.w	r3, r9, r9
 8002ab4:	eb4a 040a 	adc.w	r4, sl, sl
 8002ab8:	4699      	mov	r9, r3
 8002aba:	46a2      	mov	sl, r4
 8002abc:	eb19 0905 	adds.w	r9, r9, r5
 8002ac0:	eb4a 0a06 	adc.w	sl, sl, r6
 8002ac4:	f04f 0100 	mov.w	r1, #0
 8002ac8:	f04f 0200 	mov.w	r2, #0
 8002acc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ad0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002ad4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002ad8:	4689      	mov	r9, r1
 8002ada:	4692      	mov	sl, r2
 8002adc:	eb19 0005 	adds.w	r0, r9, r5
 8002ae0:	eb4a 0106 	adc.w	r1, sl, r6
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	461d      	mov	r5, r3
 8002aea:	f04f 0600 	mov.w	r6, #0
 8002aee:	196b      	adds	r3, r5, r5
 8002af0:	eb46 0406 	adc.w	r4, r6, r6
 8002af4:	461a      	mov	r2, r3
 8002af6:	4623      	mov	r3, r4
 8002af8:	f7fd fbca 	bl	8000290 <__aeabi_uldivmod>
 8002afc:	4603      	mov	r3, r0
 8002afe:	460c      	mov	r4, r1
 8002b00:	461a      	mov	r2, r3
 8002b02:	4b0c      	ldr	r3, [pc, #48]	; (8002b34 <UART_SetConfig+0x384>)
 8002b04:	fba3 1302 	umull	r1, r3, r3, r2
 8002b08:	095b      	lsrs	r3, r3, #5
 8002b0a:	2164      	movs	r1, #100	; 0x64
 8002b0c:	fb01 f303 	mul.w	r3, r1, r3
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	3332      	adds	r3, #50	; 0x32
 8002b16:	4a07      	ldr	r2, [pc, #28]	; (8002b34 <UART_SetConfig+0x384>)
 8002b18:	fba2 2303 	umull	r2, r3, r2, r3
 8002b1c:	095b      	lsrs	r3, r3, #5
 8002b1e:	f003 0207 	and.w	r2, r3, #7
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4442      	add	r2, r8
 8002b28:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002b2a:	e1b2      	b.n	8002e92 <UART_SetConfig+0x6e2>
 8002b2c:	40011000 	.word	0x40011000
 8002b30:	40011400 	.word	0x40011400
 8002b34:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4ad7      	ldr	r2, [pc, #860]	; (8002e9c <UART_SetConfig+0x6ec>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d005      	beq.n	8002b4e <UART_SetConfig+0x39e>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4ad6      	ldr	r2, [pc, #856]	; (8002ea0 <UART_SetConfig+0x6f0>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	f040 80d1 	bne.w	8002cf0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002b4e:	f7ff f9cd 	bl	8001eec <HAL_RCC_GetPCLK2Freq>
 8002b52:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	469a      	mov	sl, r3
 8002b58:	f04f 0b00 	mov.w	fp, #0
 8002b5c:	46d0      	mov	r8, sl
 8002b5e:	46d9      	mov	r9, fp
 8002b60:	eb18 0308 	adds.w	r3, r8, r8
 8002b64:	eb49 0409 	adc.w	r4, r9, r9
 8002b68:	4698      	mov	r8, r3
 8002b6a:	46a1      	mov	r9, r4
 8002b6c:	eb18 080a 	adds.w	r8, r8, sl
 8002b70:	eb49 090b 	adc.w	r9, r9, fp
 8002b74:	f04f 0100 	mov.w	r1, #0
 8002b78:	f04f 0200 	mov.w	r2, #0
 8002b7c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002b80:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002b84:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002b88:	4688      	mov	r8, r1
 8002b8a:	4691      	mov	r9, r2
 8002b8c:	eb1a 0508 	adds.w	r5, sl, r8
 8002b90:	eb4b 0609 	adc.w	r6, fp, r9
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	4619      	mov	r1, r3
 8002b9a:	f04f 0200 	mov.w	r2, #0
 8002b9e:	f04f 0300 	mov.w	r3, #0
 8002ba2:	f04f 0400 	mov.w	r4, #0
 8002ba6:	0094      	lsls	r4, r2, #2
 8002ba8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002bac:	008b      	lsls	r3, r1, #2
 8002bae:	461a      	mov	r2, r3
 8002bb0:	4623      	mov	r3, r4
 8002bb2:	4628      	mov	r0, r5
 8002bb4:	4631      	mov	r1, r6
 8002bb6:	f7fd fb6b 	bl	8000290 <__aeabi_uldivmod>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	460c      	mov	r4, r1
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	4bb8      	ldr	r3, [pc, #736]	; (8002ea4 <UART_SetConfig+0x6f4>)
 8002bc2:	fba3 2302 	umull	r2, r3, r3, r2
 8002bc6:	095b      	lsrs	r3, r3, #5
 8002bc8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	469b      	mov	fp, r3
 8002bd0:	f04f 0c00 	mov.w	ip, #0
 8002bd4:	46d9      	mov	r9, fp
 8002bd6:	46e2      	mov	sl, ip
 8002bd8:	eb19 0309 	adds.w	r3, r9, r9
 8002bdc:	eb4a 040a 	adc.w	r4, sl, sl
 8002be0:	4699      	mov	r9, r3
 8002be2:	46a2      	mov	sl, r4
 8002be4:	eb19 090b 	adds.w	r9, r9, fp
 8002be8:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002bec:	f04f 0100 	mov.w	r1, #0
 8002bf0:	f04f 0200 	mov.w	r2, #0
 8002bf4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002bf8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002bfc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002c00:	4689      	mov	r9, r1
 8002c02:	4692      	mov	sl, r2
 8002c04:	eb1b 0509 	adds.w	r5, fp, r9
 8002c08:	eb4c 060a 	adc.w	r6, ip, sl
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	4619      	mov	r1, r3
 8002c12:	f04f 0200 	mov.w	r2, #0
 8002c16:	f04f 0300 	mov.w	r3, #0
 8002c1a:	f04f 0400 	mov.w	r4, #0
 8002c1e:	0094      	lsls	r4, r2, #2
 8002c20:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002c24:	008b      	lsls	r3, r1, #2
 8002c26:	461a      	mov	r2, r3
 8002c28:	4623      	mov	r3, r4
 8002c2a:	4628      	mov	r0, r5
 8002c2c:	4631      	mov	r1, r6
 8002c2e:	f7fd fb2f 	bl	8000290 <__aeabi_uldivmod>
 8002c32:	4603      	mov	r3, r0
 8002c34:	460c      	mov	r4, r1
 8002c36:	461a      	mov	r2, r3
 8002c38:	4b9a      	ldr	r3, [pc, #616]	; (8002ea4 <UART_SetConfig+0x6f4>)
 8002c3a:	fba3 1302 	umull	r1, r3, r3, r2
 8002c3e:	095b      	lsrs	r3, r3, #5
 8002c40:	2164      	movs	r1, #100	; 0x64
 8002c42:	fb01 f303 	mul.w	r3, r1, r3
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	011b      	lsls	r3, r3, #4
 8002c4a:	3332      	adds	r3, #50	; 0x32
 8002c4c:	4a95      	ldr	r2, [pc, #596]	; (8002ea4 <UART_SetConfig+0x6f4>)
 8002c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c52:	095b      	lsrs	r3, r3, #5
 8002c54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c58:	4498      	add	r8, r3
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	469b      	mov	fp, r3
 8002c5e:	f04f 0c00 	mov.w	ip, #0
 8002c62:	46d9      	mov	r9, fp
 8002c64:	46e2      	mov	sl, ip
 8002c66:	eb19 0309 	adds.w	r3, r9, r9
 8002c6a:	eb4a 040a 	adc.w	r4, sl, sl
 8002c6e:	4699      	mov	r9, r3
 8002c70:	46a2      	mov	sl, r4
 8002c72:	eb19 090b 	adds.w	r9, r9, fp
 8002c76:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002c7a:	f04f 0100 	mov.w	r1, #0
 8002c7e:	f04f 0200 	mov.w	r2, #0
 8002c82:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c86:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002c8a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002c8e:	4689      	mov	r9, r1
 8002c90:	4692      	mov	sl, r2
 8002c92:	eb1b 0509 	adds.w	r5, fp, r9
 8002c96:	eb4c 060a 	adc.w	r6, ip, sl
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	f04f 0200 	mov.w	r2, #0
 8002ca4:	f04f 0300 	mov.w	r3, #0
 8002ca8:	f04f 0400 	mov.w	r4, #0
 8002cac:	0094      	lsls	r4, r2, #2
 8002cae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002cb2:	008b      	lsls	r3, r1, #2
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4623      	mov	r3, r4
 8002cb8:	4628      	mov	r0, r5
 8002cba:	4631      	mov	r1, r6
 8002cbc:	f7fd fae8 	bl	8000290 <__aeabi_uldivmod>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	460c      	mov	r4, r1
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	4b77      	ldr	r3, [pc, #476]	; (8002ea4 <UART_SetConfig+0x6f4>)
 8002cc8:	fba3 1302 	umull	r1, r3, r3, r2
 8002ccc:	095b      	lsrs	r3, r3, #5
 8002cce:	2164      	movs	r1, #100	; 0x64
 8002cd0:	fb01 f303 	mul.w	r3, r1, r3
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	011b      	lsls	r3, r3, #4
 8002cd8:	3332      	adds	r3, #50	; 0x32
 8002cda:	4a72      	ldr	r2, [pc, #456]	; (8002ea4 <UART_SetConfig+0x6f4>)
 8002cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce0:	095b      	lsrs	r3, r3, #5
 8002ce2:	f003 020f 	and.w	r2, r3, #15
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4442      	add	r2, r8
 8002cec:	609a      	str	r2, [r3, #8]
 8002cee:	e0d0      	b.n	8002e92 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002cf0:	f7ff f8e8 	bl	8001ec4 <HAL_RCC_GetPCLK1Freq>
 8002cf4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	469a      	mov	sl, r3
 8002cfa:	f04f 0b00 	mov.w	fp, #0
 8002cfe:	46d0      	mov	r8, sl
 8002d00:	46d9      	mov	r9, fp
 8002d02:	eb18 0308 	adds.w	r3, r8, r8
 8002d06:	eb49 0409 	adc.w	r4, r9, r9
 8002d0a:	4698      	mov	r8, r3
 8002d0c:	46a1      	mov	r9, r4
 8002d0e:	eb18 080a 	adds.w	r8, r8, sl
 8002d12:	eb49 090b 	adc.w	r9, r9, fp
 8002d16:	f04f 0100 	mov.w	r1, #0
 8002d1a:	f04f 0200 	mov.w	r2, #0
 8002d1e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002d22:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002d26:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002d2a:	4688      	mov	r8, r1
 8002d2c:	4691      	mov	r9, r2
 8002d2e:	eb1a 0508 	adds.w	r5, sl, r8
 8002d32:	eb4b 0609 	adc.w	r6, fp, r9
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	f04f 0200 	mov.w	r2, #0
 8002d40:	f04f 0300 	mov.w	r3, #0
 8002d44:	f04f 0400 	mov.w	r4, #0
 8002d48:	0094      	lsls	r4, r2, #2
 8002d4a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002d4e:	008b      	lsls	r3, r1, #2
 8002d50:	461a      	mov	r2, r3
 8002d52:	4623      	mov	r3, r4
 8002d54:	4628      	mov	r0, r5
 8002d56:	4631      	mov	r1, r6
 8002d58:	f7fd fa9a 	bl	8000290 <__aeabi_uldivmod>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	460c      	mov	r4, r1
 8002d60:	461a      	mov	r2, r3
 8002d62:	4b50      	ldr	r3, [pc, #320]	; (8002ea4 <UART_SetConfig+0x6f4>)
 8002d64:	fba3 2302 	umull	r2, r3, r3, r2
 8002d68:	095b      	lsrs	r3, r3, #5
 8002d6a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	469b      	mov	fp, r3
 8002d72:	f04f 0c00 	mov.w	ip, #0
 8002d76:	46d9      	mov	r9, fp
 8002d78:	46e2      	mov	sl, ip
 8002d7a:	eb19 0309 	adds.w	r3, r9, r9
 8002d7e:	eb4a 040a 	adc.w	r4, sl, sl
 8002d82:	4699      	mov	r9, r3
 8002d84:	46a2      	mov	sl, r4
 8002d86:	eb19 090b 	adds.w	r9, r9, fp
 8002d8a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002d8e:	f04f 0100 	mov.w	r1, #0
 8002d92:	f04f 0200 	mov.w	r2, #0
 8002d96:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d9a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002d9e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002da2:	4689      	mov	r9, r1
 8002da4:	4692      	mov	sl, r2
 8002da6:	eb1b 0509 	adds.w	r5, fp, r9
 8002daa:	eb4c 060a 	adc.w	r6, ip, sl
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	4619      	mov	r1, r3
 8002db4:	f04f 0200 	mov.w	r2, #0
 8002db8:	f04f 0300 	mov.w	r3, #0
 8002dbc:	f04f 0400 	mov.w	r4, #0
 8002dc0:	0094      	lsls	r4, r2, #2
 8002dc2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002dc6:	008b      	lsls	r3, r1, #2
 8002dc8:	461a      	mov	r2, r3
 8002dca:	4623      	mov	r3, r4
 8002dcc:	4628      	mov	r0, r5
 8002dce:	4631      	mov	r1, r6
 8002dd0:	f7fd fa5e 	bl	8000290 <__aeabi_uldivmod>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	460c      	mov	r4, r1
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4b32      	ldr	r3, [pc, #200]	; (8002ea4 <UART_SetConfig+0x6f4>)
 8002ddc:	fba3 1302 	umull	r1, r3, r3, r2
 8002de0:	095b      	lsrs	r3, r3, #5
 8002de2:	2164      	movs	r1, #100	; 0x64
 8002de4:	fb01 f303 	mul.w	r3, r1, r3
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	011b      	lsls	r3, r3, #4
 8002dec:	3332      	adds	r3, #50	; 0x32
 8002dee:	4a2d      	ldr	r2, [pc, #180]	; (8002ea4 <UART_SetConfig+0x6f4>)
 8002df0:	fba2 2303 	umull	r2, r3, r2, r3
 8002df4:	095b      	lsrs	r3, r3, #5
 8002df6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dfa:	4498      	add	r8, r3
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	469b      	mov	fp, r3
 8002e00:	f04f 0c00 	mov.w	ip, #0
 8002e04:	46d9      	mov	r9, fp
 8002e06:	46e2      	mov	sl, ip
 8002e08:	eb19 0309 	adds.w	r3, r9, r9
 8002e0c:	eb4a 040a 	adc.w	r4, sl, sl
 8002e10:	4699      	mov	r9, r3
 8002e12:	46a2      	mov	sl, r4
 8002e14:	eb19 090b 	adds.w	r9, r9, fp
 8002e18:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002e1c:	f04f 0100 	mov.w	r1, #0
 8002e20:	f04f 0200 	mov.w	r2, #0
 8002e24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e28:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e2c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e30:	4689      	mov	r9, r1
 8002e32:	4692      	mov	sl, r2
 8002e34:	eb1b 0509 	adds.w	r5, fp, r9
 8002e38:	eb4c 060a 	adc.w	r6, ip, sl
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	4619      	mov	r1, r3
 8002e42:	f04f 0200 	mov.w	r2, #0
 8002e46:	f04f 0300 	mov.w	r3, #0
 8002e4a:	f04f 0400 	mov.w	r4, #0
 8002e4e:	0094      	lsls	r4, r2, #2
 8002e50:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002e54:	008b      	lsls	r3, r1, #2
 8002e56:	461a      	mov	r2, r3
 8002e58:	4623      	mov	r3, r4
 8002e5a:	4628      	mov	r0, r5
 8002e5c:	4631      	mov	r1, r6
 8002e5e:	f7fd fa17 	bl	8000290 <__aeabi_uldivmod>
 8002e62:	4603      	mov	r3, r0
 8002e64:	460c      	mov	r4, r1
 8002e66:	461a      	mov	r2, r3
 8002e68:	4b0e      	ldr	r3, [pc, #56]	; (8002ea4 <UART_SetConfig+0x6f4>)
 8002e6a:	fba3 1302 	umull	r1, r3, r3, r2
 8002e6e:	095b      	lsrs	r3, r3, #5
 8002e70:	2164      	movs	r1, #100	; 0x64
 8002e72:	fb01 f303 	mul.w	r3, r1, r3
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	011b      	lsls	r3, r3, #4
 8002e7a:	3332      	adds	r3, #50	; 0x32
 8002e7c:	4a09      	ldr	r2, [pc, #36]	; (8002ea4 <UART_SetConfig+0x6f4>)
 8002e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e82:	095b      	lsrs	r3, r3, #5
 8002e84:	f003 020f 	and.w	r2, r3, #15
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4442      	add	r2, r8
 8002e8e:	609a      	str	r2, [r3, #8]
}
 8002e90:	e7ff      	b.n	8002e92 <UART_SetConfig+0x6e2>
 8002e92:	bf00      	nop
 8002e94:	3714      	adds	r7, #20
 8002e96:	46bd      	mov	sp, r7
 8002e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e9c:	40011000 	.word	0x40011000
 8002ea0:	40011400 	.word	0x40011400
 8002ea4:	51eb851f 	.word	0x51eb851f

08002ea8 <__errno>:
 8002ea8:	4b01      	ldr	r3, [pc, #4]	; (8002eb0 <__errno+0x8>)
 8002eaa:	6818      	ldr	r0, [r3, #0]
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	20000010 	.word	0x20000010

08002eb4 <__libc_init_array>:
 8002eb4:	b570      	push	{r4, r5, r6, lr}
 8002eb6:	4e0d      	ldr	r6, [pc, #52]	; (8002eec <__libc_init_array+0x38>)
 8002eb8:	4c0d      	ldr	r4, [pc, #52]	; (8002ef0 <__libc_init_array+0x3c>)
 8002eba:	1ba4      	subs	r4, r4, r6
 8002ebc:	10a4      	asrs	r4, r4, #2
 8002ebe:	2500      	movs	r5, #0
 8002ec0:	42a5      	cmp	r5, r4
 8002ec2:	d109      	bne.n	8002ed8 <__libc_init_array+0x24>
 8002ec4:	4e0b      	ldr	r6, [pc, #44]	; (8002ef4 <__libc_init_array+0x40>)
 8002ec6:	4c0c      	ldr	r4, [pc, #48]	; (8002ef8 <__libc_init_array+0x44>)
 8002ec8:	f000 ff04 	bl	8003cd4 <_init>
 8002ecc:	1ba4      	subs	r4, r4, r6
 8002ece:	10a4      	asrs	r4, r4, #2
 8002ed0:	2500      	movs	r5, #0
 8002ed2:	42a5      	cmp	r5, r4
 8002ed4:	d105      	bne.n	8002ee2 <__libc_init_array+0x2e>
 8002ed6:	bd70      	pop	{r4, r5, r6, pc}
 8002ed8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002edc:	4798      	blx	r3
 8002ede:	3501      	adds	r5, #1
 8002ee0:	e7ee      	b.n	8002ec0 <__libc_init_array+0xc>
 8002ee2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ee6:	4798      	blx	r3
 8002ee8:	3501      	adds	r5, #1
 8002eea:	e7f2      	b.n	8002ed2 <__libc_init_array+0x1e>
 8002eec:	08003df4 	.word	0x08003df4
 8002ef0:	08003df4 	.word	0x08003df4
 8002ef4:	08003df4 	.word	0x08003df4
 8002ef8:	08003df8 	.word	0x08003df8

08002efc <memset>:
 8002efc:	4402      	add	r2, r0
 8002efe:	4603      	mov	r3, r0
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d100      	bne.n	8002f06 <memset+0xa>
 8002f04:	4770      	bx	lr
 8002f06:	f803 1b01 	strb.w	r1, [r3], #1
 8002f0a:	e7f9      	b.n	8002f00 <memset+0x4>

08002f0c <iprintf>:
 8002f0c:	b40f      	push	{r0, r1, r2, r3}
 8002f0e:	4b0a      	ldr	r3, [pc, #40]	; (8002f38 <iprintf+0x2c>)
 8002f10:	b513      	push	{r0, r1, r4, lr}
 8002f12:	681c      	ldr	r4, [r3, #0]
 8002f14:	b124      	cbz	r4, 8002f20 <iprintf+0x14>
 8002f16:	69a3      	ldr	r3, [r4, #24]
 8002f18:	b913      	cbnz	r3, 8002f20 <iprintf+0x14>
 8002f1a:	4620      	mov	r0, r4
 8002f1c:	f000 f84e 	bl	8002fbc <__sinit>
 8002f20:	ab05      	add	r3, sp, #20
 8002f22:	9a04      	ldr	r2, [sp, #16]
 8002f24:	68a1      	ldr	r1, [r4, #8]
 8002f26:	9301      	str	r3, [sp, #4]
 8002f28:	4620      	mov	r0, r4
 8002f2a:	f000 f955 	bl	80031d8 <_vfiprintf_r>
 8002f2e:	b002      	add	sp, #8
 8002f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f34:	b004      	add	sp, #16
 8002f36:	4770      	bx	lr
 8002f38:	20000010 	.word	0x20000010

08002f3c <std>:
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	b510      	push	{r4, lr}
 8002f40:	4604      	mov	r4, r0
 8002f42:	e9c0 3300 	strd	r3, r3, [r0]
 8002f46:	6083      	str	r3, [r0, #8]
 8002f48:	8181      	strh	r1, [r0, #12]
 8002f4a:	6643      	str	r3, [r0, #100]	; 0x64
 8002f4c:	81c2      	strh	r2, [r0, #14]
 8002f4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002f52:	6183      	str	r3, [r0, #24]
 8002f54:	4619      	mov	r1, r3
 8002f56:	2208      	movs	r2, #8
 8002f58:	305c      	adds	r0, #92	; 0x5c
 8002f5a:	f7ff ffcf 	bl	8002efc <memset>
 8002f5e:	4b05      	ldr	r3, [pc, #20]	; (8002f74 <std+0x38>)
 8002f60:	6263      	str	r3, [r4, #36]	; 0x24
 8002f62:	4b05      	ldr	r3, [pc, #20]	; (8002f78 <std+0x3c>)
 8002f64:	62a3      	str	r3, [r4, #40]	; 0x28
 8002f66:	4b05      	ldr	r3, [pc, #20]	; (8002f7c <std+0x40>)
 8002f68:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002f6a:	4b05      	ldr	r3, [pc, #20]	; (8002f80 <std+0x44>)
 8002f6c:	6224      	str	r4, [r4, #32]
 8002f6e:	6323      	str	r3, [r4, #48]	; 0x30
 8002f70:	bd10      	pop	{r4, pc}
 8002f72:	bf00      	nop
 8002f74:	08003735 	.word	0x08003735
 8002f78:	08003757 	.word	0x08003757
 8002f7c:	0800378f 	.word	0x0800378f
 8002f80:	080037b3 	.word	0x080037b3

08002f84 <_cleanup_r>:
 8002f84:	4901      	ldr	r1, [pc, #4]	; (8002f8c <_cleanup_r+0x8>)
 8002f86:	f000 b885 	b.w	8003094 <_fwalk_reent>
 8002f8a:	bf00      	nop
 8002f8c:	08003a8d 	.word	0x08003a8d

08002f90 <__sfmoreglue>:
 8002f90:	b570      	push	{r4, r5, r6, lr}
 8002f92:	1e4a      	subs	r2, r1, #1
 8002f94:	2568      	movs	r5, #104	; 0x68
 8002f96:	4355      	muls	r5, r2
 8002f98:	460e      	mov	r6, r1
 8002f9a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002f9e:	f000 f897 	bl	80030d0 <_malloc_r>
 8002fa2:	4604      	mov	r4, r0
 8002fa4:	b140      	cbz	r0, 8002fb8 <__sfmoreglue+0x28>
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	e9c0 1600 	strd	r1, r6, [r0]
 8002fac:	300c      	adds	r0, #12
 8002fae:	60a0      	str	r0, [r4, #8]
 8002fb0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002fb4:	f7ff ffa2 	bl	8002efc <memset>
 8002fb8:	4620      	mov	r0, r4
 8002fba:	bd70      	pop	{r4, r5, r6, pc}

08002fbc <__sinit>:
 8002fbc:	6983      	ldr	r3, [r0, #24]
 8002fbe:	b510      	push	{r4, lr}
 8002fc0:	4604      	mov	r4, r0
 8002fc2:	bb33      	cbnz	r3, 8003012 <__sinit+0x56>
 8002fc4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002fc8:	6503      	str	r3, [r0, #80]	; 0x50
 8002fca:	4b12      	ldr	r3, [pc, #72]	; (8003014 <__sinit+0x58>)
 8002fcc:	4a12      	ldr	r2, [pc, #72]	; (8003018 <__sinit+0x5c>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6282      	str	r2, [r0, #40]	; 0x28
 8002fd2:	4298      	cmp	r0, r3
 8002fd4:	bf04      	itt	eq
 8002fd6:	2301      	moveq	r3, #1
 8002fd8:	6183      	streq	r3, [r0, #24]
 8002fda:	f000 f81f 	bl	800301c <__sfp>
 8002fde:	6060      	str	r0, [r4, #4]
 8002fe0:	4620      	mov	r0, r4
 8002fe2:	f000 f81b 	bl	800301c <__sfp>
 8002fe6:	60a0      	str	r0, [r4, #8]
 8002fe8:	4620      	mov	r0, r4
 8002fea:	f000 f817 	bl	800301c <__sfp>
 8002fee:	2200      	movs	r2, #0
 8002ff0:	60e0      	str	r0, [r4, #12]
 8002ff2:	2104      	movs	r1, #4
 8002ff4:	6860      	ldr	r0, [r4, #4]
 8002ff6:	f7ff ffa1 	bl	8002f3c <std>
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	2109      	movs	r1, #9
 8002ffe:	68a0      	ldr	r0, [r4, #8]
 8003000:	f7ff ff9c 	bl	8002f3c <std>
 8003004:	2202      	movs	r2, #2
 8003006:	2112      	movs	r1, #18
 8003008:	68e0      	ldr	r0, [r4, #12]
 800300a:	f7ff ff97 	bl	8002f3c <std>
 800300e:	2301      	movs	r3, #1
 8003010:	61a3      	str	r3, [r4, #24]
 8003012:	bd10      	pop	{r4, pc}
 8003014:	08003d54 	.word	0x08003d54
 8003018:	08002f85 	.word	0x08002f85

0800301c <__sfp>:
 800301c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800301e:	4b1b      	ldr	r3, [pc, #108]	; (800308c <__sfp+0x70>)
 8003020:	681e      	ldr	r6, [r3, #0]
 8003022:	69b3      	ldr	r3, [r6, #24]
 8003024:	4607      	mov	r7, r0
 8003026:	b913      	cbnz	r3, 800302e <__sfp+0x12>
 8003028:	4630      	mov	r0, r6
 800302a:	f7ff ffc7 	bl	8002fbc <__sinit>
 800302e:	3648      	adds	r6, #72	; 0x48
 8003030:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003034:	3b01      	subs	r3, #1
 8003036:	d503      	bpl.n	8003040 <__sfp+0x24>
 8003038:	6833      	ldr	r3, [r6, #0]
 800303a:	b133      	cbz	r3, 800304a <__sfp+0x2e>
 800303c:	6836      	ldr	r6, [r6, #0]
 800303e:	e7f7      	b.n	8003030 <__sfp+0x14>
 8003040:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003044:	b16d      	cbz	r5, 8003062 <__sfp+0x46>
 8003046:	3468      	adds	r4, #104	; 0x68
 8003048:	e7f4      	b.n	8003034 <__sfp+0x18>
 800304a:	2104      	movs	r1, #4
 800304c:	4638      	mov	r0, r7
 800304e:	f7ff ff9f 	bl	8002f90 <__sfmoreglue>
 8003052:	6030      	str	r0, [r6, #0]
 8003054:	2800      	cmp	r0, #0
 8003056:	d1f1      	bne.n	800303c <__sfp+0x20>
 8003058:	230c      	movs	r3, #12
 800305a:	603b      	str	r3, [r7, #0]
 800305c:	4604      	mov	r4, r0
 800305e:	4620      	mov	r0, r4
 8003060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003062:	4b0b      	ldr	r3, [pc, #44]	; (8003090 <__sfp+0x74>)
 8003064:	6665      	str	r5, [r4, #100]	; 0x64
 8003066:	e9c4 5500 	strd	r5, r5, [r4]
 800306a:	60a5      	str	r5, [r4, #8]
 800306c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8003070:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8003074:	2208      	movs	r2, #8
 8003076:	4629      	mov	r1, r5
 8003078:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800307c:	f7ff ff3e 	bl	8002efc <memset>
 8003080:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003084:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003088:	e7e9      	b.n	800305e <__sfp+0x42>
 800308a:	bf00      	nop
 800308c:	08003d54 	.word	0x08003d54
 8003090:	ffff0001 	.word	0xffff0001

08003094 <_fwalk_reent>:
 8003094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003098:	4680      	mov	r8, r0
 800309a:	4689      	mov	r9, r1
 800309c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80030a0:	2600      	movs	r6, #0
 80030a2:	b914      	cbnz	r4, 80030aa <_fwalk_reent+0x16>
 80030a4:	4630      	mov	r0, r6
 80030a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030aa:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80030ae:	3f01      	subs	r7, #1
 80030b0:	d501      	bpl.n	80030b6 <_fwalk_reent+0x22>
 80030b2:	6824      	ldr	r4, [r4, #0]
 80030b4:	e7f5      	b.n	80030a2 <_fwalk_reent+0xe>
 80030b6:	89ab      	ldrh	r3, [r5, #12]
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d907      	bls.n	80030cc <_fwalk_reent+0x38>
 80030bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80030c0:	3301      	adds	r3, #1
 80030c2:	d003      	beq.n	80030cc <_fwalk_reent+0x38>
 80030c4:	4629      	mov	r1, r5
 80030c6:	4640      	mov	r0, r8
 80030c8:	47c8      	blx	r9
 80030ca:	4306      	orrs	r6, r0
 80030cc:	3568      	adds	r5, #104	; 0x68
 80030ce:	e7ee      	b.n	80030ae <_fwalk_reent+0x1a>

080030d0 <_malloc_r>:
 80030d0:	b570      	push	{r4, r5, r6, lr}
 80030d2:	1ccd      	adds	r5, r1, #3
 80030d4:	f025 0503 	bic.w	r5, r5, #3
 80030d8:	3508      	adds	r5, #8
 80030da:	2d0c      	cmp	r5, #12
 80030dc:	bf38      	it	cc
 80030de:	250c      	movcc	r5, #12
 80030e0:	2d00      	cmp	r5, #0
 80030e2:	4606      	mov	r6, r0
 80030e4:	db01      	blt.n	80030ea <_malloc_r+0x1a>
 80030e6:	42a9      	cmp	r1, r5
 80030e8:	d903      	bls.n	80030f2 <_malloc_r+0x22>
 80030ea:	230c      	movs	r3, #12
 80030ec:	6033      	str	r3, [r6, #0]
 80030ee:	2000      	movs	r0, #0
 80030f0:	bd70      	pop	{r4, r5, r6, pc}
 80030f2:	f000 fd6b 	bl	8003bcc <__malloc_lock>
 80030f6:	4a21      	ldr	r2, [pc, #132]	; (800317c <_malloc_r+0xac>)
 80030f8:	6814      	ldr	r4, [r2, #0]
 80030fa:	4621      	mov	r1, r4
 80030fc:	b991      	cbnz	r1, 8003124 <_malloc_r+0x54>
 80030fe:	4c20      	ldr	r4, [pc, #128]	; (8003180 <_malloc_r+0xb0>)
 8003100:	6823      	ldr	r3, [r4, #0]
 8003102:	b91b      	cbnz	r3, 800310c <_malloc_r+0x3c>
 8003104:	4630      	mov	r0, r6
 8003106:	f000 fb05 	bl	8003714 <_sbrk_r>
 800310a:	6020      	str	r0, [r4, #0]
 800310c:	4629      	mov	r1, r5
 800310e:	4630      	mov	r0, r6
 8003110:	f000 fb00 	bl	8003714 <_sbrk_r>
 8003114:	1c43      	adds	r3, r0, #1
 8003116:	d124      	bne.n	8003162 <_malloc_r+0x92>
 8003118:	230c      	movs	r3, #12
 800311a:	6033      	str	r3, [r6, #0]
 800311c:	4630      	mov	r0, r6
 800311e:	f000 fd56 	bl	8003bce <__malloc_unlock>
 8003122:	e7e4      	b.n	80030ee <_malloc_r+0x1e>
 8003124:	680b      	ldr	r3, [r1, #0]
 8003126:	1b5b      	subs	r3, r3, r5
 8003128:	d418      	bmi.n	800315c <_malloc_r+0x8c>
 800312a:	2b0b      	cmp	r3, #11
 800312c:	d90f      	bls.n	800314e <_malloc_r+0x7e>
 800312e:	600b      	str	r3, [r1, #0]
 8003130:	50cd      	str	r5, [r1, r3]
 8003132:	18cc      	adds	r4, r1, r3
 8003134:	4630      	mov	r0, r6
 8003136:	f000 fd4a 	bl	8003bce <__malloc_unlock>
 800313a:	f104 000b 	add.w	r0, r4, #11
 800313e:	1d23      	adds	r3, r4, #4
 8003140:	f020 0007 	bic.w	r0, r0, #7
 8003144:	1ac3      	subs	r3, r0, r3
 8003146:	d0d3      	beq.n	80030f0 <_malloc_r+0x20>
 8003148:	425a      	negs	r2, r3
 800314a:	50e2      	str	r2, [r4, r3]
 800314c:	e7d0      	b.n	80030f0 <_malloc_r+0x20>
 800314e:	428c      	cmp	r4, r1
 8003150:	684b      	ldr	r3, [r1, #4]
 8003152:	bf16      	itet	ne
 8003154:	6063      	strne	r3, [r4, #4]
 8003156:	6013      	streq	r3, [r2, #0]
 8003158:	460c      	movne	r4, r1
 800315a:	e7eb      	b.n	8003134 <_malloc_r+0x64>
 800315c:	460c      	mov	r4, r1
 800315e:	6849      	ldr	r1, [r1, #4]
 8003160:	e7cc      	b.n	80030fc <_malloc_r+0x2c>
 8003162:	1cc4      	adds	r4, r0, #3
 8003164:	f024 0403 	bic.w	r4, r4, #3
 8003168:	42a0      	cmp	r0, r4
 800316a:	d005      	beq.n	8003178 <_malloc_r+0xa8>
 800316c:	1a21      	subs	r1, r4, r0
 800316e:	4630      	mov	r0, r6
 8003170:	f000 fad0 	bl	8003714 <_sbrk_r>
 8003174:	3001      	adds	r0, #1
 8003176:	d0cf      	beq.n	8003118 <_malloc_r+0x48>
 8003178:	6025      	str	r5, [r4, #0]
 800317a:	e7db      	b.n	8003134 <_malloc_r+0x64>
 800317c:	20000098 	.word	0x20000098
 8003180:	2000009c 	.word	0x2000009c

08003184 <__sfputc_r>:
 8003184:	6893      	ldr	r3, [r2, #8]
 8003186:	3b01      	subs	r3, #1
 8003188:	2b00      	cmp	r3, #0
 800318a:	b410      	push	{r4}
 800318c:	6093      	str	r3, [r2, #8]
 800318e:	da08      	bge.n	80031a2 <__sfputc_r+0x1e>
 8003190:	6994      	ldr	r4, [r2, #24]
 8003192:	42a3      	cmp	r3, r4
 8003194:	db01      	blt.n	800319a <__sfputc_r+0x16>
 8003196:	290a      	cmp	r1, #10
 8003198:	d103      	bne.n	80031a2 <__sfputc_r+0x1e>
 800319a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800319e:	f000 bb0d 	b.w	80037bc <__swbuf_r>
 80031a2:	6813      	ldr	r3, [r2, #0]
 80031a4:	1c58      	adds	r0, r3, #1
 80031a6:	6010      	str	r0, [r2, #0]
 80031a8:	7019      	strb	r1, [r3, #0]
 80031aa:	4608      	mov	r0, r1
 80031ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <__sfputs_r>:
 80031b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031b4:	4606      	mov	r6, r0
 80031b6:	460f      	mov	r7, r1
 80031b8:	4614      	mov	r4, r2
 80031ba:	18d5      	adds	r5, r2, r3
 80031bc:	42ac      	cmp	r4, r5
 80031be:	d101      	bne.n	80031c4 <__sfputs_r+0x12>
 80031c0:	2000      	movs	r0, #0
 80031c2:	e007      	b.n	80031d4 <__sfputs_r+0x22>
 80031c4:	463a      	mov	r2, r7
 80031c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031ca:	4630      	mov	r0, r6
 80031cc:	f7ff ffda 	bl	8003184 <__sfputc_r>
 80031d0:	1c43      	adds	r3, r0, #1
 80031d2:	d1f3      	bne.n	80031bc <__sfputs_r+0xa>
 80031d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080031d8 <_vfiprintf_r>:
 80031d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031dc:	460c      	mov	r4, r1
 80031de:	b09d      	sub	sp, #116	; 0x74
 80031e0:	4617      	mov	r7, r2
 80031e2:	461d      	mov	r5, r3
 80031e4:	4606      	mov	r6, r0
 80031e6:	b118      	cbz	r0, 80031f0 <_vfiprintf_r+0x18>
 80031e8:	6983      	ldr	r3, [r0, #24]
 80031ea:	b90b      	cbnz	r3, 80031f0 <_vfiprintf_r+0x18>
 80031ec:	f7ff fee6 	bl	8002fbc <__sinit>
 80031f0:	4b7c      	ldr	r3, [pc, #496]	; (80033e4 <_vfiprintf_r+0x20c>)
 80031f2:	429c      	cmp	r4, r3
 80031f4:	d158      	bne.n	80032a8 <_vfiprintf_r+0xd0>
 80031f6:	6874      	ldr	r4, [r6, #4]
 80031f8:	89a3      	ldrh	r3, [r4, #12]
 80031fa:	0718      	lsls	r0, r3, #28
 80031fc:	d55e      	bpl.n	80032bc <_vfiprintf_r+0xe4>
 80031fe:	6923      	ldr	r3, [r4, #16]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d05b      	beq.n	80032bc <_vfiprintf_r+0xe4>
 8003204:	2300      	movs	r3, #0
 8003206:	9309      	str	r3, [sp, #36]	; 0x24
 8003208:	2320      	movs	r3, #32
 800320a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800320e:	2330      	movs	r3, #48	; 0x30
 8003210:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003214:	9503      	str	r5, [sp, #12]
 8003216:	f04f 0b01 	mov.w	fp, #1
 800321a:	46b8      	mov	r8, r7
 800321c:	4645      	mov	r5, r8
 800321e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003222:	b10b      	cbz	r3, 8003228 <_vfiprintf_r+0x50>
 8003224:	2b25      	cmp	r3, #37	; 0x25
 8003226:	d154      	bne.n	80032d2 <_vfiprintf_r+0xfa>
 8003228:	ebb8 0a07 	subs.w	sl, r8, r7
 800322c:	d00b      	beq.n	8003246 <_vfiprintf_r+0x6e>
 800322e:	4653      	mov	r3, sl
 8003230:	463a      	mov	r2, r7
 8003232:	4621      	mov	r1, r4
 8003234:	4630      	mov	r0, r6
 8003236:	f7ff ffbc 	bl	80031b2 <__sfputs_r>
 800323a:	3001      	adds	r0, #1
 800323c:	f000 80c2 	beq.w	80033c4 <_vfiprintf_r+0x1ec>
 8003240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003242:	4453      	add	r3, sl
 8003244:	9309      	str	r3, [sp, #36]	; 0x24
 8003246:	f898 3000 	ldrb.w	r3, [r8]
 800324a:	2b00      	cmp	r3, #0
 800324c:	f000 80ba 	beq.w	80033c4 <_vfiprintf_r+0x1ec>
 8003250:	2300      	movs	r3, #0
 8003252:	f04f 32ff 	mov.w	r2, #4294967295
 8003256:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800325a:	9304      	str	r3, [sp, #16]
 800325c:	9307      	str	r3, [sp, #28]
 800325e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003262:	931a      	str	r3, [sp, #104]	; 0x68
 8003264:	46a8      	mov	r8, r5
 8003266:	2205      	movs	r2, #5
 8003268:	f818 1b01 	ldrb.w	r1, [r8], #1
 800326c:	485e      	ldr	r0, [pc, #376]	; (80033e8 <_vfiprintf_r+0x210>)
 800326e:	f7fc ffbf 	bl	80001f0 <memchr>
 8003272:	9b04      	ldr	r3, [sp, #16]
 8003274:	bb78      	cbnz	r0, 80032d6 <_vfiprintf_r+0xfe>
 8003276:	06d9      	lsls	r1, r3, #27
 8003278:	bf44      	itt	mi
 800327a:	2220      	movmi	r2, #32
 800327c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003280:	071a      	lsls	r2, r3, #28
 8003282:	bf44      	itt	mi
 8003284:	222b      	movmi	r2, #43	; 0x2b
 8003286:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800328a:	782a      	ldrb	r2, [r5, #0]
 800328c:	2a2a      	cmp	r2, #42	; 0x2a
 800328e:	d02a      	beq.n	80032e6 <_vfiprintf_r+0x10e>
 8003290:	9a07      	ldr	r2, [sp, #28]
 8003292:	46a8      	mov	r8, r5
 8003294:	2000      	movs	r0, #0
 8003296:	250a      	movs	r5, #10
 8003298:	4641      	mov	r1, r8
 800329a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800329e:	3b30      	subs	r3, #48	; 0x30
 80032a0:	2b09      	cmp	r3, #9
 80032a2:	d969      	bls.n	8003378 <_vfiprintf_r+0x1a0>
 80032a4:	b360      	cbz	r0, 8003300 <_vfiprintf_r+0x128>
 80032a6:	e024      	b.n	80032f2 <_vfiprintf_r+0x11a>
 80032a8:	4b50      	ldr	r3, [pc, #320]	; (80033ec <_vfiprintf_r+0x214>)
 80032aa:	429c      	cmp	r4, r3
 80032ac:	d101      	bne.n	80032b2 <_vfiprintf_r+0xda>
 80032ae:	68b4      	ldr	r4, [r6, #8]
 80032b0:	e7a2      	b.n	80031f8 <_vfiprintf_r+0x20>
 80032b2:	4b4f      	ldr	r3, [pc, #316]	; (80033f0 <_vfiprintf_r+0x218>)
 80032b4:	429c      	cmp	r4, r3
 80032b6:	bf08      	it	eq
 80032b8:	68f4      	ldreq	r4, [r6, #12]
 80032ba:	e79d      	b.n	80031f8 <_vfiprintf_r+0x20>
 80032bc:	4621      	mov	r1, r4
 80032be:	4630      	mov	r0, r6
 80032c0:	f000 fae0 	bl	8003884 <__swsetup_r>
 80032c4:	2800      	cmp	r0, #0
 80032c6:	d09d      	beq.n	8003204 <_vfiprintf_r+0x2c>
 80032c8:	f04f 30ff 	mov.w	r0, #4294967295
 80032cc:	b01d      	add	sp, #116	; 0x74
 80032ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032d2:	46a8      	mov	r8, r5
 80032d4:	e7a2      	b.n	800321c <_vfiprintf_r+0x44>
 80032d6:	4a44      	ldr	r2, [pc, #272]	; (80033e8 <_vfiprintf_r+0x210>)
 80032d8:	1a80      	subs	r0, r0, r2
 80032da:	fa0b f000 	lsl.w	r0, fp, r0
 80032de:	4318      	orrs	r0, r3
 80032e0:	9004      	str	r0, [sp, #16]
 80032e2:	4645      	mov	r5, r8
 80032e4:	e7be      	b.n	8003264 <_vfiprintf_r+0x8c>
 80032e6:	9a03      	ldr	r2, [sp, #12]
 80032e8:	1d11      	adds	r1, r2, #4
 80032ea:	6812      	ldr	r2, [r2, #0]
 80032ec:	9103      	str	r1, [sp, #12]
 80032ee:	2a00      	cmp	r2, #0
 80032f0:	db01      	blt.n	80032f6 <_vfiprintf_r+0x11e>
 80032f2:	9207      	str	r2, [sp, #28]
 80032f4:	e004      	b.n	8003300 <_vfiprintf_r+0x128>
 80032f6:	4252      	negs	r2, r2
 80032f8:	f043 0302 	orr.w	r3, r3, #2
 80032fc:	9207      	str	r2, [sp, #28]
 80032fe:	9304      	str	r3, [sp, #16]
 8003300:	f898 3000 	ldrb.w	r3, [r8]
 8003304:	2b2e      	cmp	r3, #46	; 0x2e
 8003306:	d10e      	bne.n	8003326 <_vfiprintf_r+0x14e>
 8003308:	f898 3001 	ldrb.w	r3, [r8, #1]
 800330c:	2b2a      	cmp	r3, #42	; 0x2a
 800330e:	d138      	bne.n	8003382 <_vfiprintf_r+0x1aa>
 8003310:	9b03      	ldr	r3, [sp, #12]
 8003312:	1d1a      	adds	r2, r3, #4
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	9203      	str	r2, [sp, #12]
 8003318:	2b00      	cmp	r3, #0
 800331a:	bfb8      	it	lt
 800331c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003320:	f108 0802 	add.w	r8, r8, #2
 8003324:	9305      	str	r3, [sp, #20]
 8003326:	4d33      	ldr	r5, [pc, #204]	; (80033f4 <_vfiprintf_r+0x21c>)
 8003328:	f898 1000 	ldrb.w	r1, [r8]
 800332c:	2203      	movs	r2, #3
 800332e:	4628      	mov	r0, r5
 8003330:	f7fc ff5e 	bl	80001f0 <memchr>
 8003334:	b140      	cbz	r0, 8003348 <_vfiprintf_r+0x170>
 8003336:	2340      	movs	r3, #64	; 0x40
 8003338:	1b40      	subs	r0, r0, r5
 800333a:	fa03 f000 	lsl.w	r0, r3, r0
 800333e:	9b04      	ldr	r3, [sp, #16]
 8003340:	4303      	orrs	r3, r0
 8003342:	f108 0801 	add.w	r8, r8, #1
 8003346:	9304      	str	r3, [sp, #16]
 8003348:	f898 1000 	ldrb.w	r1, [r8]
 800334c:	482a      	ldr	r0, [pc, #168]	; (80033f8 <_vfiprintf_r+0x220>)
 800334e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003352:	2206      	movs	r2, #6
 8003354:	f108 0701 	add.w	r7, r8, #1
 8003358:	f7fc ff4a 	bl	80001f0 <memchr>
 800335c:	2800      	cmp	r0, #0
 800335e:	d037      	beq.n	80033d0 <_vfiprintf_r+0x1f8>
 8003360:	4b26      	ldr	r3, [pc, #152]	; (80033fc <_vfiprintf_r+0x224>)
 8003362:	bb1b      	cbnz	r3, 80033ac <_vfiprintf_r+0x1d4>
 8003364:	9b03      	ldr	r3, [sp, #12]
 8003366:	3307      	adds	r3, #7
 8003368:	f023 0307 	bic.w	r3, r3, #7
 800336c:	3308      	adds	r3, #8
 800336e:	9303      	str	r3, [sp, #12]
 8003370:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003372:	444b      	add	r3, r9
 8003374:	9309      	str	r3, [sp, #36]	; 0x24
 8003376:	e750      	b.n	800321a <_vfiprintf_r+0x42>
 8003378:	fb05 3202 	mla	r2, r5, r2, r3
 800337c:	2001      	movs	r0, #1
 800337e:	4688      	mov	r8, r1
 8003380:	e78a      	b.n	8003298 <_vfiprintf_r+0xc0>
 8003382:	2300      	movs	r3, #0
 8003384:	f108 0801 	add.w	r8, r8, #1
 8003388:	9305      	str	r3, [sp, #20]
 800338a:	4619      	mov	r1, r3
 800338c:	250a      	movs	r5, #10
 800338e:	4640      	mov	r0, r8
 8003390:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003394:	3a30      	subs	r2, #48	; 0x30
 8003396:	2a09      	cmp	r2, #9
 8003398:	d903      	bls.n	80033a2 <_vfiprintf_r+0x1ca>
 800339a:	2b00      	cmp	r3, #0
 800339c:	d0c3      	beq.n	8003326 <_vfiprintf_r+0x14e>
 800339e:	9105      	str	r1, [sp, #20]
 80033a0:	e7c1      	b.n	8003326 <_vfiprintf_r+0x14e>
 80033a2:	fb05 2101 	mla	r1, r5, r1, r2
 80033a6:	2301      	movs	r3, #1
 80033a8:	4680      	mov	r8, r0
 80033aa:	e7f0      	b.n	800338e <_vfiprintf_r+0x1b6>
 80033ac:	ab03      	add	r3, sp, #12
 80033ae:	9300      	str	r3, [sp, #0]
 80033b0:	4622      	mov	r2, r4
 80033b2:	4b13      	ldr	r3, [pc, #76]	; (8003400 <_vfiprintf_r+0x228>)
 80033b4:	a904      	add	r1, sp, #16
 80033b6:	4630      	mov	r0, r6
 80033b8:	f3af 8000 	nop.w
 80033bc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80033c0:	4681      	mov	r9, r0
 80033c2:	d1d5      	bne.n	8003370 <_vfiprintf_r+0x198>
 80033c4:	89a3      	ldrh	r3, [r4, #12]
 80033c6:	065b      	lsls	r3, r3, #25
 80033c8:	f53f af7e 	bmi.w	80032c8 <_vfiprintf_r+0xf0>
 80033cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80033ce:	e77d      	b.n	80032cc <_vfiprintf_r+0xf4>
 80033d0:	ab03      	add	r3, sp, #12
 80033d2:	9300      	str	r3, [sp, #0]
 80033d4:	4622      	mov	r2, r4
 80033d6:	4b0a      	ldr	r3, [pc, #40]	; (8003400 <_vfiprintf_r+0x228>)
 80033d8:	a904      	add	r1, sp, #16
 80033da:	4630      	mov	r0, r6
 80033dc:	f000 f888 	bl	80034f0 <_printf_i>
 80033e0:	e7ec      	b.n	80033bc <_vfiprintf_r+0x1e4>
 80033e2:	bf00      	nop
 80033e4:	08003d78 	.word	0x08003d78
 80033e8:	08003db8 	.word	0x08003db8
 80033ec:	08003d98 	.word	0x08003d98
 80033f0:	08003d58 	.word	0x08003d58
 80033f4:	08003dbe 	.word	0x08003dbe
 80033f8:	08003dc2 	.word	0x08003dc2
 80033fc:	00000000 	.word	0x00000000
 8003400:	080031b3 	.word	0x080031b3

08003404 <_printf_common>:
 8003404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003408:	4691      	mov	r9, r2
 800340a:	461f      	mov	r7, r3
 800340c:	688a      	ldr	r2, [r1, #8]
 800340e:	690b      	ldr	r3, [r1, #16]
 8003410:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003414:	4293      	cmp	r3, r2
 8003416:	bfb8      	it	lt
 8003418:	4613      	movlt	r3, r2
 800341a:	f8c9 3000 	str.w	r3, [r9]
 800341e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003422:	4606      	mov	r6, r0
 8003424:	460c      	mov	r4, r1
 8003426:	b112      	cbz	r2, 800342e <_printf_common+0x2a>
 8003428:	3301      	adds	r3, #1
 800342a:	f8c9 3000 	str.w	r3, [r9]
 800342e:	6823      	ldr	r3, [r4, #0]
 8003430:	0699      	lsls	r1, r3, #26
 8003432:	bf42      	ittt	mi
 8003434:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003438:	3302      	addmi	r3, #2
 800343a:	f8c9 3000 	strmi.w	r3, [r9]
 800343e:	6825      	ldr	r5, [r4, #0]
 8003440:	f015 0506 	ands.w	r5, r5, #6
 8003444:	d107      	bne.n	8003456 <_printf_common+0x52>
 8003446:	f104 0a19 	add.w	sl, r4, #25
 800344a:	68e3      	ldr	r3, [r4, #12]
 800344c:	f8d9 2000 	ldr.w	r2, [r9]
 8003450:	1a9b      	subs	r3, r3, r2
 8003452:	42ab      	cmp	r3, r5
 8003454:	dc28      	bgt.n	80034a8 <_printf_common+0xa4>
 8003456:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800345a:	6822      	ldr	r2, [r4, #0]
 800345c:	3300      	adds	r3, #0
 800345e:	bf18      	it	ne
 8003460:	2301      	movne	r3, #1
 8003462:	0692      	lsls	r2, r2, #26
 8003464:	d42d      	bmi.n	80034c2 <_printf_common+0xbe>
 8003466:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800346a:	4639      	mov	r1, r7
 800346c:	4630      	mov	r0, r6
 800346e:	47c0      	blx	r8
 8003470:	3001      	adds	r0, #1
 8003472:	d020      	beq.n	80034b6 <_printf_common+0xb2>
 8003474:	6823      	ldr	r3, [r4, #0]
 8003476:	68e5      	ldr	r5, [r4, #12]
 8003478:	f8d9 2000 	ldr.w	r2, [r9]
 800347c:	f003 0306 	and.w	r3, r3, #6
 8003480:	2b04      	cmp	r3, #4
 8003482:	bf08      	it	eq
 8003484:	1aad      	subeq	r5, r5, r2
 8003486:	68a3      	ldr	r3, [r4, #8]
 8003488:	6922      	ldr	r2, [r4, #16]
 800348a:	bf0c      	ite	eq
 800348c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003490:	2500      	movne	r5, #0
 8003492:	4293      	cmp	r3, r2
 8003494:	bfc4      	itt	gt
 8003496:	1a9b      	subgt	r3, r3, r2
 8003498:	18ed      	addgt	r5, r5, r3
 800349a:	f04f 0900 	mov.w	r9, #0
 800349e:	341a      	adds	r4, #26
 80034a0:	454d      	cmp	r5, r9
 80034a2:	d11a      	bne.n	80034da <_printf_common+0xd6>
 80034a4:	2000      	movs	r0, #0
 80034a6:	e008      	b.n	80034ba <_printf_common+0xb6>
 80034a8:	2301      	movs	r3, #1
 80034aa:	4652      	mov	r2, sl
 80034ac:	4639      	mov	r1, r7
 80034ae:	4630      	mov	r0, r6
 80034b0:	47c0      	blx	r8
 80034b2:	3001      	adds	r0, #1
 80034b4:	d103      	bne.n	80034be <_printf_common+0xba>
 80034b6:	f04f 30ff 	mov.w	r0, #4294967295
 80034ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034be:	3501      	adds	r5, #1
 80034c0:	e7c3      	b.n	800344a <_printf_common+0x46>
 80034c2:	18e1      	adds	r1, r4, r3
 80034c4:	1c5a      	adds	r2, r3, #1
 80034c6:	2030      	movs	r0, #48	; 0x30
 80034c8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80034cc:	4422      	add	r2, r4
 80034ce:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80034d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80034d6:	3302      	adds	r3, #2
 80034d8:	e7c5      	b.n	8003466 <_printf_common+0x62>
 80034da:	2301      	movs	r3, #1
 80034dc:	4622      	mov	r2, r4
 80034de:	4639      	mov	r1, r7
 80034e0:	4630      	mov	r0, r6
 80034e2:	47c0      	blx	r8
 80034e4:	3001      	adds	r0, #1
 80034e6:	d0e6      	beq.n	80034b6 <_printf_common+0xb2>
 80034e8:	f109 0901 	add.w	r9, r9, #1
 80034ec:	e7d8      	b.n	80034a0 <_printf_common+0x9c>
	...

080034f0 <_printf_i>:
 80034f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80034f4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80034f8:	460c      	mov	r4, r1
 80034fa:	7e09      	ldrb	r1, [r1, #24]
 80034fc:	b085      	sub	sp, #20
 80034fe:	296e      	cmp	r1, #110	; 0x6e
 8003500:	4617      	mov	r7, r2
 8003502:	4606      	mov	r6, r0
 8003504:	4698      	mov	r8, r3
 8003506:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003508:	f000 80b3 	beq.w	8003672 <_printf_i+0x182>
 800350c:	d822      	bhi.n	8003554 <_printf_i+0x64>
 800350e:	2963      	cmp	r1, #99	; 0x63
 8003510:	d036      	beq.n	8003580 <_printf_i+0x90>
 8003512:	d80a      	bhi.n	800352a <_printf_i+0x3a>
 8003514:	2900      	cmp	r1, #0
 8003516:	f000 80b9 	beq.w	800368c <_printf_i+0x19c>
 800351a:	2958      	cmp	r1, #88	; 0x58
 800351c:	f000 8083 	beq.w	8003626 <_printf_i+0x136>
 8003520:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003524:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003528:	e032      	b.n	8003590 <_printf_i+0xa0>
 800352a:	2964      	cmp	r1, #100	; 0x64
 800352c:	d001      	beq.n	8003532 <_printf_i+0x42>
 800352e:	2969      	cmp	r1, #105	; 0x69
 8003530:	d1f6      	bne.n	8003520 <_printf_i+0x30>
 8003532:	6820      	ldr	r0, [r4, #0]
 8003534:	6813      	ldr	r3, [r2, #0]
 8003536:	0605      	lsls	r5, r0, #24
 8003538:	f103 0104 	add.w	r1, r3, #4
 800353c:	d52a      	bpl.n	8003594 <_printf_i+0xa4>
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	6011      	str	r1, [r2, #0]
 8003542:	2b00      	cmp	r3, #0
 8003544:	da03      	bge.n	800354e <_printf_i+0x5e>
 8003546:	222d      	movs	r2, #45	; 0x2d
 8003548:	425b      	negs	r3, r3
 800354a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800354e:	486f      	ldr	r0, [pc, #444]	; (800370c <_printf_i+0x21c>)
 8003550:	220a      	movs	r2, #10
 8003552:	e039      	b.n	80035c8 <_printf_i+0xd8>
 8003554:	2973      	cmp	r1, #115	; 0x73
 8003556:	f000 809d 	beq.w	8003694 <_printf_i+0x1a4>
 800355a:	d808      	bhi.n	800356e <_printf_i+0x7e>
 800355c:	296f      	cmp	r1, #111	; 0x6f
 800355e:	d020      	beq.n	80035a2 <_printf_i+0xb2>
 8003560:	2970      	cmp	r1, #112	; 0x70
 8003562:	d1dd      	bne.n	8003520 <_printf_i+0x30>
 8003564:	6823      	ldr	r3, [r4, #0]
 8003566:	f043 0320 	orr.w	r3, r3, #32
 800356a:	6023      	str	r3, [r4, #0]
 800356c:	e003      	b.n	8003576 <_printf_i+0x86>
 800356e:	2975      	cmp	r1, #117	; 0x75
 8003570:	d017      	beq.n	80035a2 <_printf_i+0xb2>
 8003572:	2978      	cmp	r1, #120	; 0x78
 8003574:	d1d4      	bne.n	8003520 <_printf_i+0x30>
 8003576:	2378      	movs	r3, #120	; 0x78
 8003578:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800357c:	4864      	ldr	r0, [pc, #400]	; (8003710 <_printf_i+0x220>)
 800357e:	e055      	b.n	800362c <_printf_i+0x13c>
 8003580:	6813      	ldr	r3, [r2, #0]
 8003582:	1d19      	adds	r1, r3, #4
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	6011      	str	r1, [r2, #0]
 8003588:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800358c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003590:	2301      	movs	r3, #1
 8003592:	e08c      	b.n	80036ae <_printf_i+0x1be>
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	6011      	str	r1, [r2, #0]
 8003598:	f010 0f40 	tst.w	r0, #64	; 0x40
 800359c:	bf18      	it	ne
 800359e:	b21b      	sxthne	r3, r3
 80035a0:	e7cf      	b.n	8003542 <_printf_i+0x52>
 80035a2:	6813      	ldr	r3, [r2, #0]
 80035a4:	6825      	ldr	r5, [r4, #0]
 80035a6:	1d18      	adds	r0, r3, #4
 80035a8:	6010      	str	r0, [r2, #0]
 80035aa:	0628      	lsls	r0, r5, #24
 80035ac:	d501      	bpl.n	80035b2 <_printf_i+0xc2>
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	e002      	b.n	80035b8 <_printf_i+0xc8>
 80035b2:	0668      	lsls	r0, r5, #25
 80035b4:	d5fb      	bpl.n	80035ae <_printf_i+0xbe>
 80035b6:	881b      	ldrh	r3, [r3, #0]
 80035b8:	4854      	ldr	r0, [pc, #336]	; (800370c <_printf_i+0x21c>)
 80035ba:	296f      	cmp	r1, #111	; 0x6f
 80035bc:	bf14      	ite	ne
 80035be:	220a      	movne	r2, #10
 80035c0:	2208      	moveq	r2, #8
 80035c2:	2100      	movs	r1, #0
 80035c4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80035c8:	6865      	ldr	r5, [r4, #4]
 80035ca:	60a5      	str	r5, [r4, #8]
 80035cc:	2d00      	cmp	r5, #0
 80035ce:	f2c0 8095 	blt.w	80036fc <_printf_i+0x20c>
 80035d2:	6821      	ldr	r1, [r4, #0]
 80035d4:	f021 0104 	bic.w	r1, r1, #4
 80035d8:	6021      	str	r1, [r4, #0]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d13d      	bne.n	800365a <_printf_i+0x16a>
 80035de:	2d00      	cmp	r5, #0
 80035e0:	f040 808e 	bne.w	8003700 <_printf_i+0x210>
 80035e4:	4665      	mov	r5, ip
 80035e6:	2a08      	cmp	r2, #8
 80035e8:	d10b      	bne.n	8003602 <_printf_i+0x112>
 80035ea:	6823      	ldr	r3, [r4, #0]
 80035ec:	07db      	lsls	r3, r3, #31
 80035ee:	d508      	bpl.n	8003602 <_printf_i+0x112>
 80035f0:	6923      	ldr	r3, [r4, #16]
 80035f2:	6862      	ldr	r2, [r4, #4]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	bfde      	ittt	le
 80035f8:	2330      	movle	r3, #48	; 0x30
 80035fa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80035fe:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003602:	ebac 0305 	sub.w	r3, ip, r5
 8003606:	6123      	str	r3, [r4, #16]
 8003608:	f8cd 8000 	str.w	r8, [sp]
 800360c:	463b      	mov	r3, r7
 800360e:	aa03      	add	r2, sp, #12
 8003610:	4621      	mov	r1, r4
 8003612:	4630      	mov	r0, r6
 8003614:	f7ff fef6 	bl	8003404 <_printf_common>
 8003618:	3001      	adds	r0, #1
 800361a:	d14d      	bne.n	80036b8 <_printf_i+0x1c8>
 800361c:	f04f 30ff 	mov.w	r0, #4294967295
 8003620:	b005      	add	sp, #20
 8003622:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003626:	4839      	ldr	r0, [pc, #228]	; (800370c <_printf_i+0x21c>)
 8003628:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800362c:	6813      	ldr	r3, [r2, #0]
 800362e:	6821      	ldr	r1, [r4, #0]
 8003630:	1d1d      	adds	r5, r3, #4
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	6015      	str	r5, [r2, #0]
 8003636:	060a      	lsls	r2, r1, #24
 8003638:	d50b      	bpl.n	8003652 <_printf_i+0x162>
 800363a:	07ca      	lsls	r2, r1, #31
 800363c:	bf44      	itt	mi
 800363e:	f041 0120 	orrmi.w	r1, r1, #32
 8003642:	6021      	strmi	r1, [r4, #0]
 8003644:	b91b      	cbnz	r3, 800364e <_printf_i+0x15e>
 8003646:	6822      	ldr	r2, [r4, #0]
 8003648:	f022 0220 	bic.w	r2, r2, #32
 800364c:	6022      	str	r2, [r4, #0]
 800364e:	2210      	movs	r2, #16
 8003650:	e7b7      	b.n	80035c2 <_printf_i+0xd2>
 8003652:	064d      	lsls	r5, r1, #25
 8003654:	bf48      	it	mi
 8003656:	b29b      	uxthmi	r3, r3
 8003658:	e7ef      	b.n	800363a <_printf_i+0x14a>
 800365a:	4665      	mov	r5, ip
 800365c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003660:	fb02 3311 	mls	r3, r2, r1, r3
 8003664:	5cc3      	ldrb	r3, [r0, r3]
 8003666:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800366a:	460b      	mov	r3, r1
 800366c:	2900      	cmp	r1, #0
 800366e:	d1f5      	bne.n	800365c <_printf_i+0x16c>
 8003670:	e7b9      	b.n	80035e6 <_printf_i+0xf6>
 8003672:	6813      	ldr	r3, [r2, #0]
 8003674:	6825      	ldr	r5, [r4, #0]
 8003676:	6961      	ldr	r1, [r4, #20]
 8003678:	1d18      	adds	r0, r3, #4
 800367a:	6010      	str	r0, [r2, #0]
 800367c:	0628      	lsls	r0, r5, #24
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	d501      	bpl.n	8003686 <_printf_i+0x196>
 8003682:	6019      	str	r1, [r3, #0]
 8003684:	e002      	b.n	800368c <_printf_i+0x19c>
 8003686:	066a      	lsls	r2, r5, #25
 8003688:	d5fb      	bpl.n	8003682 <_printf_i+0x192>
 800368a:	8019      	strh	r1, [r3, #0]
 800368c:	2300      	movs	r3, #0
 800368e:	6123      	str	r3, [r4, #16]
 8003690:	4665      	mov	r5, ip
 8003692:	e7b9      	b.n	8003608 <_printf_i+0x118>
 8003694:	6813      	ldr	r3, [r2, #0]
 8003696:	1d19      	adds	r1, r3, #4
 8003698:	6011      	str	r1, [r2, #0]
 800369a:	681d      	ldr	r5, [r3, #0]
 800369c:	6862      	ldr	r2, [r4, #4]
 800369e:	2100      	movs	r1, #0
 80036a0:	4628      	mov	r0, r5
 80036a2:	f7fc fda5 	bl	80001f0 <memchr>
 80036a6:	b108      	cbz	r0, 80036ac <_printf_i+0x1bc>
 80036a8:	1b40      	subs	r0, r0, r5
 80036aa:	6060      	str	r0, [r4, #4]
 80036ac:	6863      	ldr	r3, [r4, #4]
 80036ae:	6123      	str	r3, [r4, #16]
 80036b0:	2300      	movs	r3, #0
 80036b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036b6:	e7a7      	b.n	8003608 <_printf_i+0x118>
 80036b8:	6923      	ldr	r3, [r4, #16]
 80036ba:	462a      	mov	r2, r5
 80036bc:	4639      	mov	r1, r7
 80036be:	4630      	mov	r0, r6
 80036c0:	47c0      	blx	r8
 80036c2:	3001      	adds	r0, #1
 80036c4:	d0aa      	beq.n	800361c <_printf_i+0x12c>
 80036c6:	6823      	ldr	r3, [r4, #0]
 80036c8:	079b      	lsls	r3, r3, #30
 80036ca:	d413      	bmi.n	80036f4 <_printf_i+0x204>
 80036cc:	68e0      	ldr	r0, [r4, #12]
 80036ce:	9b03      	ldr	r3, [sp, #12]
 80036d0:	4298      	cmp	r0, r3
 80036d2:	bfb8      	it	lt
 80036d4:	4618      	movlt	r0, r3
 80036d6:	e7a3      	b.n	8003620 <_printf_i+0x130>
 80036d8:	2301      	movs	r3, #1
 80036da:	464a      	mov	r2, r9
 80036dc:	4639      	mov	r1, r7
 80036de:	4630      	mov	r0, r6
 80036e0:	47c0      	blx	r8
 80036e2:	3001      	adds	r0, #1
 80036e4:	d09a      	beq.n	800361c <_printf_i+0x12c>
 80036e6:	3501      	adds	r5, #1
 80036e8:	68e3      	ldr	r3, [r4, #12]
 80036ea:	9a03      	ldr	r2, [sp, #12]
 80036ec:	1a9b      	subs	r3, r3, r2
 80036ee:	42ab      	cmp	r3, r5
 80036f0:	dcf2      	bgt.n	80036d8 <_printf_i+0x1e8>
 80036f2:	e7eb      	b.n	80036cc <_printf_i+0x1dc>
 80036f4:	2500      	movs	r5, #0
 80036f6:	f104 0919 	add.w	r9, r4, #25
 80036fa:	e7f5      	b.n	80036e8 <_printf_i+0x1f8>
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1ac      	bne.n	800365a <_printf_i+0x16a>
 8003700:	7803      	ldrb	r3, [r0, #0]
 8003702:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003706:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800370a:	e76c      	b.n	80035e6 <_printf_i+0xf6>
 800370c:	08003dc9 	.word	0x08003dc9
 8003710:	08003dda 	.word	0x08003dda

08003714 <_sbrk_r>:
 8003714:	b538      	push	{r3, r4, r5, lr}
 8003716:	4c06      	ldr	r4, [pc, #24]	; (8003730 <_sbrk_r+0x1c>)
 8003718:	2300      	movs	r3, #0
 800371a:	4605      	mov	r5, r0
 800371c:	4608      	mov	r0, r1
 800371e:	6023      	str	r3, [r4, #0]
 8003720:	f7fd fbc0 	bl	8000ea4 <_sbrk>
 8003724:	1c43      	adds	r3, r0, #1
 8003726:	d102      	bne.n	800372e <_sbrk_r+0x1a>
 8003728:	6823      	ldr	r3, [r4, #0]
 800372a:	b103      	cbz	r3, 800372e <_sbrk_r+0x1a>
 800372c:	602b      	str	r3, [r5, #0]
 800372e:	bd38      	pop	{r3, r4, r5, pc}
 8003730:	20000124 	.word	0x20000124

08003734 <__sread>:
 8003734:	b510      	push	{r4, lr}
 8003736:	460c      	mov	r4, r1
 8003738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800373c:	f000 fa96 	bl	8003c6c <_read_r>
 8003740:	2800      	cmp	r0, #0
 8003742:	bfab      	itete	ge
 8003744:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003746:	89a3      	ldrhlt	r3, [r4, #12]
 8003748:	181b      	addge	r3, r3, r0
 800374a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800374e:	bfac      	ite	ge
 8003750:	6563      	strge	r3, [r4, #84]	; 0x54
 8003752:	81a3      	strhlt	r3, [r4, #12]
 8003754:	bd10      	pop	{r4, pc}

08003756 <__swrite>:
 8003756:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800375a:	461f      	mov	r7, r3
 800375c:	898b      	ldrh	r3, [r1, #12]
 800375e:	05db      	lsls	r3, r3, #23
 8003760:	4605      	mov	r5, r0
 8003762:	460c      	mov	r4, r1
 8003764:	4616      	mov	r6, r2
 8003766:	d505      	bpl.n	8003774 <__swrite+0x1e>
 8003768:	2302      	movs	r3, #2
 800376a:	2200      	movs	r2, #0
 800376c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003770:	f000 f9b6 	bl	8003ae0 <_lseek_r>
 8003774:	89a3      	ldrh	r3, [r4, #12]
 8003776:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800377a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800377e:	81a3      	strh	r3, [r4, #12]
 8003780:	4632      	mov	r2, r6
 8003782:	463b      	mov	r3, r7
 8003784:	4628      	mov	r0, r5
 8003786:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800378a:	f000 b869 	b.w	8003860 <_write_r>

0800378e <__sseek>:
 800378e:	b510      	push	{r4, lr}
 8003790:	460c      	mov	r4, r1
 8003792:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003796:	f000 f9a3 	bl	8003ae0 <_lseek_r>
 800379a:	1c43      	adds	r3, r0, #1
 800379c:	89a3      	ldrh	r3, [r4, #12]
 800379e:	bf15      	itete	ne
 80037a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80037a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80037a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80037aa:	81a3      	strheq	r3, [r4, #12]
 80037ac:	bf18      	it	ne
 80037ae:	81a3      	strhne	r3, [r4, #12]
 80037b0:	bd10      	pop	{r4, pc}

080037b2 <__sclose>:
 80037b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037b6:	f000 b8d3 	b.w	8003960 <_close_r>
	...

080037bc <__swbuf_r>:
 80037bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037be:	460e      	mov	r6, r1
 80037c0:	4614      	mov	r4, r2
 80037c2:	4605      	mov	r5, r0
 80037c4:	b118      	cbz	r0, 80037ce <__swbuf_r+0x12>
 80037c6:	6983      	ldr	r3, [r0, #24]
 80037c8:	b90b      	cbnz	r3, 80037ce <__swbuf_r+0x12>
 80037ca:	f7ff fbf7 	bl	8002fbc <__sinit>
 80037ce:	4b21      	ldr	r3, [pc, #132]	; (8003854 <__swbuf_r+0x98>)
 80037d0:	429c      	cmp	r4, r3
 80037d2:	d12a      	bne.n	800382a <__swbuf_r+0x6e>
 80037d4:	686c      	ldr	r4, [r5, #4]
 80037d6:	69a3      	ldr	r3, [r4, #24]
 80037d8:	60a3      	str	r3, [r4, #8]
 80037da:	89a3      	ldrh	r3, [r4, #12]
 80037dc:	071a      	lsls	r2, r3, #28
 80037de:	d52e      	bpl.n	800383e <__swbuf_r+0x82>
 80037e0:	6923      	ldr	r3, [r4, #16]
 80037e2:	b363      	cbz	r3, 800383e <__swbuf_r+0x82>
 80037e4:	6923      	ldr	r3, [r4, #16]
 80037e6:	6820      	ldr	r0, [r4, #0]
 80037e8:	1ac0      	subs	r0, r0, r3
 80037ea:	6963      	ldr	r3, [r4, #20]
 80037ec:	b2f6      	uxtb	r6, r6
 80037ee:	4283      	cmp	r3, r0
 80037f0:	4637      	mov	r7, r6
 80037f2:	dc04      	bgt.n	80037fe <__swbuf_r+0x42>
 80037f4:	4621      	mov	r1, r4
 80037f6:	4628      	mov	r0, r5
 80037f8:	f000 f948 	bl	8003a8c <_fflush_r>
 80037fc:	bb28      	cbnz	r0, 800384a <__swbuf_r+0x8e>
 80037fe:	68a3      	ldr	r3, [r4, #8]
 8003800:	3b01      	subs	r3, #1
 8003802:	60a3      	str	r3, [r4, #8]
 8003804:	6823      	ldr	r3, [r4, #0]
 8003806:	1c5a      	adds	r2, r3, #1
 8003808:	6022      	str	r2, [r4, #0]
 800380a:	701e      	strb	r6, [r3, #0]
 800380c:	6963      	ldr	r3, [r4, #20]
 800380e:	3001      	adds	r0, #1
 8003810:	4283      	cmp	r3, r0
 8003812:	d004      	beq.n	800381e <__swbuf_r+0x62>
 8003814:	89a3      	ldrh	r3, [r4, #12]
 8003816:	07db      	lsls	r3, r3, #31
 8003818:	d519      	bpl.n	800384e <__swbuf_r+0x92>
 800381a:	2e0a      	cmp	r6, #10
 800381c:	d117      	bne.n	800384e <__swbuf_r+0x92>
 800381e:	4621      	mov	r1, r4
 8003820:	4628      	mov	r0, r5
 8003822:	f000 f933 	bl	8003a8c <_fflush_r>
 8003826:	b190      	cbz	r0, 800384e <__swbuf_r+0x92>
 8003828:	e00f      	b.n	800384a <__swbuf_r+0x8e>
 800382a:	4b0b      	ldr	r3, [pc, #44]	; (8003858 <__swbuf_r+0x9c>)
 800382c:	429c      	cmp	r4, r3
 800382e:	d101      	bne.n	8003834 <__swbuf_r+0x78>
 8003830:	68ac      	ldr	r4, [r5, #8]
 8003832:	e7d0      	b.n	80037d6 <__swbuf_r+0x1a>
 8003834:	4b09      	ldr	r3, [pc, #36]	; (800385c <__swbuf_r+0xa0>)
 8003836:	429c      	cmp	r4, r3
 8003838:	bf08      	it	eq
 800383a:	68ec      	ldreq	r4, [r5, #12]
 800383c:	e7cb      	b.n	80037d6 <__swbuf_r+0x1a>
 800383e:	4621      	mov	r1, r4
 8003840:	4628      	mov	r0, r5
 8003842:	f000 f81f 	bl	8003884 <__swsetup_r>
 8003846:	2800      	cmp	r0, #0
 8003848:	d0cc      	beq.n	80037e4 <__swbuf_r+0x28>
 800384a:	f04f 37ff 	mov.w	r7, #4294967295
 800384e:	4638      	mov	r0, r7
 8003850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003852:	bf00      	nop
 8003854:	08003d78 	.word	0x08003d78
 8003858:	08003d98 	.word	0x08003d98
 800385c:	08003d58 	.word	0x08003d58

08003860 <_write_r>:
 8003860:	b538      	push	{r3, r4, r5, lr}
 8003862:	4c07      	ldr	r4, [pc, #28]	; (8003880 <_write_r+0x20>)
 8003864:	4605      	mov	r5, r0
 8003866:	4608      	mov	r0, r1
 8003868:	4611      	mov	r1, r2
 800386a:	2200      	movs	r2, #0
 800386c:	6022      	str	r2, [r4, #0]
 800386e:	461a      	mov	r2, r3
 8003870:	f7fd fac7 	bl	8000e02 <_write>
 8003874:	1c43      	adds	r3, r0, #1
 8003876:	d102      	bne.n	800387e <_write_r+0x1e>
 8003878:	6823      	ldr	r3, [r4, #0]
 800387a:	b103      	cbz	r3, 800387e <_write_r+0x1e>
 800387c:	602b      	str	r3, [r5, #0]
 800387e:	bd38      	pop	{r3, r4, r5, pc}
 8003880:	20000124 	.word	0x20000124

08003884 <__swsetup_r>:
 8003884:	4b32      	ldr	r3, [pc, #200]	; (8003950 <__swsetup_r+0xcc>)
 8003886:	b570      	push	{r4, r5, r6, lr}
 8003888:	681d      	ldr	r5, [r3, #0]
 800388a:	4606      	mov	r6, r0
 800388c:	460c      	mov	r4, r1
 800388e:	b125      	cbz	r5, 800389a <__swsetup_r+0x16>
 8003890:	69ab      	ldr	r3, [r5, #24]
 8003892:	b913      	cbnz	r3, 800389a <__swsetup_r+0x16>
 8003894:	4628      	mov	r0, r5
 8003896:	f7ff fb91 	bl	8002fbc <__sinit>
 800389a:	4b2e      	ldr	r3, [pc, #184]	; (8003954 <__swsetup_r+0xd0>)
 800389c:	429c      	cmp	r4, r3
 800389e:	d10f      	bne.n	80038c0 <__swsetup_r+0x3c>
 80038a0:	686c      	ldr	r4, [r5, #4]
 80038a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038a6:	b29a      	uxth	r2, r3
 80038a8:	0715      	lsls	r5, r2, #28
 80038aa:	d42c      	bmi.n	8003906 <__swsetup_r+0x82>
 80038ac:	06d0      	lsls	r0, r2, #27
 80038ae:	d411      	bmi.n	80038d4 <__swsetup_r+0x50>
 80038b0:	2209      	movs	r2, #9
 80038b2:	6032      	str	r2, [r6, #0]
 80038b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038b8:	81a3      	strh	r3, [r4, #12]
 80038ba:	f04f 30ff 	mov.w	r0, #4294967295
 80038be:	e03e      	b.n	800393e <__swsetup_r+0xba>
 80038c0:	4b25      	ldr	r3, [pc, #148]	; (8003958 <__swsetup_r+0xd4>)
 80038c2:	429c      	cmp	r4, r3
 80038c4:	d101      	bne.n	80038ca <__swsetup_r+0x46>
 80038c6:	68ac      	ldr	r4, [r5, #8]
 80038c8:	e7eb      	b.n	80038a2 <__swsetup_r+0x1e>
 80038ca:	4b24      	ldr	r3, [pc, #144]	; (800395c <__swsetup_r+0xd8>)
 80038cc:	429c      	cmp	r4, r3
 80038ce:	bf08      	it	eq
 80038d0:	68ec      	ldreq	r4, [r5, #12]
 80038d2:	e7e6      	b.n	80038a2 <__swsetup_r+0x1e>
 80038d4:	0751      	lsls	r1, r2, #29
 80038d6:	d512      	bpl.n	80038fe <__swsetup_r+0x7a>
 80038d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80038da:	b141      	cbz	r1, 80038ee <__swsetup_r+0x6a>
 80038dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80038e0:	4299      	cmp	r1, r3
 80038e2:	d002      	beq.n	80038ea <__swsetup_r+0x66>
 80038e4:	4630      	mov	r0, r6
 80038e6:	f000 f973 	bl	8003bd0 <_free_r>
 80038ea:	2300      	movs	r3, #0
 80038ec:	6363      	str	r3, [r4, #52]	; 0x34
 80038ee:	89a3      	ldrh	r3, [r4, #12]
 80038f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80038f4:	81a3      	strh	r3, [r4, #12]
 80038f6:	2300      	movs	r3, #0
 80038f8:	6063      	str	r3, [r4, #4]
 80038fa:	6923      	ldr	r3, [r4, #16]
 80038fc:	6023      	str	r3, [r4, #0]
 80038fe:	89a3      	ldrh	r3, [r4, #12]
 8003900:	f043 0308 	orr.w	r3, r3, #8
 8003904:	81a3      	strh	r3, [r4, #12]
 8003906:	6923      	ldr	r3, [r4, #16]
 8003908:	b94b      	cbnz	r3, 800391e <__swsetup_r+0x9a>
 800390a:	89a3      	ldrh	r3, [r4, #12]
 800390c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003910:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003914:	d003      	beq.n	800391e <__swsetup_r+0x9a>
 8003916:	4621      	mov	r1, r4
 8003918:	4630      	mov	r0, r6
 800391a:	f000 f917 	bl	8003b4c <__smakebuf_r>
 800391e:	89a2      	ldrh	r2, [r4, #12]
 8003920:	f012 0301 	ands.w	r3, r2, #1
 8003924:	d00c      	beq.n	8003940 <__swsetup_r+0xbc>
 8003926:	2300      	movs	r3, #0
 8003928:	60a3      	str	r3, [r4, #8]
 800392a:	6963      	ldr	r3, [r4, #20]
 800392c:	425b      	negs	r3, r3
 800392e:	61a3      	str	r3, [r4, #24]
 8003930:	6923      	ldr	r3, [r4, #16]
 8003932:	b953      	cbnz	r3, 800394a <__swsetup_r+0xc6>
 8003934:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003938:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800393c:	d1ba      	bne.n	80038b4 <__swsetup_r+0x30>
 800393e:	bd70      	pop	{r4, r5, r6, pc}
 8003940:	0792      	lsls	r2, r2, #30
 8003942:	bf58      	it	pl
 8003944:	6963      	ldrpl	r3, [r4, #20]
 8003946:	60a3      	str	r3, [r4, #8]
 8003948:	e7f2      	b.n	8003930 <__swsetup_r+0xac>
 800394a:	2000      	movs	r0, #0
 800394c:	e7f7      	b.n	800393e <__swsetup_r+0xba>
 800394e:	bf00      	nop
 8003950:	20000010 	.word	0x20000010
 8003954:	08003d78 	.word	0x08003d78
 8003958:	08003d98 	.word	0x08003d98
 800395c:	08003d58 	.word	0x08003d58

08003960 <_close_r>:
 8003960:	b538      	push	{r3, r4, r5, lr}
 8003962:	4c06      	ldr	r4, [pc, #24]	; (800397c <_close_r+0x1c>)
 8003964:	2300      	movs	r3, #0
 8003966:	4605      	mov	r5, r0
 8003968:	4608      	mov	r0, r1
 800396a:	6023      	str	r3, [r4, #0]
 800396c:	f7fd fa65 	bl	8000e3a <_close>
 8003970:	1c43      	adds	r3, r0, #1
 8003972:	d102      	bne.n	800397a <_close_r+0x1a>
 8003974:	6823      	ldr	r3, [r4, #0]
 8003976:	b103      	cbz	r3, 800397a <_close_r+0x1a>
 8003978:	602b      	str	r3, [r5, #0]
 800397a:	bd38      	pop	{r3, r4, r5, pc}
 800397c:	20000124 	.word	0x20000124

08003980 <__sflush_r>:
 8003980:	898a      	ldrh	r2, [r1, #12]
 8003982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003986:	4605      	mov	r5, r0
 8003988:	0710      	lsls	r0, r2, #28
 800398a:	460c      	mov	r4, r1
 800398c:	d458      	bmi.n	8003a40 <__sflush_r+0xc0>
 800398e:	684b      	ldr	r3, [r1, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	dc05      	bgt.n	80039a0 <__sflush_r+0x20>
 8003994:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003996:	2b00      	cmp	r3, #0
 8003998:	dc02      	bgt.n	80039a0 <__sflush_r+0x20>
 800399a:	2000      	movs	r0, #0
 800399c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80039a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80039a2:	2e00      	cmp	r6, #0
 80039a4:	d0f9      	beq.n	800399a <__sflush_r+0x1a>
 80039a6:	2300      	movs	r3, #0
 80039a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80039ac:	682f      	ldr	r7, [r5, #0]
 80039ae:	6a21      	ldr	r1, [r4, #32]
 80039b0:	602b      	str	r3, [r5, #0]
 80039b2:	d032      	beq.n	8003a1a <__sflush_r+0x9a>
 80039b4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80039b6:	89a3      	ldrh	r3, [r4, #12]
 80039b8:	075a      	lsls	r2, r3, #29
 80039ba:	d505      	bpl.n	80039c8 <__sflush_r+0x48>
 80039bc:	6863      	ldr	r3, [r4, #4]
 80039be:	1ac0      	subs	r0, r0, r3
 80039c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80039c2:	b10b      	cbz	r3, 80039c8 <__sflush_r+0x48>
 80039c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80039c6:	1ac0      	subs	r0, r0, r3
 80039c8:	2300      	movs	r3, #0
 80039ca:	4602      	mov	r2, r0
 80039cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80039ce:	6a21      	ldr	r1, [r4, #32]
 80039d0:	4628      	mov	r0, r5
 80039d2:	47b0      	blx	r6
 80039d4:	1c43      	adds	r3, r0, #1
 80039d6:	89a3      	ldrh	r3, [r4, #12]
 80039d8:	d106      	bne.n	80039e8 <__sflush_r+0x68>
 80039da:	6829      	ldr	r1, [r5, #0]
 80039dc:	291d      	cmp	r1, #29
 80039de:	d848      	bhi.n	8003a72 <__sflush_r+0xf2>
 80039e0:	4a29      	ldr	r2, [pc, #164]	; (8003a88 <__sflush_r+0x108>)
 80039e2:	40ca      	lsrs	r2, r1
 80039e4:	07d6      	lsls	r6, r2, #31
 80039e6:	d544      	bpl.n	8003a72 <__sflush_r+0xf2>
 80039e8:	2200      	movs	r2, #0
 80039ea:	6062      	str	r2, [r4, #4]
 80039ec:	04d9      	lsls	r1, r3, #19
 80039ee:	6922      	ldr	r2, [r4, #16]
 80039f0:	6022      	str	r2, [r4, #0]
 80039f2:	d504      	bpl.n	80039fe <__sflush_r+0x7e>
 80039f4:	1c42      	adds	r2, r0, #1
 80039f6:	d101      	bne.n	80039fc <__sflush_r+0x7c>
 80039f8:	682b      	ldr	r3, [r5, #0]
 80039fa:	b903      	cbnz	r3, 80039fe <__sflush_r+0x7e>
 80039fc:	6560      	str	r0, [r4, #84]	; 0x54
 80039fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a00:	602f      	str	r7, [r5, #0]
 8003a02:	2900      	cmp	r1, #0
 8003a04:	d0c9      	beq.n	800399a <__sflush_r+0x1a>
 8003a06:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a0a:	4299      	cmp	r1, r3
 8003a0c:	d002      	beq.n	8003a14 <__sflush_r+0x94>
 8003a0e:	4628      	mov	r0, r5
 8003a10:	f000 f8de 	bl	8003bd0 <_free_r>
 8003a14:	2000      	movs	r0, #0
 8003a16:	6360      	str	r0, [r4, #52]	; 0x34
 8003a18:	e7c0      	b.n	800399c <__sflush_r+0x1c>
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	4628      	mov	r0, r5
 8003a1e:	47b0      	blx	r6
 8003a20:	1c41      	adds	r1, r0, #1
 8003a22:	d1c8      	bne.n	80039b6 <__sflush_r+0x36>
 8003a24:	682b      	ldr	r3, [r5, #0]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d0c5      	beq.n	80039b6 <__sflush_r+0x36>
 8003a2a:	2b1d      	cmp	r3, #29
 8003a2c:	d001      	beq.n	8003a32 <__sflush_r+0xb2>
 8003a2e:	2b16      	cmp	r3, #22
 8003a30:	d101      	bne.n	8003a36 <__sflush_r+0xb6>
 8003a32:	602f      	str	r7, [r5, #0]
 8003a34:	e7b1      	b.n	800399a <__sflush_r+0x1a>
 8003a36:	89a3      	ldrh	r3, [r4, #12]
 8003a38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a3c:	81a3      	strh	r3, [r4, #12]
 8003a3e:	e7ad      	b.n	800399c <__sflush_r+0x1c>
 8003a40:	690f      	ldr	r7, [r1, #16]
 8003a42:	2f00      	cmp	r7, #0
 8003a44:	d0a9      	beq.n	800399a <__sflush_r+0x1a>
 8003a46:	0793      	lsls	r3, r2, #30
 8003a48:	680e      	ldr	r6, [r1, #0]
 8003a4a:	bf08      	it	eq
 8003a4c:	694b      	ldreq	r3, [r1, #20]
 8003a4e:	600f      	str	r7, [r1, #0]
 8003a50:	bf18      	it	ne
 8003a52:	2300      	movne	r3, #0
 8003a54:	eba6 0807 	sub.w	r8, r6, r7
 8003a58:	608b      	str	r3, [r1, #8]
 8003a5a:	f1b8 0f00 	cmp.w	r8, #0
 8003a5e:	dd9c      	ble.n	800399a <__sflush_r+0x1a>
 8003a60:	4643      	mov	r3, r8
 8003a62:	463a      	mov	r2, r7
 8003a64:	6a21      	ldr	r1, [r4, #32]
 8003a66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003a68:	4628      	mov	r0, r5
 8003a6a:	47b0      	blx	r6
 8003a6c:	2800      	cmp	r0, #0
 8003a6e:	dc06      	bgt.n	8003a7e <__sflush_r+0xfe>
 8003a70:	89a3      	ldrh	r3, [r4, #12]
 8003a72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a76:	81a3      	strh	r3, [r4, #12]
 8003a78:	f04f 30ff 	mov.w	r0, #4294967295
 8003a7c:	e78e      	b.n	800399c <__sflush_r+0x1c>
 8003a7e:	4407      	add	r7, r0
 8003a80:	eba8 0800 	sub.w	r8, r8, r0
 8003a84:	e7e9      	b.n	8003a5a <__sflush_r+0xda>
 8003a86:	bf00      	nop
 8003a88:	20400001 	.word	0x20400001

08003a8c <_fflush_r>:
 8003a8c:	b538      	push	{r3, r4, r5, lr}
 8003a8e:	690b      	ldr	r3, [r1, #16]
 8003a90:	4605      	mov	r5, r0
 8003a92:	460c      	mov	r4, r1
 8003a94:	b1db      	cbz	r3, 8003ace <_fflush_r+0x42>
 8003a96:	b118      	cbz	r0, 8003aa0 <_fflush_r+0x14>
 8003a98:	6983      	ldr	r3, [r0, #24]
 8003a9a:	b90b      	cbnz	r3, 8003aa0 <_fflush_r+0x14>
 8003a9c:	f7ff fa8e 	bl	8002fbc <__sinit>
 8003aa0:	4b0c      	ldr	r3, [pc, #48]	; (8003ad4 <_fflush_r+0x48>)
 8003aa2:	429c      	cmp	r4, r3
 8003aa4:	d109      	bne.n	8003aba <_fflush_r+0x2e>
 8003aa6:	686c      	ldr	r4, [r5, #4]
 8003aa8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003aac:	b17b      	cbz	r3, 8003ace <_fflush_r+0x42>
 8003aae:	4621      	mov	r1, r4
 8003ab0:	4628      	mov	r0, r5
 8003ab2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ab6:	f7ff bf63 	b.w	8003980 <__sflush_r>
 8003aba:	4b07      	ldr	r3, [pc, #28]	; (8003ad8 <_fflush_r+0x4c>)
 8003abc:	429c      	cmp	r4, r3
 8003abe:	d101      	bne.n	8003ac4 <_fflush_r+0x38>
 8003ac0:	68ac      	ldr	r4, [r5, #8]
 8003ac2:	e7f1      	b.n	8003aa8 <_fflush_r+0x1c>
 8003ac4:	4b05      	ldr	r3, [pc, #20]	; (8003adc <_fflush_r+0x50>)
 8003ac6:	429c      	cmp	r4, r3
 8003ac8:	bf08      	it	eq
 8003aca:	68ec      	ldreq	r4, [r5, #12]
 8003acc:	e7ec      	b.n	8003aa8 <_fflush_r+0x1c>
 8003ace:	2000      	movs	r0, #0
 8003ad0:	bd38      	pop	{r3, r4, r5, pc}
 8003ad2:	bf00      	nop
 8003ad4:	08003d78 	.word	0x08003d78
 8003ad8:	08003d98 	.word	0x08003d98
 8003adc:	08003d58 	.word	0x08003d58

08003ae0 <_lseek_r>:
 8003ae0:	b538      	push	{r3, r4, r5, lr}
 8003ae2:	4c07      	ldr	r4, [pc, #28]	; (8003b00 <_lseek_r+0x20>)
 8003ae4:	4605      	mov	r5, r0
 8003ae6:	4608      	mov	r0, r1
 8003ae8:	4611      	mov	r1, r2
 8003aea:	2200      	movs	r2, #0
 8003aec:	6022      	str	r2, [r4, #0]
 8003aee:	461a      	mov	r2, r3
 8003af0:	f7fd f9ca 	bl	8000e88 <_lseek>
 8003af4:	1c43      	adds	r3, r0, #1
 8003af6:	d102      	bne.n	8003afe <_lseek_r+0x1e>
 8003af8:	6823      	ldr	r3, [r4, #0]
 8003afa:	b103      	cbz	r3, 8003afe <_lseek_r+0x1e>
 8003afc:	602b      	str	r3, [r5, #0]
 8003afe:	bd38      	pop	{r3, r4, r5, pc}
 8003b00:	20000124 	.word	0x20000124

08003b04 <__swhatbuf_r>:
 8003b04:	b570      	push	{r4, r5, r6, lr}
 8003b06:	460e      	mov	r6, r1
 8003b08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b0c:	2900      	cmp	r1, #0
 8003b0e:	b096      	sub	sp, #88	; 0x58
 8003b10:	4614      	mov	r4, r2
 8003b12:	461d      	mov	r5, r3
 8003b14:	da07      	bge.n	8003b26 <__swhatbuf_r+0x22>
 8003b16:	2300      	movs	r3, #0
 8003b18:	602b      	str	r3, [r5, #0]
 8003b1a:	89b3      	ldrh	r3, [r6, #12]
 8003b1c:	061a      	lsls	r2, r3, #24
 8003b1e:	d410      	bmi.n	8003b42 <__swhatbuf_r+0x3e>
 8003b20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b24:	e00e      	b.n	8003b44 <__swhatbuf_r+0x40>
 8003b26:	466a      	mov	r2, sp
 8003b28:	f000 f8b2 	bl	8003c90 <_fstat_r>
 8003b2c:	2800      	cmp	r0, #0
 8003b2e:	dbf2      	blt.n	8003b16 <__swhatbuf_r+0x12>
 8003b30:	9a01      	ldr	r2, [sp, #4]
 8003b32:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003b36:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003b3a:	425a      	negs	r2, r3
 8003b3c:	415a      	adcs	r2, r3
 8003b3e:	602a      	str	r2, [r5, #0]
 8003b40:	e7ee      	b.n	8003b20 <__swhatbuf_r+0x1c>
 8003b42:	2340      	movs	r3, #64	; 0x40
 8003b44:	2000      	movs	r0, #0
 8003b46:	6023      	str	r3, [r4, #0]
 8003b48:	b016      	add	sp, #88	; 0x58
 8003b4a:	bd70      	pop	{r4, r5, r6, pc}

08003b4c <__smakebuf_r>:
 8003b4c:	898b      	ldrh	r3, [r1, #12]
 8003b4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003b50:	079d      	lsls	r5, r3, #30
 8003b52:	4606      	mov	r6, r0
 8003b54:	460c      	mov	r4, r1
 8003b56:	d507      	bpl.n	8003b68 <__smakebuf_r+0x1c>
 8003b58:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003b5c:	6023      	str	r3, [r4, #0]
 8003b5e:	6123      	str	r3, [r4, #16]
 8003b60:	2301      	movs	r3, #1
 8003b62:	6163      	str	r3, [r4, #20]
 8003b64:	b002      	add	sp, #8
 8003b66:	bd70      	pop	{r4, r5, r6, pc}
 8003b68:	ab01      	add	r3, sp, #4
 8003b6a:	466a      	mov	r2, sp
 8003b6c:	f7ff ffca 	bl	8003b04 <__swhatbuf_r>
 8003b70:	9900      	ldr	r1, [sp, #0]
 8003b72:	4605      	mov	r5, r0
 8003b74:	4630      	mov	r0, r6
 8003b76:	f7ff faab 	bl	80030d0 <_malloc_r>
 8003b7a:	b948      	cbnz	r0, 8003b90 <__smakebuf_r+0x44>
 8003b7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b80:	059a      	lsls	r2, r3, #22
 8003b82:	d4ef      	bmi.n	8003b64 <__smakebuf_r+0x18>
 8003b84:	f023 0303 	bic.w	r3, r3, #3
 8003b88:	f043 0302 	orr.w	r3, r3, #2
 8003b8c:	81a3      	strh	r3, [r4, #12]
 8003b8e:	e7e3      	b.n	8003b58 <__smakebuf_r+0xc>
 8003b90:	4b0d      	ldr	r3, [pc, #52]	; (8003bc8 <__smakebuf_r+0x7c>)
 8003b92:	62b3      	str	r3, [r6, #40]	; 0x28
 8003b94:	89a3      	ldrh	r3, [r4, #12]
 8003b96:	6020      	str	r0, [r4, #0]
 8003b98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b9c:	81a3      	strh	r3, [r4, #12]
 8003b9e:	9b00      	ldr	r3, [sp, #0]
 8003ba0:	6163      	str	r3, [r4, #20]
 8003ba2:	9b01      	ldr	r3, [sp, #4]
 8003ba4:	6120      	str	r0, [r4, #16]
 8003ba6:	b15b      	cbz	r3, 8003bc0 <__smakebuf_r+0x74>
 8003ba8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003bac:	4630      	mov	r0, r6
 8003bae:	f000 f881 	bl	8003cb4 <_isatty_r>
 8003bb2:	b128      	cbz	r0, 8003bc0 <__smakebuf_r+0x74>
 8003bb4:	89a3      	ldrh	r3, [r4, #12]
 8003bb6:	f023 0303 	bic.w	r3, r3, #3
 8003bba:	f043 0301 	orr.w	r3, r3, #1
 8003bbe:	81a3      	strh	r3, [r4, #12]
 8003bc0:	89a3      	ldrh	r3, [r4, #12]
 8003bc2:	431d      	orrs	r5, r3
 8003bc4:	81a5      	strh	r5, [r4, #12]
 8003bc6:	e7cd      	b.n	8003b64 <__smakebuf_r+0x18>
 8003bc8:	08002f85 	.word	0x08002f85

08003bcc <__malloc_lock>:
 8003bcc:	4770      	bx	lr

08003bce <__malloc_unlock>:
 8003bce:	4770      	bx	lr

08003bd0 <_free_r>:
 8003bd0:	b538      	push	{r3, r4, r5, lr}
 8003bd2:	4605      	mov	r5, r0
 8003bd4:	2900      	cmp	r1, #0
 8003bd6:	d045      	beq.n	8003c64 <_free_r+0x94>
 8003bd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bdc:	1f0c      	subs	r4, r1, #4
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	bfb8      	it	lt
 8003be2:	18e4      	addlt	r4, r4, r3
 8003be4:	f7ff fff2 	bl	8003bcc <__malloc_lock>
 8003be8:	4a1f      	ldr	r2, [pc, #124]	; (8003c68 <_free_r+0x98>)
 8003bea:	6813      	ldr	r3, [r2, #0]
 8003bec:	4610      	mov	r0, r2
 8003bee:	b933      	cbnz	r3, 8003bfe <_free_r+0x2e>
 8003bf0:	6063      	str	r3, [r4, #4]
 8003bf2:	6014      	str	r4, [r2, #0]
 8003bf4:	4628      	mov	r0, r5
 8003bf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003bfa:	f7ff bfe8 	b.w	8003bce <__malloc_unlock>
 8003bfe:	42a3      	cmp	r3, r4
 8003c00:	d90c      	bls.n	8003c1c <_free_r+0x4c>
 8003c02:	6821      	ldr	r1, [r4, #0]
 8003c04:	1862      	adds	r2, r4, r1
 8003c06:	4293      	cmp	r3, r2
 8003c08:	bf04      	itt	eq
 8003c0a:	681a      	ldreq	r2, [r3, #0]
 8003c0c:	685b      	ldreq	r3, [r3, #4]
 8003c0e:	6063      	str	r3, [r4, #4]
 8003c10:	bf04      	itt	eq
 8003c12:	1852      	addeq	r2, r2, r1
 8003c14:	6022      	streq	r2, [r4, #0]
 8003c16:	6004      	str	r4, [r0, #0]
 8003c18:	e7ec      	b.n	8003bf4 <_free_r+0x24>
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	b10a      	cbz	r2, 8003c24 <_free_r+0x54>
 8003c20:	42a2      	cmp	r2, r4
 8003c22:	d9fa      	bls.n	8003c1a <_free_r+0x4a>
 8003c24:	6819      	ldr	r1, [r3, #0]
 8003c26:	1858      	adds	r0, r3, r1
 8003c28:	42a0      	cmp	r0, r4
 8003c2a:	d10b      	bne.n	8003c44 <_free_r+0x74>
 8003c2c:	6820      	ldr	r0, [r4, #0]
 8003c2e:	4401      	add	r1, r0
 8003c30:	1858      	adds	r0, r3, r1
 8003c32:	4282      	cmp	r2, r0
 8003c34:	6019      	str	r1, [r3, #0]
 8003c36:	d1dd      	bne.n	8003bf4 <_free_r+0x24>
 8003c38:	6810      	ldr	r0, [r2, #0]
 8003c3a:	6852      	ldr	r2, [r2, #4]
 8003c3c:	605a      	str	r2, [r3, #4]
 8003c3e:	4401      	add	r1, r0
 8003c40:	6019      	str	r1, [r3, #0]
 8003c42:	e7d7      	b.n	8003bf4 <_free_r+0x24>
 8003c44:	d902      	bls.n	8003c4c <_free_r+0x7c>
 8003c46:	230c      	movs	r3, #12
 8003c48:	602b      	str	r3, [r5, #0]
 8003c4a:	e7d3      	b.n	8003bf4 <_free_r+0x24>
 8003c4c:	6820      	ldr	r0, [r4, #0]
 8003c4e:	1821      	adds	r1, r4, r0
 8003c50:	428a      	cmp	r2, r1
 8003c52:	bf04      	itt	eq
 8003c54:	6811      	ldreq	r1, [r2, #0]
 8003c56:	6852      	ldreq	r2, [r2, #4]
 8003c58:	6062      	str	r2, [r4, #4]
 8003c5a:	bf04      	itt	eq
 8003c5c:	1809      	addeq	r1, r1, r0
 8003c5e:	6021      	streq	r1, [r4, #0]
 8003c60:	605c      	str	r4, [r3, #4]
 8003c62:	e7c7      	b.n	8003bf4 <_free_r+0x24>
 8003c64:	bd38      	pop	{r3, r4, r5, pc}
 8003c66:	bf00      	nop
 8003c68:	20000098 	.word	0x20000098

08003c6c <_read_r>:
 8003c6c:	b538      	push	{r3, r4, r5, lr}
 8003c6e:	4c07      	ldr	r4, [pc, #28]	; (8003c8c <_read_r+0x20>)
 8003c70:	4605      	mov	r5, r0
 8003c72:	4608      	mov	r0, r1
 8003c74:	4611      	mov	r1, r2
 8003c76:	2200      	movs	r2, #0
 8003c78:	6022      	str	r2, [r4, #0]
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	f7fd f8a4 	bl	8000dc8 <_read>
 8003c80:	1c43      	adds	r3, r0, #1
 8003c82:	d102      	bne.n	8003c8a <_read_r+0x1e>
 8003c84:	6823      	ldr	r3, [r4, #0]
 8003c86:	b103      	cbz	r3, 8003c8a <_read_r+0x1e>
 8003c88:	602b      	str	r3, [r5, #0]
 8003c8a:	bd38      	pop	{r3, r4, r5, pc}
 8003c8c:	20000124 	.word	0x20000124

08003c90 <_fstat_r>:
 8003c90:	b538      	push	{r3, r4, r5, lr}
 8003c92:	4c07      	ldr	r4, [pc, #28]	; (8003cb0 <_fstat_r+0x20>)
 8003c94:	2300      	movs	r3, #0
 8003c96:	4605      	mov	r5, r0
 8003c98:	4608      	mov	r0, r1
 8003c9a:	4611      	mov	r1, r2
 8003c9c:	6023      	str	r3, [r4, #0]
 8003c9e:	f7fd f8d8 	bl	8000e52 <_fstat>
 8003ca2:	1c43      	adds	r3, r0, #1
 8003ca4:	d102      	bne.n	8003cac <_fstat_r+0x1c>
 8003ca6:	6823      	ldr	r3, [r4, #0]
 8003ca8:	b103      	cbz	r3, 8003cac <_fstat_r+0x1c>
 8003caa:	602b      	str	r3, [r5, #0]
 8003cac:	bd38      	pop	{r3, r4, r5, pc}
 8003cae:	bf00      	nop
 8003cb0:	20000124 	.word	0x20000124

08003cb4 <_isatty_r>:
 8003cb4:	b538      	push	{r3, r4, r5, lr}
 8003cb6:	4c06      	ldr	r4, [pc, #24]	; (8003cd0 <_isatty_r+0x1c>)
 8003cb8:	2300      	movs	r3, #0
 8003cba:	4605      	mov	r5, r0
 8003cbc:	4608      	mov	r0, r1
 8003cbe:	6023      	str	r3, [r4, #0]
 8003cc0:	f7fd f8d7 	bl	8000e72 <_isatty>
 8003cc4:	1c43      	adds	r3, r0, #1
 8003cc6:	d102      	bne.n	8003cce <_isatty_r+0x1a>
 8003cc8:	6823      	ldr	r3, [r4, #0]
 8003cca:	b103      	cbz	r3, 8003cce <_isatty_r+0x1a>
 8003ccc:	602b      	str	r3, [r5, #0]
 8003cce:	bd38      	pop	{r3, r4, r5, pc}
 8003cd0:	20000124 	.word	0x20000124

08003cd4 <_init>:
 8003cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cd6:	bf00      	nop
 8003cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cda:	bc08      	pop	{r3}
 8003cdc:	469e      	mov	lr, r3
 8003cde:	4770      	bx	lr

08003ce0 <_fini>:
 8003ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ce2:	bf00      	nop
 8003ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ce6:	bc08      	pop	{r3}
 8003ce8:	469e      	mov	lr, r3
 8003cea:	4770      	bx	lr
