#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016f5d497ef0 .scope module, "two_to_four_tb" "two_to_four_tb" 2 4;
 .timescale -9 -9;
v0000016f5d4a2750_0 .var "A0", 0 0;
v0000016f5d4a27f0_0 .var "A1", 0 0;
v0000016f5d4a2930_0 .net "Y0", 0 0, v0000016f5d4a2ed0_0;  1 drivers
v0000016f5d4a21b0_0 .net "Y1", 0 0, v0000016f5d4a2f70_0;  1 drivers
v0000016f5d4a24d0_0 .net "Y2", 0 0, v0000016f5d4a2610_0;  1 drivers
v0000016f5d4a2570_0 .net "Y3", 0 0, v0000016f5d4a2cf0_0;  1 drivers
v0000016f5d4a29d0_0 .var "enable", 0 0;
S_0000016f5d496230 .scope module, "uut" "two_to_four" 2 8, 3 8 0, S_0000016f5d497ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Y3";
    .port_info 4 /OUTPUT 1 "Y2";
    .port_info 5 /OUTPUT 1 "Y1";
    .port_info 6 /OUTPUT 1 "Y0";
L_0000016f5d497ab0 .functor AND 1, v0000016f5d4a27f0_0, v0000016f5d4a2750_0, C4<1>, C4<1>;
L_0000016f5d4978f0 .functor NOT 1, v0000016f5d4a2750_0, C4<0>, C4<0>, C4<0>;
L_0000016f5d497c70 .functor AND 1, v0000016f5d4a27f0_0, L_0000016f5d4978f0, C4<1>, C4<1>;
L_0000016f5d497b20 .functor NOT 1, v0000016f5d4a27f0_0, C4<0>, C4<0>, C4<0>;
L_0000016f5d497730 .functor AND 1, v0000016f5d4a2750_0, L_0000016f5d497b20, C4<1>, C4<1>;
L_0000016f5d497dc0 .functor NOT 1, v0000016f5d4a27f0_0, C4<0>, C4<0>, C4<0>;
L_0000016f5d497b90 .functor NOT 1, v0000016f5d4a2750_0, C4<0>, C4<0>, C4<0>;
L_0000016f5d497c00 .functor AND 1, L_0000016f5d497dc0, L_0000016f5d497b90, C4<1>, C4<1>;
v0000016f5d498250_0 .net "A0", 0 0, v0000016f5d4a2750_0;  1 drivers
v0000016f5d30da60_0 .net "A1", 0 0, v0000016f5d4a27f0_0;  1 drivers
v0000016f5d4982f0_0 .net "C0", 0 0, L_0000016f5d497c00;  1 drivers
v0000016f5d498390_0 .net "C1", 0 0, L_0000016f5d497730;  1 drivers
v0000016f5d4a2390_0 .net "C2", 0 0, L_0000016f5d497c70;  1 drivers
v0000016f5d4a2e30_0 .net "C3", 0 0, L_0000016f5d497ab0;  1 drivers
v0000016f5d4a2ed0_0 .var "Y0", 0 0;
v0000016f5d4a2f70_0 .var "Y1", 0 0;
v0000016f5d4a2610_0 .var "Y2", 0 0;
v0000016f5d4a2cf0_0 .var "Y3", 0 0;
v0000016f5d4a2890_0 .net *"_ivl_10", 0 0, L_0000016f5d497dc0;  1 drivers
v0000016f5d4a26b0_0 .net *"_ivl_12", 0 0, L_0000016f5d497b90;  1 drivers
v0000016f5d4a2110_0 .net *"_ivl_2", 0 0, L_0000016f5d4978f0;  1 drivers
v0000016f5d4a2430_0 .net *"_ivl_6", 0 0, L_0000016f5d497b20;  1 drivers
v0000016f5d4a3010_0 .net "enable", 0 0, v0000016f5d4a29d0_0;  1 drivers
E_0000016f5d309ad0/0 .event anyedge, v0000016f5d4a3010_0, v0000016f5d4a2e30_0, v0000016f5d4a2390_0, v0000016f5d498390_0;
E_0000016f5d309ad0/1 .event anyedge, v0000016f5d4982f0_0;
E_0000016f5d309ad0 .event/or E_0000016f5d309ad0/0, E_0000016f5d309ad0/1;
    .scope S_0000016f5d496230;
T_0 ;
    %wait E_0000016f5d309ad0;
    %load/vec4 v0000016f5d4a3010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5d4a2cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5d4a2610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5d4a2f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5d4a2ed0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016f5d4a2e30_0;
    %assign/vec4 v0000016f5d4a2cf0_0, 0;
    %load/vec4 v0000016f5d4a2390_0;
    %assign/vec4 v0000016f5d4a2610_0, 0;
    %load/vec4 v0000016f5d498390_0;
    %assign/vec4 v0000016f5d4a2f70_0, 0;
    %load/vec4 v0000016f5d4982f0_0;
    %assign/vec4 v0000016f5d4a2ed0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000016f5d497ef0;
T_1 ;
    %vpi_call 2 10 "$dumpfile", "two_to_four_tb.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016f5d497ef0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5d4a2750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5d4a27f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016f5d4a29d0_0, 0;
    %vpi_call 2 15 "$monitor", "A1=%0b A0=%0b Enable=%0b Y3=%0b Y2=%0b Y1=%0b Y0=%0b", v0000016f5d4a27f0_0, v0000016f5d4a2750_0, v0000016f5d4a29d0_0, v0000016f5d4a2570_0, v0000016f5d4a24d0_0, v0000016f5d4a21b0_0, v0000016f5d4a2930_0 {0 0 0};
    %delay 60, 0;
    %vpi_call 2 19 "$display", "Test complete" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000016f5d497ef0;
T_2 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5d4a2750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5d4a27f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5d4a2750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5d4a27f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5d4a2750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5d4a27f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5d4a2750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5d4a27f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5d4a2750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5d4a27f0_0, 0, 1;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "two_to_four_tb.v";
    "./two_to_four.v";
