# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do hello_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:34 on May 13,2018
# vlog -reportprogress 300 ./hello.sv 
# -- Compiling module hello
# -- Compiling module hello_testbench
# 
# Top level modules:
# 	hello_testbench
# End time: 12:06:34 on May 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hello_testbench 
# Start time: 12:06:34 on May 13,2018
# Loading sv_std.std
# Loading work.hello_testbench
# Loading work.hello
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Epimetheus  Hostname: EPIMETHEUS-PC  ProcessID: 12692
#           Attempting to use alternate WLF file "./wlftjyfab7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjyfab7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Control    NextState
# 0        	1
# 1        	2
# 2        	3
# 3        	3
# 4        	4
# 5        	0
# 6        	0
# 7        	0
# ** Note: $stop    : ./hello.sv(50)
#    Time: 80 ns  Iteration: 0  Instance: /hello_testbench
# Break in Module hello_testbench at ./hello.sv line 50
do shiftRegister_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:57 on May 13,2018
# vlog -reportprogress 300 ./shiftRegister.sv 
# -- Compiling module shiftRegister
# -- Compiling module shiftRegister_testbench
# 
# Top level modules:
# 	shiftRegister_testbench
# End time: 12:06:58 on May 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:06:59 on May 13,2018, Elapsed time: 0:00:25
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work shiftRegister_testbench 
# Start time: 12:06:59 on May 13,2018
# Loading sv_std.std
# Loading work.shiftRegister_testbench
# Loading work.shiftRegister
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Epimetheus  Hostname: EPIMETHEUS-PC  ProcessID: 12692
#           Attempting to use alternate WLF file "./wlft9efh0f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9efh0f
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# in1    out2    out3    out4    out5    out6    out7    out8   out1
# 0    x x x x x x x x
# 0    0 x x x x x x x
# 1    0 x x x x x x x
# 1    1 0 x x x x x x
# 2    1 0 x x x x x x
# 2    2 1 0 x x x x x
# 3    2 1 0 x x x x x
# 3    3 2 1 0 x x x x
# 4    3 2 1 0 x x x x
# 4    4 3 2 1 0 x x x
# 5    4 3 2 1 0 x x x
# 5    5 4 3 2 1 0 x x
# 6    5 4 3 2 1 0 x x
# 6    6 5 4 3 2 1 0 x
# 7    6 5 4 3 2 1 0 x
# 7    7 6 5 4 3 2 1 0
# 8    7 6 5 4 3 2 1 0
# 8    8 7 6 5 4 3 2 1
# 9    8 7 6 5 4 3 2 1
# 9    9 8 7 6 5 4 3 2
# a    9 8 7 6 5 4 3 2
# a    a 9 8 7 6 5 4 3
# b    a 9 8 7 6 5 4 3
# b    b10 9 8 7 6 5 4
# c    b10 9 8 7 6 5 4
# c    c1110 9 8 7 6 5
# d    c1110 9 8 7 6 5
# d    d121110 9 8 7 6
# e    d121110 9 8 7 6
# e    e13121110 9 8 7
# f    e13121110 9 8 7
# f    f1413121110 9 8
# ** Note: $stop    : ./shiftRegister.sv(44)
#    Time: 160 ps  Iteration: 0  Instance: /shiftRegister_testbench
# Break in Module shiftRegister_testbench at ./shiftRegister.sv line 44
do shiftRegister_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:15 on May 13,2018
# vlog -reportprogress 300 ./shiftRegister.sv 
# -- Compiling module shiftRegister
# -- Compiling module shiftRegister_testbench
# 
# Top level modules:
# 	shiftRegister_testbench
# End time: 12:09:15 on May 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:09:20 on May 13,2018, Elapsed time: 0:02:21
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work shiftRegister_testbench 
# Start time: 12:09:20 on May 13,2018
# Loading sv_std.std
# Loading work.shiftRegister_testbench
# Loading work.shiftRegister
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Epimetheus  Hostname: EPIMETHEUS-PC  ProcessID: 12692
#           Attempting to use alternate WLF file "./wlft8f0qdi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8f0qdi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# in1    out2    out3    out4    out5    out6    out7    out8   out1
# 0    x x x x x x x x
# 0    x x x x x x x 0
# 1    x x x x x x x 0
# 1    0 x x x x x x 1
# 2    0 x x x x x x 1
# 2    1 0 x x x x x 2
# 3    1 0 x x x x x 2
# 3    2 1 0 x x x x 3
# 4    2 1 0 x x x x 3
# 4    3 2 1 0 x x x 4
# 5    3 2 1 0 x x x 4
# 5    4 3 2 1 0 x x 5
# 6    4 3 2 1 0 x x 5
# 6    5 4 3 2 1 0 x 6
# 7    5 4 3 2 1 0 x 6
# 7    6 5 4 3 2 1 0 7
# 8    6 5 4 3 2 1 0 7
# 8    7 6 5 4 3 2 1 8
# 9    7 6 5 4 3 2 1 8
# 9    8 7 6 5 4 3 2 9
# a    8 7 6 5 4 3 2 9
# a    9 8 7 6 5 4 310
# b    9 8 7 6 5 4 310
# b    a 9 8 7 6 5 411
# c    a 9 8 7 6 5 411
# c    b10 9 8 7 6 512
# d    b10 9 8 7 6 512
# d    c1110 9 8 7 613
# e    c1110 9 8 7 613
# e    d121110 9 8 714
# f    d121110 9 8 714
# f    e13121110 9 815
# ** Note: $stop    : ./shiftRegister.sv(44)
#    Time: 160 ps  Iteration: 0  Instance: /shiftRegister_testbench
# Break in Module shiftRegister_testbench at ./shiftRegister.sv line 44
do shiftRegister_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:45 on May 13,2018
# vlog -reportprogress 300 ./shiftRegister.sv 
# -- Compiling module shiftRegister
# -- Compiling module shiftRegister_testbench
# 
# Top level modules:
# 	shiftRegister_testbench
# End time: 12:13:45 on May 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:13:49 on May 13,2018, Elapsed time: 0:04:29
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work shiftRegister_testbench 
# Start time: 12:13:49 on May 13,2018
# Loading sv_std.std
# Loading work.shiftRegister_testbench
# Loading work.shiftRegister
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Epimetheus  Hostname: EPIMETHEUS-PC  ProcessID: 12692
#           Attempting to use alternate WLF file "./wlftmqqaam".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmqqaam
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# in1    out2    out3    out4    out5    out6    out7    out8   out1
# 0    x x x x x x x x
# 0    0 x x x x x x x
# 1    0 x x x x x x x
# 1    1 0 x x x x x x
# 2    1 0 x x x x x x
# 2    2 1 0 x x x x x
# 3    2 1 0 x x x x x
# 3    3 2 1 0 x x x x
# 4    3 2 1 0 x x x x
# 4    4 3 2 1 0 x x x
# 5    4 3 2 1 0 x x x
# 5    5 4 3 2 1 0 x x
# 6    5 4 3 2 1 0 x x
# 6    6 5 4 3 2 1 0 x
# 7    6 5 4 3 2 1 0 x
# 7    7 6 5 4 3 2 1 0
# 8    7 6 5 4 3 2 1 0
# 8    8 7 6 5 4 3 2 1
# 9    8 7 6 5 4 3 2 1
# 9    9 8 7 6 5 4 3 2
# a    9 8 7 6 5 4 3 2
# a    a 9 8 7 6 5 4 3
# b    a 9 8 7 6 5 4 3
# b    b10 9 8 7 6 5 4
# c    b10 9 8 7 6 5 4
# c    c1110 9 8 7 6 5
# d    c1110 9 8 7 6 5
# d    d121110 9 8 7 6
# e    d121110 9 8 7 6
# e    e13121110 9 8 7
# f    e13121110 9 8 7
# f    f1413121110 9 8
# ** Note: $stop    : ./shiftRegister.sv(48)
#    Time: 160 ps  Iteration: 0  Instance: /shiftRegister_testbench
# Break in Module shiftRegister_testbench at ./shiftRegister.sv line 48
# WARNING: No extended dataflow license exists
do shiftRegister_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:28 on May 13,2018
# vlog -reportprogress 300 ./shiftRegister.sv 
# -- Compiling module shiftRegister
# -- Compiling module shiftRegister_testbench
# 
# Top level modules:
# 	shiftRegister_testbench
# End time: 12:15:28 on May 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:15:32 on May 13,2018, Elapsed time: 0:01:43
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work shiftRegister_testbench 
# Start time: 12:15:32 on May 13,2018
# Loading sv_std.std
# Loading work.shiftRegister_testbench
# Loading work.shiftRegister
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Epimetheus  Hostname: EPIMETHEUS-PC  ProcessID: 12692
#           Attempting to use alternate WLF file "./wlftjem0bj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjem0bj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# in1:out2:out3:out4:out5:out6:out7:out8:out1
# 0:x:x:x:x:x:x:x:x
# 0:0:x:x:x:x:x:x:x
# 1:0:x:x:x:x:x:x:x
# 1:1:0:x:x:x:x:x:x
# 2:1:0:x:x:x:x:x:x
# 2:2:1:0:x:x:x:x:x
# 3:2:1:0:x:x:x:x:x
# 3:3:2:1:0:x:x:x:x
# 4:3:2:1:0:x:x:x:x
# 4:4:3:2:1:0:x:x:x
# 5:4:3:2:1:0:x:x:x
# 5:5:4:3:2:1:0:x:x
# 6:5:4:3:2:1:0:x:x
# 6:6:5:4:3:2:1:0:x
# 7:6:5:4:3:2:1:0:x
# 7:7:6:5:4:3:2:1:0
# ** Note: $stop    : ./shiftRegister.sv(48)
#    Time: 80 ps  Iteration: 0  Instance: /shiftRegister_testbench
# Break in Module shiftRegister_testbench at ./shiftRegister.sv line 48
do shiftRegister_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:54 on May 13,2018
# vlog -reportprogress 300 ./shiftRegister.sv 
# -- Compiling module shiftRegister
# -- Compiling module shiftRegister_testbench
# 
# Top level modules:
# 	shiftRegister_testbench
# End time: 12:15:54 on May 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:15:58 on May 13,2018, Elapsed time: 0:00:26
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work shiftRegister_testbench 
# Start time: 12:15:58 on May 13,2018
# Loading sv_std.std
# Loading work.shiftRegister_testbench
# Loading work.shiftRegister
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Epimetheus  Hostname: EPIMETHEUS-PC  ProcessID: 12692
#           Attempting to use alternate WLF file "./wlftjscgty".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjscgty
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# in1:out2:out3:out4:out5:out6:out7:out8:out1
# 0:x:x:x:x:x:x:x:x
# 0:0:x:x:x:x:x:x:x
# 1:0:x:x:x:x:x:x:x
# 1:1:0:x:x:x:x:x:x
# 2:1:0:x:x:x:x:x:x
# 2:2:1:0:x:x:x:x:x
# 3:2:1:0:x:x:x:x:x
# 3:3:2:1:0:x:x:x:x
# 4:3:2:1:0:x:x:x:x
# 4:4:3:2:1:0:x:x:x
# 5:4:3:2:1:0:x:x:x
# 5:5:4:3:2:1:0:x:x
# 6:5:4:3:2:1:0:x:x
# 6:6:5:4:3:2:1:0:x
# 7:6:5:4:3:2:1:0:x
# 7:7:6:5:4:3:2:1:0
# 8:7:6:5:4:3:2:1:0
# 8:8:7:6:5:4:3:2:1
# 9:8:7:6:5:4:3:2:1
# 9:9:8:7:6:5:4:3:2
# a:9:8:7:6:5:4:3:2
# a:a:9:8:7:6:5:4:3
# ** Note: $stop    : ./shiftRegister.sv(48)
#    Time: 110 ps  Iteration: 0  Instance: /shiftRegister_testbench
# Break in Module shiftRegister_testbench at ./shiftRegister.sv line 48
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part3/shiftRegister_wave.do
do shiftRegister_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:05 on May 13,2018
# vlog -reportprogress 300 ./shiftRegister.sv 
# -- Compiling module shiftRegister
# -- Compiling module shiftRegister_testbench
# 
# Top level modules:
# 	shiftRegister_testbench
# End time: 12:18:05 on May 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:18:07 on May 13,2018, Elapsed time: 0:02:09
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work shiftRegister_testbench 
# Start time: 12:18:07 on May 13,2018
# Loading sv_std.std
# Loading work.shiftRegister_testbench
# Loading work.shiftRegister
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Epimetheus  Hostname: EPIMETHEUS-PC  ProcessID: 12692
#           Attempting to use alternate WLF file "./wlft9rt7rz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9rt7rz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# in1:out2:out3:out4:out5:out6:out7:out8:out1
# 0:x:x:x:x:x:x:x:x
# 0:0:x:x:x:x:x:x:x
# 1:0:x:x:x:x:x:x:x
# 1:1:0:x:x:x:x:x:x
# 2:1:0:x:x:x:x:x:x
# 2:2:1:0:x:x:x:x:x
# 3:2:1:0:x:x:x:x:x
# 3:3:2:1:0:x:x:x:x
# 4:3:2:1:0:x:x:x:x
# 4:4:3:2:1:0:x:x:x
# 5:4:3:2:1:0:x:x:x
# 5:5:4:3:2:1:0:x:x
# 6:5:4:3:2:1:0:x:x
# 6:6:5:4:3:2:1:0:x
# 7:6:5:4:3:2:1:0:x
# 7:7:6:5:4:3:2:1:0
# 8:7:6:5:4:3:2:1:0
# 8:8:7:6:5:4:3:2:1
# 9:8:7:6:5:4:3:2:1
# 9:9:8:7:6:5:4:3:2
# a:9:8:7:6:5:4:3:2
# a:a:9:8:7:6:5:4:3
# ** Note: $stop    : ./shiftRegister.sv(48)
#    Time: 110 ps  Iteration: 0  Instance: /shiftRegister_testbench
# Break in Module shiftRegister_testbench at ./shiftRegister.sv line 48
# End time: 12:18:37 on May 13,2018, Elapsed time: 0:00:30
# Errors: 0, Warnings: 2
