FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _M68K_DIV64_H
#define _M68K_DIV64_H

#ifdef CONFIG_CPU_HAS_NO_MULDIV64
#include <asm-generic/div64.h>
#else

#include <linux/types.h>

/* n = n / base; return rem; */

/* bench 4141.4.0 826ffbba9a87 */
/* bench 4141.4.1 c766229fa493 */
/* bench 4141.4.2 b6b5d6419018 */
/* bench 4141.4.3 e58ac031dc57 */
/* bench 4141.4.4 a4222f4e7b71 */
/* bench 4141.4.5 4478dd138e02 */
#define do_div(n, base) ({					\
	union {							\
		unsigned long n32[2];				\
		unsigned long long n64;				\
	} __n;							\
/* bench 7103.2.0 2c7ce12c0285 */
/* bench 7103.2.1 9bbd20dacabb */
/* bench 7103.2.2 81ee5f2ab473 */
/* bench 7103.2.3 f28c3ddfef8b */
/* bench 7103.2.4 35b88496a4e7 */
/* bench 7103.2.5 1dd336784f68 */
/* bench 7103.2.6 3293c2baff9b */
/* bench 7103.2.7 cf07dd6568f1 */
/* bench 7103.2.8 c05425c2409e */
	unsigned long __base = (base);				\
								\
	__n.n64 = (n);						\
	if ((__upper = __n.n32[0])) {				\
		asm ("divul.l %2,%1:%0"				\
		     : "=d" (__n.n32[0]), "=d" (__upper)	\
		     : "d" (__base), "0" (__n.n32[0]));		\
	}							\
	asm ("divu.l %2,%1:%0"					\
	     : "=d" (__n.n32[1]), "=d" (__rem)			\
	     : "d" (__base), "1" (__upper), "0" (__n.n32[1]));	\
	(n) = __n.n64;						\
	__rem;							\
})

#endif /* CONFIG_CPU_HAS_NO_MULDIV64 */
/* bench 29740.0.0 8f1ad88de76d */
#endif /* _M68K_DIV64_H */
