###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux x86_64(Host ID vlsipool-e03.eecs.umich.edu)
#  Generated on:      Fri Mar  8 16:29:09 2013
#  Command:           timeDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin \mode_reg[1] /CK 
Endpoint:   \mode_reg[1] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \mode_neg_reg[0] /QN (^) triggered by trailing edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.870
- Arrival Time                1252.495
= Slack Time                  1246.376
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |     Instance     |      Arc      |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                  |               |           |       |       |   Time   |   Time   | 
     |------------------+---------------+-----------+-------+-------+----------+----------| 
     |                  | CLKIN v       |           | 1.000 |       | 1250.001 | 2496.376 | 
     | \mode_neg_reg[0] | CKN v -> QN ^ | DFFNSXL   | 0.273 | 0.742 | 1250.742 | 2497.118 | 
     | U845             | A ^ -> Y v    | INVX1     | 0.120 | 0.088 | 1250.830 | 2497.206 | 
     | U939             | A2 v -> Y ^   | AOI31X1   | 0.263 | 0.209 | 1251.039 | 2497.414 | 
     | U947             | A0 ^ -> Y v   | OAI22X1   | 0.092 | 0.068 | 1251.106 | 2497.482 | 
     | U948             | B1 v -> Y ^   | AOI22X1   | 0.223 | 0.187 | 1251.293 | 2497.668 | 
     | U859             | B0 ^ -> Y v   | OAI21XL   | 0.207 | 0.159 | 1251.452 | 2497.828 | 
     | FE_OFC0_DOUT     | A v -> Y v    | CLKBUFX12 | 0.634 | 0.459 | 1251.910 | 2498.286 | 
     | U962             | A1 v -> Y ^   | AOI22X1   | 0.256 | 0.297 | 1252.207 | 2498.583 | 
     | U964             | A1 ^ -> Y v   | OAI21XL   | 0.102 | 0.077 | 1252.284 | 2498.660 | 
     | U965             | C v -> Y ^    | NOR3X1    | 0.159 | 0.141 | 1252.425 | 2498.801 | 
     | U968             | A1 ^ -> Y v   | OAI21XL   | 0.087 | 0.069 | 1252.494 | 2498.870 | 
     | \mode_reg[1]     | D v           | DFFSX1    | 0.087 | 0.000 | 1252.495 | 2498.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -1246.376 | 
     | \mode_reg[1] | CK ^    | DFFSX1 | 1.000 | 0.000 |   0.000 | -1246.376 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   DOUT                 (^) checked with  leading edge of 'CLKIN'
Beginpoint: \mode_neg_reg[0] /QN (^) triggered by trailing edge of 'CLKIN'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.900
- Arrival Time                1252.132
= Slack Time                  1246.768
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     +------------------------------------------------------------------------------------+ 
     |     Instance     |      Arc      |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                  |               |           |       |       |   Time   |   Time   | 
     |------------------+---------------+-----------+-------+-------+----------+----------| 
     |                  | CLKIN v       |           | 1.000 |       | 1250.000 | 2496.769 | 
     | \mode_neg_reg[0] | CKN v -> QN ^ | DFFNSXL   | 0.273 | 0.742 | 1250.742 | 2497.510 | 
     | U845             | A ^ -> Y v    | INVX1     | 0.120 | 0.088 | 1250.830 | 2497.598 | 
     | U939             | A2 v -> Y ^   | AOI31X1   | 0.263 | 0.209 | 1251.038 | 2497.806 | 
     | U942             | A1 ^ -> Y v   | AOI22X1   | 0.114 | 0.050 | 1251.088 | 2497.856 | 
     | U943             | B0 v -> Y ^   | OAI21XL   | 0.200 | 0.094 | 1251.182 | 2497.950 | 
     | U944             | C0 ^ -> Y v   | AOI211X1  | 0.098 | 0.069 | 1251.252 | 2498.020 | 
     | U859             | A0 v -> Y ^   | OAI21XL   | 0.466 | 0.294 | 1251.545 | 2498.313 | 
     | FE_OFC0_DOUT     | A ^ -> Y ^    | CLKBUFX12 | 0.771 | 0.503 | 1252.048 | 2498.816 | 
     |                  | DOUT ^        |           | 0.823 | 0.084 | 1252.132 | 2498.900 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \bus_state_neg_reg[1] /CKN 
Endpoint:   \bus_state_neg_reg[1] /RN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.170
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.170
- Arrival Time                  2.010
= Slack Time                  1247.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | RESETn ^   |         | 0.060 |       |   0.116 | 1247.276 | 
     | FE_OFC1_RESETn        | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.870 | 1248.031 | 
     | FE_OFC2_RESETn        | A ^ -> Y ^ | BUFX2   | 1.961 | 1.114 |   1.984 | 1249.144 | 
     | \bus_state_neg_reg[1] | RN ^       | DFFNRX1 | 1.961 | 0.026 |   2.010 | 1249.170 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    2.840 | 
     | \bus_state_neg_reg[1] | CKN v   | DFFNRX1 | 1.000 | 0.000 | 1250.000 |    2.840 | 
     +---------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \bus_state_neg_reg[3] /CKN 
Endpoint:   \bus_state_neg_reg[3] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.284
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.284
- Arrival Time                  2.033
= Slack Time                  1247.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | RESETn ^   |         | 0.060 |       |   0.116 | 1247.367 | 
     | FE_OFC1_RESETn        | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.871 | 1248.122 | 
     | FE_OFC2_RESETn        | A ^ -> Y ^ | BUFX2   | 1.961 | 1.114 |   1.984 | 1249.236 | 
     | \bus_state_neg_reg[3] | SN ^       | DFFNSX1 | 1.961 | 0.049 |   2.033 | 1249.284 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    2.749 | 
     | \bus_state_neg_reg[3] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    2.749 | 
     +---------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \bus_state_neg_reg[2] /CKN 
Endpoint:   \bus_state_neg_reg[2] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.284
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.284
- Arrival Time                  2.033
= Slack Time                  1247.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | RESETn ^   |         | 0.060 |       |   0.116 | 1247.367 | 
     | FE_OFC1_RESETn        | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.871 | 1248.122 | 
     | FE_OFC2_RESETn        | A ^ -> Y ^ | BUFX2   | 1.961 | 1.114 |   1.984 | 1249.236 | 
     | \bus_state_neg_reg[2] | SN ^       | DFFNSX1 | 1.961 | 0.049 |   2.033 | 1249.284 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    2.749 | 
     | \bus_state_neg_reg[2] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    2.749 | 
     +---------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \bus_state_neg_reg[0] /CKN 
Endpoint:   \bus_state_neg_reg[0] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.284
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.284
- Arrival Time                  2.011
= Slack Time                  1247.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | RESETn ^   |         | 0.060 |       |   0.116 | 1247.389 | 
     | FE_OFC1_RESETn        | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.871 | 1248.144 | 
     | FE_OFC2_RESETn        | A ^ -> Y ^ | BUFX2   | 1.961 | 1.114 |   1.984 | 1249.257 | 
     | \bus_state_neg_reg[0] | SN ^       | DFFNSX1 | 1.961 | 0.027 |   2.011 | 1249.284 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    2.727 | 
     | \bus_state_neg_reg[0] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    2.727 | 
     +---------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin out_reg_neg_reg/CKN 
Endpoint:   out_reg_neg_reg/SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.321
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.321
- Arrival Time                  2.011
= Slack Time                  1247.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | RESETn ^   |         | 0.060 |       |   0.116 | 1247.426 | 
     | FE_OFC1_RESETn  | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.871 | 1248.180 | 
     | FE_OFC2_RESETn  | A ^ -> Y ^ | BUFX2   | 1.961 | 1.114 |   1.984 | 1249.294 | 
     | out_reg_neg_reg | SN ^       | DFFNSXL | 1.961 | 0.027 |   2.011 | 1249.321 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                 |         |         |       |       |   Time   |   Time   | 
     |-----------------+---------+---------+-------+-------+----------+----------| 
     |                 | CLKIN v |         | 1.000 |       | 1250.000 |    2.690 | 
     | out_reg_neg_reg | CKN v   | DFFNSXL | 1.000 | 0.000 | 1250.000 |    2.690 | 
     +---------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin out_reg_neg_reg/CKN 
Endpoint:   out_reg_neg_reg/D     (v) checked with trailing edge of 'CLKIN'
Beginpoint: \bus_state_reg[0] /QN (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                        -0.076
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.076
- Arrival Time                  1.696
= Slack Time                  1247.380
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 1247.380 | 
     | \bus_state_reg[0] | CK ^ -> QN ^ | DFFSXL   | 0.623 | 0.601 |   0.601 | 1247.981 | 
     | U924              | C ^ -> Y v   | NAND3X1  | 0.153 | 0.064 |   0.665 | 1248.045 | 
     | U912              | B v -> Y ^   | NOR2X1   | 0.606 | 0.386 |   1.051 | 1248.431 | 
     | U899              | A ^ -> Y v   | INVX1    | 0.354 | 0.280 |   1.331 | 1248.711 | 
     | U1026             | A0 v -> Y ^  | AOI21X1  | 0.170 | 0.153 |   1.484 | 1248.864 | 
     | U1027             | C0 ^ -> Y v  | AOI211X1 | 0.136 | 0.079 |   1.563 | 1248.943 | 
     | U1028             | A v -> Y ^   | NAND2X1  | 0.084 | 0.073 |   1.636 | 1249.016 | 
     | U1029             | B0 ^ -> Y v  | OAI21XL  | 0.094 | 0.060 |   1.696 | 1249.076 | 
     | out_reg_neg_reg   | D v          | DFFNSXL  | 0.094 | 0.000 |   1.696 | 1249.076 | 
     +----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                 |         |         |       |       |   Time   |   Time   | 
     |-----------------+---------+---------+-------+-------+----------+----------| 
     |                 | CLKIN v |         | 1.000 |       | 1250.000 |    2.620 | 
     | out_reg_neg_reg | CKN v   | DFFNSXL | 1.000 | 0.000 | 1250.000 |    2.620 | 
     +---------------------------------------------------------------------------+ 
Path 9: MET Clock Gating Setup Check with Pin U692/B0 
Endpoint:   U692/A1               (^) checked with trailing edge of 'CLKIN'
Beginpoint: \bus_state_reg[0] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {clkgate}
Other End Arrival Time        1250.000
- Clock Gating Setup            0.000
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.000
- Arrival Time                  1.019
= Slack Time                  1247.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |         |       |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |         | 1.000 |       |   0.000 | 1247.982 | 
     | \bus_state_reg[0] | CK ^ -> QN v | DFFSXL  | 0.308 | 0.549 |   0.550 | 1248.531 | 
     | U924              | C v -> Y ^   | NAND3X1 | 0.171 | 0.173 |   0.723 | 1248.704 | 
     | U926              | A ^ -> Y v   | NOR2X1  | 0.090 | 0.061 |   0.784 | 1248.765 | 
     | U904              | A v -> Y ^   | INVX1   | 0.373 | 0.233 |   1.017 | 1248.999 | 
     | U692              | A1 ^         | OAI21X4 | 0.373 | 0.001 |   1.019 | 1249.000 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     | Instance |    Arc     |  Cell   |  Slew | Delay |  Arrival | Required | 
     |          |            |         |       |       |   Time   |   Time   | 
     |----------+------------+---------+-------+-------+----------+----------| 
     |          | CLKIN v    |         | 1.000 |       | 1250.000 |    2.019 | 
     | U259     | A v -> Y ^ | INVX1   | 1.000 | 0.000 | 1250.000 |    2.019 | 
     | U692     | B0 ^       | OAI21X4 | 1.000 | 0.000 | 1250.000 |    2.019 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \bus_state_neg_reg[1] /CKN 
Endpoint:   \bus_state_neg_reg[1] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN    (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                        -0.005
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.005
- Arrival Time                  0.776
= Slack Time                  1248.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |         |       |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |         | 1.000 |       |   0.000 | 1248.229 | 
     | \bus_state_reg[1]     | CK ^ -> QN v | DFFSXL  | 0.291 | 0.539 |   0.540 | 1248.768 | 
     | U844                  | A v -> Y ^   | INVX1   | 0.184 | 0.169 |   0.709 | 1248.938 | 
     | U949                  | B ^ -> Y v   | NOR2X1  | 0.085 | 0.067 |   0.776 | 1249.005 | 
     | \bus_state_neg_reg[1] | D v          | DFFNRX1 | 0.085 | 0.000 |   0.776 | 1249.005 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.771 | 
     | \bus_state_neg_reg[1] | CKN v   | DFFNRX1 | 1.000 | 0.000 | 1250.000 |    1.771 | 
     +---------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \bus_state_neg_reg[0] /CKN 
Endpoint:   \bus_state_neg_reg[0] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: \bus_state_reg[0] /QN    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                         0.008
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1248.992
- Arrival Time                  0.653
= Slack Time                  1248.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |         |       |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |         | 1.000 |       |   0.000 | 1248.339 | 
     | \bus_state_reg[0]     | CK ^ -> QN ^ | DFFSXL  | 0.623 | 0.601 |   0.601 | 1248.940 | 
     | U1050                 | A ^ -> Y v   | NAND2X1 | 0.139 | 0.052 |   0.653 | 1248.992 | 
     | \bus_state_neg_reg[0] | D v          | DFFNSX1 | 0.139 | 0.000 |   0.653 | 1248.992 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.661 | 
     | \bus_state_neg_reg[0] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.661 | 
     +---------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \bus_state_neg_reg[3] /CKN 
Endpoint:   \bus_state_neg_reg[3] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: req_interrupt_reg/QN     (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                        -0.004
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.004
- Arrival Time                  0.660
= Slack Time                  1248.344
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |         |       |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |         | 1.000 |       |   0.000 | 1248.344 | 
     | req_interrupt_reg     | CK ^ -> QN ^ | DFFSX1  | 0.330 | 0.440 |   0.439 | 1248.784 | 
     | U896                  | A ^ -> Y v   | NAND2X1 | 0.131 | 0.086 |   0.526 | 1248.870 | 
     | U895                  | A v -> Y ^   | INVX1   | 0.112 | 0.091 |   0.617 | 1248.961 | 
     | U1078                 | B ^ -> Y v   | NOR2X1  | 0.073 | 0.043 |   0.660 | 1249.004 | 
     | \bus_state_neg_reg[3] | D v          | DFFNSX1 | 0.073 | 0.000 |   0.660 | 1249.004 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.656 | 
     | \bus_state_neg_reg[3] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.656 | 
     +---------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \mode_neg_reg[1] /CKN 
Endpoint:   \mode_neg_reg[1] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn               (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.275
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.275
- Arrival Time                  0.904
= Slack Time                  1248.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | RESETn ^   |         | 0.060 |       |   0.116 | 1248.487 | 
     | FE_OFC1_RESETn   | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.870 | 1249.242 | 
     | \mode_neg_reg[1] | SN ^       | DFFNSX1 | 1.311 | 0.033 |   0.904 | 1249.275 | 
     +------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                  |         |         |       |       |   Time   |   Time   | 
     |------------------+---------+---------+-------+-------+----------+----------| 
     |                  | CLKIN v |         | 1.000 |       | 1250.000 |    1.629 | 
     | \mode_neg_reg[1] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.629 | 
     +----------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \bus_state_neg_reg[2] /CKN 
Endpoint:   \bus_state_neg_reg[2] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: req_interrupt_reg/QN     (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                        -0.001
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.001
- Arrival Time                  0.592
= Slack Time                  1248.409
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |         |       |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |         | 1.000 |       |   0.000 | 1248.409 | 
     | req_interrupt_reg     | CK ^ -> QN v | DFFSX1  | 0.176 | 0.426 |   0.426 | 1248.835 | 
     | U896                  | A v -> Y ^   | NAND2X1 | 0.165 | 0.130 |   0.556 | 1248.966 | 
     | U1063                 | B ^ -> Y v   | NAND2X1 | 0.087 | 0.036 |   0.592 | 1249.001 | 
     | \bus_state_neg_reg[2] | D v          | DFFNSX1 | 0.087 | 0.000 |   0.592 | 1249.001 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.591 | 
     | \bus_state_neg_reg[2] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.591 | 
     +---------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \mode_neg_reg[0] /CKN 
Endpoint:   \mode_neg_reg[0] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn               (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.335
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.335
- Arrival Time                  0.919
= Slack Time                  1248.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | RESETn ^   |         | 0.060 |       |   0.116 | 1248.531 | 
     | FE_OFC1_RESETn   | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.870 | 1249.286 | 
     | \mode_neg_reg[0] | SN ^       | DFFNSXL | 1.311 | 0.049 |   0.919 | 1249.335 | 
     +------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                  |         |         |       |       |   Time   |   Time   | 
     |------------------+---------+---------+-------+-------+----------+----------| 
     |                  | CLKIN v |         | 1.000 |       | 1250.000 |    1.585 | 
     | \mode_neg_reg[0] | CKN v   | DFFNSXL | 1.000 | 0.000 | 1250.000 |    1.585 | 
     +----------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \mode_neg_reg[1] /CKN 
Endpoint:   \mode_neg_reg[1] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: \mode_reg[1] /Q     (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                         0.001
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1248.999
- Arrival Time                  0.381
= Slack Time                  1248.618
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |         |       |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+-------+---------+----------| 
     |                  | CLKIN ^     |         | 1.000 |       |   0.000 | 1248.618 | 
     | \mode_reg[1]     | CK ^ -> Q v | DFFSX1  | 0.101 | 0.381 |   0.381 | 1248.999 | 
     | \mode_neg_reg[1] | D v         | DFFNSX1 | 0.101 | 0.000 |   0.381 | 1248.999 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                  |         |         |       |       |   Time   |   Time   | 
     |------------------+---------+---------+-------+-------+----------+----------| 
     |                  | CLKIN v |         | 1.000 |       | 1250.000 |    1.382 | 
     | \mode_neg_reg[1] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.382 | 
     +----------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \mode_neg_reg[0] /CKN 
Endpoint:   \mode_neg_reg[0] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: \mode_reg[0] /Q     (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                        -0.083
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.083
- Arrival Time                  0.332
= Slack Time                  1248.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |         |       |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+-------+---------+----------| 
     |                  | CLKIN ^     |         | 1.000 |       |   0.000 | 1248.752 | 
     | \mode_reg[0]     | CK ^ -> Q v | DFFSX1  | 0.042 | 0.332 |   0.332 | 1249.083 | 
     | \mode_neg_reg[0] | D v         | DFFNSXL | 0.042 | 0.000 |   0.332 | 1249.083 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                  |         |         |       |       |   Time   |   Time   | 
     |------------------+---------+---------+-------+-------+----------+----------| 
     |                  | CLKIN v |         | 1.000 |       | 1250.000 |    1.248 | 
     | \mode_neg_reg[0] | CKN v   | DFFNSXL | 1.000 | 0.000 | 1250.000 |    1.248 | 
     +----------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \RX_DATA_reg[20] /CK 
Endpoint:   \RX_DATA_reg[20] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.854
- Arrival Time                  2.962
= Slack Time                  2495.892
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.892 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.434 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.526 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.715 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.804 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.974 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.066 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.223 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.386 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.500 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.666 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.708 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.675 | 
     | U1161                | C0 ^ -> Y v | AOI222X1 | 0.435 | 0.179 |   2.962 | 2498.854 | 
     | \RX_DATA_reg[20]     | D v         | DFFSXL   | 0.435 | 0.000 |   2.962 | 2498.854 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.892 | 
     | \RX_DATA_reg[20] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.892 | 
     +---------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \RX_DATA_reg[27] /CK 
Endpoint:   \RX_DATA_reg[27] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.962
= Slack Time                  2495.892
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.893 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.434 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.526 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.715 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.804 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.974 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.066 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.223 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.386 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.500 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.667 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.708 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.676 | 
     | U1154                | C0 ^ -> Y v | AOI222X1 | 0.433 | 0.179 |   2.962 | 2498.855 | 
     | \RX_DATA_reg[27]     | D v         | DFFSXL   | 0.433 | 0.000 |   2.962 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.892 | 
     | \RX_DATA_reg[27] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.892 | 
     +---------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \RX_DATA_reg[23] /CK 
Endpoint:   \RX_DATA_reg[23] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.962
= Slack Time                  2495.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.893 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.435 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.527 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.716 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.805 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.975 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.067 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.224 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.387 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.501 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.667 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.816 | 2497.708 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.676 | 
     | U1158                | C0 ^ -> Y v | AOI222X1 | 0.433 | 0.178 |   2.962 | 2498.855 | 
     | \RX_DATA_reg[23]     | D v         | DFFSXL   | 0.433 | 0.000 |   2.962 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.893 | 
     | \RX_DATA_reg[23] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.893 | 
     +---------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \RX_DATA_reg[28] /CK 
Endpoint:   \RX_DATA_reg[28] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.961
= Slack Time                  2495.894
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.895 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.436 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.528 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.717 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.806 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.976 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.068 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.225 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.388 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.502 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.668 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.710 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.677 | 
     | U1153                | C0 ^ -> Y v | AOI222X1 | 0.432 | 0.178 |   2.961 | 2498.855 | 
     | \RX_DATA_reg[28]     | D v         | DFFSXL   | 0.432 | 0.000 |   2.961 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.894 | 
     | \RX_DATA_reg[28] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.894 | 
     +---------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \RX_DATA_reg[30] /CK 
Endpoint:   \RX_DATA_reg[30] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.960
= Slack Time                  2495.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.896 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.438 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.529 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.719 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.807 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.978 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.070 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.227 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.390 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.504 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.670 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.816 | 2497.711 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.679 | 
     | U1150                | C0 ^ -> Y v | AOI222X1 | 0.431 | 0.176 |   2.960 | 2498.855 | 
     | \RX_DATA_reg[30]     | D v         | DFFSXL   | 0.431 | 0.000 |   2.960 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.896 | 
     | \RX_DATA_reg[30] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.896 | 
     +---------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \RX_DATA_reg[26] /CK 
Endpoint:   \RX_DATA_reg[26] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.959
= Slack Time                  2495.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.896 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.438 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.530 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.719 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.808 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.978 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.070 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.227 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.390 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.504 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.670 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.711 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.679 | 
     | U1155                | C0 ^ -> Y v | AOI222X1 | 0.431 | 0.176 |   2.959 | 2498.855 | 
     | \RX_DATA_reg[26]     | D v         | DFFSXL   | 0.431 | 0.000 |   2.959 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.896 | 
     | \RX_DATA_reg[26] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.896 | 
     +---------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \RX_DATA_reg[29] /CK 
Endpoint:   \RX_DATA_reg[29] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.958
= Slack Time                  2495.897
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.897 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.439 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.531 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.720 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.809 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.979 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.071 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.228 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.391 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.505 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.671 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.712 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.680 | 
     | U1152                | C0 ^ -> Y v | AOI222X1 | 0.430 | 0.175 |   2.958 | 2498.855 | 
     | \RX_DATA_reg[29]     | D v         | DFFSXL   | 0.430 | 0.000 |   2.958 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.897 | 
     | \RX_DATA_reg[29] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.897 | 
     +---------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \RX_DATA_reg[24] /CK 
Endpoint:   \RX_DATA_reg[24] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.958
= Slack Time                  2495.897
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.898 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.440 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.531 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.720 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.809 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.980 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.072 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.229 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.392 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.506 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.672 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.816 | 2497.713 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.681 | 
     | U1157                | C0 ^ -> Y v | AOI222X1 | 0.430 | 0.174 |   2.958 | 2498.855 | 
     | \RX_DATA_reg[24]     | D v         | DFFSXL   | 0.430 | 0.000 |   2.958 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.897 | 
     | \RX_DATA_reg[24] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.897 | 
     +---------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \RX_DATA_reg[25] /CK 
Endpoint:   \RX_DATA_reg[25] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.957
= Slack Time                  2495.898
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.899 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.441 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.532 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.721 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.810 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.981 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.073 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.230 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.393 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.507 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.673 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.816 | 2497.714 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.682 | 
     | U1156                | C0 ^ -> Y v | AOI222X1 | 0.430 | 0.174 |   2.957 | 2498.855 | 
     | \RX_DATA_reg[25]     | D v         | DFFSXL   | 0.430 | 0.000 |   2.957 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.898 | 
     | \RX_DATA_reg[25] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.898 | 
     +---------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \RX_DATA_reg[19] /CK 
Endpoint:   \RX_DATA_reg[19] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.956
= Slack Time                  2495.899
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.900 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.442 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.533 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.722 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.811 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.982 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.073 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.231 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.394 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.508 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.674 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.816 | 2497.715 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.683 | 
     | U1163                | C0 ^ -> Y v | AOI222X1 | 0.430 | 0.172 |   2.956 | 2498.855 | 
     | \RX_DATA_reg[19]     | D v         | DFFSXL   | 0.430 | 0.000 |   2.956 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.899 | 
     | \RX_DATA_reg[19] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.899 | 
     +---------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \RX_DATA_reg[21] /CK 
Endpoint:   \RX_DATA_reg[21] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.856
- Arrival Time                  2.955
= Slack Time                  2495.900
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.901 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.443 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.534 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.723 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.812 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.983 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.074 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.232 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.395 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.509 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.675 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.816 | 2497.716 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.684 | 
     | U1160                | C0 ^ -> Y v | AOI222X1 | 0.428 | 0.172 |   2.955 | 2498.856 | 
     | \RX_DATA_reg[21]     | D v         | DFFSXL   | 0.428 | 0.000 |   2.955 | 2498.856 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.900 | 
     | \RX_DATA_reg[21] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.900 | 
     +---------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \RX_DATA_reg[22] /CK 
Endpoint:   \RX_DATA_reg[22] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.955
= Slack Time                  2495.900
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.901 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.442 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.534 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.723 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.812 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.982 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.074 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.231 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.394 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.508 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.675 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.716 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.684 | 
     | U1159                | C0 ^ -> Y v | AOI222X1 | 0.429 | 0.172 |   2.955 | 2498.855 | 
     | \RX_DATA_reg[22]     | D v         | DFFSXL   | 0.429 | 0.000 |   2.955 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.900 | 
     | \RX_DATA_reg[22] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.900 | 
     +---------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \RX_DATA_reg[31] /CK 
Endpoint:   \RX_DATA_reg[31] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.856
- Arrival Time                  2.955
= Slack Time                  2495.901
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.901 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.443 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.534 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.724 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.812 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.983 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.075 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.232 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.395 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.509 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.675 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.716 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.684 | 
     | U1149                | C0 ^ -> Y v | AOI222X1 | 0.427 | 0.172 |   2.955 | 2498.856 | 
     | \RX_DATA_reg[31]     | D v         | DFFSXL   | 0.427 | 0.000 |   2.955 | 2498.856 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.901 | 
     | \RX_DATA_reg[31] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.901 | 
     +---------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \RX_DATA_reg[18] /CK 
Endpoint:   \RX_DATA_reg[18] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.953
= Slack Time                  2495.902
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.903 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.444 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.536 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.725 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.814 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.984 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.076 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.233 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.396 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.510 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.677 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.718 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.686 | 
     | U1164                | C0 ^ -> Y v | AOI222X1 | 0.429 | 0.170 |   2.953 | 2498.855 | 
     | \RX_DATA_reg[18]     | D v         | DFFSXL   | 0.429 | 0.000 |   2.953 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.902 | 
     | \RX_DATA_reg[18] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.902 | 
     +---------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \RX_DATA_reg[16] /CK 
Endpoint:   \RX_DATA_reg[16] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.952
= Slack Time                  2495.903
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.903 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.445 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.537 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.726 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.815 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.985 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.077 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.234 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.397 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.511 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.677 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.719 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.686 | 
     | U1166                | C0 ^ -> Y v | AOI222X1 | 0.429 | 0.169 |   2.952 | 2498.855 | 
     | \RX_DATA_reg[16]     | D v         | DFFSXL   | 0.429 | 0.000 |   2.952 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.903 | 
     | \RX_DATA_reg[16] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.903 | 
     +---------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \RX_DATA_reg[17] /CK 
Endpoint:   \RX_DATA_reg[17] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.856
- Arrival Time                  2.950
= Slack Time                  2495.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.906 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.448 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.539 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.728 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.817 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.988 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.079 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.237 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.399 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.513 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.680 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.816 | 2497.721 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.689 | 
     | U1165                | C0 ^ -> Y v | AOI222X1 | 0.427 | 0.167 |   2.950 | 2498.856 | 
     | \RX_DATA_reg[17]     | D v         | DFFSXL   | 0.427 | 0.000 |   2.950 | 2498.856 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.905 | 
     | \RX_DATA_reg[17] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.905 | 
     +---------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \RX_DATA_reg[15] /CK 
Endpoint:   \RX_DATA_reg[15] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.856
- Arrival Time                  2.949
= Slack Time                  2495.907
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.908 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.449 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.541 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.730 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.819 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.990 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.081 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.239 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.401 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.515 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.682 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.816 | 2497.723 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.691 | 
     | U1167                | C0 ^ -> Y v | AOI222X1 | 0.426 | 0.165 |   2.949 | 2498.856 | 
     | \RX_DATA_reg[15]     | D v         | DFFSXL   | 0.426 | 0.000 |   2.949 | 2498.856 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.907 | 
     | \RX_DATA_reg[15] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.907 | 
     +---------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \RX_DATA_reg[14] /CK 
Endpoint:   \RX_DATA_reg[14] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.856
- Arrival Time                  2.948
= Slack Time                  2495.908
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.909 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.450 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.542 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.731 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.820 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.990 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.082 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.240 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.402 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.516 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.683 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.816 | 2497.724 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.692 | 
     | U1168                | C0 ^ -> Y v | AOI222X1 | 0.427 | 0.164 |   2.948 | 2498.856 | 
     | \RX_DATA_reg[14]     | D v         | DFFSXL   | 0.427 | 0.000 |   2.948 | 2498.856 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.908 | 
     | \RX_DATA_reg[14] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.908 | 
     +---------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \RX_DATA_reg[9] /CK 
Endpoint:   \RX_DATA_reg[9] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.945
= Slack Time                  2495.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.911 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.453 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.544 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.733 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.822 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.993 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.084 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.242 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.405 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.519 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.685 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.726 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.694 | 
     | U1142                | C0 ^ -> Y v | AOI222X1 | 0.429 | 0.162 |   2.945 | 2498.855 | 
     | \RX_DATA_reg[9]      | D v         | DFFSXL   | 0.429 | 0.000 |   2.945 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                 |         |        |       |       |  Time   |   Time    | 
     |-----------------+---------+--------+-------+-------+---------+-----------| 
     |                 | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.911 | 
     | \RX_DATA_reg[9] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.911 | 
     +--------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \RX_DATA_reg[7] /CK 
Endpoint:   \RX_DATA_reg[7] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.944
= Slack Time                  2495.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.911 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.453 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.545 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.734 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.823 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.993 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.085 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.242 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.405 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.519 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.685 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.727 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.694 | 
     | U1144                | C0 ^ -> Y v | AOI222X1 | 0.429 | 0.161 |   2.944 | 2498.855 | 
     | \RX_DATA_reg[7]      | D v         | DFFSXL   | 0.429 | 0.000 |   2.944 | 2498.855 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                 |         |        |       |       |  Time   |   Time    | 
     |-----------------+---------+--------+-------+-------+---------+-----------| 
     |                 | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.911 | 
     | \RX_DATA_reg[7] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.911 | 
     +--------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \RX_DATA_reg[5] /CK 
Endpoint:   \RX_DATA_reg[5] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.856
- Arrival Time                  2.943
= Slack Time                  2495.912
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.913 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.455 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.546 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.735 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.824 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.995 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.086 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.244 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.406 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.521 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.687 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.816 | 2497.728 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.696 | 
     | U1146                | C0 ^ -> Y v | AOI222X1 | 0.428 | 0.160 |   2.943 | 2498.856 | 
     | \RX_DATA_reg[5]      | D v         | DFFSXL   | 0.428 | 0.000 |   2.943 | 2498.856 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                 |         |        |       |       |  Time   |   Time    | 
     |-----------------+---------+--------+-------+-------+---------+-----------| 
     |                 | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.912 | 
     | \RX_DATA_reg[5] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.912 | 
     +--------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \RX_DATA_reg[8] /CK 
Endpoint:   \RX_DATA_reg[8] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.856
- Arrival Time                  2.942
= Slack Time                  2495.914
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.914 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.456 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.548 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.737 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.826 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.996 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.088 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.245 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.408 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.522 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.688 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.729 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.697 | 
     | U1143                | C0 ^ -> Y v | AOI222X1 | 0.426 | 0.159 |   2.942 | 2498.856 | 
     | \RX_DATA_reg[8]      | D v         | DFFSXL   | 0.426 | 0.000 |   2.942 | 2498.856 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                 |         |        |       |       |  Time   |   Time    | 
     |-----------------+---------+--------+-------+-------+---------+-----------| 
     |                 | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.914 | 
     | \RX_DATA_reg[8] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.914 | 
     +--------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \RX_DATA_reg[4] /CK 
Endpoint:   \RX_DATA_reg[4] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.856
- Arrival Time                  2.942
= Slack Time                  2495.914
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.915 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.456 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.548 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.737 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.826 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2496.996 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.088 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.245 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.408 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.522 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.688 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.730 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.698 | 
     | U1147                | C0 ^ -> Y v | AOI222X1 | 0.426 | 0.158 |   2.942 | 2498.856 | 
     | \RX_DATA_reg[4]      | D v         | DFFSXL   | 0.426 | 0.000 |   2.942 | 2498.856 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                 |         |        |       |       |  Time   |   Time    | 
     |-----------------+---------+--------+-------+-------+---------+-----------| 
     |                 | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.914 | 
     | \RX_DATA_reg[4] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.914 | 
     +--------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \RX_DATA_reg[6] /CK 
Endpoint:   \RX_DATA_reg[6] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.856
- Arrival Time                  2.938
= Slack Time                  2495.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.919 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.460 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.552 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.741 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.830 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2497.000 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.092 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.250 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.412 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.526 | 
     | U1141                | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   1.774 | 2497.693 | 
     | U875                 | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   1.815 | 2497.734 | 
     | U784                 | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   2.783 | 2498.702 | 
     | U1145                | C0 ^ -> Y v | AOI222X1 | 0.426 | 0.155 |   2.938 | 2498.856 | 
     | \RX_DATA_reg[6]      | D v         | DFFSXL   | 0.426 | 0.000 |   2.938 | 2498.856 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                 |         |        |       |       |  Time   |   Time    | 
     |-----------------+---------+--------+-------+-------+---------+-----------| 
     |                 | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.918 | 
     | \RX_DATA_reg[6] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.918 | 
     +--------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \RX_DATA_reg[1] /CK 
Endpoint:   \RX_DATA_reg[1] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.862
- Arrival Time                  2.943
= Slack Time                  2495.920
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.920 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.461 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.633 | 2496.553 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.742 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.911 | 2496.831 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2497.001 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.093 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.250 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.413 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.527 | 
     | U877                 | C v -> Y v  | OR3XL    | 0.086 | 0.247 |   1.855 | 2497.775 | 
     | U874                 | A v -> Y ^  | INVX1    | 1.747 | 0.981 |   2.836 | 2498.755 | 
     | U1162                | B0 ^ -> Y v | AOI222X1 | 0.388 | 0.107 |   2.943 | 2498.862 | 
     | \RX_DATA_reg[1]      | D v         | DFFSXL   | 0.388 | 0.000 |   2.943 | 2498.862 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                 |         |        |       |       |  Time   |   Time    | 
     |-----------------+---------+--------+-------+-------+---------+-----------| 
     |                 | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.920 | 
     | \RX_DATA_reg[1] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.920 | 
     +--------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \RX_DATA_reg[0] /CK 
Endpoint:   \RX_DATA_reg[0] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.137
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.863
- Arrival Time                  2.941
= Slack Time                  2495.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.921 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.463 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.633 | 2496.555 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.744 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.911 | 2496.833 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2497.003 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.095 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.252 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.415 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.529 | 
     | U877                 | C v -> Y v  | OR3XL    | 0.086 | 0.247 |   1.855 | 2497.777 | 
     | U874                 | A v -> Y ^  | INVX1    | 1.747 | 0.981 |   2.836 | 2498.757 | 
     | U1173                | B0 ^ -> Y v | AOI222X1 | 0.387 | 0.105 |   2.941 | 2498.863 | 
     | \RX_DATA_reg[0]      | D v         | DFFSXL   | 0.387 | 0.000 |   2.941 | 2498.863 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                 |         |        |       |       |  Time   |   Time    | 
     |-----------------+---------+--------+-------+-------+---------+-----------| 
     |                 | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.921 | 
     | \RX_DATA_reg[0] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.921 | 
     +--------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \RX_DATA_reg[11] /CK 
Endpoint:   \RX_DATA_reg[11] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.132
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.868
- Arrival Time                  2.905
= Slack Time                  2495.964
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.964 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.506 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.633 | 2496.597 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.786 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.911 | 2496.875 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2497.046 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.137 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.295 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.458 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.572 | 
     | U877                 | C v -> Y v  | OR3XL    | 0.086 | 0.247 |   1.855 | 2497.819 | 
     | U874                 | A v -> Y ^  | INVX1    | 1.747 | 0.981 |   2.836 | 2498.800 | 
     | U1171                | B1 ^ -> Y v | AOI222X1 | 0.351 | 0.069 |   2.905 | 2498.868 | 
     | \RX_DATA_reg[11]     | D v         | DFFSXL   | 0.351 | 0.000 |   2.905 | 2498.868 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.964 | 
     | \RX_DATA_reg[11] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.964 | 
     +---------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \RX_DATA_reg[10] /CK 
Endpoint:   \RX_DATA_reg[10] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[3] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.869
- Arrival Time                  2.897
= Slack Time                  2495.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |             |          |       |       |  Time   |   Time   | 
     |----------------------+-------------+----------+-------+-------+---------+----------| 
     |                      | CLKIN ^     |          | 1.000 |       |   0.000 | 2495.972 | 
     | \bit_position_reg[3] | CK ^ -> Q ^ | DFFSX1   | 0.347 | 0.542 |   0.542 | 2496.514 | 
     | U978                 | C ^ -> Y v  | NAND3X1  | 0.141 | 0.092 |   0.634 | 2496.606 | 
     | U900                 | A v -> Y ^  | INVX1    | 0.270 | 0.189 |   0.823 | 2496.795 | 
     | U888                 | B ^ -> Y v  | NAND2X1  | 0.127 | 0.089 |   0.912 | 2496.884 | 
     | U887                 | A v -> Y ^  | INVX1    | 0.242 | 0.171 |   1.082 | 2497.054 | 
     | U1052                | B1 ^ -> Y v | AOI22X1  | 0.164 | 0.092 |   1.174 | 2497.146 | 
     | U1053                | AN v -> Y v | NAND2BX1 | 0.085 | 0.157 |   1.331 | 2497.303 | 
     | U881                 | B v -> Y ^  | NOR2X1   | 0.236 | 0.163 |   1.494 | 2497.466 | 
     | U878                 | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   1.608 | 2497.580 | 
     | U877                 | C v -> Y v  | OR3XL    | 0.086 | 0.247 |   1.855 | 2497.828 | 
     | U874                 | A v -> Y ^  | INVX1    | 1.747 | 0.981 |   2.836 | 2498.808 | 
     | U1172                | B1 ^ -> Y v | AOI222X1 | 0.346 | 0.061 |   2.897 | 2498.869 | 
     | \RX_DATA_reg[10]     | D v         | DFFSXL   | 0.346 | 0.000 |   2.897 | 2498.869 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.972 | 
     | \RX_DATA_reg[10] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.972 | 
     +---------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \DATA_reg[13] /CK 
Endpoint:   \DATA_reg[13] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[0] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.132
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.868
- Arrival Time                  2.870
= Slack Time                  2495.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |  -0.000 | 2495.997 | 
     | \bus_state_reg[0] | CK ^ -> QN v | DFFSXL   | 0.308 | 0.549 |   0.549 | 2496.547 | 
     | U924              | C v -> Y ^   | NAND3X1  | 0.171 | 0.173 |   0.722 | 2496.720 | 
     | U912              | B ^ -> Y v   | NOR2X1   | 0.284 | 0.167 |   0.889 | 2496.887 | 
     | U899              | A v -> Y ^   | INVX1    | 0.578 | 0.399 |   1.289 | 2497.286 | 
     | U979              | C ^ -> Y v   | NOR3X1   | 0.194 | 0.135 |   1.423 | 2497.421 | 
     | U981              | B0 v -> Y ^  | AOI211X1 | 0.285 | 0.200 |   1.624 | 2497.621 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.108 | 0.066 |   1.690 | 2497.688 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.172 | 0.132 |   1.822 | 2497.819 | 
     | U884              | C0 ^ -> Y v  | OAI221XL | 0.243 | 0.107 |   1.928 | 2497.926 | 
     | U882              | A v -> Y ^   | INVX1    | 1.342 | 0.802 |   2.730 | 2498.727 | 
     | U754              | B0 ^ -> Y v  | AOI22XL  | 0.353 | 0.141 |   2.870 | 2498.868 | 
     | \DATA_reg[13]     | D v          | DFFSXL   | 0.353 | 0.000 |   2.870 | 2498.868 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.998 | 
     | \DATA_reg[13] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.998 | 
     +------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \DATA_reg[21] /CK 
Endpoint:   \DATA_reg[21] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[0] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.869
- Arrival Time                  2.870
= Slack Time                  2495.999
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2495.999 | 
     | \bus_state_reg[0] | CK ^ -> QN v | DFFSXL   | 0.308 | 0.549 |   0.549 | 2496.548 | 
     | U924              | C v -> Y ^   | NAND3X1  | 0.171 | 0.173 |   0.723 | 2496.721 | 
     | U912              | B ^ -> Y v   | NOR2X1   | 0.284 | 0.167 |   0.889 | 2496.888 | 
     | U899              | A v -> Y ^   | INVX1    | 0.578 | 0.399 |   1.289 | 2497.288 | 
     | U979              | C ^ -> Y v   | NOR3X1   | 0.194 | 0.135 |   1.424 | 2497.422 | 
     | U981              | B0 v -> Y ^  | AOI211X1 | 0.285 | 0.200 |   1.624 | 2497.623 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.108 | 0.066 |   1.690 | 2497.689 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.172 | 0.132 |   1.822 | 2497.821 | 
     | U884              | C0 ^ -> Y v  | OAI221XL | 0.243 | 0.107 |   1.928 | 2497.927 | 
     | U882              | A v -> Y ^   | INVX1    | 1.342 | 0.802 |   2.730 | 2498.729 | 
     | U764              | B0 ^ -> Y v  | AOI22XL  | 0.350 | 0.140 |   2.870 | 2498.869 | 
     | \DATA_reg[21]     | D v          | DFFSXL   | 0.350 | 0.000 |   2.870 | 2498.869 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2495.999 | 
     | \DATA_reg[21] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2495.999 | 
     +------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \DATA_reg[14] /CK 
Endpoint:   \DATA_reg[14] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[0] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.869
- Arrival Time                  2.867
= Slack Time                  2496.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.001 | 
     | \bus_state_reg[0] | CK ^ -> QN v | DFFSXL   | 0.308 | 0.549 |   0.549 | 2496.551 | 
     | U924              | C v -> Y ^   | NAND3X1  | 0.171 | 0.173 |   0.723 | 2496.724 | 
     | U912              | B ^ -> Y v   | NOR2X1   | 0.284 | 0.167 |   0.889 | 2496.891 | 
     | U899              | A v -> Y ^   | INVX1    | 0.578 | 0.399 |   1.289 | 2497.290 | 
     | U979              | C ^ -> Y v   | NOR3X1   | 0.194 | 0.135 |   1.424 | 2497.425 | 
     | U981              | B0 v -> Y ^  | AOI211X1 | 0.285 | 0.200 |   1.624 | 2497.625 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.108 | 0.066 |   1.690 | 2497.692 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.172 | 0.132 |   1.822 | 2497.823 | 
     | U884              | C0 ^ -> Y v  | OAI221XL | 0.243 | 0.107 |   1.928 | 2497.930 | 
     | U882              | A v -> Y ^   | INVX1    | 1.342 | 0.802 |   2.730 | 2498.731 | 
     | U775              | B0 ^ -> Y v  | AOI22XL  | 0.350 | 0.137 |   2.867 | 2498.869 | 
     | \DATA_reg[14]     | D v          | DFFSXL   | 0.350 | 0.000 |   2.867 | 2498.869 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.001 | 
     | \DATA_reg[14] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.001 | 
     +------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \DATA_reg[5] /CK 
Endpoint:   \DATA_reg[5] /D       (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[0] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.869
- Arrival Time                  2.866
= Slack Time                  2496.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |  -0.000 | 2496.002 | 
     | \bus_state_reg[0] | CK ^ -> QN v | DFFSXL   | 0.308 | 0.549 |   0.549 | 2496.552 | 
     | U924              | C v -> Y ^   | NAND3X1  | 0.171 | 0.173 |   0.722 | 2496.725 | 
     | U912              | B ^ -> Y v   | NOR2X1   | 0.284 | 0.167 |   0.889 | 2496.892 | 
     | U899              | A v -> Y ^   | INVX1    | 0.578 | 0.399 |   1.289 | 2497.291 | 
     | U979              | C ^ -> Y v   | NOR3X1   | 0.194 | 0.135 |   1.423 | 2497.426 | 
     | U981              | B0 v -> Y ^  | AOI211X1 | 0.285 | 0.200 |   1.624 | 2497.626 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.108 | 0.066 |   1.690 | 2497.692 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.172 | 0.132 |   1.822 | 2497.824 | 
     | U884              | C0 ^ -> Y v  | OAI221XL | 0.243 | 0.107 |   1.928 | 2497.930 | 
     | U882              | A v -> Y ^   | INVX1    | 1.342 | 0.802 |   2.730 | 2498.732 | 
     | U750              | B0 ^ -> Y v  | AOI22XL  | 0.349 | 0.136 |   2.866 | 2498.869 | 
     | \DATA_reg[5]      | D v          | DFFSXL   | 0.349 | 0.000 |   2.866 | 2498.869 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.002 | 
     | \DATA_reg[5] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.002 | 
     +-----------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \DATA_reg[11] /CK 
Endpoint:   \DATA_reg[11] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[0] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.869
- Arrival Time                  2.864
= Slack Time                  2496.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |  -0.000 | 2496.004 | 
     | \bus_state_reg[0] | CK ^ -> QN v | DFFSXL   | 0.308 | 0.549 |   0.549 | 2496.554 | 
     | U924              | C v -> Y ^   | NAND3X1  | 0.171 | 0.173 |   0.722 | 2496.727 | 
     | U912              | B ^ -> Y v   | NOR2X1   | 0.284 | 0.167 |   0.889 | 2496.894 | 
     | U899              | A v -> Y ^   | INVX1    | 0.578 | 0.399 |   1.289 | 2497.293 | 
     | U979              | C ^ -> Y v   | NOR3X1   | 0.194 | 0.135 |   1.423 | 2497.428 | 
     | U981              | B0 v -> Y ^  | AOI211X1 | 0.285 | 0.200 |   1.624 | 2497.628 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.108 | 0.066 |   1.690 | 2497.695 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.172 | 0.132 |   1.822 | 2497.826 | 
     | U884              | C0 ^ -> Y v  | OAI221XL | 0.243 | 0.107 |   1.928 | 2497.933 | 
     | U882              | A v -> Y ^   | INVX1    | 1.342 | 0.802 |   2.730 | 2498.734 | 
     | U767              | B0 ^ -> Y v  | AOI22XL  | 0.347 | 0.134 |   2.864 | 2498.869 | 
     | \DATA_reg[11]     | D v          | DFFSXL   | 0.347 | 0.000 |   2.864 | 2498.869 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.005 | 
     | \DATA_reg[11] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.005 | 
     +------------------------------------------------------------------------+ 

