// Seed: 30891606
module module_0 (
    output logic id_0,
    output logic id_1,
    output logic id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input id_8,
    input id_9,
    output id_10,
    input logic id_11,
    input id_12
);
  type_19(
      1, 1 - 1, 1
  );
  assign id_1 = ~id_6 & id_8;
  type_20(
      id_0, 1, id_4
  );
endmodule
