// Seed: 2706812892
`define pp_1 0
module module_0 (
    input id_1,
    output logic id_2
);
  assign id_2 = 1'h0;
  reg id_3;
  reg id_4;
  type_15(
      id_2, id_2, 1
  );
  function id_5(integer id_6);
    id_2 = 1'd0;
  endfunction
  reg id_7;
  assign id_7 = id_4;
  reg id_8;
  always @(1 + 1 or id_4) begin
    id_7 <= id_3;
    id_3 <= 1;
    if ((id_5)) id_7 = id_2 / 1 - 1;
  end
  type_18(
      id_7, id_1, 1
  );
  logic id_9, id_10 = 1;
  logic id_11;
  assign id_9 = id_2;
  assign id_8 = id_3;
  timeprecision 1ps;
endmodule
