#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Sep 15 21:18:05 2019
# Process ID: 11701
# Current directory: /home/boristeo/projects/uart
# Command line: vivado -mode tcl
# Log file: /home/boristeo/projects/uart/vivado.log
# Journal file: /home/boristeo/projects/uart/vivado.jou
#-----------------------------------------------------------
source build.tcl 
# set PART "xc7z010clg400-1"
# set OUTDIR "out"
# set SRCDIR "src"
# set XDCDIR "xdc"
# read_verilog $SRCDIR/top.v
# read_xdc $XDCDIR/zybo.xdc
# synth_design -top top -part $PART
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11734 
ERROR: [Synth 8-2715] syntax error near else [/home/boristeo/projects/uart/src/top.v:32]
INFO: [Synth 8-2350] module top ignored due to previous errors [/home/boristeo/projects/uart/src/top.v:3]
Failed to read verilog '/home/boristeo/projects/uart/src/top.v'
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
source build.tcl
# set PART "xc7z010clg400-1"
# set OUTDIR "out"
# set SRCDIR "src"
# set XDCDIR "xdc"
# read_verilog $SRCDIR/top.v
WARNING: [filemgmt 56-12] File '/home/boristeo/projects/uart/src/top.v' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc $XDCDIR/zybo.xdc
WARNING: [filemgmt 56-128] File '/home/boristeo/projects/uart/xdc/zybo.xdc' is already in the project and will not be added again
# synth_design -top top -part $PART
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1647.059 ; gain = 0.000 ; free physical = 10157 ; free virtual = 14746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/boristeo/projects/uart/src/top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [/home/boristeo/projects/uart/src/top.v:3]
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.027 ; gain = 24.969 ; free physical = 10185 ; free virtual = 14774
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.840 ; gain = 46.781 ; free physical = 10184 ; free virtual = 14773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.840 ; gain = 46.781 ; free physical = 10184 ; free virtual = 14773
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/boristeo/projects/uart/xdc/zybo.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/boristeo/projects/uart/xdc/zybo.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/boristeo/projects/uart/xdc/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1810.480 ; gain = 0.000 ; free physical = 10087 ; free virtual = 14677
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1810.480 ; gain = 0.000 ; free physical = 10087 ; free virtual = 14677
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1810.480 ; gain = 163.422 ; free physical = 10157 ; free virtual = 14746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1810.480 ; gain = 163.422 ; free physical = 10157 ; free virtual = 14746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1810.480 ; gain = 163.422 ; free physical = 10156 ; free virtual = 14749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1810.480 ; gain = 163.422 ; free physical = 10141 ; free virtual = 14737
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1810.480 ; gain = 163.422 ; free physical = 10191 ; free virtual = 14699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1810.480 ; gain = 163.422 ; free physical = 10045 ; free virtual = 14548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1818.488 ; gain = 171.430 ; free physical = 10037 ; free virtual = 14546
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1818.488 ; gain = 171.430 ; free physical = 10037 ; free virtual = 14545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.457 ; gain = 175.398 ; free physical = 10099 ; free virtual = 14602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.457 ; gain = 175.398 ; free physical = 10099 ; free virtual = 14602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.457 ; gain = 175.398 ; free physical = 10094 ; free virtual = 14602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.457 ; gain = 175.398 ; free physical = 10094 ; free virtual = 14602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.457 ; gain = 175.398 ; free physical = 10094 ; free virtual = 14602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.457 ; gain = 175.398 ; free physical = 10094 ; free virtual = 14602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |    11|
|6     |LUT5   |     4|
|7     |LUT6   |     1|
|8     |FDRE   |    37|
|9     |FDSE   |     1|
|10    |IBUF   |     2|
|11    |OBUF   |     1|
|12    |OBUFT  |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    71|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.457 ; gain = 175.398 ; free physical = 10094 ; free virtual = 14602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1822.457 ; gain = 58.758 ; free physical = 10145 ; free virtual = 14653
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1822.457 ; gain = 175.398 ; free physical = 10145 ; free virtual = 14653
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/boristeo/projects/uart/xdc/zybo.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/boristeo/projects/uart/xdc/zybo.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.270 ; gain = 0.000 ; free physical = 10025 ; free virtual = 14528
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1844.270 ; gain = 197.211 ; free physical = 10123 ; free virtual = 14626
# write_checkpoint -force $OUTDIR/post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.270 ; gain = 0.000 ; free physical = 10123 ; free virtual = 14626
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1885.191 ; gain = 8.906 ; free physical = 10121 ; free virtual = 14626
INFO: [Common 17-1381] The checkpoint '/home/boristeo/projects/uart/out/post_synth.dcp' has been generated.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1897.066 ; gain = 11.875 ; free physical = 10148 ; free virtual = 14651

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 179cb9257

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2135.027 ; gain = 237.961 ; free physical = 9866 ; free virtual = 14368

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 179cb9257

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2228.996 ; gain = 0.000 ; free physical = 9762 ; free virtual = 14265
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 179cb9257

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2228.996 ; gain = 0.000 ; free physical = 9762 ; free virtual = 14264
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 191866298

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2228.996 ; gain = 0.000 ; free physical = 9762 ; free virtual = 14264
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 191866298

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2228.996 ; gain = 0.000 ; free physical = 9762 ; free virtual = 14264
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 191866298

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2228.996 ; gain = 0.000 ; free physical = 9762 ; free virtual = 14264
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 191866298

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2228.996 ; gain = 0.000 ; free physical = 9762 ; free virtual = 14264
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.996 ; gain = 0.000 ; free physical = 9762 ; free virtual = 14264
Ending Logic Optimization Task | Checksum: 1ba037c0f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2228.996 ; gain = 0.000 ; free physical = 9762 ; free virtual = 14264

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ba037c0f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2228.996 ; gain = 0.000 ; free physical = 9762 ; free virtual = 14264

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ba037c0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.996 ; gain = 0.000 ; free physical = 9762 ; free virtual = 14264

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.996 ; gain = 0.000 ; free physical = 9762 ; free virtual = 14264
Ending Netlist Obfuscation Task | Checksum: 1ba037c0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.996 ; gain = 0.000 ; free physical = 9762 ; free virtual = 14264
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2228.996 ; gain = 343.805 ; free physical = 9762 ; free virtual = 14264
# write_checkpoint -force $OUTDIR/post_opt.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.996 ; gain = 0.000 ; free physical = 9762 ; free virtual = 14264
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2261.012 ; gain = 0.000 ; free physical = 9760 ; free virtual = 14264
INFO: [Common 17-1381] The checkpoint '/home/boristeo/projects/uart/out/post_opt.dcp' has been generated.
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.012 ; gain = 0.000 ; free physical = 9755 ; free virtual = 14258
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f43db254

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2261.012 ; gain = 0.000 ; free physical = 9755 ; free virtual = 14258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.012 ; gain = 0.000 ; free physical = 9755 ; free virtual = 14258

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3dafc745

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2261.012 ; gain = 0.000 ; free physical = 9744 ; free virtual = 14246

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 519b6af5

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2263.980 ; gain = 2.969 ; free physical = 9755 ; free virtual = 14257

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 519b6af5

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2263.980 ; gain = 2.969 ; free physical = 9755 ; free virtual = 14257
Phase 1 Placer Initialization | Checksum: 519b6af5

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2263.980 ; gain = 2.969 ; free physical = 9755 ; free virtual = 14257

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 907ddcbc

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2263.980 ; gain = 2.969 ; free physical = 9755 ; free virtual = 14257

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.980 ; gain = 0.000 ; free physical = 9755 ; free virtual = 14257

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 8f87cddb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2263.980 ; gain = 2.969 ; free physical = 9755 ; free virtual = 14257
Phase 2.2 Global Placement Core | Checksum: e320eef1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2263.980 ; gain = 2.969 ; free physical = 9755 ; free virtual = 14257
Phase 2 Global Placement | Checksum: e320eef1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2263.980 ; gain = 2.969 ; free physical = 9755 ; free virtual = 14257

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 137dfdf44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2263.980 ; gain = 2.969 ; free physical = 9755 ; free virtual = 14257

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bda06344

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2263.980 ; gain = 2.969 ; free physical = 9755 ; free virtual = 14257

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 191cac1b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2263.980 ; gain = 2.969 ; free physical = 9755 ; free virtual = 14257

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 191cac1b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2263.980 ; gain = 2.969 ; free physical = 9755 ; free virtual = 14257

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 187fe124e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2264.984 ; gain = 3.973 ; free physical = 9753 ; free virtual = 14256

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 136efa463

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2264.984 ; gain = 3.973 ; free physical = 9753 ; free virtual = 14256

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 136efa463

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2264.984 ; gain = 3.973 ; free physical = 9753 ; free virtual = 14256
Phase 3 Detail Placement | Checksum: 136efa463

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2264.984 ; gain = 3.973 ; free physical = 9753 ; free virtual = 14256

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11633b670

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11633b670

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2264.984 ; gain = 3.973 ; free physical = 9753 ; free virtual = 14256
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.917. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a4b1ba89

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2264.984 ; gain = 3.973 ; free physical = 9752 ; free virtual = 14255
Phase 4.1 Post Commit Optimization | Checksum: a4b1ba89

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2264.984 ; gain = 3.973 ; free physical = 9752 ; free virtual = 14255

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a4b1ba89

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2264.984 ; gain = 3.973 ; free physical = 9752 ; free virtual = 14255

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a4b1ba89

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2264.984 ; gain = 3.973 ; free physical = 9752 ; free virtual = 14255

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.984 ; gain = 0.000 ; free physical = 9752 ; free virtual = 14255
Phase 4.4 Final Placement Cleanup | Checksum: 9b9889ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2264.984 ; gain = 3.973 ; free physical = 9752 ; free virtual = 14255
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9b9889ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2264.984 ; gain = 3.973 ; free physical = 9752 ; free virtual = 14255
Ending Placer Task | Checksum: 8e3c5fb7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2264.984 ; gain = 3.973 ; free physical = 9752 ; free virtual = 14255
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# write_checkpoint -force $OUTDIR/post_place.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.984 ; gain = 0.000 ; free physical = 9753 ; free virtual = 14257
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2267.953 ; gain = 2.969 ; free physical = 9753 ; free virtual = 14257
INFO: [Common 17-1381] The checkpoint '/home/boristeo/projects/uart/out/post_place.dcp' has been generated.
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 5ac87276 ConstDB: 0 ShapeSum: 3373ed41 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b3feeb1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2317.645 ; gain = 13.004 ; free physical = 9677 ; free virtual = 14180
Post Restoration Checksum: NetGraph: d55ddd5a NumContArr: dea10dc0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b3feeb1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2334.641 ; gain = 30.000 ; free physical = 9655 ; free virtual = 14157

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b3feeb1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2348.641 ; gain = 44.000 ; free physical = 9638 ; free virtual = 14141

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b3feeb1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2348.641 ; gain = 44.000 ; free physical = 9638 ; free virtual = 14141
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1744f69af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.648 ; gain = 51.008 ; free physical = 9633 ; free virtual = 14135
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.862  | TNS=0.000  | WHS=0.000  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 163903e7d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.648 ; gain = 51.008 ; free physical = 9633 ; free virtual = 14135

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000422297 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 57
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 56
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1575441f6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9635 ; free virtual = 14138

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.992  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fb0fd270

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9635 ; free virtual = 14138
Phase 4 Rip-up And Reroute | Checksum: 1fb0fd270

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9635 ; free virtual = 14138

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fb0fd270

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9635 ; free virtual = 14138

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fb0fd270

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9635 ; free virtual = 14138
Phase 5 Delay and Skew Optimization | Checksum: 1fb0fd270

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9635 ; free virtual = 14138

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1389cdeda

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9635 ; free virtual = 14138
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.145  | TNS=0.000  | WHS=0.301  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1389cdeda

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9635 ; free virtual = 14138
Phase 6 Post Hold Fix | Checksum: 1389cdeda

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9635 ; free virtual = 14138

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0191441 %
  Global Horizontal Routing Utilization  = 0.0252757 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f1193f7e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9635 ; free virtual = 14138

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f1193f7e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9634 ; free virtual = 14137

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23a007ee5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9634 ; free virtual = 14137

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.145  | TNS=0.000  | WHS=0.301  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23a007ee5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9634 ; free virtual = 14137
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.652 ; gain = 54.012 ; free physical = 9649 ; free virtual = 14152

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2358.652 ; gain = 90.699 ; free physical = 9649 ; free virtual = 14152
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $OUTDIR/post_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.652 ; gain = 0.000 ; free physical = 9649 ; free virtual = 14152
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2370.527 ; gain = 11.875 ; free physical = 9648 ; free virtual = 14153
INFO: [Common 17-1381] The checkpoint '/home/boristeo/projects/uart/out/post_route.dcp' has been generated.
# write_debug_probes -force $OUTDIR/debug.ltx
INFO: [Chipscope 16-244] No debug cores were found in this design.
# write_bitstream -force $OUTDIR/a.bit
Command: write_bitstream -force out/a.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 1 out of 6 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: btn.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 1 out of 6 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: btn.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2447.414 ; gain = 76.887 ; free physical = 9648 ; free virtual = 14151
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

    while executing
"write_bitstream -force $OUTDIR/a.bit"
    (file "build.tcl" line 22)
source build.tcl
# set PART "xc7z010clg400-1"
# set OUTDIR "out"
# set SRCDIR "src"
# set XDCDIR "xdc"
# read_verilog $SRCDIR/top.v
WARNING: [filemgmt 56-12] File '/home/boristeo/projects/uart/src/top.v' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc $XDCDIR/zybo.xdc
WARNING: [filemgmt 56-128] File '/home/boristeo/projects/uart/xdc/zybo.xdc' is already in the project and will not be added again
Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/boristeo/projects/uart/xdc/zybo.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/boristeo/projects/uart/xdc/zybo.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
# synth_design -top top -part $PART
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12225 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2447.414 ; gain = 0.000 ; free physical = 9629 ; free virtual = 14132
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
1
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'source' was cancelled
source build.tcl
# set PART "xc7z010clg400-1"
# set OUTDIR "out"
# set SRCDIR "src"
# set XDCDIR "xdc"
# read_verilog $SRCDIR/top.v
WARNING: [filemgmt 56-12] File '/home/boristeo/projects/uart/src/top.v' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc $XDCDIR/zybo.xdc
WARNING: [filemgmt 56-128] File '/home/boristeo/projects/uart/xdc/zybo.xdc' is already in the project and will not be added again
Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/boristeo/projects/uart/xdc/zybo.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/boristeo/projects/uart/xdc/zybo.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/boristeo/projects/uart/xdc/zybo.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/boristeo/projects/uart/xdc/zybo.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/boristeo/projects/uart/xdc/zybo.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/boristeo/projects/uart/xdc/zybo.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/boristeo/projects/uart/xdc/zybo.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/boristeo/projects/uart/xdc/zybo.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
# synth_design -top top -part $PART
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2447.414 ; gain = 0.000 ; free physical = 9639 ; free virtual = 14142
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/boristeo/projects/uart/src/top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [/home/boristeo/projects/uart/src/top.v:3]
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port btn[3]
WARNING: [Synth 8-3331] design top has unconnected port btn[2]
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2447.414 ; gain = 0.000 ; free physical = 9667 ; free virtual = 14170
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2453.246 ; gain = 5.832 ; free physical = 9667 ; free virtual = 14170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2453.246 ; gain = 5.832 ; free physical = 9667 ; free virtual = 14170
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
Finished Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/boristeo/projects/uart/xdc/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.996 ; gain = 0.000 ; free physical = 9591 ; free virtual = 14094
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.996 ; gain = 0.000 ; free physical = 9591 ; free virtual = 14094
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9657 ; free virtual = 14160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9657 ; free virtual = 14160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9657 ; free virtual = 14160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9651 ; free virtual = 14154
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port btn[3]
WARNING: [Synth 8-3331] design top has unconnected port btn[2]
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9653 ; free virtual = 14156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9600 ; free virtual = 14103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9597 ; free virtual = 14100
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9597 ; free virtual = 14099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9597 ; free virtual = 14100
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9597 ; free virtual = 14100
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9597 ; free virtual = 14100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9597 ; free virtual = 14100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9597 ; free virtual = 14100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9597 ; free virtual = 14100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |IBUF   |     2|
|4     |LUT1   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |    11|
|7     |LUT5   |     4|
|8     |LUT6   |     1|
|9     |OBUF   |     1|
|10    |OBUFT  |     3|
|11    |FDRE   |    37|
|12    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    71|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2525.996 ; gain = 78.582 ; free physical = 9597 ; free virtual = 14100
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2525.996 ; gain = 5.832 ; free physical = 9652 ; free virtual = 14155
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2526.004 ; gain = 78.582 ; free physical = 9652 ; free virtual = 14155
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
Finished Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2526.004 ; gain = 78.590 ; free physical = 9830 ; free virtual = 14332
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $OUTDIR/post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9830 ; free virtual = 14332
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9827 ; free virtual = 14331
INFO: [Common 17-1381] The checkpoint '/home/boristeo/projects/uart/out/post_synth.dcp' has been generated.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9829 ; free virtual = 14332

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a9b4ae9d

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9829 ; free virtual = 14332

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a9b4ae9d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a9b4ae9d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17667c91a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17667c91a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17667c91a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17667c91a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252
Ending Logic Optimization Task | Checksum: 166c6f5ee

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 166c6f5ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 166c6f5ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252
Ending Netlist Obfuscation Task | Checksum: 166c6f5ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $OUTDIR/post_opt.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.004 ; gain = 0.000 ; free physical = 9749 ; free virtual = 14252
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9747 ; free virtual = 14251
INFO: [Common 17-1381] The checkpoint '/home/boristeo/projects/uart/out/post_opt.dcp' has been generated.
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9745 ; free virtual = 14248
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11085bc55

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9745 ; free virtual = 14248
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9745 ; free virtual = 14248

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1103b5b35

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fe311a75

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9744 ; free virtual = 14247

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fe311a75

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9744 ; free virtual = 14247
Phase 1 Placer Initialization | Checksum: 1fe311a75

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9744 ; free virtual = 14247

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 136fbb6fd

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9743 ; free virtual = 14246

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9742 ; free virtual = 14245

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 14ccb25cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9742 ; free virtual = 14245
Phase 2.2 Global Placement Core | Checksum: 1fb2f6f86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9742 ; free virtual = 14245
Phase 2 Global Placement | Checksum: 1fb2f6f86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9742 ; free virtual = 14245

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c5f07f37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9742 ; free virtual = 14245

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 171a00604

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9742 ; free virtual = 14245

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a09e0a93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9742 ; free virtual = 14245

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a09e0a93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9742 ; free virtual = 14245

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f2fc7b1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9741 ; free virtual = 14244

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 103e7090a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9741 ; free virtual = 14244

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 103e7090a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9741 ; free virtual = 14244
Phase 3 Detail Placement | Checksum: 103e7090a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9741 ; free virtual = 14244

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a3231b0d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: a3231b0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14244
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.916. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a0d9e4d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14244
Phase 4.1 Post Commit Optimization | Checksum: a0d9e4d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14244

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a0d9e4d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14244

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a0d9e4d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14244

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14244
Phase 4.4 Final Placement Cleanup | Checksum: 97c0b449

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14244
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 97c0b449

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14244
Ending Placer Task | Checksum: 3d3982eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14244
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $OUTDIR/post_place.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14244
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2534.000 ; gain = 0.000 ; free physical = 9739 ; free virtual = 14244
INFO: [Common 17-1381] The checkpoint '/home/boristeo/projects/uart/out/post_place.dcp' has been generated.
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9c595aa ConstDB: 0 ShapeSum: 3373ed41 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ab790c88

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9699 ; free virtual = 14202
Post Restoration Checksum: NetGraph: 8736ab9b NumContArr: 244260ed Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ab790c88

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9675 ; free virtual = 14178

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ab790c88

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9659 ; free virtual = 14162

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ab790c88

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9659 ; free virtual = 14162
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1814341d3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9654 ; free virtual = 14157
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.861  | TNS=0.000  | WHS=-0.001 | THS=-0.002 |

Phase 2 Router Initialization | Checksum: 103ee1df4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9654 ; free virtual = 14157

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000422297 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 57
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 56
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a4542a77

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9656 ; free virtual = 14160

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.943  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e7b18837

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9656 ; free virtual = 14160
Phase 4 Rip-up And Reroute | Checksum: e7b18837

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9656 ; free virtual = 14160

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: e7b18837

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9656 ; free virtual = 14160

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e7b18837

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9656 ; free virtual = 14160
Phase 5 Delay and Skew Optimization | Checksum: e7b18837

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9656 ; free virtual = 14160

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 149563a54

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9656 ; free virtual = 14160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.096  | TNS=0.000  | WHS=0.248  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 149563a54

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9656 ; free virtual = 14160
Phase 6 Post Hold Fix | Checksum: 149563a54

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9656 ; free virtual = 14160

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0140766 %
  Global Horizontal Routing Utilization  = 0.00643382 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: dff57dad

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9656 ; free virtual = 14160

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dff57dad

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9656 ; free virtual = 14159

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f33ebee4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9656 ; free virtual = 14159

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.096  | TNS=0.000  | WHS=0.248  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f33ebee4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9656 ; free virtual = 14159
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9670 ; free virtual = 14173

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2542.004 ; gain = 8.004 ; free physical = 9670 ; free virtual = 14173
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $OUTDIR/post_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.004 ; gain = 0.000 ; free physical = 9670 ; free virtual = 14173
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2542.004 ; gain = 0.000 ; free physical = 9670 ; free virtual = 14174
INFO: [Common 17-1381] The checkpoint '/home/boristeo/projects/uart/out/post_route.dcp' has been generated.
# write_debug_probes -force $OUTDIR/debug.ltx
INFO: [Chipscope 16-244] No debug cores were found in this design.
# write_bitstream -force $OUTDIR/a.bit
Command: write_bitstream -force out/a.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream out/a.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/boristeo/projects/uart/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Sep 15 21:34:07 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2730.762 ; gain = 188.758 ; free physical = 9656 ; free virtual = 14159
out/a.bit
source build.tcl
# set PART "xc7z010clg400-1"
# set OUTDIR "out"
# set SRCDIR "src"
# set XDCDIR "xdc"
# read_verilog $SRCDIR/top.v
WARNING: [filemgmt 56-12] File '/home/boristeo/projects/uart/src/top.v' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc $XDCDIR/zybo.xdc
WARNING: [filemgmt 56-128] File '/home/boristeo/projects/uart/xdc/zybo.xdc' is already in the project and will not be added again
Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
Finished Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
# synth_design -top top -part $PART
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12851 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9602 ; free virtual = 14105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/boristeo/projects/uart/src/top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [/home/boristeo/projects/uart/src/top.v:3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port btn[3]
WARNING: [Synth 8-3331] design top has unconnected port btn[2]
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9631 ; free virtual = 14134
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9631 ; free virtual = 14134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9631 ; free virtual = 14134
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
Finished Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/boristeo/projects/uart/xdc/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9560 ; free virtual = 14063
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9560 ; free virtual = 14063
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9626 ; free virtual = 14129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9626 ; free virtual = 14129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9625 ; free virtual = 14129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9620 ; free virtual = 14123
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port btn[3]
WARNING: [Synth 8-3331] design top has unconnected port btn[2]
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9622 ; free virtual = 14125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9574 ; free virtual = 14077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9572 ; free virtual = 14075
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9572 ; free virtual = 14075
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9572 ; free virtual = 14075
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9572 ; free virtual = 14075
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9572 ; free virtual = 14075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9572 ; free virtual = 14075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9572 ; free virtual = 14075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9572 ; free virtual = 14075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |    11|
|6     |LUT5   |     4|
|7     |LUT6   |     1|
|8     |FDRE   |    37|
|9     |FDSE   |     1|
|10    |IBUF   |     2|
|11    |OBUF   |     2|
|12    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    71|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9572 ; free virtual = 14075
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9627 ; free virtual = 14130
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9641 ; free virtual = 14144
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
Finished Parsing XDC File [/home/boristeo/projects/uart/xdc/zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9722 ; free virtual = 14226
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9813 ; free virtual = 14317
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $OUTDIR/post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9813 ; free virtual = 14317
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9813 ; free virtual = 14318
INFO: [Common 17-1381] The checkpoint '/home/boristeo/projects/uart/out/post_synth.dcp' has been generated.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9813 ; free virtual = 14317

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 200751e26

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9814 ; free virtual = 14317

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 200751e26

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 200751e26

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 24255b9fd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 24255b9fd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 24255b9fd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24255b9fd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243
Ending Logic Optimization Task | Checksum: 1a1905425

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a1905425

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a1905425

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243
Ending Netlist Obfuscation Task | Checksum: 1a1905425

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $OUTDIR/post_opt.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.762 ; gain = 0.000 ; free physical = 9740 ; free virtual = 14243
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9738 ; free virtual = 14242
INFO: [Common 17-1381] The checkpoint '/home/boristeo/projects/uart/out/post_opt.dcp' has been generated.
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9736 ; free virtual = 14239
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18328a4b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9736 ; free virtual = 14239
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9736 ; free virtual = 14239

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8d90ab20

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9724 ; free virtual = 14228

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17b866a60

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9736 ; free virtual = 14239

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17b866a60

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9736 ; free virtual = 14239
Phase 1 Placer Initialization | Checksum: 17b866a60

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9736 ; free virtual = 14239

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1548970e2

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9736 ; free virtual = 14239

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9734 ; free virtual = 14237

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: ce5e2ec5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9734 ; free virtual = 14237
Phase 2.2 Global Placement Core | Checksum: af298959

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9734 ; free virtual = 14237
Phase 2 Global Placement | Checksum: af298959

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9734 ; free virtual = 14237

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 91c6980c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9734 ; free virtual = 14237

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b727738e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9734 ; free virtual = 14237

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dac3720f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9734 ; free virtual = 14237

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dac3720f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9734 ; free virtual = 14237

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c92683a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d8e9d149

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d8e9d149

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236
Phase 3 Detail Placement | Checksum: d8e9d149

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f82de344

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: f82de344

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.057. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 160c35f4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236
Phase 4.1 Post Commit Optimization | Checksum: 160c35f4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 160c35f4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 160c35f4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236
Phase 4.4 Final Placement Cleanup | Checksum: 157aa2ec1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 157aa2ec1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236
Ending Placer Task | Checksum: 604e8b24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $OUTDIR/post_place.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9733 ; free virtual = 14236
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2738.730 ; gain = 0.000 ; free physical = 9731 ; free virtual = 14236
INFO: [Common 17-1381] The checkpoint '/home/boristeo/projects/uart/out/post_place.dcp' has been generated.
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 2cda9de3 ConstDB: 0 ShapeSum: 3373ed41 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dc40b115

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9681 ; free virtual = 14184
Post Restoration Checksum: NetGraph: a6e13871 NumContArr: 355f78a4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dc40b115

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9657 ; free virtual = 14160

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dc40b115

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9642 ; free virtual = 14145

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dc40b115

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9642 ; free virtual = 14145
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14fc6c974

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9636 ; free virtual = 14139
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.003  | TNS=0.000  | WHS=-0.002 | THS=-0.024 |

Phase 2 Router Initialization | Checksum: 930cada7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9636 ; free virtual = 14139

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000281532 %
  Global Horizontal Routing Utilization  = 0.000229779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 57
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 56
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1407ad36d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9640 ; free virtual = 14143

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.457  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2577f9e26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9640 ; free virtual = 14143
Phase 4 Rip-up And Reroute | Checksum: 2577f9e26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9640 ; free virtual = 14143

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2577f9e26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9640 ; free virtual = 14143

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2577f9e26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9640 ; free virtual = 14143
Phase 5 Delay and Skew Optimization | Checksum: 2577f9e26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9640 ; free virtual = 14143

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21c3b10b1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9640 ; free virtual = 14143
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.610  | TNS=0.000  | WHS=0.247  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21c3b10b1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9640 ; free virtual = 14143
Phase 6 Post Hold Fix | Checksum: 21c3b10b1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9640 ; free virtual = 14143

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0380068 %
  Global Horizontal Routing Utilization  = 0.0078125 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2aead2b97

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9640 ; free virtual = 14143

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2aead2b97

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9640 ; free virtual = 14143

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 216fb6167

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9640 ; free virtual = 14143

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.610  | TNS=0.000  | WHS=0.247  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 216fb6167

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9640 ; free virtual = 14143
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9654 ; free virtual = 14157

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2746.734 ; gain = 8.004 ; free physical = 9654 ; free virtual = 14157
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $OUTDIR/post_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2746.734 ; gain = 0.000 ; free physical = 9654 ; free virtual = 14157
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2746.734 ; gain = 0.000 ; free physical = 9652 ; free virtual = 14157
INFO: [Common 17-1381] The checkpoint '/home/boristeo/projects/uart/out/post_route.dcp' has been generated.
# write_debug_probes -force $OUTDIR/debug.ltx
INFO: [Chipscope 16-244] No debug cores were found in this design.
# write_bitstream -force $OUTDIR/a.bit
Command: write_bitstream -force out/a.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream out/a.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/boristeo/projects/uart/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Sep 15 21:37:12 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2762.742 ; gain = 16.008 ; free physical = 9645 ; free virtual = 14148
out/a.bit
