# ** Warning: (vsim-14) Failed to open "C:\altera\13.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# do LAB1.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FP_16bit_Adder
# 
# Top level modules:
# 	FP_16bit_Adder
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FP_16bit_Adder_vlg_sample_tst
# -- Compiling module FP_16bit_Adder_vlg_check_tst
# -- Compiling module FP_16bit_Adder_vlg_vec_tst
# 
# Top level modules:
# 	FP_16bit_Adder_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.FP_16bit_Adder_vlg_vec_tst 
# Loading work.FP_16bit_Adder_vlg_vec_tst
# Loading work.FP_16bit_Adder
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading work.FP_16bit_Adder_vlg_sample_tst
# Loading work.FP_16bit_Adder_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : LAB1.vt(799)
#    Time: 1 us  Iteration: 0  Instance: /FP_16bit_Adder_vlg_vec_tst/tb_out
