Riviera-PRO 2022.04.117.8517(Linux64) 2022-08-18 16:51:39

Elaboration top modules:
Verilog Module                DataPath_TB


---------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version      | Compilation Options
---------------------------------------------------------------------------------------
DataPath_TB             | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
DataPath                | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
PC                      | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
Adder                   | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
Mux2to1                 | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
InstMem                 | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
Mux2to1_4b              | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
RegFile                 | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
SignExt                 | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
Control                 | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
ALU_CTL                 | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
ALU                     | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
DataMem                 | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Library                 | Comment
---------------------------------------------------------------------------------------
work                    | None
---------------------------------------------------------------------------------------


Simulation Options: asim +access+r


The performance of simulation is reduced. Version EDU Edition
