Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu May 11 18:32:10 2023
| Host         : LAPTOP-RLSJ6GTT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              27 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------------------------+---------------------------+------------------+----------------+--------------+
|      Clock Signal      |                    Enable Signal                    |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-----------------------------------------------------+---------------------------+------------------+----------------+--------------+
|  clk_wiz/inst/clk_out1 |                                                     | vga_green[3]_i_1_n_0      |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1 | impl_vga_counter/E[0]                               | impl_vga_counter/cnt_line |                1 |              5 |         5.00 |
|  clk_wiz/inst/clk_out1 |                                                     |                           |                2 |              7 |         3.50 |
|  clk_wiz/inst/clk_out1 |                                                     | vga_red[3]_i_1_n_0        |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                     | btnC_IBUF                 |                3 |             10 |         3.33 |
|  clk_wiz/inst/clk_out1 | impl_vga_counter/pos_y_0                            | btnC_IBUF                 |                4 |             10 |         2.50 |
|  clk_wiz/inst/clk_out1 | effects_impl/raster_bars_impl/bar_colour[0]_i_1_n_0 | impl_vga_counter/cnt_line |                3 |             12 |         4.00 |
+------------------------+-----------------------------------------------------+---------------------------+------------------+----------------+--------------+


