{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731557628046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731557628046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 11:13:47 2024 " "Processing started: Thu Nov 14 11:13:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731557628046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557628046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557628046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731557628437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731557628437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/valitmd/documents/software/aes-verilog/subtable.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/valitmd/documents/software/aes-verilog/subtable.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubTable " "Found entity 1: SubTable" {  } { { "../SubTable.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557637918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/valitmd/documents/software/aes-verilog/subbytes.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "../SubBytes.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637918 ""} { "Info" "ISGN_ENTITY_NAME" "2 SubBytes_DUT " "Found entity 2: SubBytes_DUT" {  } { { "../SubBytes.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubBytes.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557637918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/valitmd/documents/software/aes-verilog/shiftrows.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/shiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRows " "Found entity 1: ShiftRows" {  } { { "../ShiftRows.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/ShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637918 ""} { "Info" "ISGN_ENTITY_NAME" "2 ShiftRows_DUT " "Found entity 2: ShiftRows_DUT" {  } { { "../ShiftRows.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/ShiftRows.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557637918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/valitmd/documents/software/aes-verilog/mixcolumns.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "../MixColumns.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/MixColumns.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637926 ""} { "Info" "ISGN_ENTITY_NAME" "2 MixColumns_DUT " "Found entity 2: MixColumns_DUT" {  } { { "../MixColumns.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/MixColumns.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557637926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/valitmd/documents/software/aes-verilog/keyexpansion.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/valitmd/documents/software/aes-verilog/keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansionRound " "Found entity 1: KeyExpansionRound" {  } { { "../KeyExpansion.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637926 ""} { "Info" "ISGN_ENTITY_NAME" "2 KeyExpansion " "Found entity 2: KeyExpansion" {  } { { "../KeyExpansion.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637926 ""} { "Info" "ISGN_ENTITY_NAME" "3 KeyExpansion128_DUT " "Found entity 3: KeyExpansion128_DUT" {  } { { "../KeyExpansion.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637926 ""} { "Info" "ISGN_ENTITY_NAME" "4 KeyExpansion192_DUT " "Found entity 4: KeyExpansion192_DUT" {  } { { "../KeyExpansion.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637926 ""} { "Info" "ISGN_ENTITY_NAME" "5 KeyExpansion256_DUT " "Found entity 5: KeyExpansion256_DUT" {  } { { "../KeyExpansion.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557637926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/valitmd/documents/software/aes-verilog/invsubtable.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/valitmd/documents/software/aes-verilog/invsubtable.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvSubTable " "Found entity 1: InvSubTable" {  } { { "../InvSubTable.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvSubTable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557637926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/valitmd/documents/software/aes-verilog/invsubbytes.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/invsubbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvSubBytes " "Found entity 1: InvSubBytes" {  } { { "../InvSubBytes.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvSubBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637926 ""} { "Info" "ISGN_ENTITY_NAME" "2 InvSubBytes_DUT " "Found entity 2: InvSubBytes_DUT" {  } { { "../InvSubBytes.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvSubBytes.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557637926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/valitmd/documents/software/aes-verilog/invshiftrows.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/invshiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvShiftRows " "Found entity 1: InvShiftRows" {  } { { "../InvShiftRows.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637926 ""} { "Info" "ISGN_ENTITY_NAME" "2 InvShiftRows_DUT " "Found entity 2: InvShiftRows_DUT" {  } { { "../InvShiftRows.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvShiftRows.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557637926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/valitmd/documents/software/aes-verilog/invmixcolumns.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/invmixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvMixColumns " "Found entity 1: InvMixColumns" {  } { { "../InvMixColumns.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvMixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637943 ""} { "Info" "ISGN_ENTITY_NAME" "2 InvMixColumns_DUT " "Found entity 2: InvMixColumns_DUT" {  } { { "../InvMixColumns.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvMixColumns.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557637943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/valitmd/documents/software/aes-verilog/aesencrypt.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/valitmd/documents/software/aes-verilog/aesencrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESEncrypt " "Found entity 1: AESEncrypt" {  } { { "../AESEncrypt.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637943 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESEncrypt128_DUT " "Found entity 2: AESEncrypt128_DUT" {  } { { "../AESEncrypt.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637943 ""} { "Info" "ISGN_ENTITY_NAME" "3 AESEncrypt192_DUT " "Found entity 3: AESEncrypt192_DUT" {  } { { "../AESEncrypt.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637943 ""} { "Info" "ISGN_ENTITY_NAME" "4 AESEncrypt256_DUT " "Found entity 4: AESEncrypt256_DUT" {  } { { "../AESEncrypt.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557637943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/valitmd/documents/software/aes-verilog/aesdecrypt.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/valitmd/documents/software/aes-verilog/aesdecrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESDecrypt " "Found entity 1: AESDecrypt" {  } { { "../AESDecrypt.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637943 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESDecrypt128_DUT " "Found entity 2: AESDecrypt128_DUT" {  } { { "../AESDecrypt.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637943 ""} { "Info" "ISGN_ENTITY_NAME" "3 AESDecrypt192_DUT " "Found entity 3: AESDecrypt192_DUT" {  } { { "../AESDecrypt.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637943 ""} { "Info" "ISGN_ENTITY_NAME" "4 AESDecrypt256_DUT " "Found entity 4: AESDecrypt256_DUT" {  } { { "../AESDecrypt.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557637943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/valitmd/documents/software/aes-verilog/aes.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/valitmd/documents/software/aes-verilog/aes.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "../AES.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AES.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557637943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/valitmd/documents/software/aes-verilog/addroundkey.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/addroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "../AddRoundKey.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AddRoundKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637943 ""} { "Info" "ISGN_ENTITY_NAME" "2 AddRoundKey_DUT " "Found entity 2: AddRoundKey_DUT" {  } { { "../AddRoundKey.v" "" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AddRoundKey.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731557637943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557637943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES " "Elaborating entity \"AES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731557637989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansion KeyExpansion:keysGetter128 " "Elaborating entity \"KeyExpansion\" for hierarchy \"KeyExpansion:keysGetter128\"" {  } { { "../AES.v" "keysGetter128" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AES.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557638089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansionRound KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[0\].keyExpansionRound " "Elaborating entity \"KeyExpansionRound\" for hierarchy \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[0\].keyExpansionRound\"" {  } { { "../KeyExpansion.v" "KeyExpansionRoundLoop\[0\].keyExpansionRound" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557638105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubTable KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[0\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable " "Elaborating entity \"SubTable\" for hierarchy \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[0\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\"" {  } { { "../KeyExpansion.v" "SubWordLoop\[0\].subTable" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557638105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESEncrypt AESEncrypt:aese128 " "Elaborating entity \"AESEncrypt\" for hierarchy \"AESEncrypt:aese128\"" {  } { { "../AES.v" "aese128" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AES.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557638167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes AESEncrypt:aese128\|SubBytes:sub " "Elaborating entity \"SubBytes\" for hierarchy \"AESEncrypt:aese128\|SubBytes:sub\"" {  } { { "../AESEncrypt.v" "sub" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557638230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRows AESEncrypt:aese128\|ShiftRows:shft " "Elaborating entity \"ShiftRows\" for hierarchy \"AESEncrypt:aese128\|ShiftRows:shft\"" {  } { { "../AESEncrypt.v" "shft" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557638230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns AESEncrypt:aese128\|MixColumns:mix " "Elaborating entity \"MixColumns\" for hierarchy \"AESEncrypt:aese128\|MixColumns:mix\"" {  } { { "../AESEncrypt.v" "mix" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557638245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey AESEncrypt:aese128\|AddRoundKey:addkey " "Elaborating entity \"AddRoundKey\" for hierarchy \"AESEncrypt:aese128\|AddRoundKey:addkey\"" {  } { { "../AESEncrypt.v" "addkey" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557638245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESDecrypt AESDecrypt:aesd128 " "Elaborating entity \"AESDecrypt\" for hierarchy \"AESDecrypt:aesd128\"" {  } { { "../AES.v" "aesd128" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AES.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557638245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvShiftRows AESDecrypt:aesd128\|InvShiftRows:shft " "Elaborating entity \"InvShiftRows\" for hierarchy \"AESDecrypt:aesd128\|InvShiftRows:shft\"" {  } { { "../AESDecrypt.v" "shft" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557638308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSubBytes AESDecrypt:aesd128\|InvSubBytes:sub " "Elaborating entity \"InvSubBytes\" for hierarchy \"AESDecrypt:aesd128\|InvSubBytes:sub\"" {  } { { "../AESDecrypt.v" "sub" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557638308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSubTable AESDecrypt:aesd128\|InvSubBytes:sub\|InvSubTable:InvSubTableLoop\[7\].s " "Elaborating entity \"InvSubTable\" for hierarchy \"AESDecrypt:aesd128\|InvSubBytes:sub\|InvSubTable:InvSubTableLoop\[7\].s\"" {  } { { "../InvSubBytes.v" "InvSubTableLoop\[7\].s" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvSubBytes.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557638308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumns AESDecrypt:aesd128\|InvMixColumns:mix " "Elaborating entity \"InvMixColumns\" for hierarchy \"AESDecrypt:aesd128\|InvMixColumns:mix\"" {  } { { "../AESDecrypt.v" "mix" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557638308 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "40 " "Found 40 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:lastKeyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:lastKeyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:lastKeyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:lastKeyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:lastKeyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:lastKeyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:lastKeyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:lastKeyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[8\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[8\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[8\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[8\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[8\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[8\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[8\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[8\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[7\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[7\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[7\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[7\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[7\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[7\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[7\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[7\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[6\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[6\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[6\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[6\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[6\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[6\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[6\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[6\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[5\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[5\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[5\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[5\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[5\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[5\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[5\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[5\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[4\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[4\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[4\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[4\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[4\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[4\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[4\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[4\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[3\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[3\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[3\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[3\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[3\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[3\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[3\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[3\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[2\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[2\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[2\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[2\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[2\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[2\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[2\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[2\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[1\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[1\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[1\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[1\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[1\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[1\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[1\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[1\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[0\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[0\].keyExpansionRound\|SubTable:SubWordLoop\[3\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[0\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[0\].keyExpansionRound\|SubTable:SubWordLoop\[2\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[0\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[0\].keyExpansionRound\|SubTable:SubWordLoop\[1\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[0\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0 " "RAM logic \"KeyExpansion:keysGetter128\|KeyExpansionRound:KeyExpansionRoundLoop\[0\].keyExpansionRound\|SubTable:SubWordLoop\[0\].subTable\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../SubTable.v" "Ram0" { Text "C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731557639606 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1731557639606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731557659684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731557682653 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731557682653 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5999 " "Implemented 5999 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "259 " "Implemented 259 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731557682982 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731557682982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5484 " "Implemented 5484 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731557682982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731557682982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731557683029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 11:14:43 2024 " "Processing ended: Thu Nov 14 11:14:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731557683029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731557683029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731557683029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731557683029 ""}
