<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: rcc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rcc_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rcc.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rcc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** @defgroup rcc_file RCC peripheral API</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @ingroup peripheral_apis</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @brief &lt;b&gt;libopencm3 STM32G0xx Reset and Clock Control&lt;/b&gt;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * @author @htmlonly &amp;copy; @endhtmlonly 2019 Guillaume Revaillot &lt;g.revaillot@gmail.com&gt;</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * @date 10 January 2019</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * This library supports the Reset and Clock Control System in the STM32 series</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * of ARM Cortex Microcontrollers by ST Microelectronics.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * LGPL License Terms @ref lgpl_license</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/**@{*/</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rcc_8h.html">libopencm3/stm32/rcc.h</a>&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="pwr_8h.html">libopencm3/stm32/pwr.h</a>&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="flash_8h.html">libopencm3/stm32/flash.h</a>&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="assert_8h.html">libopencm3/cm3/assert.h</a>&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Set the default clock frequencies after reset. */</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">   42</a></span>&#160;uint32_t <a class="code" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> =  16000000;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">   43</a></span>&#160;uint32_t <a class="code" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = 16000000;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga98e91ee34c2bccf6919637aae7d965e1">   45</a></span>&#160;<span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structrcc__clock__scale.html">rcc_clock_scale</a> <a class="code" href="group__rcc__file.html#ga98e91ee34c2bccf6919637aae7d965e1">rcc_clock_config</a>[<a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492">RCC_CLOCK_CONFIG_END</a>] = {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        [<a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a917791230f147c9d68b10202e203396a">RCC_CLOCK_CONFIG_LSI_32KHZ</a>] = {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                <span class="comment">/* 32khz from lsi, scale2, 0ws */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                .<a class="code" href="structrcc__clock__scale.html#aa27da5cdf33aaa1c9c3dc06fb065f305">sysclock_source</a> = <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                .hpre = <a class="code" href="group__rcc__cfgr__hpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                .ppre = <a class="code" href="group__rcc__cfgr__ppre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                .flash_waitstates = <a class="code" href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a>,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                .voltage_scale = <a class="code" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa7210fec0c5b6d36e39a19ff4f3235cce">PWR_SCALE2</a>,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                .ahb_frequency = 32000,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                .apb_frequency = 32000,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        },</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        [<a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a8b72a273611e787f31f150a8f9dea350">RCC_CLOCK_CONFIG_HSI_4MHZ</a>] = {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                <span class="comment">/* 4mhz from hsi/4, scale2, 0ws */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                .sysclock_source = <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                .hsisys_div = <a class="code" href="group__rcc__cr__hsidiv.html#ga63ca8f3aa726439264ba576d93fddf60">RCC_CR_HSIDIV_DIV4</a>,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                .hpre = <a class="code" href="group__rcc__cfgr__hpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                .ppre = <a class="code" href="group__rcc__cfgr__ppre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                .flash_waitstates = <a class="code" href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a>,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                .voltage_scale = <a class="code" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa7210fec0c5b6d36e39a19ff4f3235cce">PWR_SCALE2</a>,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                .ahb_frequency = 4000000,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                .apb_frequency = 4000000,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        },</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        [<a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06af159fd2391df633169eaa940ce62270c">RCC_CLOCK_CONFIG_HSI_16MHZ</a>] = {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                <span class="comment">/* 16mhz from hsi, scale2, 0ws */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                .sysclock_source = <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                .hsisys_div = <a class="code" href="group__rcc__cr__hsidiv.html#gadb56745e1f93740bf493a3c59fde672b">RCC_CR_HSIDIV_DIV1</a>,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                .hpre = <a class="code" href="group__rcc__cfgr__hpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                .ppre = <a class="code" href="group__rcc__cfgr__ppre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                .flash_waitstates = <a class="code" href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a>,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                .voltage_scale = <a class="code" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa7210fec0c5b6d36e39a19ff4f3235cce">PWR_SCALE2</a>,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                .ahb_frequency = 16000000,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                .apb_frequency = 16000000,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        },</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        [<a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a3e56aa17684afcc6faa14572a30444c5">RCC_CLOCK_CONFIG_HSI_PLL_32MHZ</a>] = {</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                <span class="comment">/* 32mhz from hsi via pll @ 128mhz / 4, scale1, 1ws */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                .sysclock_source = <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                .pll_source = <a class="code" href="group__rcc__pllcfgr__pllsrc.html#ga7e232e659665467b36df24b629cf2206">RCC_PLLCFGR_PLLSRC_HSI16</a>,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                .pll_div = <a class="code" href="group__rcc__pllcfgr__pllm.html#gae57ac9dff1700d38fda734c394789539">RCC_PLLCFGR_PLLM_DIV</a>(1),</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                .pll_mul = <a class="code" href="group__rcc__pllcfgr__plln.html#ga7ce22439abe4eebe0ed2895c6445ee95">RCC_PLLCFGR_PLLN_MUL</a>(8),</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                .pllp_div = <a class="code" href="group__rcc__pllcfgr__pllp.html#ga0a1018dc3a5cfcd82572e8359389d0aa">RCC_PLLCFGR_PLLP_DIV</a>(4),</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                .pllq_div = <a class="code" href="group__rcc__pllcfgr__pllq.html#ga1e28b3d77ca14deebac90241723c2be1">RCC_PLLCFGR_PLLQ_DIV</a>(4),</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                .pllr_div = <a class="code" href="group__rcc__pllcfgr__pllr.html#ga417baf86e20eb1a08ed104ae9fad19ba">RCC_PLLCFGR_PLLR_DIV</a>(4),</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                .hpre = <a class="code" href="group__rcc__cfgr__hpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                .ppre = <a class="code" href="group__rcc__cfgr__ppre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                .flash_waitstates = <a class="code" href="group__flash__latency.html#gaec66af244e6afb5bbf9816d7c76e1621">FLASH_ACR_LATENCY_1WS</a>,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                .voltage_scale = <a class="code" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa6103eef86f1471f041ea7ae1138d202b">PWR_SCALE1</a>,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                .ahb_frequency = 32000000,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                .apb_frequency = 32000000,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        },</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        [<a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06ab1f4a153ce50fa565e7384b7ea5af2dd">RCC_CLOCK_CONFIG_HSI_PLL_64MHZ</a>] = {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                <span class="comment">/* 64mhz from hsi via pll @ 128mhz / 2, scale1, 2ws */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                .sysclock_source = <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                .pll_source = <a class="code" href="group__rcc__pllcfgr__pllsrc.html#ga7e232e659665467b36df24b629cf2206">RCC_PLLCFGR_PLLSRC_HSI16</a>,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                .pll_div = <a class="code" href="group__rcc__pllcfgr__pllm.html#gae57ac9dff1700d38fda734c394789539">RCC_PLLCFGR_PLLM_DIV</a>(1),</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                .pll_mul = <a class="code" href="group__rcc__pllcfgr__plln.html#ga7ce22439abe4eebe0ed2895c6445ee95">RCC_PLLCFGR_PLLN_MUL</a>(8),</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                .pllp_div = <a class="code" href="group__rcc__pllcfgr__pllp.html#ga0a1018dc3a5cfcd82572e8359389d0aa">RCC_PLLCFGR_PLLP_DIV</a>(2),</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                .pllq_div = <a class="code" href="group__rcc__pllcfgr__pllq.html#ga1e28b3d77ca14deebac90241723c2be1">RCC_PLLCFGR_PLLQ_DIV</a>(2),</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                .pllr_div = <a class="code" href="group__rcc__pllcfgr__pllr.html#ga417baf86e20eb1a08ed104ae9fad19ba">RCC_PLLCFGR_PLLR_DIV</a>(2),</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                .hpre = <a class="code" href="group__rcc__cfgr__hpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                .ppre = <a class="code" href="group__rcc__cfgr__ppre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                .flash_waitstates = <a class="code" href="group__flash__latency.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a>,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                .voltage_scale = <a class="code" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa6103eef86f1471f041ea7ae1138d202b">PWR_SCALE1</a>,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                .ahb_frequency = 64000000,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                .apb_frequency = 64000000,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        },</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        [<a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a02185dfd488a65fd3396cbc10387658e">RCC_CLOCK_CONFIG_HSE_12MHZ_PLL_64MHZ</a>] = {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                <span class="comment">/* 64mhz from hse@12mhz via pll @ 128mhz / 2, scale1, 2ws */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                .sysclock_source = <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                .pll_source = <a class="code" href="group__rcc__pllcfgr__pllsrc.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a>,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                .pll_div = <a class="code" href="group__rcc__pllcfgr__pllm.html#gae57ac9dff1700d38fda734c394789539">RCC_PLLCFGR_PLLM_DIV</a>(3),</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                .pll_mul = <a class="code" href="group__rcc__pllcfgr__plln.html#ga7ce22439abe4eebe0ed2895c6445ee95">RCC_PLLCFGR_PLLN_MUL</a>(32),</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                .pllp_div = <a class="code" href="group__rcc__pllcfgr__pllp.html#ga0a1018dc3a5cfcd82572e8359389d0aa">RCC_PLLCFGR_PLLP_DIV</a>(2),</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                .pllq_div = <a class="code" href="group__rcc__pllcfgr__pllq.html#ga1e28b3d77ca14deebac90241723c2be1">RCC_PLLCFGR_PLLQ_DIV</a>(2),</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                .pllr_div = <a class="code" href="group__rcc__pllcfgr__pllr.html#ga417baf86e20eb1a08ed104ae9fad19ba">RCC_PLLCFGR_PLLR_DIV</a>(2),</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                .hpre = <a class="code" href="group__rcc__cfgr__hpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                .ppre = <a class="code" href="group__rcc__cfgr__ppre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                .flash_waitstates = <a class="code" href="group__flash__latency.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a>,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                .voltage_scale = <a class="code" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa6103eef86f1471f041ea7ae1138d202b">PWR_SCALE1</a>,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                .ahb_frequency = 64000000,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                .apb_frequency = 64000000,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        },</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;};</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">  128</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;{</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>:</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code" href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>:</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code" href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>:</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code" href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>:</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                <a class="code" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> |= <a class="code" href="group__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>:</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                <a class="code" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> |= <a class="code" href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                <a class="code" href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a>();</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">  152</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>:</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>:</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>:</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>:</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                <a class="code" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>:</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                <a class="code" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                <a class="code" href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a>();</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52">  176</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;{</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>:</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code" href="group__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>:</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code" href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>:</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code" href="group__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>:</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> &amp; <a class="code" href="group__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>:</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> &amp; <a class="code" href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                <a class="code" href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a>();</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;}</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">  196</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <span class="keywordflow">while</span> (!<a class="code" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a>(osc));</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;}</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gaddb943f9f25dc2df52890c90d468f373">  201</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code" href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga2297cce07d5113023bf8eff03fc62c66">  206</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;}</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gab1b45443e00d0774628de632257ba9f4">  211</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;{</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <a class="code" href="group__rcc__defines.html#ga3183214298f7807a45106697f39c26d6">RCC_CICR</a> |= <a class="code" href="group__rcc__defines.html#ga5effadce798e53ab37c5aea9300b3b23">RCC_CICR_CSSC</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;}</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga0d3d34d807e0934127960914833a1b4d">  216</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__rcc__file.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <span class="keywordflow">return</span> ((<a class="code" href="group__rcc__defines.html#ga4655433de1d0ce076c990d59923c0f02">RCC_CIFR</a> &amp; <a class="code" href="group__rcc__defines.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a>) != 0);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;}</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/** @brief Set the Source for the System Clock.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> * @param osc Oscillator to use.</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gafd82204202c577cffe2a434c730bf375">  225</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#gafd82204202c577cffe2a434c730bf375">rcc_set_sysclk_source</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;{</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        uint32_t reg32;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        uint32_t sw = 0;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                        sw = <a class="code" href="group__rcc__cfgr__sws.html#ga1accf5595c904b320766ef5ab151bafc">RCC_CFGR_SW_HSISYS</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>:</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                        sw = <a class="code" href="group__rcc__cfgr__sws.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>:</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                        sw = <a class="code" href="group__rcc__cfgr__sws.html#ga0041b455a0b5beb8f3828869a52f13c2">RCC_CFGR_SW_PLLRCLK</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>:</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                        sw = <a class="code" href="group__rcc__cfgr__sws.html#gaeed68da879321d14680e0e287e810831">RCC_CFGR_SW_LSE</a>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>:</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                        sw = <a class="code" href="group__rcc__cfgr__sws.html#ga6ff20e7c52db696ec5b8e0b781c89dbc">RCC_CFGR_SW_LSI</a>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                <span class="keywordflow">default</span>:</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                        <a class="code" href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a>();</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        reg32 = <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        reg32 &amp;= ~(<a class="code" href="group__rcc__defines.html#ga7e5e28699fe923870e15fef3651ff3ef">RCC_CFGR_SW_MASK</a> &lt;&lt; <a class="code" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (reg32 | (sw &lt;&lt; <a class="code" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>));</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;}</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/** @brief Return the clock source which is used as system clock.</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> * @return rcc_osc system clock source</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga229c85444fc847f9102dedab40c9165f">  260</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> <a class="code" href="group__rcc__file.html#ga229c85444fc847f9102dedab40c9165f">rcc_system_clock_source</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;{</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <span class="keywordflow">switch</span> ((<a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &gt;&gt; <a class="code" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>) &amp; <a class="code" href="group__rcc__defines.html#ga451045d952eb1caaa0090c9e8dc75082">RCC_CFGR_SWS_MASK</a>) {</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__cfgr__sws.html#ga1accf5595c904b320766ef5ab151bafc">RCC_CFGR_SW_HSISYS</a>:</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                        <span class="keywordflow">return</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__cfgr__sws.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>:</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                        <span class="keywordflow">return</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__cfgr__sws.html#gaef5eac83a8faf38b68cb3e0373303234">RCC_CFGR_SWS_PLLRCLK</a>:</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                        <span class="keywordflow">return</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__cfgr__sws.html#gaeed68da879321d14680e0e287e810831">RCC_CFGR_SW_LSE</a>:</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                        <span class="keywordflow">return</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__cfgr__sws.html#ga6ff20e7c52db696ec5b8e0b781c89dbc">RCC_CFGR_SW_LSI</a>:</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                        <span class="keywordflow">return</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                <span class="keywordflow">default</span>:</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                        <a class="code" href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a>();</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;}</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/** @brief Wait until system clock switched to given oscillator.</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> * @param osc Oscillator.</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7">  283</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7">rcc_wait_for_sysclk_status</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;{</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        uint32_t sws = 0;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>:</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                        sws = <a class="code" href="group__rcc__cfgr__sws.html#gaef5eac83a8faf38b68cb3e0373303234">RCC_CFGR_SWS_PLLRCLK</a>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>:</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                        sws = <a class="code" href="group__rcc__cfgr__sws.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>:</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                        sws = <a class="code" href="group__rcc__cfgr__sws.html#gac882c8dc41e47efdca6c1c97273dde6e">RCC_CFGR_SWS_HSISYS</a>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>:</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                        sws = <a class="code" href="group__rcc__cfgr__sws.html#gaeca2424e26c8eca90e9117c19603eb36">RCC_CFGR_SWS_LSI</a>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>:</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                        sws = <a class="code" href="group__rcc__cfgr__sws.html#ga31b2e5c0ae6abd8560aa28d0a03b47a4">RCC_CFGR_SWS_LSE</a>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                <span class="keywordflow">default</span>:</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                        <a class="code" href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a>();</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        }</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <span class="keywordflow">while</span> (((<a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &gt;&gt; <a class="code" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>) &amp; <a class="code" href="group__rcc__defines.html#ga451045d952eb1caaa0090c9e8dc75082">RCC_CFGR_SWS_MASK</a>) != sws);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;}</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"> * @brief Configure pll source.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> * @param[in] pllsrc pll clock source @ref rcc_pllcfgr_pllsrc</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">  315</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(uint32_t pllsrc)</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;{</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        uint32_t reg32;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        reg32 = <a class="code" href="group__rcc__defines.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        reg32 &amp;= ~(<a class="code" href="group__rcc__defines.html#ga6c5c6a2e8d760ad7da85ae2c8076ee31">RCC_PLLCFGR_PLLSRC_MASK</a> &lt;&lt; <a class="code" href="group__rcc__defines.html#ga121c20f7a79df054beb7d63698605b81">RCC_PLLCFGR_PLLSRC_SHIFT</a>);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <a class="code" href="group__rcc__defines.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> = (reg32 | (pllsrc &lt;&lt; <a class="code" href="group__rcc__defines.html#ga121c20f7a79df054beb7d63698605b81">RCC_PLLCFGR_PLLSRC_SHIFT</a>));</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;}</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> * @brief Configure pll source and output frequencies.</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * @param[in] source pll clock source @ref rcc_pllcfgr_pllsrc</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> * @param[in] pllm pll vco division factor @ref rcc_pllcfgr_pllm</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> * @param[in] plln pll vco multiplation factor @ref rcc_pllcfgr_plln</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> * @param[in] pllp pll P clock output division factor @ref rcc_pllcfgr_pllp</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> * @param[in] pllq pll Q clock output division factor @ref rcc_pllcfgr_pllq</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"> * @param[in] pllr pll R clock output (sysclock pll) division factor @ref rcc_pllcfgr_pllr</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga20ecbc8607f58a3d8b3647724261a738">  333</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#ga20ecbc8607f58a3d8b3647724261a738">rcc_set_main_pll</a>(uint32_t source, uint32_t pllm, uint32_t plln, uint32_t pllp,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        uint32_t pllq, uint32_t pllr)</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;{</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        <a class="code" href="group__rcc__defines.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> = (source &lt;&lt; <a class="code" href="group__rcc__defines.html#ga121c20f7a79df054beb7d63698605b81">RCC_PLLCFGR_PLLSRC_SHIFT</a>) |</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                (pllm &lt;&lt; <a class="code" href="group__rcc__defines.html#gad7dcc662cce20de5eb8a10fb189b5c97">RCC_PLLCFGR_PLLM_SHIFT</a>) |</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                (plln &lt;&lt; <a class="code" href="group__rcc__defines.html#ga01fadb9f1fc91bb2830620ab5eee5324">RCC_PLLCFGR_PLLN_SHIFT</a>) |</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                (pllp &lt;&lt; <a class="code" href="group__rcc__defines.html#gaef2c2e5574b2454c04aea9aae06d3c92">RCC_PLLCFGR_PLLP_SHIFT</a>) |</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                (pllq &lt;&lt; <a class="code" href="group__rcc__defines.html#gac4df0bb6bd16afd9fbf2e30d3089e93c">RCC_PLLCFGR_PLLQ_SHIFT</a>) |</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                (pllr &lt;&lt; <a class="code" href="group__rcc__defines.html#gab97b96fa0fd9d3d4386ed56bb700e4e6">RCC_PLLCFGR_PLLR_SHIFT</a>);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;}</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> * @brief Enable PLL P clock output.</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"> * @param[in] enable or disable P clock output</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga18eb2578316f07c4c152b24928498b6d">  348</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#ga18eb2578316f07c4c152b24928498b6d">rcc_enable_pllp</a>(<span class="keywordtype">bool</span> enable)</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;{</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <span class="keywordflow">if</span> (enable) {</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                <a class="code" href="group__rcc__defines.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> |= <a class="code" href="group__rcc__defines.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                <a class="code" href="group__rcc__defines.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        }</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;}</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> * @brief Enable PLL Q clock output.</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> * @param[in] enable or disable Q clock output</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga66006b568fa03cf5fb081ffa90a36d8f">  361</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#ga66006b568fa03cf5fb081ffa90a36d8f">rcc_enable_pllq</a>(<span class="keywordtype">bool</span> enable)</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;{</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        <span class="keywordflow">if</span> (enable) {</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                <a class="code" href="group__rcc__defines.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> |= <a class="code" href="group__rcc__defines.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                <a class="code" href="group__rcc__defines.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        }</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;}</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> * @brief Enable PLL R clock output.</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> * @param[in] enable or disable R clock output</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga0aa258ac09581312545b0138b694fdbb">  374</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#ga0aa258ac09581312545b0138b694fdbb">rcc_enable_pllr</a>(<span class="keywordtype">bool</span> enable)</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;{</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <span class="keywordflow">if</span> (enable) {</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                <a class="code" href="group__rcc__defines.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> |= <a class="code" href="group__rcc__defines.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                <a class="code" href="group__rcc__defines.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        }</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;}</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"> * @brief Configure APB peripheral clock prescaler</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> * @param[in] ppre APB clock prescaler value @ref rcc_cfgr_ppre</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga05a5e2fab5bb6e8de484b83588a29bee">  387</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#ga05a5e2fab5bb6e8de484b83588a29bee">rcc_set_ppre</a>(uint32_t <a class="code" href="structrcc__clock__scale.html#a031653667adc3524eed35c009eb9b7b6">ppre</a>)</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;{</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        uint32_t reg32;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        reg32 = <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        reg32 &amp;= ~(<a class="code" href="group__rcc__defines.html#ga799db1d60d1ea18f31ac93318b38c6a0">RCC_CFGR_PPRE_MASK</a> &lt;&lt; <a class="code" href="group__rcc__defines.html#ga090810d5cd0e7bbc2bf388237fcb003c">RCC_CFGR_PPRE_SHIFT</a>);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (reg32 | (ppre &lt;&lt; <a class="code" href="group__rcc__defines.html#ga090810d5cd0e7bbc2bf388237fcb003c">RCC_CFGR_PPRE_SHIFT</a>));</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;}</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"> * @brief Configure AHB peripheral clock prescaler</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> * @param[in] hpre AHB clock prescaler value @ref rcc_cfgr_hpre</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">  400</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(uint32_t <a class="code" href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">hpre</a>)</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;{</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        uint32_t reg32;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        reg32 = <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        reg32 &amp;= ~(<a class="code" href="group__rcc__defines.html#ga437d3c7d4232b6563cda9b2789d2b7e5">RCC_CFGR_HPRE_MASK</a> &lt;&lt; <a class="code" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">RCC_CFGR_HPRE_SHIFT</a>);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (reg32 | (hpre &lt;&lt; <a class="code" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">RCC_CFGR_HPRE_SHIFT</a>));</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;}</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"> * @brief Configure HSI16 clock division factor to feed SYSCLK</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"> * @param[in] hsidiv HSYSSIS clock division factor @ref rcc_cr_hsidiv</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga410efa93b0d73a995d5a09c0d4a7e8a7">  413</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#ga410efa93b0d73a995d5a09c0d4a7e8a7">rcc_set_hsisys_div</a>(uint32_t hsidiv)</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;{</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        uint32_t reg32;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        reg32 = <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        reg32 &amp;= ~(<a class="code" href="group__rcc__defines.html#gaaa0f06b1dec6389b5c40302b2ac31bde">RCC_CR_HSIDIV_MASK</a> &lt;&lt; <a class="code" href="group__rcc__defines.html#ga50a7c60a2e7d73594dc9d0a7e75a04a5">RCC_CR_HSIDIV_SHIFT</a>);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> = (reg32 | (hsidiv &lt;&lt; <a class="code" href="group__rcc__defines.html#ga50a7c60a2e7d73594dc9d0a7e75a04a5">RCC_CR_HSIDIV_SHIFT</a>));</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;}</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"> * @brief Configure mco prescaler.</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> * @param[in] mcopre prescaler value @ref rcc_cfgr_mcopre</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gaf49393bf435c0fe9ba573917154d03b4">  426</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#gaf49393bf435c0fe9ba573917154d03b4">rcc_set_mcopre</a>(uint32_t mcopre)</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;{</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        uint32_t reg32;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        reg32 = <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        reg32 &amp;= ~(<a class="code" href="group__rcc__defines.html#ga60545c4e488c3b498f8183086029f8a5">RCC_CFGR_MCOPRE_MASK</a> &lt;&lt; <a class="code" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>);</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (reg32 | (mcopre &lt;&lt; <a class="code" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>));</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;}</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> * @brief Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). taking care of flash/pwr and src configuration</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> * @param clock rcc_clock_scale with desired parameters</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7">  439</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7">rcc_clock_setup</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structrcc__clock__scale.html">rcc_clock_scale</a> *clock)</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;{       </div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        <span class="keywordflow">if</span> (clock-&gt;<a class="code" href="structrcc__clock__scale.html#aa27da5cdf33aaa1c9c3dc06fb065f305">sysclock_source</a> == <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>) {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                <span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> <a class="code" href="structrcc__clock__scale.html#aed590264a530cbaa6c6b6cad8cf738b8">pll_source</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                <span class="keywordflow">if</span> (clock-&gt;<a class="code" href="structrcc__clock__scale.html#aed590264a530cbaa6c6b6cad8cf738b8">pll_source</a> == <a class="code" href="group__rcc__pllcfgr__pllsrc.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a>)</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                        pll_source = <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                <span class="keywordflow">else</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                        pll_source = <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                <span class="comment">/* start pll src osc. */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                <a class="code" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(pll_source);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                <a class="code" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(pll_source);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                <span class="comment">/* stop pll to reconfigure it. */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                <a class="code" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>(<a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                <span class="keywordflow">while</span> (<a class="code" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a>(<a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>));</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                <a class="code" href="group__rcc__file.html#ga20ecbc8607f58a3d8b3647724261a738">rcc_set_main_pll</a>(clock-&gt;<a class="code" href="structrcc__clock__scale.html#aed590264a530cbaa6c6b6cad8cf738b8">pll_source</a>, clock-&gt;<a class="code" href="structrcc__clock__scale.html#a2bf2d23778fbbf37659e1f434da3fe69">pll_div</a>, clock-&gt;<a class="code" href="structrcc__clock__scale.html#a69c7bceb5325cbe6ca7c22bae27bf557">pll_mul</a>, clock-&gt;<a class="code" href="structrcc__clock__scale.html#a9d2255db11fe3cf6958f26ff595a2f6d">pllp_div</a>, clock-&gt;<a class="code" href="structrcc__clock__scale.html#a4b12cfeb8cbc7f5433f4924907641a7e">pllq_div</a>, clock-&gt;<a class="code" href="structrcc__clock__scale.html#a48ecae059410e7de936ba7c4edf81a4e">pllr_div</a>);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                <a class="code" href="group__rcc__file.html#ga0aa258ac09581312545b0138b694fdbb">rcc_enable_pllr</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clock-&gt;<a class="code" href="structrcc__clock__scale.html#aa27da5cdf33aaa1c9c3dc06fb065f305">sysclock_source</a> == <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>) {</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                <a class="code" href="group__rcc__file.html#ga410efa93b0d73a995d5a09c0d4a7e8a7">rcc_set_hsisys_div</a>(clock-&gt;<a class="code" href="structrcc__clock__scale.html#af8ce0a31c2a77ddcb598dafde7925975">hsisys_div</a>);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        }</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <a class="code" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a>(<a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a>);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        <a class="code" href="group__pwr__defines.html#ga5c20c3e54554d82e05cf53cc02fba118">pwr_set_vos_scale</a>(clock-&gt;<a class="code" href="structrcc__clock__scale.html#a9f91a8056a58aae21441803d6492de18">voltage_scale</a>);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        <a class="code" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(clock-&gt;<a class="code" href="structrcc__clock__scale.html#a2d1f59079ae0d2579df3fa505027bcb2">flash_waitstates</a>);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        <span class="comment">/* enable flash prefetch if we have at least 1WS */</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        <span class="keywordflow">if</span> (clock-&gt;<a class="code" href="structrcc__clock__scale.html#a2d1f59079ae0d2579df3fa505027bcb2">flash_waitstates</a> &gt; <a class="code" href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a>)</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                <a class="code" href="group__flash__file.html#ga0f76604d23e55a997cef486d8f93c8f7">flash_prefetch_enable</a>();</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                <a class="code" href="group__flash__file.html#ga1b35f387b1aa45b20bccc40456cb33fc">flash_prefetch_disable</a>();</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        <a class="code" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(clock-&gt;<a class="code" href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">hpre</a>);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        <a class="code" href="group__rcc__file.html#ga05a5e2fab5bb6e8de484b83588a29bee">rcc_set_ppre</a>(clock-&gt;<a class="code" href="structrcc__clock__scale.html#a031653667adc3524eed35c009eb9b7b6">ppre</a>);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        <a class="code" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(clock-&gt;<a class="code" href="structrcc__clock__scale.html#aa27da5cdf33aaa1c9c3dc06fb065f305">sysclock_source</a>);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <a class="code" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(clock-&gt;<a class="code" href="structrcc__clock__scale.html#aa27da5cdf33aaa1c9c3dc06fb065f305">sysclock_source</a>);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <a class="code" href="group__rcc__file.html#gafd82204202c577cffe2a434c730bf375">rcc_set_sysclk_source</a>(clock-&gt;<a class="code" href="structrcc__clock__scale.html#aa27da5cdf33aaa1c9c3dc06fb065f305">sysclock_source</a>);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        <a class="code" href="group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7">rcc_wait_for_sysclk_status</a>(clock-&gt;<a class="code" href="structrcc__clock__scale.html#aa27da5cdf33aaa1c9c3dc06fb065f305">sysclock_source</a>);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        <a class="code" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> = clock-&gt;<a class="code" href="structrcc__clock__scale.html#a7fbc133bd6b6f14df2821c8f1ba76ab6">ahb_frequency</a>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <a class="code" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = clock-&gt;<a class="code" href="structrcc__clock__scale.html#aebcb0a2d4cadd7b6f56f190bff2f09ae">apb_frequency</a>;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;}</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> * @brief Setup RNG Peripheral Clock Divider</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> * @param rng_div clock divider @ref rcc_ccipr_rngdiv</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gab596f876b0d6d5ecda0e81cf177eae3b">  492</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#gab596f876b0d6d5ecda0e81cf177eae3b">rcc_set_rng_clk_div</a>(uint32_t rng_div)</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;{</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        uint32_t reg32 = <a class="code" href="group__rcc__defines.html#ga55b61daf8c755ef0342861012001c695">RCC_CCIPR</a> &amp; ~(<a class="code" href="group__rcc__defines.html#ga3b6f58f302862c3989be3f4cc7861484">RCC_CCIPR_RNGDIV_MASK</a> &lt;&lt; <a class="code" href="group__rcc__defines.html#gac7aaaa67ae7f2cd1d6307f6ee359c99d">RCC_CCIPR_RNGDIV_SHIFT</a>);</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <a class="code" href="group__rcc__defines.html#ga55b61daf8c755ef0342861012001c695">RCC_CCIPR</a> = reg32 | (rng_div &lt;&lt; <a class="code" href="group__rcc__defines.html#gac7aaaa67ae7f2cd1d6307f6ee359c99d">RCC_CCIPR_RNGDIV_SHIFT</a>);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;}</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"> * @brief Set the peripheral clock source</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> * @param periph peripheral of choice, eg XXX_BASE</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> * @param sel periphral clock source</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga7df8e8d17e0d4ddfaf0f91f08f154df7">  503</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__file.html#ga7df8e8d17e0d4ddfaf0f91f08f154df7">rcc_set_peripheral_clk_sel</a>(uint32_t periph, uint32_t sel)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;{</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        uint8_t shift;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        uint32_t mask;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        <span class="keywordflow">switch</span> (periph) {</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="stm32_2g0_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>:</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                        shift = <a class="code" href="group__rcc__defines.html#gaa93ad7ed916a85826c05408f2907b11a">RCC_CCIPR_ADCSEL_SHIFT</a>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                        mask = <a class="code" href="group__rcc__defines.html#gaf435fd0746e39790af01effd87f7a2a2">RCC_CCIPR_ADCSEL_MASK</a>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="stm32_2g0_2memorymap_8h.html#ab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>:</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                        shift = <a class="code" href="group__rcc__defines.html#gafaacd0948e62a202b488d97faf7735a0">RCC_CCIPR_RNGSEL_SHIFT</a>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                        mask = <a class="code" href="group__rcc__defines.html#ga4eda398435ade49ff56095549c93a970">RCC_CCIPR_RNGSEL_MASK</a>;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="stm32_2g0_2memorymap_8h.html#af8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>:</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                        shift = <a class="code" href="group__rcc__defines.html#ga3562e52884db2bd8fec89b5c50915686">RCC_CCIPR_TIM1SEL_SHIFT</a>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                        mask = <a class="code" href="group__rcc__defines.html#ga896b54f412cb60ab2760c715699b87a1">RCC_CCIPR_TIM1SEL_MASK</a>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="stm32_2g0_2memorymap_8h.html#a012ceb003fbb615eedb39a8d7f31c9c6">LPTIM1_BASE</a>:</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                        shift = <a class="code" href="group__rcc__defines.html#ga82d7a59240e57b511ce68fa3f933bb39">RCC_CCIPR_LPTIM1SEL_SHIFT</a>;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                        mask = <a class="code" href="group__rcc__defines.html#ga7ca36fcd5e490a531d36943a840934cf">RCC_CCIPR_LPTIM1SEL_MASK</a>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="stm32_2g0_2memorymap_8h.html#a74dc5e8a0008c0e16598591753b71b17">LPTIM2_BASE</a>:</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                        shift = <a class="code" href="group__rcc__defines.html#gaee1db26bb09351ecf80b7f639e09b634">RCC_CCIPR_LPTIM2SEL_SHIFT</a>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                        mask = <a class="code" href="group__rcc__defines.html#gac32c7e32bacc9cee6dff286ca2fa7117">RCC_CCIPR_LPTIM2SEL_MASK</a>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="stm32_2g0_2memorymap_8h.html#aacb77bc44b3f8c87ab98f241e760e440">CEC_BASE</a>:</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                        shift = <a class="code" href="group__rcc__defines.html#ga7bb45f866d4184ab5b54135d9f94cc60">RCC_CCIPR_CECSEL_SHIFT</a>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                        mask = <a class="code" href="group__rcc__defines.html#gaf53c655c2d3cdce81ba944195450fa0f">RCC_CCIPR_CECSEL_MASK</a>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="stm32_2g0_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>:</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                        shift = <a class="code" href="group__rcc__defines.html#ga684f0fe9a94a26b3eb242c6c13fd1374">RCC_CCIPR_USART2SEL_SHIFT</a>;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                        mask = <a class="code" href="group__rcc__defines.html#gaa83f0293971933e5380f314c3e4fedd5">RCC_CCIPR_USART2SEL_MASK</a>;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="stm32_2g0_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>:</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                        shift = <a class="code" href="group__rcc__defines.html#ga326828a17dc7113aaa1e9043d331c9e4">RCC_CCIPR_USART1SEL_SHIFT</a>;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                        mask = <a class="code" href="group__rcc__defines.html#ga7e6fa1dd83682f47a6c9b6de45f3be81">RCC_CCIPR_USART1SEL_MASK</a>;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                <span class="keywordflow">default</span>:</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                        <a class="code" href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a>();</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        }</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        uint32_t reg32 = <a class="code" href="group__rcc__defines.html#ga55b61daf8c755ef0342861012001c695">RCC_CCIPR</a> &amp; ~(mask &lt;&lt; shift);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        <a class="code" href="group__rcc__defines.html#ga55b61daf8c755ef0342861012001c695">RCC_CCIPR</a> = reg32 | (sel &lt;&lt; shift);</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;}</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">/**@}*/</span></div><div class="ttc" id="group__rcc__file_html_gab596f876b0d6d5ecda0e81cf177eae3b"><div class="ttname"><a href="group__rcc__file.html#gab596f876b0d6d5ecda0e81cf177eae3b">rcc_set_rng_clk_div</a></div><div class="ttdeci">void rcc_set_rng_clk_div(uint32_t rng_div)</div><div class="ttdoc">Setup RNG Peripheral Clock Divider. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00492">rcc.c:492</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00654">g0/rcc.h:654</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga50a7c60a2e7d73594dc9d0a7e75a04a5"><div class="ttname"><a href="group__rcc__defines.html#ga50a7c60a2e7d73594dc9d0a7e75a04a5">RCC_CR_HSIDIV_SHIFT</a></div><div class="ttdeci">#define RCC_CR_HSIDIV_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00084">g0/rcc.h:84</a></div></div>
<div class="ttc" id="group__rcc__pllcfgr__pllq_html_ga1e28b3d77ca14deebac90241723c2be1"><div class="ttname"><a href="group__rcc__pllcfgr__pllq.html#ga1e28b3d77ca14deebac90241723c2be1">RCC_PLLCFGR_PLLQ_DIV</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ_DIV(x)</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00221">g0/rcc.h:221</a></div></div>
<div class="ttc" id="group__rcc__file_html_gaa1594220dae1eb3f9aa3dc30db60d8d1"><div class="ttname"><a href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></div><div class="ttdeci">uint32_t rcc_apb1_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00043">rcc.c:43</a></div></div>
<div class="ttc" id="group__rcc__pllcfgr__pllr_html_ga417baf86e20eb1a08ed104ae9fad19ba"><div class="ttname"><a href="group__rcc__pllcfgr__pllr.html#ga417baf86e20eb1a08ed104ae9fad19ba">RCC_PLLCFGR_PLLR_DIV</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLR_DIV(x)</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00210">g0/rcc.h:210</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaa93ad7ed916a85826c05408f2907b11a"><div class="ttname"><a href="group__rcc__defines.html#gaa93ad7ed916a85826c05408f2907b11a">RCC_CCIPR_ADCSEL_SHIFT</a></div><div class="ttdeci">#define RCC_CCIPR_ADCSEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00449">g0/rcc.h:449</a></div></div>
<div class="ttc" id="stm32_2g0_2memorymap_8h_html_aacb77bc44b3f8c87ab98f241e760e440"><div class="ttname"><a href="stm32_2g0_2memorymap_8h.html#aacb77bc44b3f8c87ab98f241e760e440">CEC_BASE</a></div><div class="ttdeci">#define CEC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2g0_2memorymap_8h_source.html#l00046">stm32/g0/memorymap.h:46</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga20ecbc8607f58a3d8b3647724261a738"><div class="ttname"><a href="group__rcc__file.html#ga20ecbc8607f58a3d8b3647724261a738">rcc_set_main_pll</a></div><div class="ttdeci">void rcc_set_main_pll(uint32_t source, uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq, uint32_t pllr)</div><div class="ttdoc">Configure pll source and output frequencies. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00333">rcc.c:333</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a9d2255db11fe3cf6958f26ff595a2f6d"><div class="ttname"><a href="structrcc__clock__scale.html#a9d2255db11fe3cf6958f26ff595a2f6d">rcc_clock_scale::pllp_div</a></div><div class="ttdeci">uint8_t pllp_div</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00779">g0/rcc.h:779</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a48ecae059410e7de936ba7c4edf81a4e"><div class="ttname"><a href="structrcc__clock__scale.html#a48ecae059410e7de936ba7c4edf81a4e">rcc_clock_scale::pllr_div</a></div><div class="ttdeci">uint8_t pllr_div</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00781">g0/rcc.h:781</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00079">g0/rcc.h:79</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaf53c655c2d3cdce81ba944195450fa0f"><div class="ttname"><a href="group__rcc__defines.html#gaf53c655c2d3cdce81ba944195450fa0f">RCC_CCIPR_CECSEL_MASK</a></div><div class="ttdeci">#define RCC_CCIPR_CECSEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00542">g0/rcc.h:542</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga229c85444fc847f9102dedab40c9165f"><div class="ttname"><a href="group__rcc__file.html#ga229c85444fc847f9102dedab40c9165f">rcc_system_clock_source</a></div><div class="ttdeci">enum rcc_osc rcc_system_clock_source(void)</div><div class="ttdoc">Return the clock source which is used as system clock. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00260">rcc.c:260</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gab97b96fa0fd9d3d4386ed56bb700e4e6"><div class="ttname"><a href="group__rcc__defines.html#gab97b96fa0fd9d3d4386ed56bb700e4e6">RCC_PLLCFGR_PLLR_SHIFT</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLR_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00204">g0/rcc.h:204</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga684f0fe9a94a26b3eb242c6c13fd1374"><div class="ttname"><a href="group__rcc__defines.html#ga684f0fe9a94a26b3eb242c6c13fd1374">RCC_CCIPR_USART2SEL_SHIFT</a></div><div class="ttdeci">#define RCC_CCIPR_USART2SEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00551">g0/rcc.h:551</a></div></div>
<div class="ttc" id="group__rcc__cfgr__sws_html_ga6ff20e7c52db696ec5b8e0b781c89dbc"><div class="ttname"><a href="group__rcc__cfgr__sws.html#ga6ff20e7c52db696ec5b8e0b781c89dbc">RCC_CFGR_SW_LSI</a></div><div class="ttdeci">#define RCC_CFGR_SW_LSI</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00198">g0/rcc.h:198</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga326828a17dc7113aaa1e9043d331c9e4"><div class="ttname"><a href="group__rcc__defines.html#ga326828a17dc7113aaa1e9043d331c9e4">RCC_CCIPR_USART1SEL_SHIFT</a></div><div class="ttdeci">#define RCC_CCIPR_USART1SEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00561">g0/rcc.h:561</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga90aa2b7801b2b42debc0536d38c5b07c"><div class="ttname"><a href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a></div><div class="ttdeci">void rcc_periph_clock_enable(enum rcc_periph_clken clken)</div><div class="ttdoc">Enable Peripheral Clock in running mode. </div><div class="ttdef"><b>Definition:</b> <a href="rcc__common__all_8c_source.html#l00124">rcc_common_all.c:124</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00082">g0/rcc.h:82</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga1dfd0e0ba16285ce16e782e07af2cafa"><div class="ttname"><a href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a></div><div class="ttdeci">void rcc_wait_for_osc_ready(enum rcc_osc osc)</div><div class="ttdoc">Wait for Oscillator Ready. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00196">rcc.c:196</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga89d079556639549018fbd8d66cf5fc20"><div class="ttname"><a href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a></div><div class="ttdeci">void rcc_osc_off(enum rcc_osc osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00152">rcc.c:152</a></div></div>
<div class="ttc" id="group__flash__file_html_ga9347b16d27d64b79f507dc9cad8633b2"><div class="ttname"><a href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a></div><div class="ttdeci">void flash_set_ws(uint32_t ws)</div><div class="ttdoc">Set the Number of Wait States. </div><div class="ttdef"><b>Definition:</b> <a href="flash__common__all_8c_source.html#l00036">flash_common_all.c:36</a></div></div>
<div class="ttc" id="stm32_2g0_2memorymap_8h_html_a74dc5e8a0008c0e16598591753b71b17"><div class="ttname"><a href="stm32_2g0_2memorymap_8h.html#a74dc5e8a0008c0e16598591753b71b17">LPTIM2_BASE</a></div><div class="ttdeci">#define LPTIM2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2g0_2memorymap_8h_source.html#l00049">stm32/g0/memorymap.h:49</a></div></div>
<div class="ttc" id="group__rcc__cfgr__sws_html_ga0041b455a0b5beb8f3828869a52f13c2"><div class="ttname"><a href="group__rcc__cfgr__sws.html#ga0041b455a0b5beb8f3828869a52f13c2">RCC_CFGR_SW_PLLRCLK</a></div><div class="ttdeci">#define RCC_CFGR_SW_PLLRCLK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00197">g0/rcc.h:197</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00632">g0/rcc.h:632</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac7aaaa67ae7f2cd1d6307f6ee359c99d"><div class="ttname"><a href="group__rcc__defines.html#gac7aaaa67ae7f2cd1d6307f6ee359c99d">RCC_CCIPR_RNGDIV_SHIFT</a></div><div class="ttdeci">#define RCC_CCIPR_RNGDIV_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00458">g0/rcc.h:458</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga4eda398435ade49ff56095549c93a970"><div class="ttname"><a href="group__rcc__defines.html#ga4eda398435ade49ff56095549c93a970">RCC_CCIPR_RNGSEL_MASK</a></div><div class="ttdeci">#define RCC_CCIPR_RNGSEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00467">g0/rcc.h:467</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga3465fac46f8d87fc7e243765777af052"><div class="ttname"><a href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a></div><div class="ttdeci">#define RCC_CR</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00038">g0/rcc.h:38</a></div></div>
<div class="ttc" id="group__rcc__cfgr__sws_html_ga31b2e5c0ae6abd8560aa28d0a03b47a4"><div class="ttname"><a href="group__rcc__cfgr__sws.html#ga31b2e5c0ae6abd8560aa28d0a03b47a4">RCC_CFGR_SWS_LSE</a></div><div class="ttdeci">#define RCC_CFGR_SWS_LSE</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00186">g0/rcc.h:186</a></div></div>
<div class="ttc" id="stm32_2g0_2memorymap_8h_html_a012ceb003fbb615eedb39a8d7f31c9c6"><div class="ttname"><a href="stm32_2g0_2memorymap_8h.html#a012ceb003fbb615eedb39a8d7f31c9c6">LPTIM1_BASE</a></div><div class="ttdeci">#define LPTIM1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2g0_2memorymap_8h_source.html#l00047">stm32/g0/memorymap.h:47</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06a02185dfd488a65fd3396cbc10387658e"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a02185dfd488a65fd3396cbc10387658e">RCC_CLOCK_CONFIG_HSE_12MHZ_PLL_64MHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00800">g0/rcc.h:800</a></div></div>
<div class="ttc" id="group__rcc__cfgr__sws_html_gaef5eac83a8faf38b68cb3e0373303234"><div class="ttname"><a href="group__rcc__cfgr__sws.html#gaef5eac83a8faf38b68cb3e0373303234">RCC_CFGR_SWS_PLLRCLK</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLLRCLK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00184">g0/rcc.h:184</a></div></div>
<div class="ttc" id="group__rcc__cfgr__sws_html_ga1accf5595c904b320766ef5ab151bafc"><div class="ttname"><a href="group__rcc__cfgr__sws.html#ga1accf5595c904b320766ef5ab151bafc">RCC_CFGR_SW_HSISYS</a></div><div class="ttdeci">#define RCC_CFGR_SW_HSISYS</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00195">g0/rcc.h:195</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga7e5e28699fe923870e15fef3651ff3ef"><div class="ttname"><a href="group__rcc__defines.html#ga7e5e28699fe923870e15fef3651ff3ef">RCC_CFGR_SW_MASK</a></div><div class="ttdeci">#define RCC_CFGR_SW_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00189">g0/rcc.h:189</a></div></div>
<div class="ttc" id="group__rcc__pllcfgr__pllp_html_ga0a1018dc3a5cfcd82572e8359389d0aa"><div class="ttname"><a href="group__rcc__pllcfgr__pllp.html#ga0a1018dc3a5cfcd82572e8359389d0aa">RCC_PLLCFGR_PLLP_DIV</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP_DIV(x)</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00232">g0/rcc.h:232</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga437d3c7d4232b6563cda9b2789d2b7e5"><div class="ttname"><a href="group__rcc__defines.html#ga437d3c7d4232b6563cda9b2789d2b7e5">RCC_CFGR_HPRE_MASK</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00159">g0/rcc.h:159</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a69c7bceb5325cbe6ca7c22bae27bf557"><div class="ttname"><a href="structrcc__clock__scale.html#a69c7bceb5325cbe6ca7c22bae27bf557">rcc_clock_scale::pll_mul</a></div><div class="ttdeci">uint8_t pll_mul</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00778">g0/rcc.h:778</a></div></div>
<div class="ttc" id="group__rcc__cfgr__ppre_html_ga36ce88e772b602635e4da27c4d772851"><div class="ttname"><a href="group__rcc__cfgr__ppre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_PPRE_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00152">g0/rcc.h:152</a></div></div>
<div class="ttc" id="group__pwr__defines_html_gga763ebcf54b3996fea95742ecf772f19fa6103eef86f1471f041ea7ae1138d202b"><div class="ttname"><a href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa6103eef86f1471f041ea7ae1138d202b">PWR_SCALE1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2pwr_8h_source.html#l00182">g0/pwr.h:182</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga7ca36fcd5e490a531d36943a840934cf"><div class="ttname"><a href="group__rcc__defines.html#ga7ca36fcd5e490a531d36943a840934cf">RCC_CCIPR_LPTIM1SEL_MASK</a></div><div class="ttdeci">#define RCC_CCIPR_LPTIM1SEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00503">g0/rcc.h:503</a></div></div>
<div class="ttc" id="stm32_2g0_2memorymap_8h_html_a86162ab3f740db9026c1320d46938b4d"><div class="ttname"><a href="stm32_2g0_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a></div><div class="ttdeci">#define USART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2g0_2memorymap_8h_source.html#l00060">stm32/g0/memorymap.h:60</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_aebcb0a2d4cadd7b6f56f190bff2f09ae"><div class="ttname"><a href="structrcc__clock__scale.html#aebcb0a2d4cadd7b6f56f190bff2f09ae">rcc_clock_scale::apb_frequency</a></div><div class="ttdeci">uint32_t apb_frequency</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00791">g0/rcc.h:791</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaee1db26bb09351ecf80b7f639e09b634"><div class="ttname"><a href="group__rcc__defines.html#gaee1db26bb09351ecf80b7f639e09b634">RCC_CCIPR_LPTIM2SEL_SHIFT</a></div><div class="ttdeci">#define RCC_CCIPR_LPTIM2SEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00494">g0/rcc.h:494</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaa83f0293971933e5380f314c3e4fedd5"><div class="ttname"><a href="group__rcc__defines.html#gaa83f0293971933e5380f314c3e4fedd5">RCC_CCIPR_USART2SEL_MASK</a></div><div class="ttdeci">#define RCC_CCIPR_USART2SEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00550">g0/rcc.h:550</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga3b6f58f302862c3989be3f4cc7861484"><div class="ttname"><a href="group__rcc__defines.html#ga3b6f58f302862c3989be3f4cc7861484">RCC_CCIPR_RNGDIV_MASK</a></div><div class="ttdeci">#define RCC_CCIPR_RNGDIV_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00457">g0/rcc.h:457</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00631">g0/rcc.h:631</a></div></div>
<div class="ttc" id="stm32_2g0_2memorymap_8h_html_ab92662976cfe62457141e5b4f83d541c"><div class="ttname"><a href="stm32_2g0_2memorymap_8h.html#ab92662976cfe62457141e5b4f83d541c">RNG_BASE</a></div><div class="ttdeci">#define RNG_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2g0_2memorymap_8h_source.html#l00073">stm32/g0/memorymap.h:73</a></div></div>
<div class="ttc" id="group__rcc__pllcfgr__pllsrc_html_gae3a86c3918526efe2258ecbb34b91587"><div class="ttname"><a href="group__rcc__pllcfgr__pllsrc.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC_HSE</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00261">g0/rcc.h:261</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06ab1f4a153ce50fa565e7384b7ea5af2dd"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06ab1f4a153ce50fa565e7384b7ea5af2dd">RCC_CLOCK_CONFIG_HSI_PLL_64MHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00799">g0/rcc.h:799</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga7e6fa1dd83682f47a6c9b6de45f3be81"><div class="ttname"><a href="group__rcc__defines.html#ga7e6fa1dd83682f47a6c9b6de45f3be81">RCC_CCIPR_USART1SEL_MASK</a></div><div class="ttdeci">#define RCC_CCIPR_USART1SEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00560">g0/rcc.h:560</a></div></div>
<div class="ttc" id="group__rcc__cr__hsidiv_html_gadb56745e1f93740bf493a3c59fde672b"><div class="ttname"><a href="group__rcc__cr__hsidiv.html#gadb56745e1f93740bf493a3c59fde672b">RCC_CR_HSIDIV_DIV1</a></div><div class="ttdeci">#define RCC_CR_HSIDIV_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00090">g0/rcc.h:90</a></div></div>
<div class="ttc" id="group__rcc__file_html_gafd82204202c577cffe2a434c730bf375"><div class="ttname"><a href="group__rcc__file.html#gafd82204202c577cffe2a434c730bf375">rcc_set_sysclk_source</a></div><div class="ttdeci">void rcc_set_sysclk_source(enum rcc_osc osc)</div><div class="ttdoc">Set the Source for the System Clock. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00225">rcc.c:225</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga98e91ee34c2bccf6919637aae7d965e1"><div class="ttname"><a href="group__rcc__file.html#ga98e91ee34c2bccf6919637aae7d965e1">rcc_clock_config</a></div><div class="ttdeci">const struct rcc_clock_scale rcc_clock_config[RCC_CLOCK_CONFIG_END]</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00045">rcc.c:45</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaef2c2e5574b2454c04aea9aae06d3c92"><div class="ttname"><a href="group__rcc__defines.html#gaef2c2e5574b2454c04aea9aae06d3c92">RCC_PLLCFGR_PLLP_SHIFT</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00226">g0/rcc.h:226</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gab569110e757aee573ebf9ad80812e8bb"><div class="ttname"><a href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a></div><div class="ttdeci">#define RCC_CSR_LSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00611">g0/rcc.h:611</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga86f90a27c26bc25e22999419f7d08622"><div class="ttname"><a href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a></div><div class="ttdeci">uint32_t rcc_ahb_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00042">rcc.c:42</a></div></div>
<div class="ttc" id="group__rcc__file_html_gaf49393bf435c0fe9ba573917154d03b4"><div class="ttname"><a href="group__rcc__file.html#gaf49393bf435c0fe9ba573917154d03b4">rcc_set_mcopre</a></div><div class="ttdeci">void rcc_set_mcopre(uint32_t mcopre)</div><div class="ttdoc">Configure mco prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00426">rcc.c:426</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga5effadce798e53ab37c5aea9300b3b23"><div class="ttname"><a href="group__rcc__defines.html#ga5effadce798e53ab37c5aea9300b3b23">RCC_CICR_CSSC</a></div><div class="ttdeci">#define RCC_CICR_CSSC</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00285">g0/rcc.h:285</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06a917791230f147c9d68b10202e203396a"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a917791230f147c9d68b10202e203396a">RCC_CLOCK_CONFIG_LSI_32KHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00795">g0/rcc.h:795</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_af8ce0a31c2a77ddcb598dafde7925975"><div class="ttname"><a href="structrcc__clock__scale.html#af8ce0a31c2a77ddcb598dafde7925975">rcc_clock_scale::hsisys_div</a></div><div class="ttdeci">uint8_t hsisys_div</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00784">g0/rcc.h:784</a></div></div>
<div class="ttc" id="group__rcc__file_html_gaa768e6d3787b02f6dc93c8392b879ef7"><div class="ttname"><a href="group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7">rcc_wait_for_sysclk_status</a></div><div class="ttdeci">void rcc_wait_for_sysclk_status(enum rcc_osc osc)</div><div class="ttdoc">Wait until system clock switched to given oscillator. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00283">rcc.c:283</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga82d7a59240e57b511ce68fa3f933bb39"><div class="ttname"><a href="group__rcc__defines.html#ga82d7a59240e57b511ce68fa3f933bb39">RCC_CCIPR_LPTIM1SEL_SHIFT</a></div><div class="ttdeci">#define RCC_CCIPR_LPTIM1SEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00504">g0/rcc.h:504</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gabe81fd6d8e84f74aa4f2e31f26aa2819"><div class="ttname"><a href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">RCC_CFGR_HPRE_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00160">g0/rcc.h:160</a></div></div>
<div class="ttc" id="assert_8h_html"><div class="ttname"><a href="assert_8h.html">assert.h</a></div></div>
<div class="ttc" id="group__debugging_html_gac2ec555ba39f6c80aa9f3a9289864076"><div class="ttname"><a href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a></div><div class="ttdeci">#define cm3_assert_not_reached()</div><div class="ttdoc">Check if unreachable code is reached. </div><div class="ttdef"><b>Definition:</b> <a href="assert_8h_source.html#l00102">assert.h:102</a></div></div>
<div class="ttc" id="group__rcc__cfgr__hpre_html_ga2b5c237044af2e4d7343d46cf6c24318"><div class="ttname"><a href="group__rcc__cfgr__hpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00165">g0/rcc.h:165</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaf435fd0746e39790af01effd87f7a2a2"><div class="ttname"><a href="group__rcc__defines.html#gaf435fd0746e39790af01effd87f7a2a2">RCC_CCIPR_ADCSEL_MASK</a></div><div class="ttdeci">#define RCC_CCIPR_ADCSEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00448">g0/rcc.h:448</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga8f7780f390ef4cbb05efa06554ba0998"><div class="ttname"><a href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a></div><div class="ttdeci">#define RCC_CFGR</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00040">g0/rcc.h:40</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00612">g0/rcc.h:612</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_ac1080df4a18fe56b21c8f2590940a062"><div class="ttname"><a href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">rcc_clock_scale::hpre</a></div><div class="ttdeci">uint8_t hpre</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00786">g0/rcc.h:786</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492">RCC_CLOCK_CONFIG_END</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00801">g0/rcc.h:801</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gabd13837c4c33c5df3bdff96f8886d438"><div class="ttname"><a href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a></div><div class="ttdeci">#define RCC_BDCR</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00070">g0/rcc.h:70</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06a3e56aa17684afcc6faa14572a30444c5"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a3e56aa17684afcc6faa14572a30444c5">RCC_CLOCK_CONFIG_HSI_PLL_32MHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00798">g0/rcc.h:798</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac4df0bb6bd16afd9fbf2e30d3089e93c"><div class="ttname"><a href="group__rcc__defines.html#gac4df0bb6bd16afd9fbf2e30d3089e93c">RCC_PLLCFGR_PLLQ_SHIFT</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00215">g0/rcc.h:215</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga04599fc122337e5f3ee8979df0c822c5"><div class="ttname"><a href="group__rcc__defines.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLPEN</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00235">g0/rcc.h:235</a></div></div>
<div class="ttc" id="group__rcc__cfgr__sws_html_gafb563f217242d969f4355d0818fde705"><div class="ttname"><a href="group__rcc__cfgr__sws.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></div><div class="ttdeci">#define RCC_CFGR_SW_HSE</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00196">g0/rcc.h:196</a></div></div>
<div class="ttc" id="stm32_2g0_2memorymap_8h_html_af8aa324ca5011b8173ab16585ed7324a"><div class="ttname"><a href="stm32_2g0_2memorymap_8h.html#af8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a></div><div class="ttdeci">#define TIM1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2g0_2memorymap_8h_source.html#l00058">stm32/g0/memorymap.h:58</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00633">g0/rcc.h:633</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga799db1d60d1ea18f31ac93318b38c6a0"><div class="ttname"><a href="group__rcc__defines.html#ga799db1d60d1ea18f31ac93318b38c6a0">RCC_CFGR_PPRE_MASK</a></div><div class="ttdeci">#define RCC_CFGR_PPRE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00145">g0/rcc.h:145</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga6e483b8da7b5a5da25e9a745bb19f6ec"><div class="ttname"><a href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a></div><div class="ttdeci">#define RCC_CSR</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00071">g0/rcc.h:71</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga05a5e2fab5bb6e8de484b83588a29bee"><div class="ttname"><a href="group__rcc__file.html#ga05a5e2fab5bb6e8de484b83588a29bee">rcc_set_ppre</a></div><div class="ttdeci">void rcc_set_ppre(uint32_t ppre)</div><div class="ttdoc">Configure APB peripheral clock prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00387">rcc.c:387</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gad7dcc662cce20de5eb8a10fb189b5c97"><div class="ttname"><a href="group__rcc__defines.html#gad7dcc662cce20de5eb8a10fb189b5c97">RCC_PLLCFGR_PLLM_SHIFT</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00245">g0/rcc.h:245</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga66006b568fa03cf5fb081ffa90a36d8f"><div class="ttname"><a href="group__rcc__file.html#ga66006b568fa03cf5fb081ffa90a36d8f">rcc_enable_pllq</a></div><div class="ttdeci">void rcc_enable_pllq(bool enable)</div><div class="ttdoc">Enable PLL Q clock output. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00361">rcc.c:361</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac7ca64b3739a65df1bdb70cec7be93d9"><div class="ttname"><a href="group__rcc__defines.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a></div><div class="ttdeci">#define RCC_CIFR_CSSF</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00275">g0/rcc.h:275</a></div></div>
<div class="ttc" id="group__pwr__defines_html_ga5c20c3e54554d82e05cf53cc02fba118"><div class="ttname"><a href="group__pwr__defines.html#ga5c20c3e54554d82e05cf53cc02fba118">pwr_set_vos_scale</a></div><div class="ttdeci">void pwr_set_vos_scale(enum pwr_vos_scale scale)</div><div class="ttdoc">Setup voltage scaling range. </div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00039">pwr.c:39</a></div></div>
<div class="ttc" id="group__rcc__cfgr__sws_html_gaeca2424e26c8eca90e9117c19603eb36"><div class="ttname"><a href="group__rcc__cfgr__sws.html#gaeca2424e26c8eca90e9117c19603eb36">RCC_CFGR_SWS_LSI</a></div><div class="ttdeci">#define RCC_CFGR_SWS_LSI</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00185">g0/rcc.h:185</a></div></div>
<div class="ttc" id="group__flash__file_html_ga1b35f387b1aa45b20bccc40456cb33fc"><div class="ttname"><a href="group__flash__file.html#ga1b35f387b1aa45b20bccc40456cb33fc">flash_prefetch_disable</a></div><div class="ttdeci">void flash_prefetch_disable(void)</div><div class="ttdoc">Note carefully the clock restrictions under which the prefetch buffer may be set to disabled...</div><div class="ttdef"><b>Definition:</b> <a href="flash__common__all_8c_source.html#l00031">flash_common_all.c:31</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga451045d952eb1caaa0090c9e8dc75082"><div class="ttname"><a href="group__rcc__defines.html#ga451045d952eb1caaa0090c9e8dc75082">RCC_CFGR_SWS_MASK</a></div><div class="ttdeci">#define RCC_CFGR_SWS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00176">g0/rcc.h:176</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a031653667adc3524eed35c009eb9b7b6"><div class="ttname"><a href="structrcc__clock__scale.html#a031653667adc3524eed35c009eb9b7b6">rcc_clock_scale::ppre</a></div><div class="ttdeci">uint8_t ppre</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00787">g0/rcc.h:787</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga6c5c6a2e8d760ad7da85ae2c8076ee31"><div class="ttname"><a href="group__rcc__defines.html#ga6c5c6a2e8d760ad7da85ae2c8076ee31">RCC_PLLCFGR_PLLSRC_MASK</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00254">g0/rcc.h:254</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaaee06473ada7ed1bf2cae8e52ce2e9ab"><div class="ttname"><a href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_SWS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00177">g0/rcc.h:177</a></div></div>
<div class="ttc" id="group__rcc__file_html_gab1b45443e00d0774628de632257ba9f4"><div class="ttname"><a href="group__rcc__file.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a></div><div class="ttdeci">void rcc_css_int_clear(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00211">rcc.c:211</a></div></div>
<div class="ttc" id="group__flash__latency_html_ga936324709ea40109331b76849da2c8b2"><div class="ttname"><a href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_0WS</div><div class="ttdef"><b>Definition:</b> <a href="g0_2flash_8h_source.html#l00065">g0/flash.h:65</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga562bc8e3d48d9685f439fb7d150030b0"><div class="ttname"><a href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_MCOPRE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00113">g0/rcc.h:113</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaafca81172ed857ce6b94582fcaada87c"><div class="ttname"><a href="group__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a></div><div class="ttdeci">#define RCC_BDCR_LSERDY</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00598">g0/rcc.h:598</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06af159fd2391df633169eaa940ce62270c"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06af159fd2391df633169eaa940ce62270c">RCC_CLOCK_CONFIG_HSI_16MHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00797">g0/rcc.h:797</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga7bb45f866d4184ab5b54135d9f94cc60"><div class="ttname"><a href="group__rcc__defines.html#ga7bb45f866d4184ab5b54135d9f94cc60">RCC_CCIPR_CECSEL_SHIFT</a></div><div class="ttdeci">#define RCC_CCIPR_CECSEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00543">g0/rcc.h:543</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><div class="ttname"><a href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a></div><div class="ttdeci">void rcc_set_pll_source(uint32_t pllsrc)</div><div class="ttdoc">Configure pll source. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00315">rcc.c:315</a></div></div>
<div class="ttc" id="stm32_2g0_2memorymap_8h_html_ade83162a04bca0b15b39018a8e8ec090"><div class="ttname"><a href="stm32_2g0_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a></div><div class="ttdeci">#define USART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2g0_2memorymap_8h_source.html#l00039">stm32/g0/memorymap.h:39</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06a8b72a273611e787f31f150a8f9dea350"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a8b72a273611e787f31f150a8f9dea350">RCC_CLOCK_CONFIG_HSI_4MHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00796">g0/rcc.h:796</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00078">g0/rcc.h:78</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga60545c4e488c3b498f8183086029f8a5"><div class="ttname"><a href="group__rcc__defines.html#ga60545c4e488c3b498f8183086029f8a5">RCC_CFGR_MCOPRE_MASK</a></div><div class="ttdeci">#define RCC_CFGR_MCOPRE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00114">g0/rcc.h:114</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga4655433de1d0ce076c990d59923c0f02"><div class="ttname"><a href="group__rcc__defines.html#ga4655433de1d0ce076c990d59923c0f02">RCC_CIFR</a></div><div class="ttdeci">#define RCC_CIFR</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00043">g0/rcc.h:43</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga3183214298f7807a45106697f39c26d6"><div class="ttname"><a href="group__rcc__defines.html#ga3183214298f7807a45106697f39c26d6">RCC_CICR</a></div><div class="ttdeci">#define RCC_CICR</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00044">g0/rcc.h:44</a></div></div>
<div class="ttc" id="group__rcc__pllcfgr__pllsrc_html_ga7e232e659665467b36df24b629cf2206"><div class="ttname"><a href="group__rcc__pllcfgr__pllsrc.html#ga7e232e659665467b36df24b629cf2206">RCC_PLLCFGR_PLLSRC_HSI16</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC_HSI16</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00260">g0/rcc.h:260</a></div></div>
<div class="ttc" id="group__rcc__cfgr__sws_html_gac882c8dc41e47efdca6c1c97273dde6e"><div class="ttname"><a href="group__rcc__cfgr__sws.html#gac882c8dc41e47efdca6c1c97273dde6e">RCC_CFGR_SWS_HSISYS</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSISYS</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00182">g0/rcc.h:182</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaaa0f06b1dec6389b5c40302b2ac31bde"><div class="ttname"><a href="group__rcc__defines.html#gaaa0f06b1dec6389b5c40302b2ac31bde">RCC_CR_HSIDIV_MASK</a></div><div class="ttdeci">#define RCC_CR_HSIDIV_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00085">g0/rcc.h:85</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a2bf2d23778fbbf37659e1f434da3fe69"><div class="ttname"><a href="structrcc__clock__scale.html#a2bf2d23778fbbf37659e1f434da3fe69">rcc_clock_scale::pll_div</a></div><div class="ttdeci">uint8_t pll_div</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00777">g0/rcc.h:777</a></div></div>
<div class="ttc" id="group__rcc__pllcfgr__plln_html_ga7ce22439abe4eebe0ed2895c6445ee95"><div class="ttname"><a href="group__rcc__pllcfgr__plln.html#ga7ce22439abe4eebe0ed2895c6445ee95">RCC_PLLCFGR_PLLN_MUL</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_MUL(x)</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00242">g0/rcc.h:242</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga97a14bcd681acbfdd75141e0bd65f7c7"><div class="ttname"><a href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7">rcc_clock_setup</a></div><div class="ttdeci">void rcc_clock_setup(const struct rcc_clock_scale *clock)</div><div class="ttdoc">Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00439">rcc.c:439</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00630">g0/rcc.h:630</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00599">g0/rcc.h:599</a></div></div>
<div class="ttc" id="group__pwr__defines_html_gga763ebcf54b3996fea95742ecf772f19fa7210fec0c5b6d36e39a19ff4f3235cce"><div class="ttname"><a href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa7210fec0c5b6d36e39a19ff4f3235cce">PWR_SCALE2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2pwr_8h_source.html#l00183">g0/pwr.h:183</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a9f91a8056a58aae21441803d6492de18"><div class="ttname"><a href="structrcc__clock__scale.html#a9f91a8056a58aae21441803d6492de18">rcc_clock_scale::voltage_scale</a></div><div class="ttdeci">enum pwr_vos_scale voltage_scale</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00789">g0/rcc.h:789</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga81b16ade2e5d6e024f36e3d568a9fd97"><div class="ttname"><a href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a></div><div class="ttdeci">void rcc_osc_on(enum rcc_osc osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00128">rcc.c:128</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00081">g0/rcc.h:81</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00629">g0/rcc.h:629</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga7df8e8d17e0d4ddfaf0f91f08f154df7"><div class="ttname"><a href="group__rcc__file.html#ga7df8e8d17e0d4ddfaf0f91f08f154df7">rcc_set_peripheral_clk_sel</a></div><div class="ttdeci">void rcc_set_peripheral_clk_sel(uint32_t periph, uint32_t sel)</div><div class="ttdoc">Set the peripheral clock source. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00503">rcc.c:503</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga81cc940b56c46a5e448f7c84263b6be5"><div class="ttname"><a href="group__rcc__defines.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQEN</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00224">g0/rcc.h:224</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga0d3d34d807e0934127960914833a1b4d"><div class="ttname"><a href="group__rcc__file.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a></div><div class="ttdeci">int rcc_css_int_flag(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00216">rcc.c:216</a></div></div>
<div class="ttc" id="group__rcc__cfgr__sws_html_gaeed68da879321d14680e0e287e810831"><div class="ttname"><a href="group__rcc__cfgr__sws.html#gaeed68da879321d14680e0e287e810831">RCC_CFGR_SW_LSE</a></div><div class="ttdeci">#define RCC_CFGR_SW_LSE</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00199">g0/rcc.h:199</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga2297cce07d5113023bf8eff03fc62c66"><div class="ttname"><a href="group__rcc__file.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a></div><div class="ttdeci">void rcc_css_disable(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00206">rcc.c:206</a></div></div>
<div class="ttc" id="group__rcc__cr__hsidiv_html_ga63ca8f3aa726439264ba576d93fddf60"><div class="ttname"><a href="group__rcc__cr__hsidiv.html#ga63ca8f3aa726439264ba576d93fddf60">RCC_CR_HSIDIV_DIV4</a></div><div class="ttdeci">#define RCC_CR_HSIDIV_DIV4</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00092">g0/rcc.h:92</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00077">g0/rcc.h:77</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga2706213ae449214826f797ac93c51d52"><div class="ttname"><a href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a></div><div class="ttdeci">bool rcc_is_osc_ready(enum rcc_osc osc)</div><div class="ttdoc">Is the given oscillator ready? </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00176">rcc.c:176</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga896b54f412cb60ab2760c715699b87a1"><div class="ttname"><a href="group__rcc__defines.html#ga896b54f412cb60ab2760c715699b87a1">RCC_CCIPR_TIM1SEL_MASK</a></div><div class="ttdeci">#define RCC_CCIPR_TIM1SEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00485">g0/rcc.h:485</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga55b61daf8c755ef0342861012001c695"><div class="ttname"><a href="group__rcc__defines.html#ga55b61daf8c755ef0342861012001c695">RCC_CCIPR</a></div><div class="ttdeci">#define RCC_CCIPR</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00069">g0/rcc.h:69</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gadfa9da7446c63cd5b888d03a80171562"><div class="ttname"><a href="group__rcc__defines.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLREN</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00213">g0/rcc.h:213</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_aed590264a530cbaa6c6b6cad8cf738b8"><div class="ttname"><a href="structrcc__clock__scale.html#aed590264a530cbaa6c6b6cad8cf738b8">rcc_clock_scale::pll_source</a></div><div class="ttdeci">uint8_t pll_source</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00776">g0/rcc.h:776</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00100">g0/rcc.h:100</a></div></div>
<div class="ttc" id="group__rcc__pllcfgr__pllm_html_gae57ac9dff1700d38fda734c394789539"><div class="ttname"><a href="group__rcc__pllcfgr__pllm.html#gae57ac9dff1700d38fda734c394789539">RCC_PLLCFGR_PLLM_DIV</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM_DIV(x)</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00250">g0/rcc.h:250</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_aa27da5cdf33aaa1c9c3dc06fb065f305"><div class="ttname"><a href="structrcc__clock__scale.html#aa27da5cdf33aaa1c9c3dc06fb065f305">rcc_clock_scale::sysclock_source</a></div><div class="ttdeci">enum rcc_osc sysclock_source</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00773">g0/rcc.h:773</a></div></div>
<div class="ttc" id="group__rcc__file_html_gae192b2cd0f37124db5ed76d599a5671b"><div class="ttname"><a href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a></div><div class="ttdeci">void rcc_set_hpre(uint32_t hpre)</div><div class="ttdoc">Configure AHB peripheral clock prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00400">rcc.c:400</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga01fadb9f1fc91bb2830620ab5eee5324"><div class="ttname"><a href="group__rcc__defines.html#ga01fadb9f1fc91bb2830620ab5eee5324">RCC_PLLCFGR_PLLN_SHIFT</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00237">g0/rcc.h:237</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gafaacd0948e62a202b488d97faf7735a0"><div class="ttname"><a href="group__rcc__defines.html#gafaacd0948e62a202b488d97faf7735a0">RCC_CCIPR_RNGSEL_SHIFT</a></div><div class="ttdeci">#define RCC_CCIPR_RNGSEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00468">g0/rcc.h:468</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a2d1f59079ae0d2579df3fa505027bcb2"><div class="ttname"><a href="structrcc__clock__scale.html#a2d1f59079ae0d2579df3fa505027bcb2">rcc_clock_scale::flash_waitstates</a></div><div class="ttdeci">uint8_t flash_waitstates</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00788">g0/rcc.h:788</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga68c2b48bd51903ccf423c86458194354"><div class="ttname"><a href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a></div><div class="ttdeci">rcc_osc</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00628">g0/rcc.h:628</a></div></div>
<div class="ttc" id="group__flash__latency_html_gaec66af244e6afb5bbf9816d7c76e1621"><div class="ttname"><a href="group__flash__latency.html#gaec66af244e6afb5bbf9816d7c76e1621">FLASH_ACR_LATENCY_1WS</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_1WS</div><div class="ttdef"><b>Definition:</b> <a href="g0_2flash_8h_source.html#l00066">g0/flash.h:66</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga410efa93b0d73a995d5a09c0d4a7e8a7"><div class="ttname"><a href="group__rcc__file.html#ga410efa93b0d73a995d5a09c0d4a7e8a7">rcc_set_hsisys_div</a></div><div class="ttdeci">void rcc_set_hsisys_div(uint32_t hsidiv)</div><div class="ttdoc">Configure HSI16 clock division factor to feed SYSCLK. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00413">rcc.c:413</a></div></div>
<div class="ttc" id="group__flash__file_html_ga0f76604d23e55a997cef486d8f93c8f7"><div class="ttname"><a href="group__flash__file.html#ga0f76604d23e55a997cef486d8f93c8f7">flash_prefetch_enable</a></div><div class="ttdeci">void flash_prefetch_enable(void)</div><div class="ttdoc">This buffer is used for instruction fetches and is enabled by default after reset. </div><div class="ttdef"><b>Definition:</b> <a href="flash__common__all_8c_source.html#l00026">flash_common_all.c:26</a></div></div>
<div class="ttc" id="group__rcc__cfgr__sws_html_gae09a0202f441c1a43e69c62331d50a08"><div class="ttname"><a href="group__rcc__cfgr__sws.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSE</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00183">g0/rcc.h:183</a></div></div>
<div class="ttc" id="pwr_8h_html"><div class="ttname"><a href="pwr_8h.html">pwr.h</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html"><div class="ttname"><a href="structrcc__clock__scale.html">rcc_clock_scale</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00772">g0/rcc.h:772</a></div></div>
<div class="ttc" id="group__rcc__file_html_gaddb943f9f25dc2df52890c90d468f373"><div class="ttname"><a href="group__rcc__file.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a></div><div class="ttdeci">void rcc_css_enable(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00201">rcc.c:201</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga838793cbec63d7be4f2ec76c8f605de0"><div class="ttname"><a href="group__rcc__defines.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a></div><div class="ttdeci">#define RCC_PLLCFGR</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00041">g0/rcc.h:41</a></div></div>
<div class="ttc" id="stm32_2g0_2memorymap_8h_html_a695c9a2f892363a1c942405c8d351b91"><div class="ttname"><a href="stm32_2g0_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a></div><div class="ttdeci">#define ADC1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2g0_2memorymap_8h_source.html#l00057">stm32/g0/memorymap.h:57</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga090810d5cd0e7bbc2bf388237fcb003c"><div class="ttname"><a href="group__rcc__defines.html#ga090810d5cd0e7bbc2bf388237fcb003c">RCC_CFGR_PPRE_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_PPRE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00146">g0/rcc.h:146</a></div></div>
<div class="ttc" id="flash_8h_html"><div class="ttname"><a href="flash_8h.html">flash.h</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00102">g0/rcc.h:102</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga121c20f7a79df054beb7d63698605b81"><div class="ttname"><a href="group__rcc__defines.html#ga121c20f7a79df054beb7d63698605b81">RCC_PLLCFGR_PLLSRC_SHIFT</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00253">g0/rcc.h:253</a></div></div>
<div class="ttc" id="group__flash__latency_html_gad9b09ca8db6df455d0b8f810f8521257"><div class="ttname"><a href="group__flash__latency.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_2WS</div><div class="ttdef"><b>Definition:</b> <a href="g0_2flash_8h_source.html#l00067">g0/flash.h:67</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac1ff0e57acf7fa261817c5ee5cb714c7"><div class="ttname"><a href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_SW_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00190">g0/rcc.h:190</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a7fbc133bd6b6f14df2821c8f1ba76ab6"><div class="ttname"><a href="structrcc__clock__scale.html#a7fbc133bd6b6f14df2821c8f1ba76ab6">rcc_clock_scale::ahb_frequency</a></div><div class="ttdeci">uint32_t ahb_frequency</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00790">g0/rcc.h:790</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga3562e52884db2bd8fec89b5c50915686"><div class="ttname"><a href="group__rcc__defines.html#ga3562e52884db2bd8fec89b5c50915686">RCC_CCIPR_TIM1SEL_SHIFT</a></div><div class="ttdeci">#define RCC_CCIPR_TIM1SEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00486">g0/rcc.h:486</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga0aa258ac09581312545b0138b694fdbb"><div class="ttname"><a href="group__rcc__file.html#ga0aa258ac09581312545b0138b694fdbb">rcc_enable_pllr</a></div><div class="ttdeci">void rcc_enable_pllr(bool enable)</div><div class="ttdoc">Enable PLL R clock output. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00374">rcc.c:374</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac32c7e32bacc9cee6dff286ca2fa7117"><div class="ttname"><a href="group__rcc__defines.html#gac32c7e32bacc9cee6dff286ca2fa7117">RCC_CCIPR_LPTIM2SEL_MASK</a></div><div class="ttdeci">#define RCC_CCIPR_LPTIM2SEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00493">g0/rcc.h:493</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a4b12cfeb8cbc7f5433f4924907641a7e"><div class="ttname"><a href="structrcc__clock__scale.html#a4b12cfeb8cbc7f5433f4924907641a7e">rcc_clock_scale::pllq_div</a></div><div class="ttdeci">uint8_t pllq_div</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00780">g0/rcc.h:780</a></div></div>
<div class="ttc" id="group__rcc__file_html_ga18eb2578316f07c4c152b24928498b6d"><div class="ttname"><a href="group__rcc__file.html#ga18eb2578316f07c4c152b24928498b6d">rcc_enable_pllp</a></div><div class="ttdeci">void rcc_enable_pllp(bool enable)</div><div class="ttdoc">Enable PLL P clock output. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00348">rcc.c:348</a></div></div>
<div class="ttc" id="rcc_8h_html"><div class="ttname"><a href="rcc_8h.html">rcc.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_4ec17005d2b9378bd9434f3627484c7d.html">stm32</a></li><li class="navelem"><a class="el" href="dir_26e618c0a4858cfd374f6dafe69c27eb.html">g0</a></li><li class="navelem"><a class="el" href="rcc_8c.html">rcc.c</a></li>
    <li class="footer">Generated on Wed Aug 28 2019 23:11:21 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
