[2025-09-17 05:00:48] START suite=qualcomm_srv trace=srv395_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv395_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2640288 heartbeat IPC: 3.787 cumulative IPC: 3.787 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5045578 heartbeat IPC: 4.158 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5045578 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5045578 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13732377 heartbeat IPC: 1.151 cumulative IPC: 1.151 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22118326 heartbeat IPC: 1.192 cumulative IPC: 1.171 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30444094 heartbeat IPC: 1.201 cumulative IPC: 1.181 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38967293 heartbeat IPC: 1.173 cumulative IPC: 1.179 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 47393254 heartbeat IPC: 1.187 cumulative IPC: 1.181 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55922077 heartbeat IPC: 1.172 cumulative IPC: 1.179 (Simulation time: 00 hr 07 min 55 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 64495095 heartbeat IPC: 1.166 cumulative IPC: 1.177 (Simulation time: 00 hr 08 min 58 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 72951617 heartbeat IPC: 1.183 cumulative IPC: 1.178 (Simulation time: 00 hr 10 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv395_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 81311480 heartbeat IPC: 1.196 cumulative IPC: 1.18 (Simulation time: 00 hr 11 min 11 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 84884709 cumulative IPC: 1.178 (Simulation time: 00 hr 12 min 19 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 84884709 cumulative IPC: 1.178 (Simulation time: 00 hr 12 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv395_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.178 instructions: 100000002 cycles: 84884709
CPU 0 Branch Prediction Accuracy: 91.6% MPKI: 14.83 Average ROB Occupancy at Mispredict: 27.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2768
BRANCH_INDIRECT: 0.4203
BRANCH_CONDITIONAL: 12.45
BRANCH_DIRECT_CALL: 0.7108
BRANCH_INDIRECT_CALL: 0.5151
BRANCH_RETURN: 0.4565


====Backend Stall Breakdown====
ROB_STALL: 179078
LQ_STALL: 0
SQ_STALL: 535461


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 107.46377
REPLAY_LOAD: 72.78395
NON_REPLAY_LOAD: 16.476494

== Total ==
ADDR_TRANS: 14830
REPLAY_LOAD: 11791
NON_REPLAY_LOAD: 152457

== Counts ==
ADDR_TRANS: 138
REPLAY_LOAD: 162
NON_REPLAY_LOAD: 9253

cpu0->cpu0_STLB TOTAL        ACCESS:    1765435 HIT:    1760039 MISS:       5396 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1765435 HIT:    1760039 MISS:       5396 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 189.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7694245 HIT:    6703572 MISS:     990673 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6229038 HIT:    5398790 MISS:     830248 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     540644 HIT:     401044 MISS:     139600 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     914906 HIT:     902317 MISS:      12589 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9657 HIT:       1421 MISS:       8236 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14427863 HIT:    8062907 MISS:    6364956 MSHR_MERGE:    1536706
cpu0->cpu0_L1I LOAD         ACCESS:   14427863 HIT:    8062907 MISS:    6364956 MSHR_MERGE:    1536706
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.69 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29896458 HIT:   26565363 MISS:    3331095 MSHR_MERGE:    1379894
cpu0->cpu0_L1D LOAD         ACCESS:   16872817 HIT:   15132424 MISS:    1740393 MSHR_MERGE:     339509
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13012518 HIT:   11431489 MISS:    1581029 MSHR_MERGE:    1040369
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11123 HIT:       1450 MISS:       9673 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.02 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12069740 HIT:   10342087 MISS:    1727653 MSHR_MERGE:     870801
cpu0->cpu0_ITLB LOAD         ACCESS:   12069740 HIT:   10342087 MISS:    1727653 MSHR_MERGE:     870801
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.123 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28275006 HIT:   27061345 MISS:    1213661 MSHR_MERGE:     305078
cpu0->cpu0_DTLB LOAD         ACCESS:   28275006 HIT:   27061345 MISS:    1213661 MSHR_MERGE:     305078
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.016 cycles
cpu0->LLC TOTAL        ACCESS:    1189672 HIT:    1119591 MISS:      70081 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     830248 HIT:     803813 MISS:      26435 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     139600 HIT:     100498 MISS:      39102 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     211588 HIT:     211329 MISS:        259 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8236 HIT:       3951 MISS:       4285 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4239
  ROW_BUFFER_MISS:      65581
  AVG DBUS CONGESTED CYCLE: 3.609
Channel 0 WQ ROW_BUFFER_HIT:       1600
  ROW_BUFFER_MISS:      33661
  FULL:          0
Channel 0 REFRESHES ISSUED:       7074

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541423       397543        85468         4878
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          496          250          208
  STLB miss resolved @ L2C                0          443          523          506          145
  STLB miss resolved @ LLC                0          150          342         2015          908
  STLB miss resolved @ MEM                0            2          249         2080         2356

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156581        50942      1141521       116349          603
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          310          149           36
  STLB miss resolved @ L2C                0          237          282           68            6
  STLB miss resolved @ LLC                0          116          222          563           65
  STLB miss resolved @ MEM                0            1           63          280          149
[2025-09-17 05:13:08] END   suite=qualcomm_srv trace=srv395_ap (rc=0)
