

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Tue May  3 16:48:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        fde_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.250 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%instruction_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %instruction" [decode.cpp:40]   --->   Operation 2 'read' 'instruction_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%opc_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction_read, i32 2, i32 6"   --->   Operation 3 'partselect' 'opc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%d_i_rd_V_write_assign = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction_read, i32 7, i32 11"   --->   Operation 4 'partselect' 'd_i_rd_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%d_i_func3_V_write_assign = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction_read, i32 12, i32 14"   --->   Operation 5 'partselect' 'd_i_func3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%d_i_rs1_V_write_assign = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction_read, i32 15, i32 19"   --->   Operation 6 'partselect' 'd_i_rs1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%d_i_rs2_V_write_assign = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction_read, i32 20, i32 24"   --->   Operation 7 'partselect' 'd_i_rs2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%d_i_func7_V_write_assign = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction_read, i32 25, i32 31"   --->   Operation 8 'partselect' 'd_i_func7_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%opch_V = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction_read, i32 5, i32 6"   --->   Operation 9 'partselect' 'opch_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%opcl_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction_read, i32 2, i32 4"   --->   Operation 10 'partselect' 'opcl_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.18ns)   --->   "%switch_ln65 = switch i2 %opch_V, void %sw.bb7.i.i, i2 0, void %sw.bb.i.i, i2 1, void %sw.bb3.i.i, i2 2, void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:65]   --->   Operation 11 'switch' 'switch_ln65' <Predicate = true> <Delay = 2.18>
ST_1 : Operation 12 [1/1] (2.18ns)   --->   "%switch_ln19 = switch i3 %opcl_V, void %sw.bb7.i61.i.i, i3 0, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 1, void %sw.bb1.i43.i.i, i3 2, void %sw.bb2.i46.i.i, i3 3, void %sw.bb3.i49.i.i, i3 4, void %sw.bb4.i52.i.i, i3 5, void %sw.bb5.i55.i.i, i3 6, void %sw.bb6.i58.i.i" [type.cpp:19]   --->   Operation 12 'switch' 'switch_ln19' <Predicate = (opch_V == 1)> <Delay = 2.18>
ST_1 : Operation 13 [1/1] (2.18ns)   --->   "%br_ln26 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:26]   --->   Operation 13 'br' 'br_ln26' <Predicate = (opch_V == 1 & opcl_V == 6)> <Delay = 2.18>
ST_1 : Operation 14 [1/1] (2.18ns)   --->   "%br_ln25 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:25]   --->   Operation 14 'br' 'br_ln25' <Predicate = (opch_V == 1 & opcl_V == 5)> <Delay = 2.18>
ST_1 : Operation 15 [1/1] (2.18ns)   --->   "%br_ln24 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:24]   --->   Operation 15 'br' 'br_ln24' <Predicate = (opch_V == 1 & opcl_V == 4)> <Delay = 2.18>
ST_1 : Operation 16 [1/1] (2.18ns)   --->   "%br_ln23 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:23]   --->   Operation 16 'br' 'br_ln23' <Predicate = (opch_V == 1 & opcl_V == 3)> <Delay = 2.18>
ST_1 : Operation 17 [1/1] (2.18ns)   --->   "%br_ln22 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:22]   --->   Operation 17 'br' 'br_ln22' <Predicate = (opch_V == 1 & opcl_V == 2)> <Delay = 2.18>
ST_1 : Operation 18 [1/1] (2.18ns)   --->   "%br_ln21 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:21]   --->   Operation 18 'br' 'br_ln21' <Predicate = (opch_V == 1 & opcl_V == 1)> <Delay = 2.18>
ST_1 : Operation 19 [1/1] (2.18ns)   --->   "%br_ln27 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:27]   --->   Operation 19 'br' 'br_ln27' <Predicate = (opch_V == 1 & opcl_V == 7)> <Delay = 2.18>
ST_1 : Operation 20 [1/1] (2.18ns)   --->   "%switch_ln5 = switch i3 %opcl_V, void %sw.bb7.i92.i.i, i3 0, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 1, void %sw.bb1.i74.i.i, i3 2, void %sw.bb2.i77.i.i, i3 3, void %sw.bb3.i80.i.i, i3 4, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 5, void %sw.bb5.i86.i.i, i3 6, void %sw.bb6.i89.i.i" [type.cpp:5]   --->   Operation 20 'switch' 'switch_ln5' <Predicate = (opch_V == 0)> <Delay = 2.18>
ST_1 : Operation 21 [1/1] (2.18ns)   --->   "%br_ln12 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:12]   --->   Operation 21 'br' 'br_ln12' <Predicate = (opch_V == 0 & opcl_V == 6)> <Delay = 2.18>
ST_1 : Operation 22 [1/1] (2.18ns)   --->   "%br_ln11 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:11]   --->   Operation 22 'br' 'br_ln11' <Predicate = (opch_V == 0 & opcl_V == 5)> <Delay = 2.18>
ST_1 : Operation 23 [1/1] (2.18ns)   --->   "%br_ln9 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:9]   --->   Operation 23 'br' 'br_ln9' <Predicate = (opch_V == 0 & opcl_V == 3)> <Delay = 2.18>
ST_1 : Operation 24 [1/1] (2.18ns)   --->   "%br_ln8 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:8]   --->   Operation 24 'br' 'br_ln8' <Predicate = (opch_V == 0 & opcl_V == 2)> <Delay = 2.18>
ST_1 : Operation 25 [1/1] (2.18ns)   --->   "%br_ln7 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:7]   --->   Operation 25 'br' 'br_ln7' <Predicate = (opch_V == 0 & opcl_V == 1)> <Delay = 2.18>
ST_1 : Operation 26 [1/1] (2.18ns)   --->   "%br_ln13 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:13]   --->   Operation 26 'br' 'br_ln13' <Predicate = (opch_V == 0 & opcl_V == 7)> <Delay = 2.18>
ST_1 : Operation 27 [1/1] (2.18ns)   --->   "%switch_ln47 = switch i3 %opcl_V, void %sw.bb7.i.i.i, i3 0, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 1, void %sw.bb1.i.i.i, i3 2, void %sw.bb2.i.i.i, i3 3, void %sw.bb3.i.i.i, i3 4, void %sw.bb4.i.i.i, i3 5, void %sw.bb5.i.i.i, i3 6, void %sw.bb6.i.i.i" [type.cpp:47]   --->   Operation 27 'switch' 'switch_ln47' <Predicate = (opch_V == 3)> <Delay = 2.18>
ST_1 : Operation 28 [1/1] (2.18ns)   --->   "%br_ln54 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:54]   --->   Operation 28 'br' 'br_ln54' <Predicate = (opch_V == 3 & opcl_V == 6)> <Delay = 2.18>
ST_1 : Operation 29 [1/1] (2.18ns)   --->   "%br_ln53 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:53]   --->   Operation 29 'br' 'br_ln53' <Predicate = (opch_V == 3 & opcl_V == 5)> <Delay = 2.18>
ST_1 : Operation 30 [1/1] (2.18ns)   --->   "%br_ln52 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:52]   --->   Operation 30 'br' 'br_ln52' <Predicate = (opch_V == 3 & opcl_V == 4)> <Delay = 2.18>
ST_1 : Operation 31 [1/1] (2.18ns)   --->   "%br_ln51 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:51]   --->   Operation 31 'br' 'br_ln51' <Predicate = (opch_V == 3 & opcl_V == 3)> <Delay = 2.18>
ST_1 : Operation 32 [1/1] (2.18ns)   --->   "%br_ln50 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:50]   --->   Operation 32 'br' 'br_ln50' <Predicate = (opch_V == 3 & opcl_V == 2)> <Delay = 2.18>
ST_1 : Operation 33 [1/1] (2.18ns)   --->   "%br_ln49 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:49]   --->   Operation 33 'br' 'br_ln49' <Predicate = (opch_V == 3 & opcl_V == 1)> <Delay = 2.18>
ST_1 : Operation 34 [1/1] (2.18ns)   --->   "%br_ln55 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:55]   --->   Operation 34 'br' 'br_ln55' <Predicate = (opch_V == 3 & opcl_V == 7)> <Delay = 2.18>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%d_i_type_V_write_assign = phi i3 7, void %sw.bb7.i92.i.i, i3 7, void %sw.bb6.i89.i.i, i3 5, void %sw.bb5.i86.i.i, i3 7, void %sw.bb3.i80.i.i, i3 7, void %sw.bb2.i77.i.i, i3 7, void %sw.bb1.i74.i.i, i3 7, void %sw.bb7.i61.i.i, i3 7, void %sw.bb6.i58.i.i, i3 5, void %sw.bb5.i55.i.i, i3 1, void %sw.bb4.i52.i.i, i3 7, void %sw.bb3.i49.i.i, i3 7, void %sw.bb2.i46.i.i, i3 7, void %sw.bb1.i43.i.i, i3 7, void %sw.bb7.i.i.i, i3 7, void %sw.bb6.i.i.i, i3 7, void %sw.bb5.i.i.i, i3 7, void %sw.bb4.i.i.i, i3 6, void %sw.bb3.i.i.i, i3 7, void %sw.bb2.i.i.i, i3 2, void %sw.bb1.i.i.i, i3 7, void %entry, i3 2, void %sw.bb.i.i, i3 3, void %sw.bb3.i.i, i3 4, void %sw.bb7.i.i, i3 2, void %sw.bb.i.i"   --->   Operation 35 'phi' 'd_i_type_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%d_imm_inst_31_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 31"   --->   Operation 36 'bitselect' 'd_imm_inst_31_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d_imm_inst_20_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 20"   --->   Operation 37 'bitselect' 'd_imm_inst_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%d_imm_inst_11_8_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction_read, i32 8, i32 11"   --->   Operation 38 'partselect' 'd_imm_inst_11_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%d_imm_inst_7_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 7"   --->   Operation 39 'bitselect' 'd_imm_inst_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.06ns)   --->   "%switch_ln28 = switch i3 %d_i_type_V_write_assign, void %_ZL16decode_immediatejP21decoded_instruction_s.exit, i3 6, void %sw.bb35.i, i3 5, void %sw.bb31.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb21.i, i3 4, void %sw.bb26.i" [decode.cpp:28]   --->   Operation 40 'switch' 'switch_ln28' <Predicate = true> <Delay = 2.06>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction_read, i32 25, i32 30"   --->   Operation 41 'partselect' 'tmp_4' <Predicate = (d_i_type_V_write_assign == 4)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_V_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31_V, i1 %d_imm_inst_7_V, i6 %tmp_4, i4 %d_imm_inst_11_8_V"   --->   Operation 42 'bitconcatenate' 'ret_V_4' <Predicate = (d_i_type_V_write_assign == 4)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i12 %ret_V_4"   --->   Operation 43 'sext' 'sext_ln75_2' <Predicate = (d_i_type_V_write_assign == 4)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.06ns)   --->   "%br_ln33 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [decode.cpp:33]   --->   Operation 44 'br' 'br_ln33' <Predicate = (d_i_type_V_write_assign == 4)> <Delay = 2.06>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_V_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %d_i_func7_V_write_assign, i5 %d_i_rd_V_write_assign"   --->   Operation 45 'bitconcatenate' 'ret_V_3' <Predicate = (d_i_type_V_write_assign == 3)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i12 %ret_V_3"   --->   Operation 46 'sext' 'sext_ln75_1' <Predicate = (d_i_type_V_write_assign == 3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.06ns)   --->   "%br_ln32 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [decode.cpp:32]   --->   Operation 47 'br' 'br_ln32' <Predicate = (d_i_type_V_write_assign == 3)> <Delay = 2.06>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ret_V = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction_read, i32 20, i32 31"   --->   Operation 48 'partselect' 'ret_V' <Predicate = (d_i_type_V_write_assign == 2)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i12 %ret_V"   --->   Operation 49 'sext' 'sext_ln75' <Predicate = (d_i_type_V_write_assign == 2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.06ns)   --->   "%br_ln31 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [decode.cpp:31]   --->   Operation 50 'br' 'br_ln31' <Predicate = (d_i_type_V_write_assign == 2)> <Delay = 2.06>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_V_2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction_read, i32 12, i32 31"   --->   Operation 51 'partselect' 'ret_V_2' <Predicate = (d_i_type_V_write_assign == 5)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.06ns)   --->   "%br_ln34 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [decode.cpp:34]   --->   Operation 52 'br' 'br_ln34' <Predicate = (d_i_type_V_write_assign == 5)> <Delay = 2.06>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction_read, i32 12, i32 19"   --->   Operation 53 'partselect' 'tmp' <Predicate = (d_i_type_V_write_assign == 6)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction_read, i32 21, i32 30"   --->   Operation 54 'partselect' 'tmp_1' <Predicate = (d_i_type_V_write_assign == 6)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ret_V_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31_V, i8 %tmp, i1 %d_imm_inst_20_V, i10 %tmp_1"   --->   Operation 55 'bitconcatenate' 'ret_V_1' <Predicate = (d_i_type_V_write_assign == 6)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.06ns)   --->   "%br_ln35 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [decode.cpp:35]   --->   Operation 56 'br' 'br_ln35' <Predicate = (d_i_type_V_write_assign == 6)> <Delay = 2.06>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%d_i_imm_V_write_assign = phi i20 %ret_V_1, void %sw.bb35.i, i20 %ret_V_2, void %sw.bb31.i, i20 %sext_ln75_2, void %sw.bb26.i, i20 %sext_ln75_1, void %sw.bb21.i, i20 %sext_ln75, void %sw.bb17.i, i20 0, void %_ZL18decode_instructionjP21decoded_instruction_s.exit"   --->   Operation 57 'phi' 'd_i_imm_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mrv = insertvalue i53 <undef>, i5 %opc_V" [decode.cpp:45]   --->   Operation 58 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i53 %mrv, i5 %d_i_rd_V_write_assign" [decode.cpp:45]   --->   Operation 59 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i53 %mrv_1, i3 %d_i_func3_V_write_assign" [decode.cpp:45]   --->   Operation 60 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i53 %mrv_2, i5 %d_i_rs1_V_write_assign" [decode.cpp:45]   --->   Operation 61 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i53 %mrv_3, i5 %d_i_rs2_V_write_assign" [decode.cpp:45]   --->   Operation 62 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i53 %mrv_4, i7 %d_i_func7_V_write_assign" [decode.cpp:45]   --->   Operation 63 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i53 %mrv_5, i3 %d_i_type_V_write_assign" [decode.cpp:45]   --->   Operation 64 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i53 %mrv_6, i20 %d_i_imm_V_write_assign" [decode.cpp:45]   --->   Operation 65 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln45 = ret i53 %mrv_7" [decode.cpp:45]   --->   Operation 66 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.25ns
The critical path consists of the following:
	wire read operation ('instruction_read', decode.cpp:40) on port 'instruction' (decode.cpp:40) [2]  (0 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [59]  (2.18 ns)
	'phi' operation ('d_i.type.V') [59]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [87]  (2.07 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [87]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
