module divide_memoryMap(
input								CLOCK_50,
	inout [15:0]					BUS,
	input [15:0]					address,
	input writeEn,
	input outputEn
	
	);
	parameter BASE = 0;
		
	wire cs_input1, cs_input2;
	wire cs_output;
	
	reg [15:0] input1, input2;
	wire[15:0] result, mod;
	
	
	assign cs_input1 = (address == BASE);
	assign cs_input1 = (address == (BASE + 1));
	assign cs_output = (address == (BASE + 2));
	
	always @(posedge CLOCK_50) begin
		if(cs_input1 && writeEn)
			input1 <= BUS;
		if(cs_input2 && writeEn)
			input2 <= BUS;
	end
	
	assign result = input1*input2;
	
endmodule