13:55:54 DEBUG : Logs will be stored at '/home/gustdewit/KULeuven/Digital_Design_Platforms/sw_package_2025/sw_project/project_sw/IDE.log'.
13:55:54 INFO  : Registering command handlers for Vitis TCF services
13:55:54 INFO  : Platform repository initialization has completed.
13:55:54 INFO  : Successfully done query RDI_DATADIR 
13:55:54 INFO  : plnx-install-location is set to ''
13:55:58 INFO  : Platform 'ecc_project_wrapper' is added to custom repositories.
13:56:10 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
13:56:42 DEBUG : Logs will be stored at '/home/gustdewit/KULeuven/Digital_Design_Platforms/sw_package_2025/sw_project/project_sw/IDE.log'.
13:56:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/gustdewit/KULeuven/Digital_Design_Platforms/sw_package_2025/sw_project/project_sw/temp_xsdb_launch_script.tcl
13:56:43 INFO  : XSCT server has started successfully.
13:56:43 INFO  : plnx-install-location is set to ''
13:56:43 INFO  : Successfully done setting XSCT server connection channel  
13:56:43 INFO  : Successfully done setting workspace for the tool. 
13:56:51 INFO  : Registering command handlers for Vitis TCF services
13:56:51 INFO  : Successfully done query RDI_DATADIR 
13:56:51 INFO  : Platform repository initialization has completed.
14:18:19 INFO  : Result from executing command 'getProjects': ecc_project_wrapper
14:18:19 INFO  : Result from executing command 'getPlatforms': ecc_project_wrapper|/home/gustdewit/KULeuven/Digital_Design_Platforms/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/ecc_project_wrapper.xpfm;xilinx_zcu102_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:18:23 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:19:38 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:20:08 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:21:26 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:21:55 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:30:40 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:31:31 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:24:33 DEBUG : Logs will be stored at '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/IDE.log'.
15:24:33 INFO  : Launching XSCT server: xsct -n  -interactive /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/temp_xsdb_launch_script.tcl
15:24:34 INFO  : XSCT server has started successfully.
15:24:34 INFO  : plnx-install-location is set to ''
15:24:34 INFO  : Successfully done setting XSCT server connection channel  
15:24:34 INFO  : Successfully done setting workspace for the tool. 
15:24:35 INFO  : Platform repository initialization has completed.
15:24:37 INFO  : Registering command handlers for Vitis TCF services
15:24:37 INFO  : Successfully done query RDI_DATADIR 
15:30:37 INFO  : Result from executing command 'getProjects': ecc_project_wrapper
15:30:37 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:30:51 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:31:10 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:31:31 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:32:10 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:32:26 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:33:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:33:22 INFO  : 'jtag frequency' command is executed.
15:33:22 INFO  : Context for 'APU' is selected.
15:33:22 INFO  : System reset is completed.
15:33:25 INFO  : 'after 3000' command is executed.
15:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:33:27 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:33:27 INFO  : Context for 'APU' is selected.
15:33:27 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:33:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:27 INFO  : Context for 'APU' is selected.
15:33:27 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:33:28 INFO  : 'ps7_init' command is executed.
15:33:28 INFO  : 'ps7_post_config' command is executed.
15:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:28 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:28 INFO  : 'con' command is executed.
15:33:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:33:28 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:34:27 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:34:37 INFO  : Disconnected from the channel tcfchan#3.
15:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:34:41 INFO  : 'jtag frequency' command is executed.
15:34:41 INFO  : Context for 'APU' is selected.
15:34:41 INFO  : System reset is completed.
15:34:44 INFO  : 'after 3000' command is executed.
15:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:34:46 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:34:46 INFO  : Context for 'APU' is selected.
15:34:46 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:46 INFO  : Context for 'APU' is selected.
15:34:46 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:34:46 INFO  : 'ps7_init' command is executed.
15:34:46 INFO  : 'ps7_post_config' command is executed.
15:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:46 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:46 INFO  : 'con' command is executed.
15:34:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:46 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:41:49 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:42:01 INFO  : Disconnected from the channel tcfchan#4.
15:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:02 ERROR : port closed
15:42:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:42:02 ERROR : port closed
15:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:15 INFO  : 'jtag frequency' command is executed.
15:42:15 INFO  : Context for 'APU' is selected.
15:42:15 INFO  : System reset is completed.
15:42:18 INFO  : 'after 3000' command is executed.
15:42:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:42:20 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:42:20 INFO  : Context for 'APU' is selected.
15:42:20 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:42:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:20 INFO  : Context for 'APU' is selected.
15:42:20 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:42:20 INFO  : 'ps7_init' command is executed.
15:42:20 INFO  : 'ps7_post_config' command is executed.
15:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:21 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:21 INFO  : 'con' command is executed.
15:42:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:42:21 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:45:50 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:46:00 INFO  : Disconnected from the channel tcfchan#5.
15:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:46:01 ERROR : port closed
15:46:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:46:01 ERROR : port closed
15:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:46:06 INFO  : 'jtag frequency' command is executed.
15:46:06 INFO  : Context for 'APU' is selected.
15:46:06 INFO  : System reset is completed.
15:46:09 INFO  : 'after 3000' command is executed.
15:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:46:12 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:46:12 INFO  : Context for 'APU' is selected.
15:46:12 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:46:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:12 INFO  : Context for 'APU' is selected.
15:46:12 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:46:12 INFO  : 'ps7_init' command is executed.
15:46:12 INFO  : 'ps7_post_config' command is executed.
15:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:12 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:12 INFO  : 'con' command is executed.
15:46:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:12 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:58:30 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:59:18 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:59:48 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:59:58 INFO  : Disconnected from the channel tcfchan#6.
15:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:59 ERROR : port closed
15:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:59:59 ERROR : port closed
16:00:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:06 INFO  : 'jtag frequency' command is executed.
16:00:06 INFO  : Context for 'APU' is selected.
16:00:06 INFO  : System reset is completed.
16:00:09 INFO  : 'after 3000' command is executed.
16:00:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:00:12 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:00:12 INFO  : Context for 'APU' is selected.
16:00:12 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:00:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:12 INFO  : Context for 'APU' is selected.
16:00:12 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:00:12 INFO  : 'ps7_init' command is executed.
16:00:12 INFO  : 'ps7_post_config' command is executed.
16:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:12 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:12 INFO  : 'con' command is executed.
16:00:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:00:12 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
16:04:15 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:04:21 INFO  : Disconnected from the channel tcfchan#7.
16:04:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:04:22 INFO  : 'jtag frequency' command is executed.
16:04:22 INFO  : Context for 'APU' is selected.
16:04:22 INFO  : System reset is completed.
16:04:25 INFO  : 'after 3000' command is executed.
16:04:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:04:27 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:04:27 INFO  : Context for 'APU' is selected.
16:04:27 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:04:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:27 INFO  : Context for 'APU' is selected.
16:04:27 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:04:28 INFO  : 'ps7_init' command is executed.
16:04:28 INFO  : 'ps7_post_config' command is executed.
16:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:28 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:28 INFO  : 'con' command is executed.
16:04:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:28 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
16:05:55 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:06:02 INFO  : Disconnected from the channel tcfchan#8.
16:06:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:03 ERROR : port closed
16:06:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:06:03 ERROR : port closed
16:06:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:08 INFO  : 'jtag frequency' command is executed.
16:06:08 INFO  : Context for 'APU' is selected.
16:06:08 INFO  : System reset is completed.
16:06:11 INFO  : 'after 3000' command is executed.
16:06:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:06:14 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:06:14 INFO  : Context for 'APU' is selected.
16:06:14 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:06:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:14 INFO  : Context for 'APU' is selected.
16:06:14 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:06:14 INFO  : 'ps7_init' command is executed.
16:06:14 INFO  : 'ps7_post_config' command is executed.
16:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:14 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:14 INFO  : 'con' command is executed.
16:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:06:14 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
16:08:14 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:08:23 INFO  : Disconnected from the channel tcfchan#9.
16:08:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:08:24 ERROR : port closed
16:08:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:08:24 ERROR : port closed
16:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:08:33 INFO  : 'jtag frequency' command is executed.
16:08:33 INFO  : Context for 'APU' is selected.
16:08:33 INFO  : System reset is completed.
16:08:36 INFO  : 'after 3000' command is executed.
16:08:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:08:38 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:08:38 INFO  : Context for 'APU' is selected.
16:08:38 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:08:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:38 INFO  : Context for 'APU' is selected.
16:08:38 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:08:39 INFO  : 'ps7_init' command is executed.
16:08:39 INFO  : 'ps7_post_config' command is executed.
16:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:39 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:39 INFO  : 'con' command is executed.
16:08:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:08:39 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
16:15:31 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:15:52 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:15:57 INFO  : Disconnected from the channel tcfchan#10.
16:15:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:15:58 INFO  : 'jtag frequency' command is executed.
16:15:58 INFO  : Context for 'APU' is selected.
16:15:58 INFO  : System reset is completed.
16:16:01 INFO  : 'after 3000' command is executed.
16:16:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:16:04 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:16:04 INFO  : Context for 'APU' is selected.
16:16:04 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:16:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:04 INFO  : Context for 'APU' is selected.
16:16:04 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:16:04 INFO  : 'ps7_init' command is executed.
16:16:04 INFO  : 'ps7_post_config' command is executed.
16:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:04 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:04 INFO  : 'con' command is executed.
16:16:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:04 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
14:17:29 INFO  : Disconnected from the channel tcfchan#11.
16:16:26 DEBUG : Logs will be stored at '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/IDE.log'.
16:16:26 INFO  : Launching XSCT server: xsct -n  -interactive /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/temp_xsdb_launch_script.tcl
16:16:26 ERROR : (XSDB Server)which: no xlsclients in (/home/gustdewit/Xilinx/Vitis/2023.1/gnu/microblaze/lin/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/microblaze/linux_toolchain/lin64_be/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/arm/lin/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-none/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/gustdewit/Xilinx/Vitis/2023.1/tps/lnx64/cmake-3.24.2/bin::/home/gustdewit/Xilinx/Vivado/2023.1/gnu/microblaze/lin/bin:/home/gustdewit/Xilinx/Vitis/2023.1/bin:/home/gustdewit/Xilinx/Vitis/2023.1/tps/lnx64/jre11.0.16_1/bin:/home/gustdewit/Xilinx/Vitis/2023.1/aietools/bin:/home/gustdewit/Xilinx/Vivado/2023.1/bin:/home/gustdewit/Xilinx/Vitis_HLS/2023.1/bin:/home/gustdewit/Xilinx/Model_Composer/2023.1/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/microblaze/lin/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/arm/lin/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-none/bin:/home/gustdewit/Xilinx/Vitis/2023.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/home/gustdewit/Xilinx/Vitis/2023.1/tps/lnx64/cmake-3.3.2/bin:/home/gustdewit/Xilinx/DocNav:/home/gustdewit/.local/bin:/home/gustdewit/bin:/usr/local/bin:/usr/bin:/usr/local/sbin)

16:16:36 INFO  : Registering command handlers for Vitis TCF services
16:16:36 INFO  : Platform repository initialization has completed.
