LIBRARY IEEE;
use IEEE.std_logic_1164.all;

entity KeyBoardReader is
	port(
	Kack : in std_logic;
	CLK : in std_logic;
	Rst : in std_logic;
	Ln1,Ln2,Ln3, Ln4: in std_logic;
	
	Col1,Col2,Col3: out std_logic;
	Kval : out std_logic;
	K : out std_logic_vector(3 downto 0)
	);
end KeyBoardReader;

architecture structural of KeyBoardReader is
component KeyDecoder is
	port(
	Kack : in std_logic;
	CLK : in std_logic;
	Rst : in std_logic;
	Ln1,Ln2,Ln3, Ln4: in std_logic;
	
	Col1,Col2,Col3: out std_logic;
	Kval : out std_logic;
	K : out std_logic_vector(3 downto 0)
	);
end component KeyDecoder;

begin
KD01: KeyDecoder port map(Kack => Kack, CLK => CLK, Rst => Rst, Ln1 => Ln1, Ln2 => Ln2, Ln3 => Ln3, Ln4 => Ln4, Col1 => Col1,
								  Col2 => Col2, Col3 => Col3, Kval => Kval, K => K);
								  
end structural;