<stg><name>fft32_Pipeline_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvars_iv4378 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv4378"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i5 0, i5 %indvars_iv4378

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %arrayctor.loop77

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
arrayctor.loop77:0 %indvars_iv4378_load = load i5 %indvars_iv4378

]]></Node>
<StgValue><ssdm name="indvars_iv4378_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5">
<![CDATA[
arrayctor.loop77:1 %empty = trunc i5 %indvars_iv4378_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop77:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop77:3 %speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln106"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop77:4 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %indvars_iv4378_load, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop77:5 %zext_ln106 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop77:6 %add_ln106 = add i5 %indvars_iv4378_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop77:7 %stage2_real_addr = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="stage2_real_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop77:8 %stage2_real_1_addr = getelementptr i16 %stage2_real_1, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="stage2_real_1_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop77:9 %stage2_imag_addr = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="stage2_imag_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop77:10 %stage2_imag_1_addr = getelementptr i16 %stage2_imag_1, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="stage2_imag_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop77:11 %br_ln18 = br i1 %empty, void %array.src80.1.case.0, void %array.src80.1.case.1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
array.src80.1.case.0:0 %store_ln18 = store i16 0, i4 %stage2_real_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
array.src80.1.case.0:1 %store_ln18 = store i16 0, i4 %stage2_imag_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
array.src80.1.case.0:2 %br_ln18 = br void %array.src80.1.exit

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
array.src80.1.case.1:0 %store_ln18 = store i16 0, i4 %stage2_real_1_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
array.src80.1.case.1:1 %store_ln18 = store i16 0, i4 %stage2_imag_1_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
array.src80.1.case.1:2 %br_ln18 = br void %array.src80.1.exit

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
array.src80.1.exit:0 %icmp_ln106 = icmp_eq  i5 %indvars_iv4378_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
array.src80.1.exit:1 %store_ln106 = store i5 %add_ln106, i5 %indvars_iv4378

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
array.src80.1.exit:2 %br_ln106 = br i1 %icmp_ln106, void %arrayctor.loop77, void %for.end7375.exitStub

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
for.end7375.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="stage2_real" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage2_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="stage2_real_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage2_real_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="stage2_imag" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage2_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="stage2_imag_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage2_imag_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="indvars_iv4378" fromId="39" toId="4">
</dataflow>
<dataflow id="42" from="StgValue_41" to="store_ln0" fromId="41" toId="5">
</dataflow>
<dataflow id="43" from="indvars_iv4378" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="44" from="indvars_iv4378" to="indvars_iv4378_load" fromId="4" toId="7">
</dataflow>
<dataflow id="45" from="indvars_iv4378_load" to="empty" fromId="7" toId="8">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specpipeline_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="52" from="StgValue_39" to="specpipeline_ln0" fromId="39" toId="9">
</dataflow>
<dataflow id="53" from="StgValue_50" to="specpipeline_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="55" from="p_str" to="specpipeline_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln106" fromId="56" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_58" to="speclooptripcount_ln106" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="StgValue_58" to="speclooptripcount_ln106" fromId="58" toId="10">
</dataflow>
<dataflow id="61" from="StgValue_58" to="speclooptripcount_ln106" fromId="58" toId="10">
</dataflow>
<dataflow id="63" from="_ssdm_op_PartSelect.i4.i5.i32.i32" to="lshr_ln" fromId="62" toId="11">
</dataflow>
<dataflow id="64" from="indvars_iv4378_load" to="lshr_ln" fromId="7" toId="11">
</dataflow>
<dataflow id="65" from="StgValue_39" to="lshr_ln" fromId="39" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_66" to="lshr_ln" fromId="66" toId="11">
</dataflow>
<dataflow id="68" from="lshr_ln" to="zext_ln106" fromId="11" toId="12">
</dataflow>
<dataflow id="69" from="indvars_iv4378_load" to="add_ln106" fromId="7" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="add_ln106" fromId="70" toId="13">
</dataflow>
<dataflow id="72" from="stage2_real" to="stage2_real_addr" fromId="35" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_73" to="stage2_real_addr" fromId="73" toId="14">
</dataflow>
<dataflow id="75" from="zext_ln106" to="stage2_real_addr" fromId="12" toId="14">
</dataflow>
<dataflow id="76" from="stage2_real_1" to="stage2_real_1_addr" fromId="36" toId="15">
</dataflow>
<dataflow id="77" from="StgValue_73" to="stage2_real_1_addr" fromId="73" toId="15">
</dataflow>
<dataflow id="78" from="zext_ln106" to="stage2_real_1_addr" fromId="12" toId="15">
</dataflow>
<dataflow id="79" from="stage2_imag" to="stage2_imag_addr" fromId="37" toId="16">
</dataflow>
<dataflow id="80" from="StgValue_73" to="stage2_imag_addr" fromId="73" toId="16">
</dataflow>
<dataflow id="81" from="zext_ln106" to="stage2_imag_addr" fromId="12" toId="16">
</dataflow>
<dataflow id="82" from="stage2_imag_1" to="stage2_imag_1_addr" fromId="38" toId="17">
</dataflow>
<dataflow id="83" from="StgValue_73" to="stage2_imag_1_addr" fromId="73" toId="17">
</dataflow>
<dataflow id="84" from="zext_ln106" to="stage2_imag_1_addr" fromId="12" toId="17">
</dataflow>
<dataflow id="85" from="empty" to="br_ln18" fromId="8" toId="18">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln18" fromId="86" toId="19">
</dataflow>
<dataflow id="88" from="stage2_real_addr" to="store_ln18" fromId="14" toId="19">
</dataflow>
<dataflow id="89" from="StgValue_86" to="store_ln18" fromId="86" toId="20">
</dataflow>
<dataflow id="90" from="stage2_imag_addr" to="store_ln18" fromId="16" toId="20">
</dataflow>
<dataflow id="91" from="StgValue_86" to="store_ln18" fromId="86" toId="22">
</dataflow>
<dataflow id="92" from="stage2_real_1_addr" to="store_ln18" fromId="15" toId="22">
</dataflow>
<dataflow id="93" from="StgValue_86" to="store_ln18" fromId="86" toId="23">
</dataflow>
<dataflow id="94" from="stage2_imag_1_addr" to="store_ln18" fromId="17" toId="23">
</dataflow>
<dataflow id="95" from="indvars_iv4378_load" to="icmp_ln106" fromId="7" toId="25">
</dataflow>
<dataflow id="97" from="StgValue_96" to="icmp_ln106" fromId="96" toId="25">
</dataflow>
<dataflow id="98" from="add_ln106" to="store_ln106" fromId="13" toId="26">
</dataflow>
<dataflow id="99" from="indvars_iv4378" to="store_ln106" fromId="4" toId="26">
</dataflow>
<dataflow id="100" from="icmp_ln106" to="br_ln106" fromId="25" toId="27">
</dataflow>
<dataflow id="101" from="empty" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="102" from="icmp_ln106" to="StgValue_2" fromId="25" toId="2">
</dataflow>
</dataflows>


</stg>
