
project_13_raster_plate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057dc  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080059b8  080059b8  000159b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a10  08005a10  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08005a10  08005a10  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005a10  08005a10  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a10  08005a10  00015a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a14  08005a14  00015a14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005a18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b0  20000078  08005a8c  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  08005a8c  00020328  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000140ec  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002296  00000000  00000000  00034190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001038  00000000  00000000  00036428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f40  00000000  00000000  00037460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e016  00000000  00000000  000383a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ff0a  00000000  00000000  000563b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6c12  00000000  00000000  000662c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012ced2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004850  00000000  00000000  0012cf28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000078 	.word	0x20000078
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800599c 	.word	0x0800599c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000007c 	.word	0x2000007c
 8000214:	0800599c 	.word	0x0800599c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bd4:	f001 fcd3 	bl	800257e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bd8:	f000 f80b 	bl	8000bf2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bdc:	f000 f950 	bl	8000e80 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000be0:	f000 f8b2 	bl	8000d48 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000be4:	f000 f8fe 	bl	8000de4 <MX_TIM3_Init>
  MX_FDCAN1_Init();
 8000be8:	f000 f868 	bl	8000cbc <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  device_init();
 8000bec:	f000 fe86 	bl	80018fc <device_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bf0:	e7fe      	b.n	8000bf0 <main+0x20>

08000bf2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b0a4      	sub	sp, #144	; 0x90
 8000bf6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bf8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000bfc:	2238      	movs	r2, #56	; 0x38
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4618      	mov	r0, r3
 8000c02:	f003 ff0f 	bl	8004a24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c06:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	605a      	str	r2, [r3, #4]
 8000c10:	609a      	str	r2, [r3, #8]
 8000c12:	60da      	str	r2, [r3, #12]
 8000c14:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c16:	463b      	mov	r3, r7
 8000c18:	2244      	movs	r2, #68	; 0x44
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f003 ff01 	bl	8004a24 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c22:	2000      	movs	r0, #0
 8000c24:	f002 f9a8 	bl	8002f78 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000c2c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000c30:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c32:	2302      	movs	r3, #2
 8000c34:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c36:	2303      	movs	r3, #3
 8000c38:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000c3e:	2314      	movs	r3, #20
 8000c40:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c44:	2302      	movs	r3, #2
 8000c46:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c50:	2302      	movs	r3, #2
 8000c52:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c56:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f002 fa40 	bl	80030e0 <HAL_RCC_OscConfig>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000c66:	f000 f989 	bl	8000f7c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c6a:	230f      	movs	r3, #15
 8000c6c:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c72:	2300      	movs	r3, #0
 8000c74:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c76:	2300      	movs	r3, #0
 8000c78:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c7e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000c82:	2104      	movs	r1, #4
 8000c84:	4618      	mov	r0, r3
 8000c86:	f002 fd43 	bl	8003710 <HAL_RCC_ClockConfig>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000c90:	f000 f974 	bl	8000f7c <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000c94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c98:	603b      	str	r3, [r7, #0]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000c9a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c9e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ca0:	463b      	mov	r3, r7
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f002 ff18 	bl	8003ad8 <HAL_RCCEx_PeriphCLKConfig>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000cae:	f000 f965 	bl	8000f7c <Error_Handler>
  }
}
 8000cb2:	bf00      	nop
 8000cb4:	3790      	adds	r7, #144	; 0x90
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
	...

08000cbc <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000cc0:	4b1f      	ldr	r3, [pc, #124]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cc2:	4a20      	ldr	r2, [pc, #128]	; (8000d44 <MX_FDCAN1_Init+0x88>)
 8000cc4:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000cc6:	4b1e      	ldr	r3, [pc, #120]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000ccc:	4b1c      	ldr	r3, [pc, #112]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000cd2:	4b1b      	ldr	r3, [pc, #108]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000cd8:	4b19      	ldr	r3, [pc, #100]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000cde:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000ce4:	4b16      	ldr	r3, [pc, #88]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000cea:	4b15      	ldr	r3, [pc, #84]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cec:	2201      	movs	r2, #1
 8000cee:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000cf0:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000cf6:	4b12      	ldr	r3, [pc, #72]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cf8:	2202      	movs	r2, #2
 8000cfa:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000cfc:	4b10      	ldr	r3, [pc, #64]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cfe:	2202      	movs	r2, #2
 8000d00:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000d02:	4b0f      	ldr	r3, [pc, #60]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d04:	2201      	movs	r2, #1
 8000d06:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000d08:	4b0d      	ldr	r3, [pc, #52]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000d0e:	4b0c      	ldr	r3, [pc, #48]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000d14:	4b0a      	ldr	r3, [pc, #40]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d16:	2201      	movs	r2, #1
 8000d18:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000d1a:	4b09      	ldr	r3, [pc, #36]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000d26:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000d2c:	4804      	ldr	r0, [pc, #16]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d2e:	f001 fda7 	bl	8002880 <HAL_FDCAN_Init>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000d38:	f000 f920 	bl	8000f7c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20000208 	.word	0x20000208
 8000d44:	40006400 	.word	0x40006400

08000d48 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b088      	sub	sp, #32
 8000d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d4e:	f107 0310 	add.w	r3, r7, #16
 8000d52:	2200      	movs	r2, #0
 8000d54:	601a      	str	r2, [r3, #0]
 8000d56:	605a      	str	r2, [r3, #4]
 8000d58:	609a      	str	r2, [r3, #8]
 8000d5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d5c:	1d3b      	adds	r3, r7, #4
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	605a      	str	r2, [r3, #4]
 8000d64:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d66:	4b1d      	ldr	r3, [pc, #116]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d68:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d6c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 159;
 8000d6e:	4b1b      	ldr	r3, [pc, #108]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d70:	229f      	movs	r2, #159	; 0x9f
 8000d72:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d74:	4b19      	ldr	r3, [pc, #100]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99999;
 8000d7a:	4b18      	ldr	r3, [pc, #96]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d7c:	4a18      	ldr	r2, [pc, #96]	; (8000de0 <MX_TIM2_Init+0x98>)
 8000d7e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d80:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d86:	4b15      	ldr	r3, [pc, #84]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d8c:	4813      	ldr	r0, [pc, #76]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d8e:	f003 f893 	bl	8003eb8 <HAL_TIM_Base_Init>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d98:	f000 f8f0 	bl	8000f7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000da0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000da2:	f107 0310 	add.w	r3, r7, #16
 8000da6:	4619      	mov	r1, r3
 8000da8:	480c      	ldr	r0, [pc, #48]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000daa:	f003 faf5 	bl	8004398 <HAL_TIM_ConfigClockSource>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000db4:	f000 f8e2 	bl	8000f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000db8:	2320      	movs	r3, #32
 8000dba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dc0:	1d3b      	adds	r3, r7, #4
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4805      	ldr	r0, [pc, #20]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000dc6:	f003 fd3b 	bl	8004840 <HAL_TIMEx_MasterConfigSynchronization>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d001      	beq.n	8000dd4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000dd0:	f000 f8d4 	bl	8000f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000dd4:	bf00      	nop
 8000dd6:	3720      	adds	r7, #32
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20000288 	.word	0x20000288
 8000de0:	0001869f 	.word	0x0001869f

08000de4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b088      	sub	sp, #32
 8000de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dea:	f107 0310 	add.w	r3, r7, #16
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]
 8000df2:	605a      	str	r2, [r3, #4]
 8000df4:	609a      	str	r2, [r3, #8]
 8000df6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000df8:	1d3b      	adds	r3, r7, #4
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e02:	4b1d      	ldr	r3, [pc, #116]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e04:	4a1d      	ldr	r2, [pc, #116]	; (8000e7c <MX_TIM3_Init+0x98>)
 8000e06:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8000e08:	4b1b      	ldr	r3, [pc, #108]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e0a:	2207      	movs	r2, #7
 8000e0c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8000e0e:	4b1a      	ldr	r3, [pc, #104]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e10:	2210      	movs	r2, #16
 8000e12:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8000e14:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e16:	2263      	movs	r2, #99	; 0x63
 8000e18:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e1a:	4b17      	ldr	r3, [pc, #92]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e20:	4b15      	ldr	r3, [pc, #84]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e26:	4814      	ldr	r0, [pc, #80]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e28:	f003 f846 	bl	8003eb8 <HAL_TIM_Base_Init>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000e32:	f000 f8a3 	bl	8000f7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e3a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e3c:	f107 0310 	add.w	r3, r7, #16
 8000e40:	4619      	mov	r1, r3
 8000e42:	480d      	ldr	r0, [pc, #52]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e44:	f003 faa8 	bl	8004398 <HAL_TIM_ConfigClockSource>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000e4e:	f000 f895 	bl	8000f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e52:	2320      	movs	r3, #32
 8000e54:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e56:	2300      	movs	r3, #0
 8000e58:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4806      	ldr	r0, [pc, #24]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e60:	f003 fcee 	bl	8004840 <HAL_TIMEx_MasterConfigSynchronization>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000e6a:	f000 f887 	bl	8000f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000e6e:	bf00      	nop
 8000e70:	3720      	adds	r7, #32
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	20000120 	.word	0x20000120
 8000e7c:	40000400 	.word	0x40000400

08000e80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b088      	sub	sp, #32
 8000e84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e86:	f107 030c 	add.w	r3, r7, #12
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	605a      	str	r2, [r3, #4]
 8000e90:	609a      	str	r2, [r3, #8]
 8000e92:	60da      	str	r2, [r3, #12]
 8000e94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e96:	4b36      	ldr	r3, [pc, #216]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e9a:	4a35      	ldr	r2, [pc, #212]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000e9c:	f043 0320 	orr.w	r3, r3, #32
 8000ea0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ea2:	4b33      	ldr	r3, [pc, #204]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ea6:	f003 0320 	and.w	r3, r3, #32
 8000eaa:	60bb      	str	r3, [r7, #8]
 8000eac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eae:	4b30      	ldr	r3, [pc, #192]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eb2:	4a2f      	ldr	r2, [pc, #188]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eba:	4b2d      	ldr	r3, [pc, #180]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	607b      	str	r3, [r7, #4]
 8000ec4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec6:	4b2a      	ldr	r3, [pc, #168]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eca:	4a29      	ldr	r2, [pc, #164]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000ecc:	f043 0302 	orr.w	r3, r3, #2
 8000ed0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ed2:	4b27      	ldr	r3, [pc, #156]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed6:	f003 0302 	and.w	r3, r3, #2
 8000eda:	603b      	str	r3, [r7, #0]
 8000edc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GRID_120_Pin|GRID_180_Pin|BUCKY_READY_Pin, GPIO_PIN_RESET);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2138      	movs	r1, #56	; 0x38
 8000ee2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ee6:	f002 f815 	bl	8002f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LASER_CENTERING_Pin|BUCKY_BRAKE_Pin|RESET_Pin|ENABLE_Pin
 8000eea:	2200      	movs	r2, #0
 8000eec:	f240 11f9 	movw	r1, #505	; 0x1f9
 8000ef0:	4820      	ldr	r0, [pc, #128]	; (8000f74 <MX_GPIO_Init+0xf4>)
 8000ef2:	f002 f80f 	bl	8002f14 <HAL_GPIO_WritePin>
                          |CURRENT_WIND_Pin|STEP_Pin|DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : ON_TOMO_Pin */
  GPIO_InitStruct.Pin = ON_TOMO_Pin;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ON_TOMO_GPIO_Port, &GPIO_InitStruct);
 8000f02:	f107 030c 	add.w	r3, r7, #12
 8000f06:	4619      	mov	r1, r3
 8000f08:	481b      	ldr	r0, [pc, #108]	; (8000f78 <MX_GPIO_Init+0xf8>)
 8000f0a:	f001 fe69 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CONFIG_3_Pin CONFIG_2_Pin CONFIG_1_Pin BUCKY_CALL_Pin
                           GRID_BUTTON_Pin GRID_END_POINT_Pin GRID_120_DETECT_Pin GRID_180_DETECT_Pin
                           PUSHBUTTON_BUCKYBRAKE_Pin */
  GPIO_InitStruct.Pin = CONFIG_3_Pin|CONFIG_2_Pin|CONFIG_1_Pin|BUCKY_CALL_Pin
 8000f0e:	f248 73c7 	movw	r3, #34759	; 0x87c7
 8000f12:	60fb      	str	r3, [r7, #12]
                          |GRID_BUTTON_Pin|GRID_END_POINT_Pin|GRID_120_DETECT_Pin|GRID_180_DETECT_Pin
                          |PUSHBUTTON_BUCKYBRAKE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f14:	2300      	movs	r3, #0
 8000f16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1c:	f107 030c 	add.w	r3, r7, #12
 8000f20:	4619      	mov	r1, r3
 8000f22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f26:	f001 fe5b 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : GRID_120_Pin GRID_180_Pin BUCKY_READY_Pin */
  GPIO_InitStruct.Pin = GRID_120_Pin|GRID_180_Pin|BUCKY_READY_Pin;
 8000f2a:	2338      	movs	r3, #56	; 0x38
 8000f2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f3a:	f107 030c 	add.w	r3, r7, #12
 8000f3e:	4619      	mov	r1, r3
 8000f40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f44:	f001 fe4c 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LASER_CENTERING_Pin BUCKY_BRAKE_Pin RESET_Pin ENABLE_Pin
                           CURRENT_WIND_Pin STEP_Pin DIR_Pin */
  GPIO_InitStruct.Pin = LASER_CENTERING_Pin|BUCKY_BRAKE_Pin|RESET_Pin|ENABLE_Pin
 8000f48:	f240 13f9 	movw	r3, #505	; 0x1f9
 8000f4c:	60fb      	str	r3, [r7, #12]
                          |CURRENT_WIND_Pin|STEP_Pin|DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f5a:	f107 030c 	add.w	r3, r7, #12
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4804      	ldr	r0, [pc, #16]	; (8000f74 <MX_GPIO_Init+0xf4>)
 8000f62:	f001 fe3d 	bl	8002be0 <HAL_GPIO_Init>

}
 8000f66:	bf00      	nop
 8000f68:	3720      	adds	r7, #32
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40021000 	.word	0x40021000
 8000f74:	48000400 	.word	0x48000400
 8000f78:	48001400 	.word	0x48001400

08000f7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
	...

08000f8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f92:	4b0f      	ldr	r3, [pc, #60]	; (8000fd0 <HAL_MspInit+0x44>)
 8000f94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f96:	4a0e      	ldr	r2, [pc, #56]	; (8000fd0 <HAL_MspInit+0x44>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	6613      	str	r3, [r2, #96]	; 0x60
 8000f9e:	4b0c      	ldr	r3, [pc, #48]	; (8000fd0 <HAL_MspInit+0x44>)
 8000fa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	607b      	str	r3, [r7, #4]
 8000fa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000faa:	4b09      	ldr	r3, [pc, #36]	; (8000fd0 <HAL_MspInit+0x44>)
 8000fac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fae:	4a08      	ldr	r2, [pc, #32]	; (8000fd0 <HAL_MspInit+0x44>)
 8000fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fb4:	6593      	str	r3, [r2, #88]	; 0x58
 8000fb6:	4b06      	ldr	r3, [pc, #24]	; (8000fd0 <HAL_MspInit+0x44>)
 8000fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fbe:	603b      	str	r3, [r7, #0]
 8000fc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000fc2:	f002 f87d 	bl	80030c0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40021000 	.word	0x40021000

08000fd4 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b08a      	sub	sp, #40	; 0x28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	605a      	str	r2, [r3, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	611a      	str	r2, [r3, #16]
  if(hfdcan->Instance==FDCAN1)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a18      	ldr	r2, [pc, #96]	; (8001054 <HAL_FDCAN_MspInit+0x80>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d129      	bne.n	800104a <HAL_FDCAN_MspInit+0x76>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000ff6:	4b18      	ldr	r3, [pc, #96]	; (8001058 <HAL_FDCAN_MspInit+0x84>)
 8000ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ffa:	4a17      	ldr	r2, [pc, #92]	; (8001058 <HAL_FDCAN_MspInit+0x84>)
 8000ffc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001000:	6593      	str	r3, [r2, #88]	; 0x58
 8001002:	4b15      	ldr	r3, [pc, #84]	; (8001058 <HAL_FDCAN_MspInit+0x84>)
 8001004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800100a:	613b      	str	r3, [r7, #16]
 800100c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800100e:	4b12      	ldr	r3, [pc, #72]	; (8001058 <HAL_FDCAN_MspInit+0x84>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	4a11      	ldr	r2, [pc, #68]	; (8001058 <HAL_FDCAN_MspInit+0x84>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	64d3      	str	r3, [r2, #76]	; 0x4c
 800101a:	4b0f      	ldr	r3, [pc, #60]	; (8001058 <HAL_FDCAN_MspInit+0x84>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101e:	f003 0301 	and.w	r3, r3, #1
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001026:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800102a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102c:	2302      	movs	r3, #2
 800102e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	2300      	movs	r3, #0
 8001032:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001034:	2300      	movs	r3, #0
 8001036:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001038:	2309      	movs	r3, #9
 800103a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103c:	f107 0314 	add.w	r3, r7, #20
 8001040:	4619      	mov	r1, r3
 8001042:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001046:	f001 fdcb 	bl	8002be0 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 800104a:	bf00      	nop
 800104c:	3728      	adds	r7, #40	; 0x28
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40006400 	.word	0x40006400
 8001058:	40021000 	.word	0x40021000

0800105c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800106c:	d114      	bne.n	8001098 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800106e:	4b19      	ldr	r3, [pc, #100]	; (80010d4 <HAL_TIM_Base_MspInit+0x78>)
 8001070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001072:	4a18      	ldr	r2, [pc, #96]	; (80010d4 <HAL_TIM_Base_MspInit+0x78>)
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	6593      	str	r3, [r2, #88]	; 0x58
 800107a:	4b16      	ldr	r3, [pc, #88]	; (80010d4 <HAL_TIM_Base_MspInit+0x78>)
 800107c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	2101      	movs	r1, #1
 800108a:	201c      	movs	r0, #28
 800108c:	f001 fbc3 	bl	8002816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001090:	201c      	movs	r0, #28
 8001092:	f001 fbda 	bl	800284a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001096:	e018      	b.n	80010ca <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a0e      	ldr	r2, [pc, #56]	; (80010d8 <HAL_TIM_Base_MspInit+0x7c>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d113      	bne.n	80010ca <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80010a2:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <HAL_TIM_Base_MspInit+0x78>)
 80010a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010a6:	4a0b      	ldr	r2, [pc, #44]	; (80010d4 <HAL_TIM_Base_MspInit+0x78>)
 80010a8:	f043 0302 	orr.w	r3, r3, #2
 80010ac:	6593      	str	r3, [r2, #88]	; 0x58
 80010ae:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <HAL_TIM_Base_MspInit+0x78>)
 80010b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010b2:	f003 0302 	and.w	r3, r3, #2
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2102      	movs	r1, #2
 80010be:	201d      	movs	r0, #29
 80010c0:	f001 fba9 	bl	8002816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80010c4:	201d      	movs	r0, #29
 80010c6:	f001 fbc0 	bl	800284a <HAL_NVIC_EnableIRQ>
}
 80010ca:	bf00      	nop
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40021000 	.word	0x40021000
 80010d8:	40000400 	.word	0x40000400

080010dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ea:	b480      	push	{r7}
 80010ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ee:	e7fe      	b.n	80010ee <HardFault_Handler+0x4>

080010f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010f4:	e7fe      	b.n	80010f4 <MemManage_Handler+0x4>

080010f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010f6:	b480      	push	{r7}
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010fa:	e7fe      	b.n	80010fa <BusFault_Handler+0x4>

080010fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001100:	e7fe      	b.n	8001100 <UsageFault_Handler+0x4>

08001102 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001102:	b480      	push	{r7}
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr

0800111e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001130:	f001 fa78 	bl	8002624 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}

08001138 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800113c:	4803      	ldr	r0, [pc, #12]	; (800114c <TIM2_IRQHandler+0x14>)
 800113e:	f002 ffac 	bl	800409a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  signals_check_timer_interrupt_handler();
 8001142:	f000 fe5d 	bl	8001e00 <signals_check_timer_interrupt_handler>
  /* USER CODE END TIM2_IRQn 1 */
}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000288 	.word	0x20000288

08001150 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001154:	4803      	ldr	r0, [pc, #12]	; (8001164 <TIM3_IRQHandler+0x14>)
 8001156:	f002 ffa0 	bl	800409a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  motor_timer_interrupt_handler();
 800115a:	f001 f9a7 	bl	80024ac <motor_timer_interrupt_handler>
  /* USER CODE END TIM3_IRQn 1 */
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20000120 	.word	0x20000120

08001168 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800116c:	4b08      	ldr	r3, [pc, #32]	; (8001190 <SystemInit+0x28>)
 800116e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001172:	4a07      	ldr	r2, [pc, #28]	; (8001190 <SystemInit+0x28>)
 8001174:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001178:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800117c:	4b04      	ldr	r3, [pc, #16]	; (8001190 <SystemInit+0x28>)
 800117e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001182:	609a      	str	r2, [r3, #8]
#endif
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e000ed00 	.word	0xe000ed00

08001194 <set_output_signal_state>:

/*
 *      
 */
void set_output_signal_state(GPIO_TypeDef* GPIO_port_pointer, uint16_t pin_number, SignalLogicLevel_EnumTypeDef requied_logic_level)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	807b      	strh	r3, [r7, #2]
 80011a0:	4613      	mov	r3, r2
 80011a2:	707b      	strb	r3, [r7, #1]
	if (requied_logic_level == LOGIC_LEVEL_LOW)
 80011a4:	787b      	ldrb	r3, [r7, #1]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d106      	bne.n	80011b8 <set_output_signal_state+0x24>
	{
		HAL_GPIO_WritePin(GPIO_port_pointer, pin_number, GPIO_PIN_RESET);
 80011aa:	887b      	ldrh	r3, [r7, #2]
 80011ac:	2200      	movs	r2, #0
 80011ae:	4619      	mov	r1, r3
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f001 feaf 	bl	8002f14 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIO_port_pointer, pin_number, GPIO_PIN_SET);
	}
}
 80011b6:	e005      	b.n	80011c4 <set_output_signal_state+0x30>
		HAL_GPIO_WritePin(GPIO_port_pointer, pin_number, GPIO_PIN_SET);
 80011b8:	887b      	ldrh	r3, [r7, #2]
 80011ba:	2201      	movs	r2, #1
 80011bc:	4619      	mov	r1, r3
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f001 fea8 	bl	8002f14 <HAL_GPIO_WritePin>
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <check_input_signal_state>:

/*
 *      
 */
void check_input_signal_state(InSignalAttributes_StructTypeDef* signal_to_check)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	GPIO_PinState current_logic_state = HAL_GPIO_ReadPin(signal_to_check->signal_pin.GPIO_port_pointer, signal_to_check->signal_pin.pin_number);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	889b      	ldrh	r3, [r3, #4]
 80011dc:	4619      	mov	r1, r3
 80011de:	4610      	mov	r0, r2
 80011e0:	f001 fe80 	bl	8002ee4 <HAL_GPIO_ReadPin>
 80011e4:	4603      	mov	r3, r0
 80011e6:	73fb      	strb	r3, [r7, #15]

	switch (current_logic_state)
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d005      	beq.n	80011fa <check_input_signal_state+0x2e>
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d107      	bne.n	8001202 <check_input_signal_state+0x36>
	{
	case GPIO_PIN_SET:
	{
		signal_to_check->signal_logic_level = LOGIC_LEVEL_HIGH;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2201      	movs	r2, #1
 80011f6:	721a      	strb	r2, [r3, #8]
		break;
 80011f8:	e003      	b.n	8001202 <check_input_signal_state+0x36>
	}
	case GPIO_PIN_RESET:
	{
		signal_to_check->signal_logic_level = LOGIC_LEVEL_LOW;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2200      	movs	r2, #0
 80011fe:	721a      	strb	r2, [r3, #8]
		break;
 8001200:	bf00      	nop
	}
	}
}
 8001202:	bf00      	nop
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <check_and_update_button_state>:

/*
 *   
 */
void check_and_update_button_state(ButtonAttributes_StructTypeDef* button_to_check, uint32_t ticks_per_sec)
{
 800120a:	b590      	push	{r4, r7, lr}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
 8001212:	6039      	str	r1, [r7, #0]
	if (button_to_check->button_released_default_signal_level == LOGIC_LEVEL_LOW)						//        "0"
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	7b1b      	ldrb	r3, [r3, #12]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d12f      	bne.n	800127c <check_and_update_button_state+0x72>
	{
		if (button_to_check->button_signal.signal_logic_level == LOGIC_LEVEL_HIGH)						//        "1"
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	7a1b      	ldrb	r3, [r3, #8]
 8001220:	2b01      	cmp	r3, #1
 8001222:	d124      	bne.n	800126e <check_and_update_button_state+0x64>
		{
			if (button_to_check->button_current_state != BUTTON_LONG_PRESS)								//       
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	7e1b      	ldrb	r3, [r3, #24]
 8001228:	2b02      	cmp	r3, #2
 800122a:	d008      	beq.n	800123e <check_and_update_button_state+0x34>
			{
				if (button_to_check->button_pressing_duration_counter >= button_to_check->button_bounce_filter_counts)	//    ,     
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	69da      	ldr	r2, [r3, #28]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	691b      	ldr	r3, [r3, #16]
 8001234:	429a      	cmp	r2, r3
 8001236:	d302      	bcc.n	800123e <check_and_update_button_state+0x34>
				{
					button_to_check->button_current_state = BUTTON_SHORT_PRESS;							//    
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2201      	movs	r2, #1
 800123c:	761a      	strb	r2, [r3, #24]
				}
			}
			if (button_to_check->button_pressing_duration_counter >= convert_ms_to_ticks(button_to_check->button_long_press_ms, ticks_per_sec))			//         
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	69dc      	ldr	r4, [r3, #28]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	695b      	ldr	r3, [r3, #20]
 8001246:	6839      	ldr	r1, [r7, #0]
 8001248:	4618      	mov	r0, r3
 800124a:	f000 fb45 	bl	80018d8 <convert_ms_to_ticks>
 800124e:	4603      	mov	r3, r0
 8001250:	429c      	cmp	r4, r3
 8001252:	d306      	bcc.n	8001262 <check_and_update_button_state+0x58>
			{
				button_to_check->button_pressing_duration_counter = button_to_check->button_long_press_ms;			//     
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	695a      	ldr	r2, [r3, #20]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	61da      	str	r2, [r3, #28]
				button_to_check->button_current_state = BUTTON_LONG_PRESS;								//    
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2202      	movs	r2, #2
 8001260:	761a      	strb	r2, [r3, #24]
			}
			button_to_check->button_pressing_duration_counter = button_to_check->button_pressing_duration_counter + 1;	//    
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	1c5a      	adds	r2, r3, #1
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	61da      	str	r2, [r3, #28]
				button_to_check->button_current_state = BUTTON_LONG_PRESS;								//    
			}
			button_to_check->button_pressing_duration_counter = button_to_check->button_pressing_duration_counter + 1;	//    
		}
	}
}
 800126c:	e035      	b.n	80012da <check_and_update_button_state+0xd0>
			button_to_check->button_pressing_duration_counter = 0;										//    
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2200      	movs	r2, #0
 8001272:	61da      	str	r2, [r3, #28]
			button_to_check->button_current_state = BUTTON_RELEASED;									//  ,   
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2200      	movs	r2, #0
 8001278:	761a      	strb	r2, [r3, #24]
}
 800127a:	e02e      	b.n	80012da <check_and_update_button_state+0xd0>
		if (button_to_check->button_signal.signal_logic_level == LOGIC_LEVEL_HIGH)						//        "1"
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	7a1b      	ldrb	r3, [r3, #8]
 8001280:	2b01      	cmp	r3, #1
 8001282:	d106      	bne.n	8001292 <check_and_update_button_state+0x88>
			button_to_check->button_pressing_duration_counter = 0;										//    
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2200      	movs	r2, #0
 8001288:	61da      	str	r2, [r3, #28]
			button_to_check->button_current_state = BUTTON_RELEASED;									//  ,   
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2200      	movs	r2, #0
 800128e:	761a      	strb	r2, [r3, #24]
}
 8001290:	e023      	b.n	80012da <check_and_update_button_state+0xd0>
			if (button_to_check->button_current_state != BUTTON_LONG_PRESS)								//       
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	7e1b      	ldrb	r3, [r3, #24]
 8001296:	2b02      	cmp	r3, #2
 8001298:	d008      	beq.n	80012ac <check_and_update_button_state+0xa2>
				if (button_to_check->button_pressing_duration_counter >= button_to_check->button_bounce_filter_counts)	//    ,     
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	69da      	ldr	r2, [r3, #28]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	691b      	ldr	r3, [r3, #16]
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d302      	bcc.n	80012ac <check_and_update_button_state+0xa2>
					button_to_check->button_current_state = BUTTON_SHORT_PRESS;							//    
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2201      	movs	r2, #1
 80012aa:	761a      	strb	r2, [r3, #24]
			if (button_to_check->button_pressing_duration_counter >= convert_ms_to_ticks(button_to_check->button_long_press_ms, ticks_per_sec))		//         
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	69dc      	ldr	r4, [r3, #28]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	695b      	ldr	r3, [r3, #20]
 80012b4:	6839      	ldr	r1, [r7, #0]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f000 fb0e 	bl	80018d8 <convert_ms_to_ticks>
 80012bc:	4603      	mov	r3, r0
 80012be:	429c      	cmp	r4, r3
 80012c0:	d306      	bcc.n	80012d0 <check_and_update_button_state+0xc6>
				button_to_check->button_pressing_duration_counter = button_to_check->button_long_press_ms;			//     
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	695a      	ldr	r2, [r3, #20]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	61da      	str	r2, [r3, #28]
				button_to_check->button_current_state = BUTTON_LONG_PRESS;								//    
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2202      	movs	r2, #2
 80012ce:	761a      	strb	r2, [r3, #24]
			button_to_check->button_pressing_duration_counter = button_to_check->button_pressing_duration_counter + 1;	//    
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	69db      	ldr	r3, [r3, #28]
 80012d4:	1c5a      	adds	r2, r3, #1
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	61da      	str	r2, [r3, #28]
}
 80012da:	bf00      	nop
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd90      	pop	{r4, r7, pc}

080012e2 <motor_movement_init>:

/*
 *     ,     
 */
void motor_movement_init(MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b082      	sub	sp, #8
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
 80012ea:	6039      	str	r1, [r7, #0]
	calculate_acceleration_coefficient(movement_profile);
 80012ec:	6838      	ldr	r0, [r7, #0]
 80012ee:	f000 f807 	bl	8001300 <calculate_acceleration_coefficient>
	reset_movement_counters(motor_object);
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f000 f8bc 	bl	8001470 <reset_movement_counters>
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <calculate_acceleration_coefficient>:

/*
 *   
 */
void calculate_acceleration_coefficient(MotorMovementProfile_StructTypeDef* movement_profile)
{
 8001300:	b5b0      	push	{r4, r5, r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	movement_profile->linear_acceleration_coefficient = (movement_profile->max_speed_step_per_ms -  movement_profile->min_speed_step_per_ms)/movement_profile->acceleration_duration_ms;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	ed93 7a04 	vldr	s14, [r3, #16]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	edd3 7a03 	vldr	s15, [r3, #12]
 8001314:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	69db      	ldr	r3, [r3, #28]
 800131c:	ee07 3a90 	vmov	s15, r3
 8001320:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001324:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	edc3 7a05 	vstr	s15, [r3, #20]
	movement_profile->quadratic_acceleration_coefficient = (movement_profile->max_speed_step_per_ms -  movement_profile->min_speed_step_per_ms)/pow(movement_profile->acceleration_duration_ms, 2);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	ed93 7a04 	vldr	s14, [r3, #16]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	edd3 7a03 	vldr	s15, [r3, #12]
 800133a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800133e:	ee17 0a90 	vmov	r0, s15
 8001342:	f7ff f8cd 	bl	80004e0 <__aeabi_f2d>
 8001346:	4604      	mov	r4, r0
 8001348:	460d      	mov	r5, r1
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	69db      	ldr	r3, [r3, #28]
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff f8a4 	bl	800049c <__aeabi_ui2d>
 8001354:	4602      	mov	r2, r0
 8001356:	460b      	mov	r3, r1
 8001358:	ed9f 1b0d 	vldr	d1, [pc, #52]	; 8001390 <calculate_acceleration_coefficient+0x90>
 800135c:	ec43 2b10 	vmov	d0, r2, r3
 8001360:	f003 fb68 	bl	8004a34 <pow>
 8001364:	ec53 2b10 	vmov	r2, r3, d0
 8001368:	4620      	mov	r0, r4
 800136a:	4629      	mov	r1, r5
 800136c:	f7ff fa3a 	bl	80007e4 <__aeabi_ddiv>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	4610      	mov	r0, r2
 8001376:	4619      	mov	r1, r3
 8001378:	f7ff fbba 	bl	8000af0 <__aeabi_d2uiz>
 800137c:	4602      	mov	r2, r0
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	619a      	str	r2, [r3, #24]
}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bdb0      	pop	{r4, r5, r7, pc}
 800138a:	bf00      	nop
 800138c:	f3af 8000 	nop.w
 8001390:	00000000 	.word	0x00000000
 8001394:	40000000 	.word	0x40000000

08001398 <cyclic_movement_step>:

/*
 *      
 */
void cyclic_movement_step(MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
	if (motor_object->step_impulses_distance_from_limit_switch <= 0)//     ,    
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	dc2e      	bgt.n	8001408 <cyclic_movement_step+0x70>
	{
		limit_switch_active(motor_object);
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f000 fa40 	bl	8001830 <limit_switch_active>
		if (!limit_switch_active(motor_object))
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f000 fa3d 	bl	8001830 <limit_switch_active>
 80013b6:	4603      	mov	r3, r0
 80013b8:	f083 0301 	eor.w	r3, r3, #1
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d016      	beq.n	80013f0 <cyclic_movement_step+0x58>
		{
			motor_object->cyclic_movement_direction = MOVE_TO_COORD_ORIGIN;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2200      	movs	r2, #0
 80013c6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
			motor_check_counter_and_make_step_to_direction(motor_object, movement_profile, MOVE_TO_COORD_ORIGIN);
 80013ca:	2200      	movs	r2, #0
 80013cc:	6839      	ldr	r1, [r7, #0]
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f000 f86f 	bl	80014b2 <motor_check_counter_and_make_step_to_direction>
			if (motor_object->step_impulses_distance_from_limit_switch < (0 - (motor_object->step_impulses_acceptable_error)))
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013dc:	425b      	negs	r3, r3
 80013de:	429a      	cmp	r2, r3
 80013e0:	da12      	bge.n	8001408 <cyclic_movement_step+0x70>
			{
				error_code = LIMIT_SWITCH_ERROR;
 80013e2:	4b21      	ldr	r3, [pc, #132]	; (8001468 <cyclic_movement_step+0xd0>)
 80013e4:	2202      	movs	r2, #2
 80013e6:	701a      	strb	r2, [r3, #0]
				device_current_state = DEVICE_ERROR;
 80013e8:	4b20      	ldr	r3, [pc, #128]	; (800146c <cyclic_movement_step+0xd4>)
 80013ea:	2208      	movs	r2, #8
 80013ec:	701a      	strb	r2, [r3, #0]
 80013ee:	e00b      	b.n	8001408 <cyclic_movement_step+0x70>
			}
		}
		else
		{
			motor_object->cyclic_movement_direction = MOVE_TO_COORD_END;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2201      	movs	r2, #1
 80013f4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
			motor_check_counter_and_make_step_to_direction(motor_object, movement_profile, MOVE_TO_COORD_END);
 80013f8:	2201      	movs	r2, #1
 80013fa:	6839      	ldr	r1, [r7, #0]
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f000 f858 	bl	80014b2 <motor_check_counter_and_make_step_to_direction>
			reset_movement_counters(motor_object);
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f000 f834 	bl	8001470 <reset_movement_counters>
		}
	}
	/*
	 *          (  )
	 */
	if ((motor_object->step_impulses_distance_from_limit_switch > 0) && \
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800140c:	2b00      	cmp	r3, #0
 800140e:	dd15      	ble.n	800143c <cyclic_movement_step+0xa4>
		(motor_object->step_impulses_distance_from_limit_switch < movement_profile->far_distance_step_impulses))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	689b      	ldr	r3, [r3, #8]
	if ((motor_object->step_impulses_distance_from_limit_switch > 0) && \
 8001418:	429a      	cmp	r2, r3
 800141a:	da0f      	bge.n	800143c <cyclic_movement_step+0xa4>
	{
		if (motor_object->cyclic_movement_direction == MOVE_TO_COORD_END)		//       
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001422:	2b01      	cmp	r3, #1
 8001424:	d105      	bne.n	8001432 <cyclic_movement_step+0x9a>
		{
			motor_check_counter_and_make_step_to_direction(motor_object, movement_profile, MOVE_TO_COORD_END);										//     
 8001426:	2201      	movs	r2, #1
 8001428:	6839      	ldr	r1, [r7, #0]
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f000 f841 	bl	80014b2 <motor_check_counter_and_make_step_to_direction>
 8001430:	e004      	b.n	800143c <cyclic_movement_step+0xa4>
		}
		else
		{
			motor_check_counter_and_make_step_to_direction(motor_object, movement_profile, MOVE_TO_COORD_ORIGIN);										//       
 8001432:	2200      	movs	r2, #0
 8001434:	6839      	ldr	r1, [r7, #0]
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f000 f83b 	bl	80014b2 <motor_check_counter_and_make_step_to_direction>
		}
	}
	if (motor_object->step_impulses_distance_from_limit_switch >= movement_profile->far_distance_step_impulses)						//     ,    
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	429a      	cmp	r2, r3
 8001446:	db0b      	blt.n	8001460 <cyclic_movement_step+0xc8>
	{
		motor_object->cyclic_movement_direction = MOVE_TO_COORD_ORIGIN;					//      
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2200      	movs	r2, #0
 800144c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
		motor_check_counter_and_make_step_to_direction(motor_object, movement_profile, MOVE_TO_COORD_ORIGIN);											//      
 8001450:	2200      	movs	r2, #0
 8001452:	6839      	ldr	r1, [r7, #0]
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f000 f82c 	bl	80014b2 <motor_check_counter_and_make_step_to_direction>
		reset_movement_counters(motor_object);
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f000 f808 	bl	8001470 <reset_movement_counters>
	}
}
 8001460:	bf00      	nop
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20000314 	.word	0x20000314
 800146c:	2000018c 	.word	0x2000018c

08001470 <reset_movement_counters>:

/*
 *   
 */
void reset_movement_counters(MotorObject_StructTypeDef* motor_object)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
	motor_object->ticks_before_next_step_counter = 0;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2200      	movs	r2, #0
 800147c:	651a      	str	r2, [r3, #80]	; 0x50
	motor_object->ticks_since_start_movement_counter = 0;
 800147e:	6879      	ldr	r1, [r7, #4]
 8001480:	f04f 0200 	mov.w	r2, #0
 8001484:	f04f 0300 	mov.w	r3, #0
 8001488:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	motor_object->step_impulses_for_acceleration_counter = 0;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2200      	movs	r2, #0
 8001490:	66da      	str	r2, [r3, #108]	; 0x6c
	motor_object->step_impulses_since_start_movement_counter = 0;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2200      	movs	r2, #0
 8001496:	661a      	str	r2, [r3, #96]	; 0x60
	motor_object->ticks_for_acceleration_counter = 0;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2200      	movs	r2, #0
 800149c:	669a      	str	r2, [r3, #104]	; 0x68
	motor_object->current_speed_step_per_ms = 0;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f04f 0200 	mov.w	r2, #0
 80014a4:	665a      	str	r2, [r3, #100]	; 0x64
}
 80014a6:	bf00      	nop
 80014a8:	370c      	adds	r7, #12
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr

080014b2 <motor_check_counter_and_make_step_to_direction>:

/*
 *     
 */
void motor_check_counter_and_make_step_to_direction(MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile, MotorMoveDirection_EnumTypeDef movement_direction)
{
 80014b2:	b5b0      	push	{r4, r5, r7, lr}
 80014b4:	b084      	sub	sp, #16
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	60f8      	str	r0, [r7, #12]
 80014ba:	60b9      	str	r1, [r7, #8]
 80014bc:	4613      	mov	r3, r2
 80014be:	71fb      	strb	r3, [r7, #7]
	motor_object->ticks_since_start_movement_counter = motor_object->ticks_since_start_movement_counter + 1;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 80014c6:	1c54      	adds	r4, r2, #1
 80014c8:	f143 0500 	adc.w	r5, r3, #0
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	e9c3 4516 	strd	r4, r5, [r3, #88]	; 0x58
	motor_object->ticks_before_next_step_counter = motor_object->ticks_before_next_step_counter - 1;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014d6:	1e5a      	subs	r2, r3, #1
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	651a      	str	r2, [r3, #80]	; 0x50
	if (movement_profile->acceleration_type != NO_ACCELERATION)
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d01f      	beq.n	8001524 <motor_check_counter_and_make_step_to_direction+0x72>
	{
		if ((movement_profile->far_distance_step_impulses - motor_object->step_impulses_since_start_movement_counter) >= motor_object->step_impulses_for_acceleration_counter)
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	461a      	mov	r2, r3
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014ee:	1ad2      	subs	r2, r2, r3
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d310      	bcc.n	800151a <motor_check_counter_and_make_step_to_direction+0x68>
		{
			if (motor_object->current_speed_step_per_ms < movement_profile->max_speed_step_per_ms)
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	edd3 7a04 	vldr	s15, [r3, #16]
 8001504:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800150c:	d50a      	bpl.n	8001524 <motor_check_counter_and_make_step_to_direction+0x72>
			{
				motor_object->ticks_for_acceleration_counter = motor_object->ticks_for_acceleration_counter + 1;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	669a      	str	r2, [r3, #104]	; 0x68
 8001518:	e004      	b.n	8001524 <motor_check_counter_and_make_step_to_direction+0x72>
			}
		}
		else
		{
			motor_object->ticks_for_acceleration_counter = motor_object->ticks_for_acceleration_counter - 1;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800151e:	1e5a      	subs	r2, r3, #1
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	669a      	str	r2, [r3, #104]	; 0x68
		}
	}

	if (motor_object->ticks_before_next_step_counter <= 0)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001528:	2b00      	cmp	r3, #0
 800152a:	dc12      	bgt.n	8001552 <motor_check_counter_and_make_step_to_direction+0xa0>
	{
		motor_object->motor_movement_direction = movement_direction;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	79fa      	ldrb	r2, [r7, #7]
 8001530:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		motor_direction_pin_set(motor_object);
 8001534:	68f8      	ldr	r0, [r7, #12]
 8001536:	f000 f810 	bl	800155a <motor_direction_pin_set>
		check_limit_switch_and_make_step(motor_object);
 800153a:	68f8      	ldr	r0, [r7, #12]
 800153c:	f000 f84c 	bl	80015d8 <check_limit_switch_and_make_step>
		motor_object->step_impulses_since_start_movement_counter = motor_object->step_impulses_since_start_movement_counter + 1;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001544:	1c5a      	adds	r2, r3, #1
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	661a      	str	r2, [r3, #96]	; 0x60
		calculate_ticks_per_next_step(motor_object, movement_profile);
 800154a:	68b9      	ldr	r1, [r7, #8]
 800154c:	68f8      	ldr	r0, [r7, #12]
 800154e:	f000 f87f 	bl	8001650 <calculate_ticks_per_next_step>
	}
}
 8001552:	bf00      	nop
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bdb0      	pop	{r4, r5, r7, pc}

0800155a <motor_direction_pin_set>:

/*
 *    
 */
void motor_direction_pin_set(MotorObject_StructTypeDef* motor_object)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b082      	sub	sp, #8
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
	switch (motor_object->motor_movement_direction)																//   
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001568:	2b00      	cmp	r3, #0
 800156a:	d002      	beq.n	8001572 <motor_direction_pin_set+0x18>
 800156c:	2b01      	cmp	r3, #1
 800156e:	d017      	beq.n	80015a0 <motor_direction_pin_set+0x46>
			HAL_GPIO_WritePin(motor_object->motor_signals.DIR_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.DIR_OUT_signal.signal_pin.pin_number, GPIO_PIN_RESET);
		}
		break;
	}
	}
}
 8001570:	e02d      	b.n	80015ce <motor_direction_pin_set+0x74>
		if (motor_object->DIR_pin_logic_level_inverted)		// !! ifdef											//      
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001578:	2b00      	cmp	r3, #0
 800157a:	d008      	beq.n	800158e <motor_direction_pin_set+0x34>
			HAL_GPIO_WritePin(motor_object->motor_signals.DIR_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.DIR_OUT_signal.signal_pin.pin_number, GPIO_PIN_RESET);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	69d8      	ldr	r0, [r3, #28]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	8c1b      	ldrh	r3, [r3, #32]
 8001584:	2200      	movs	r2, #0
 8001586:	4619      	mov	r1, r3
 8001588:	f001 fcc4 	bl	8002f14 <HAL_GPIO_WritePin>
		break;
 800158c:	e01f      	b.n	80015ce <motor_direction_pin_set+0x74>
			HAL_GPIO_WritePin(motor_object->motor_signals.DIR_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.DIR_OUT_signal.signal_pin.pin_number, GPIO_PIN_SET);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	69d8      	ldr	r0, [r3, #28]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	8c1b      	ldrh	r3, [r3, #32]
 8001596:	2201      	movs	r2, #1
 8001598:	4619      	mov	r1, r3
 800159a:	f001 fcbb 	bl	8002f14 <HAL_GPIO_WritePin>
		break;
 800159e:	e016      	b.n	80015ce <motor_direction_pin_set+0x74>
		if (motor_object->DIR_pin_logic_level_inverted)															//      
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d008      	beq.n	80015bc <motor_direction_pin_set+0x62>
			HAL_GPIO_WritePin(motor_object->motor_signals.DIR_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.DIR_OUT_signal.signal_pin.pin_number, GPIO_PIN_SET);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	69d8      	ldr	r0, [r3, #28]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	8c1b      	ldrh	r3, [r3, #32]
 80015b2:	2201      	movs	r2, #1
 80015b4:	4619      	mov	r1, r3
 80015b6:	f001 fcad 	bl	8002f14 <HAL_GPIO_WritePin>
		break;
 80015ba:	e007      	b.n	80015cc <motor_direction_pin_set+0x72>
			HAL_GPIO_WritePin(motor_object->motor_signals.DIR_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.DIR_OUT_signal.signal_pin.pin_number, GPIO_PIN_RESET);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	69d8      	ldr	r0, [r3, #28]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	8c1b      	ldrh	r3, [r3, #32]
 80015c4:	2200      	movs	r2, #0
 80015c6:	4619      	mov	r1, r3
 80015c8:	f001 fca4 	bl	8002f14 <HAL_GPIO_WritePin>
		break;
 80015cc:	bf00      	nop
}
 80015ce:	bf00      	nop
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
	...

080015d8 <check_limit_switch_and_make_step>:

/*
 *      
 */
void check_limit_switch_and_make_step(MotorObject_StructTypeDef* motor_object)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
	if (motor_object->motor_movement_direction == MOVE_TO_COORD_ORIGIN)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d119      	bne.n	800161e <check_limit_switch_and_make_step+0x46>
	{
		if ((motor_object->limit_emergency_counter > motor_object->emergency_step_impulses_to_limit))
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015f2:	429a      	cmp	r2, r3
 80015f4:	dd06      	ble.n	8001604 <check_limit_switch_and_make_step+0x2c>
		{
			error_code = LIMIT_SWITCH_ERROR;								//    (,   )
 80015f6:	4b14      	ldr	r3, [pc, #80]	; (8001648 <check_limit_switch_and_make_step+0x70>)
 80015f8:	2202      	movs	r2, #2
 80015fa:	701a      	strb	r2, [r3, #0]
			device_current_state = DEVICE_ERROR;							//     
 80015fc:	4b13      	ldr	r3, [pc, #76]	; (800164c <check_limit_switch_and_make_step+0x74>)
 80015fe:	2208      	movs	r2, #8
 8001600:	701a      	strb	r2, [r3, #0]
 8001602:	e00c      	b.n	800161e <check_limit_switch_and_make_step+0x46>
		}
		else
		{
			step_toggle(motor_object);																				//  
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f000 f93d 	bl	8001884 <step_toggle>
			motor_object->step_impulses_distance_from_limit_switch = motor_object->step_impulses_distance_from_limit_switch - 1;		//      
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160e:	1e5a      	subs	r2, r3, #1
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	645a      	str	r2, [r3, #68]	; 0x44
			motor_object->limit_emergency_counter = motor_object->limit_emergency_counter + 1;						//    
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001618:	1c5a      	adds	r2, r3, #1
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	649a      	str	r2, [r3, #72]	; 0x48
		}
	}
	if (motor_object->motor_movement_direction == MOVE_TO_COORD_END)											//      
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001624:	2b01      	cmp	r3, #1
 8001626:	d10a      	bne.n	800163e <check_limit_switch_and_make_step+0x66>
	{
		step_toggle(motor_object);																				//  
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f000 f92b 	bl	8001884 <step_toggle>
		motor_object->step_impulses_distance_from_limit_switch = motor_object->step_impulses_distance_from_limit_switch + 1;		//      
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001632:	1c5a      	adds	r2, r3, #1
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	645a      	str	r2, [r3, #68]	; 0x44
		motor_object->limit_emergency_counter = 0;																//    
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	649a      	str	r2, [r3, #72]	; 0x48
	}
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	20000314 	.word	0x20000314
 800164c:	2000018c 	.word	0x2000018c

08001650 <calculate_ticks_per_next_step>:

/*
 *      
 */
void calculate_ticks_per_next_step(MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
	switch (movement_profile->acceleration_type)
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d10e      	bne.n	8001680 <calculate_ticks_per_next_step+0x30>
	{
	case (NO_ACCELERATION):
	{
		motor_object->ticks_before_next_step_counter = motor_object->motor_timer_ticks_per_ms/movement_profile->max_speed_step_per_ms;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	ed93 7a04 	vldr	s14, [r3, #16]
 800166e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001672:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001676:	ee17 2a90 	vmov	r2, s15
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	651a      	str	r2, [r3, #80]	; 0x50
		break;
 800167e:	e062      	b.n	8001746 <calculate_ticks_per_next_step+0xf6>
	}
	default:
	{
		//         /,   ,    . 
		if ((movement_profile->far_distance_step_impulses - motor_object->step_impulses_since_start_movement_counter) > motor_object->step_impulses_for_acceleration_counter)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	461a      	mov	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800168a:	1ad2      	subs	r2, r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001690:	429a      	cmp	r2, r3
 8001692:	d93d      	bls.n	8001710 <calculate_ticks_per_next_step+0xc0>
		{
			//      , 
			if (motor_object->current_speed_step_per_ms < movement_profile->max_speed_step_per_ms)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	edd3 7a04 	vldr	s15, [r3, #16]
 80016a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a8:	d521      	bpl.n	80016ee <calculate_ticks_per_next_step+0x9e>
			{
				motor_object->current_speed_step_per_ms = movement_time_function(motor_object->ticks_since_start_movement_counter, motor_object, movement_profile);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 80016b0:	4613      	mov	r3, r2
 80016b2:	683a      	ldr	r2, [r7, #0]
 80016b4:	6879      	ldr	r1, [r7, #4]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f000 f84a 	bl	8001750 <movement_time_function>
 80016bc:	eef0 7a40 	vmov.f32	s15, s0
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
				motor_object->ticks_before_next_step_counter = motor_object->motor_timer_ticks_per_ms/motor_object->current_speed_step_per_ms;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 80016d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016da:	ee17 2a90 	vmov	r2, s15
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	651a      	str	r2, [r3, #80]	; 0x50
				motor_object->step_impulses_for_acceleration_counter = motor_object->step_impulses_for_acceleration_counter + 1;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80016e6:	1c5a      	adds	r2, r3, #1
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	66da      	str	r2, [r3, #108]	; 0x6c
		else
		{
			motor_object->current_speed_step_per_ms = movement_time_function(motor_object->ticks_for_acceleration_counter, motor_object, movement_profile);
			motor_object->ticks_before_next_step_counter = motor_object->motor_timer_ticks_per_ms/motor_object->current_speed_step_per_ms;
		}
		break;
 80016ec:	e02a      	b.n	8001744 <calculate_ticks_per_next_step+0xf4>
				bucky_ready_enable();
 80016ee:	f000 fdc7 	bl	8002280 <bucky_ready_enable>
				motor_object->ticks_before_next_step_counter = motor_object->motor_timer_ticks_per_ms/movement_profile->max_speed_step_per_ms;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	ed93 7a04 	vldr	s14, [r3, #16]
 80016fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001702:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001706:	ee17 2a90 	vmov	r2, s15
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	651a      	str	r2, [r3, #80]	; 0x50
		break;
 800170e:	e019      	b.n	8001744 <calculate_ticks_per_next_step+0xf4>
			motor_object->current_speed_step_per_ms = movement_time_function(motor_object->ticks_for_acceleration_counter, motor_object, movement_profile);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001714:	683a      	ldr	r2, [r7, #0]
 8001716:	6879      	ldr	r1, [r7, #4]
 8001718:	4618      	mov	r0, r3
 800171a:	f000 f819 	bl	8001750 <movement_time_function>
 800171e:	eef0 7a40 	vmov.f32	s15, s0
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			motor_object->ticks_before_next_step_counter = motor_object->motor_timer_ticks_per_ms/motor_object->current_speed_step_per_ms;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8001734:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001738:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800173c:	ee17 2a90 	vmov	r2, s15
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	651a      	str	r2, [r3, #80]	; 0x50
		break;
 8001744:	bf00      	nop
	}
	}
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <movement_time_function>:

/*
 *     ,    
 */
float movement_time_function(uint32_t ticks_value, MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile)
{
 8001750:	b5b0      	push	{r4, r5, r7, lr}
 8001752:	b086      	sub	sp, #24
 8001754:	af00      	add	r7, sp, #0
 8001756:	60f8      	str	r0, [r7, #12]
 8001758:	60b9      	str	r1, [r7, #8]
 800175a:	607a      	str	r2, [r7, #4]
	float calculated_speed_step_per_ms = 0;
 800175c:	f04f 0300 	mov.w	r3, #0
 8001760:	617b      	str	r3, [r7, #20]
	switch (movement_profile->acceleration_type)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b01      	cmp	r3, #1
 8001768:	d002      	beq.n	8001770 <movement_time_function+0x20>
 800176a:	2b02      	cmp	r3, #2
 800176c:	d017      	beq.n	800179e <movement_time_function+0x4e>
		break;
	}
	default:
	{

		break;
 800176e:	e051      	b.n	8001814 <movement_time_function+0xc4>
		calculated_speed_step_per_ms = ((ticks_value/motor_object->motor_timer_ticks_per_ms) * movement_profile->linear_acceleration_coefficient) + (movement_profile->min_speed_step_per_ms);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	ee07 3a90 	vmov	s15, r3
 8001776:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001780:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	edd3 7a05 	vldr	s15, [r3, #20]
 800178a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	edd3 7a03 	vldr	s15, [r3, #12]
 8001794:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001798:	edc7 7a05 	vstr	s15, [r7, #20]
		break;
 800179c:	e03a      	b.n	8001814 <movement_time_function+0xc4>
		calculated_speed_step_per_ms = (pow((ticks_value/motor_object->motor_timer_ticks_per_ms), 2) * movement_profile->linear_acceleration_coefficient) + (movement_profile->min_speed_step_per_ms);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	ee07 3a90 	vmov	s15, r3
 80017a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80017ae:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80017b2:	ee16 0a90 	vmov	r0, s13
 80017b6:	f7fe fe93 	bl	80004e0 <__aeabi_f2d>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8001828 <movement_time_function+0xd8>
 80017c2:	ec43 2b10 	vmov	d0, r2, r3
 80017c6:	f003 f935 	bl	8004a34 <pow>
 80017ca:	ec55 4b10 	vmov	r4, r5, d0
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	695b      	ldr	r3, [r3, #20]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe fe84 	bl	80004e0 <__aeabi_f2d>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	4620      	mov	r0, r4
 80017de:	4629      	mov	r1, r5
 80017e0:	f7fe fed6 	bl	8000590 <__aeabi_dmul>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	4614      	mov	r4, r2
 80017ea:	461d      	mov	r5, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7fe fe75 	bl	80004e0 <__aeabi_f2d>
 80017f6:	4602      	mov	r2, r0
 80017f8:	460b      	mov	r3, r1
 80017fa:	4620      	mov	r0, r4
 80017fc:	4629      	mov	r1, r5
 80017fe:	f7fe fd11 	bl	8000224 <__adddf3>
 8001802:	4602      	mov	r2, r0
 8001804:	460b      	mov	r3, r1
 8001806:	4610      	mov	r0, r2
 8001808:	4619      	mov	r1, r3
 800180a:	f7ff f991 	bl	8000b30 <__aeabi_d2f>
 800180e:	4603      	mov	r3, r0
 8001810:	617b      	str	r3, [r7, #20]
		break;
 8001812:	bf00      	nop
	}
	}
	return calculated_speed_step_per_ms;
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	ee07 3a90 	vmov	s15, r3
}
 800181a:	eeb0 0a67 	vmov.f32	s0, s15
 800181e:	3718      	adds	r7, #24
 8001820:	46bd      	mov	sp, r7
 8001822:	bdb0      	pop	{r4, r5, r7, pc}
 8001824:	f3af 8000 	nop.w
 8001828:	00000000 	.word	0x00000000
 800182c:	40000000 	.word	0x40000000

08001830 <limit_switch_active>:

/*
 *     
 */
_Bool limit_switch_active(MotorObject_StructTypeDef* motor_object)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
	_Bool current_state;																				//   
	check_input_signal_state(&motor_object->limit_switch.limit_switch_IN_signal);						//    
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff fcc6 	bl	80011cc <check_input_signal_state>
	if (motor_object->limit_switch.limit_switch_logic_inverted)											//      
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	7b1b      	ldrb	r3, [r3, #12]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d00c      	beq.n	8001862 <limit_switch_active+0x32>
	{
		if (motor_object->limit_switch.limit_switch_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)	//     "0"
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	7a1b      	ldrb	r3, [r3, #8]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d105      	bne.n	800185c <limit_switch_active+0x2c>
		{
			current_state = 1;																			//     "1"
 8001850:	2301      	movs	r3, #1
 8001852:	73fb      	strb	r3, [r7, #15]
			motor_object->step_impulses_distance_from_limit_switch = 0;									//     
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2200      	movs	r2, #0
 8001858:	645a      	str	r2, [r3, #68]	; 0x44
 800185a:	e00e      	b.n	800187a <limit_switch_active+0x4a>
		}
		else
		{
			current_state = 0;																			//      "0"
 800185c:	2300      	movs	r3, #0
 800185e:	73fb      	strb	r3, [r7, #15]
 8001860:	e00b      	b.n	800187a <limit_switch_active+0x4a>
		}
	}
	else
	{
		if (motor_object->limit_switch.limit_switch_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)	//      "0"
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	7a1b      	ldrb	r3, [r3, #8]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d102      	bne.n	8001870 <limit_switch_active+0x40>
		{
			current_state = 0;																			//     "0"
 800186a:	2300      	movs	r3, #0
 800186c:	73fb      	strb	r3, [r7, #15]
 800186e:	e004      	b.n	800187a <limit_switch_active+0x4a>
		}
		else
		{
			current_state = 1;																			//      "1"
 8001870:	2301      	movs	r3, #1
 8001872:	73fb      	strb	r3, [r7, #15]
			motor_object->step_impulses_distance_from_limit_switch = 0;									//     
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2200      	movs	r2, #0
 8001878:	645a      	str	r2, [r3, #68]	; 0x44
		}
	}
	return current_state;																				//    
 800187a:	7bfb      	ldrb	r3, [r7, #15]
}
 800187c:	4618      	mov	r0, r3
 800187e:	3710      	adds	r7, #16
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <step_toggle>:

/*
 *  
 */
void step_toggle(MotorObject_StructTypeDef* motor_object)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
	switch (motor_object->step_pin_current_phase)															//       
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001892:	2b00      	cmp	r3, #0
 8001894:	d002      	beq.n	800189c <step_toggle+0x18>
 8001896:	2b01      	cmp	r3, #1
 8001898:	d00d      	beq.n	80018b6 <step_toggle+0x32>
		HAL_GPIO_WritePin(motor_object->motor_signals.STEP_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.STEP_OUT_signal.signal_pin.pin_number, GPIO_PIN_RESET);
		motor_object->step_pin_current_phase = STEP_LOW_PHASE;												//  ,        "0"
		break;
	}
	}
}
 800189a:	e019      	b.n	80018d0 <step_toggle+0x4c>
		HAL_GPIO_WritePin(motor_object->motor_signals.STEP_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.STEP_OUT_signal.signal_pin.pin_number, GPIO_PIN_SET);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6918      	ldr	r0, [r3, #16]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	8a9b      	ldrh	r3, [r3, #20]
 80018a4:	2201      	movs	r2, #1
 80018a6:	4619      	mov	r1, r3
 80018a8:	f001 fb34 	bl	8002f14 <HAL_GPIO_WritePin>
		motor_object->step_pin_current_phase = STEP_HIGH_PHASE;												//  ,        "1"
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2201      	movs	r2, #1
 80018b0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
		break;
 80018b4:	e00c      	b.n	80018d0 <step_toggle+0x4c>
		HAL_GPIO_WritePin(motor_object->motor_signals.STEP_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.STEP_OUT_signal.signal_pin.pin_number, GPIO_PIN_RESET);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6918      	ldr	r0, [r3, #16]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	8a9b      	ldrh	r3, [r3, #20]
 80018be:	2200      	movs	r2, #0
 80018c0:	4619      	mov	r1, r3
 80018c2:	f001 fb27 	bl	8002f14 <HAL_GPIO_WritePin>
		motor_object->step_pin_current_phase = STEP_LOW_PHASE;												//  ,        "0"
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
		break;
 80018ce:	bf00      	nop
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <convert_ms_to_ticks>:

/*
 *     
 */
uint32_t convert_ms_to_ticks(uint32_t seconds, uint32_t ticks_per_sec)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
	uint32_t ticks_per_time;
	ticks_per_time = seconds*ticks_per_sec;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	683a      	ldr	r2, [r7, #0]
 80018e6:	fb02 f303 	mul.w	r3, r2, r3
 80018ea:	60fb      	str	r3, [r7, #12]
	return ticks_per_time;
 80018ec:	68fb      	ldr	r3, [r7, #12]
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3714      	adds	r7, #20
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
	...

080018fc <device_init>:
/*
 *  
 */

void device_init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
	device_current_state = DEVICE_STARTS;						//   :  
 8001900:	4b0e      	ldr	r3, [pc, #56]	; (800193c <device_init+0x40>)
 8001902:	2200      	movs	r2, #0
 8001904:	701a      	strb	r2, [r3, #0]
	input_pins_init();											//   (   ,    )
 8001906:	f000 f835 	bl	8001974 <input_pins_init>
	output_signals_state_init(LOGIC_LEVEL_HIGH);				//    
 800190a:	2001      	movs	r0, #1
 800190c:	f000 fa2e 	bl	8001d6c <output_signals_state_init>
	input_signals_state_update();								//    
 8001910:	f000 f9f6 	bl	8001d00 <input_signals_state_update>
	device_modules_init();										//    (, , ,  1, DIP-)
 8001914:	f000 f8a4 	bl	8001a60 <device_modules_init>
	buttons_state_update();										//   
 8001918:	f000 fa80 	bl	8001e1c <buttons_state_update>
	set_grid_out_signal();										//     
 800191c:	f000 fbec 	bl	80020f8 <set_grid_out_signal>
	buckybreak_laser_disable();									//   buckybreak  
 8001920:	f000 fc4a 	bl	80021b8 <buckybreak_laser_disable>
	dip_switch_state_update();									//     
 8001924:	f000 f98c 	bl	8001c40 <dip_switch_state_update>
	bucky_ready_dsable();
 8001928:	f000 fcb4 	bl	8002294 <bucky_ready_dsable>
	error_code = NO_ERROR;										//   
 800192c:	4b04      	ldr	r3, [pc, #16]	; (8001940 <device_init+0x44>)
 800192e:	2200      	movs	r2, #0
 8001930:	701a      	strb	r2, [r3, #0]
	signals_check_timer_interrupts_start();						//     
 8001932:	f000 fa5b 	bl	8001dec <signals_check_timer_interrupts_start>
}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	2000018c 	.word	0x2000018c
 8001940:	20000314 	.word	0x20000314

08001944 <enable_pin_set>:

void enable_pin_set(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
	if (ENABLE_PIN_LOGIC_LEVEL_INVERTED)
	{
		set_output_signal_state(MOTOR_ENABLE_OUT_PORT, MOTOR_ENABLE_OUT_PIN, LOGIC_LEVEL_LOW);
 8001948:	2200      	movs	r2, #0
 800194a:	2120      	movs	r1, #32
 800194c:	4802      	ldr	r0, [pc, #8]	; (8001958 <enable_pin_set+0x14>)
 800194e:	f7ff fc21 	bl	8001194 <set_output_signal_state>
	}
	else
	{
		set_output_signal_state(MOTOR_ENABLE_OUT_PORT, MOTOR_ENABLE_OUT_PIN, LOGIC_LEVEL_HIGH);
	}
}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	48000400 	.word	0x48000400

0800195c <enable_pin_clear>:

void enable_pin_clear(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
	if (ENABLE_PIN_LOGIC_LEVEL_INVERTED)
	{
		set_output_signal_state(MOTOR_ENABLE_OUT_PORT, MOTOR_ENABLE_OUT_PIN, LOGIC_LEVEL_HIGH);
 8001960:	2201      	movs	r2, #1
 8001962:	2120      	movs	r1, #32
 8001964:	4802      	ldr	r0, [pc, #8]	; (8001970 <enable_pin_clear+0x14>)
 8001966:	f7ff fc15 	bl	8001194 <set_output_signal_state>
	}
	else
	{
		set_output_signal_state(MOTOR_ENABLE_OUT_PORT, MOTOR_ENABLE_OUT_PIN, LOGIC_LEVEL_LOW);
	}
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	48000400 	.word	0x48000400

08001974 <input_pins_init>:

/*
 *   ,   ,   
 */
void input_pins_init(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
	grid_sensor.GRID_180_DETECT_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8001978:	4b30      	ldr	r3, [pc, #192]	; (8001a3c <input_pins_init+0xc8>)
 800197a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800197e:	60da      	str	r2, [r3, #12]
	grid_sensor.GRID_180_DETECT_IN_signal.signal_pin.pin_number = GRID_180_DETECT_Pin;					//    (  180)
 8001980:	4b2e      	ldr	r3, [pc, #184]	; (8001a3c <input_pins_init+0xc8>)
 8001982:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001986:	821a      	strh	r2, [r3, #16]

	grid_sensor.GRID_120_DETECT_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8001988:	4b2c      	ldr	r3, [pc, #176]	; (8001a3c <input_pins_init+0xc8>)
 800198a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800198e:	601a      	str	r2, [r3, #0]
	grid_sensor.GRID_120_DETECT_IN_signal.signal_pin.pin_number = GRID_120_DETECT_Pin;					//    (  120)
 8001990:	4b2a      	ldr	r3, [pc, #168]	; (8001a3c <input_pins_init+0xc8>)
 8001992:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001996:	809a      	strh	r2, [r3, #4]

	grid_supply_button.button_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8001998:	4b29      	ldr	r3, [pc, #164]	; (8001a40 <input_pins_init+0xcc>)
 800199a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800199e:	601a      	str	r2, [r3, #0]
	grid_supply_button.button_signal.signal_pin.pin_number = GRID_BUTTON_Pin;							//    
 80019a0:	4b27      	ldr	r3, [pc, #156]	; (8001a40 <input_pins_init+0xcc>)
 80019a2:	2280      	movs	r2, #128	; 0x80
 80019a4:	809a      	strh	r2, [r3, #4]

	ON_TOMO_IN_signal.signal_pin.GPIO_port_pointer = ON_TOMO_GPIO_Port;
 80019a6:	4b27      	ldr	r3, [pc, #156]	; (8001a44 <input_pins_init+0xd0>)
 80019a8:	4a27      	ldr	r2, [pc, #156]	; (8001a48 <input_pins_init+0xd4>)
 80019aa:	601a      	str	r2, [r3, #0]
	ON_TOMO_IN_signal.signal_pin.pin_number = ON_TOMO_Pin;												//   ON_TOMO
 80019ac:	4b25      	ldr	r3, [pc, #148]	; (8001a44 <input_pins_init+0xd0>)
 80019ae:	2202      	movs	r2, #2
 80019b0:	809a      	strh	r2, [r3, #4]

	BUCKY_CALL_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 80019b2:	4b26      	ldr	r3, [pc, #152]	; (8001a4c <input_pins_init+0xd8>)
 80019b4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80019b8:	601a      	str	r2, [r3, #0]
	BUCKY_CALL_IN_signal.signal_pin.pin_number = BUCKY_CALL_Pin;										//   BUCKYCALL
 80019ba:	4b24      	ldr	r3, [pc, #144]	; (8001a4c <input_pins_init+0xd8>)
 80019bc:	2240      	movs	r2, #64	; 0x40
 80019be:	809a      	strh	r2, [r3, #4]

	pushbutton_buckybrake.button_signal.signal_pin.GPIO_port_pointer = GPIOA;
 80019c0:	4b23      	ldr	r3, [pc, #140]	; (8001a50 <input_pins_init+0xdc>)
 80019c2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80019c6:	601a      	str	r2, [r3, #0]
	pushbutton_buckybrake.button_signal.signal_pin.pin_number = PUSHBUTTON_BUCKYBRAKE_Pin;				//    
 80019c8:	4b21      	ldr	r3, [pc, #132]	; (8001a50 <input_pins_init+0xdc>)
 80019ca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80019ce:	809a      	strh	r2, [r3, #4]

	motor_instance_1.limit_switch.limit_switch_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 80019d0:	4b20      	ldr	r3, [pc, #128]	; (8001a54 <input_pins_init+0xe0>)
 80019d2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80019d6:	601a      	str	r2, [r3, #0]
	motor_instance_1.limit_switch.limit_switch_IN_signal.signal_pin.pin_number = GRID_END_POINT_Pin;	//  
 80019d8:	4b1e      	ldr	r3, [pc, #120]	; (8001a54 <input_pins_init+0xe0>)
 80019da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019de:	809a      	strh	r2, [r3, #4]
	motor_instance_1.motor_signals.STEP_OUT_signal.signal_pin.GPIO_port_pointer = GPIOB;
 80019e0:	4b1c      	ldr	r3, [pc, #112]	; (8001a54 <input_pins_init+0xe0>)
 80019e2:	4a1d      	ldr	r2, [pc, #116]	; (8001a58 <input_pins_init+0xe4>)
 80019e4:	611a      	str	r2, [r3, #16]
	motor_instance_1.motor_signals.STEP_OUT_signal.signal_pin.pin_number = STEP_Pin;
 80019e6:	4b1b      	ldr	r3, [pc, #108]	; (8001a54 <input_pins_init+0xe0>)
 80019e8:	2280      	movs	r2, #128	; 0x80
 80019ea:	829a      	strh	r2, [r3, #20]
	motor_instance_1.motor_signals.DIR_OUT_signal.signal_pin.GPIO_port_pointer = GPIOB;
 80019ec:	4b19      	ldr	r3, [pc, #100]	; (8001a54 <input_pins_init+0xe0>)
 80019ee:	4a1a      	ldr	r2, [pc, #104]	; (8001a58 <input_pins_init+0xe4>)
 80019f0:	61da      	str	r2, [r3, #28]
	motor_instance_1.motor_signals.DIR_OUT_signal.signal_pin.pin_number = DIR_Pin;
 80019f2:	4b18      	ldr	r3, [pc, #96]	; (8001a54 <input_pins_init+0xe0>)
 80019f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019f8:	841a      	strh	r2, [r3, #32]
	motor_instance_1.motor_signals.ENABLE_OUT_signal.signal_pin.GPIO_port_pointer = GPIOB;
 80019fa:	4b16      	ldr	r3, [pc, #88]	; (8001a54 <input_pins_init+0xe0>)
 80019fc:	4a16      	ldr	r2, [pc, #88]	; (8001a58 <input_pins_init+0xe4>)
 80019fe:	629a      	str	r2, [r3, #40]	; 0x28
	motor_instance_1.motor_signals.ENABLE_OUT_signal.signal_pin.pin_number = ENABLE_Pin;
 8001a00:	4b14      	ldr	r3, [pc, #80]	; (8001a54 <input_pins_init+0xe0>)
 8001a02:	2220      	movs	r2, #32
 8001a04:	859a      	strh	r2, [r3, #44]	; 0x2c

	DIP_switch.DIP_SWITCH_1_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8001a06:	4b15      	ldr	r3, [pc, #84]	; (8001a5c <input_pins_init+0xe8>)
 8001a08:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001a0c:	601a      	str	r2, [r3, #0]
	DIP_switch.DIP_SWITCH_1_IN_signal.signal_pin.pin_number = CONFIG_1_Pin;
 8001a0e:	4b13      	ldr	r3, [pc, #76]	; (8001a5c <input_pins_init+0xe8>)
 8001a10:	2204      	movs	r2, #4
 8001a12:	809a      	strh	r2, [r3, #4]

	DIP_switch.DIP_SWITCH_2_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8001a14:	4b11      	ldr	r3, [pc, #68]	; (8001a5c <input_pins_init+0xe8>)
 8001a16:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001a1a:	60da      	str	r2, [r3, #12]
	DIP_switch.DIP_SWITCH_2_IN_signal.signal_pin.pin_number = CONFIG_2_Pin;
 8001a1c:	4b0f      	ldr	r3, [pc, #60]	; (8001a5c <input_pins_init+0xe8>)
 8001a1e:	2202      	movs	r2, #2
 8001a20:	821a      	strh	r2, [r3, #16]

	DIP_switch.DIP_SWITCH_3_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8001a22:	4b0e      	ldr	r3, [pc, #56]	; (8001a5c <input_pins_init+0xe8>)
 8001a24:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001a28:	619a      	str	r2, [r3, #24]
	DIP_switch.DIP_SWITCH_3_IN_signal.signal_pin.pin_number = CONFIG_3_Pin;
 8001a2a:	4b0c      	ldr	r3, [pc, #48]	; (8001a5c <input_pins_init+0xe8>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	839a      	strh	r2, [r3, #28]
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	2000026c 	.word	0x2000026c
 8001a40:	2000016c 	.word	0x2000016c
 8001a44:	20000318 	.word	0x20000318
 8001a48:	48001400 	.word	0x48001400
 8001a4c:	20000190 	.word	0x20000190
 8001a50:	200001e8 	.word	0x200001e8
 8001a54:	200000a0 	.word	0x200000a0
 8001a58:	48000400 	.word	0x48000400
 8001a5c:	200001c0 	.word	0x200001c0

08001a60 <device_modules_init>:

/*
 *    (, , ,  1)
 */
void device_modules_init(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
	led_blink_enabled = 0;
 8001a64:	4b5e      	ldr	r3, [pc, #376]	; (8001be0 <device_modules_init+0x180>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	701a      	strb	r2, [r3, #0]
	led_blink_counter = 0;
 8001a6a:	4b5e      	ldr	r3, [pc, #376]	; (8001be4 <device_modules_init+0x184>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	601a      	str	r2, [r3, #0]
	limit_switch_enabled_once = 0;
 8001a70:	4b5d      	ldr	r3, [pc, #372]	; (8001be8 <device_modules_init+0x188>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	701a      	strb	r2, [r3, #0]
	motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;						//      
 8001a76:	4b5d      	ldr	r3, [pc, #372]	; (8001bec <device_modules_init+0x18c>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
	motor_movement_status = MOTOR_MOVEMENT_IN_PROGRESS;									//  ,     
 8001a7c:	4b5c      	ldr	r3, [pc, #368]	; (8001bf0 <device_modules_init+0x190>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	701a      	strb	r2, [r3, #0]
	exposition_movement_direction = EXPOSITION_MOVEMENT_FROM_INITIAL_POSITION;			//       
 8001a82:	4b5c      	ldr	r3, [pc, #368]	; (8001bf4 <device_modules_init+0x194>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	701a      	strb	r2, [r3, #0]
	grid_supply_button.button_released_default_signal_level = LOGIC_LEVEL_LOW;			//  ,       "1"
 8001a88:	4b5b      	ldr	r3, [pc, #364]	; (8001bf8 <device_modules_init+0x198>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	731a      	strb	r2, [r3, #12]
	grid_supply_button.button_pressing_duration_counter = 0;							//    
 8001a8e:	4b5a      	ldr	r3, [pc, #360]	; (8001bf8 <device_modules_init+0x198>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	61da      	str	r2, [r3, #28]
	grid_supply_button.button_bounce_filter_counts = BUTTON_BOUNCE_FILTER_COUNTS;
 8001a94:	4b58      	ldr	r3, [pc, #352]	; (8001bf8 <device_modules_init+0x198>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	611a      	str	r2, [r3, #16]
	grid_supply_button.button_long_press_ms = BUTTON_LONG_PRESS_DURATION_SEC;
 8001a9a:	4b57      	ldr	r3, [pc, #348]	; (8001bf8 <device_modules_init+0x198>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	615a      	str	r2, [r3, #20]
	ON_TOMO_IN_flag = ON_TOMO_WAS_NOT_ENABLED;											//  ,   ON_TOMO  
 8001aa0:	4b56      	ldr	r3, [pc, #344]	; (8001bfc <device_modules_init+0x19c>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	701a      	strb	r2, [r3, #0]
	bucky_ready_delay_counter = 0;														//   ,    BUCKY_READY  "1"
 8001aa6:	4b56      	ldr	r3, [pc, #344]	; (8001c00 <device_modules_init+0x1a0>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	701a      	strb	r2, [r3, #0]
	pushbutton_buckybrake.button_released_default_signal_level = LOGIC_LEVEL_LOW;		//  ,       "1"
 8001aac:	4b55      	ldr	r3, [pc, #340]	; (8001c04 <device_modules_init+0x1a4>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	731a      	strb	r2, [r3, #12]
	pushbutton_buckybrake.button_pressing_duration_counter = 0;							//    
 8001ab2:	4b54      	ldr	r3, [pc, #336]	; (8001c04 <device_modules_init+0x1a4>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	61da      	str	r2, [r3, #28]
	pushbutton_buckybrake.button_bounce_filter_counts = BUTTON_BOUNCE_FILTER_COUNTS;
 8001ab8:	4b52      	ldr	r3, [pc, #328]	; (8001c04 <device_modules_init+0x1a4>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	611a      	str	r2, [r3, #16]
	pushbutton_buckybrake.button_long_press_ms = BUTTON_LONG_PRESS_DURATION_SEC;
 8001abe:	4b51      	ldr	r3, [pc, #324]	; (8001c04 <device_modules_init+0x1a4>)
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	615a      	str	r2, [r3, #20]

	motor_instance_1.limit_switch.limit_switch_logic_inverted = LIMIT_SWITCH_LOGIC_LEVEL_INVERTED;
 8001ac4:	4b50      	ldr	r3, [pc, #320]	; (8001c08 <device_modules_init+0x1a8>)
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	731a      	strb	r2, [r3, #12]
	motor_instance_1.emergency_step_impulses_to_limit = EMERGENCY_STEP_IMPULSES_TO_LIMIT;
 8001aca:	4b4f      	ldr	r3, [pc, #316]	; (8001c08 <device_modules_init+0x1a8>)
 8001acc:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001ad0:	639a      	str	r2, [r3, #56]	; 0x38
	motor_instance_1.DIR_pin_logic_level_inverted = DIR_PIN_LOGIC_LEVEL_INVERTED;
 8001ad2:	4b4d      	ldr	r3, [pc, #308]	; (8001c08 <device_modules_init+0x1a8>)
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	motor_instance_1.motor_timer_ticks_per_ms = MOTOR_TIMER_TICKS_PER_MS;
 8001ada:	4b4b      	ldr	r3, [pc, #300]	; (8001c08 <device_modules_init+0x1a8>)
 8001adc:	4a4b      	ldr	r2, [pc, #300]	; (8001c0c <device_modules_init+0x1ac>)
 8001ade:	641a      	str	r2, [r3, #64]	; 0x40

	motor_instance_1.step_impulses_acceptable_error = STEP_IMPULSES_ACCEPTABLE_ERROR;
 8001ae0:	4b49      	ldr	r3, [pc, #292]	; (8001c08 <device_modules_init+0x1a8>)
 8001ae2:	2264      	movs	r2, #100	; 0x64
 8001ae4:	635a      	str	r2, [r3, #52]	; 0x34
	motor_instance_1.step_impulses_distance_from_limit_switch = STEP_IMPULSES_DISTANCE_INITIAL;
 8001ae6:	4b48      	ldr	r3, [pc, #288]	; (8001c08 <device_modules_init+0x1a8>)
 8001ae8:	f640 723c 	movw	r2, #3900	; 0xf3c
 8001aec:	645a      	str	r2, [r3, #68]	; 0x44
	motor_instance_1.limit_emergency_counter = 0;
 8001aee:	4b46      	ldr	r3, [pc, #280]	; (8001c08 <device_modules_init+0x1a8>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	649a      	str	r2, [r3, #72]	; 0x48
	motor_instance_1.motor_movement_direction = MOVE_TO_COORD_END;
 8001af4:	4b44      	ldr	r3, [pc, #272]	; (8001c08 <device_modules_init+0x1a8>)
 8001af6:	2201      	movs	r2, #1
 8001af8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	motor_instance_1.step_pin_current_phase = STEP_LOW_PHASE;
 8001afc:	4b42      	ldr	r3, [pc, #264]	; (8001c08 <device_modules_init+0x1a8>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	motor_instance_1.ticks_before_next_step_counter = 0;
 8001b04:	4b40      	ldr	r3, [pc, #256]	; (8001c08 <device_modules_init+0x1a8>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	651a      	str	r2, [r3, #80]	; 0x50
	motor_instance_1.ticks_since_start_movement_counter = 0;
 8001b0a:	493f      	ldr	r1, [pc, #252]	; (8001c08 <device_modules_init+0x1a8>)
 8001b0c:	f04f 0200 	mov.w	r2, #0
 8001b10:	f04f 0300 	mov.w	r3, #0
 8001b14:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	motor_instance_1.step_impulses_since_start_movement_counter = 0;
 8001b18:	4b3b      	ldr	r3, [pc, #236]	; (8001c08 <device_modules_init+0x1a8>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	661a      	str	r2, [r3, #96]	; 0x60
	motor_instance_1.current_speed_step_per_ms = 0;
 8001b1e:	4b3a      	ldr	r3, [pc, #232]	; (8001c08 <device_modules_init+0x1a8>)
 8001b20:	f04f 0200 	mov.w	r2, #0
 8001b24:	665a      	str	r2, [r3, #100]	; 0x64
	motor_instance_1.ticks_for_acceleration_counter = 0;
 8001b26:	4b38      	ldr	r3, [pc, #224]	; (8001c08 <device_modules_init+0x1a8>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	669a      	str	r2, [r3, #104]	; 0x68
	motor_instance_1.step_impulses_for_acceleration_counter = 0;
 8001b2c:	4b36      	ldr	r3, [pc, #216]	; (8001c08 <device_modules_init+0x1a8>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	66da      	str	r2, [r3, #108]	; 0x6c
	motor_instance_1.cyclic_movement_direction = MOVE_TO_COORD_END;
 8001b32:	4b35      	ldr	r3, [pc, #212]	; (8001c08 <device_modules_init+0x1a8>)
 8001b34:	2201      	movs	r2, #1
 8001b36:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

	movement_profile_1_default.acceleration_type = NO_ACCELERATION;
 8001b3a:	4b35      	ldr	r3, [pc, #212]	; (8001c10 <device_modules_init+0x1b0>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	701a      	strb	r2, [r3, #0]
	movement_profile_1_default.short_distance_step_impulses = SHORT_DISTANCE_STEP_IMPULSES;
 8001b40:	4b33      	ldr	r3, [pc, #204]	; (8001c10 <device_modules_init+0x1b0>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	605a      	str	r2, [r3, #4]
	movement_profile_1_default.far_distance_step_impulses = FAR_DISTANCE_STEP_IMPULSES;
 8001b46:	4b32      	ldr	r3, [pc, #200]	; (8001c10 <device_modules_init+0x1b0>)
 8001b48:	f240 7222 	movw	r2, #1826	; 0x722
 8001b4c:	609a      	str	r2, [r3, #8]
	movement_profile_1_default.min_speed_step_per_ms = CONSTANT_SPEED_STEP_PER_MS;
 8001b4e:	4b30      	ldr	r3, [pc, #192]	; (8001c10 <device_modules_init+0x1b0>)
 8001b50:	4a30      	ldr	r2, [pc, #192]	; (8001c14 <device_modules_init+0x1b4>)
 8001b52:	60da      	str	r2, [r3, #12]
	movement_profile_1_default.max_speed_step_per_ms = CONSTANT_SPEED_STEP_PER_MS;
 8001b54:	4b2e      	ldr	r3, [pc, #184]	; (8001c10 <device_modules_init+0x1b0>)
 8001b56:	4a2f      	ldr	r2, [pc, #188]	; (8001c14 <device_modules_init+0x1b4>)
 8001b58:	611a      	str	r2, [r3, #16]
	movement_profile_1_default.linear_acceleration_coefficient = LINEAR_ACCELERATION_COEFFICIENT_INITIAL;
 8001b5a:	4b2d      	ldr	r3, [pc, #180]	; (8001c10 <device_modules_init+0x1b0>)
 8001b5c:	f04f 0200 	mov.w	r2, #0
 8001b60:	615a      	str	r2, [r3, #20]
	movement_profile_1_default.quadratic_acceleration_coefficient = QUADRATIC_ACCELERATION_COEFFICIENT_INITIAL;
 8001b62:	4b2b      	ldr	r3, [pc, #172]	; (8001c10 <device_modules_init+0x1b0>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	619a      	str	r2, [r3, #24]
	movement_profile_1_default.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_00;
 8001b68:	4b29      	ldr	r3, [pc, #164]	; (8001c10 <device_modules_init+0x1b0>)
 8001b6a:	2228      	movs	r2, #40	; 0x28
 8001b6c:	61da      	str	r2, [r3, #28]

	movement_profile_2_exposition.acceleration_type = LINEAR_ACCELERATION;
 8001b6e:	4b2a      	ldr	r3, [pc, #168]	; (8001c18 <device_modules_init+0x1b8>)
 8001b70:	2201      	movs	r2, #1
 8001b72:	701a      	strb	r2, [r3, #0]
	movement_profile_2_exposition.short_distance_step_impulses = SHORT_DISTANCE_STEP_IMPULSES;
 8001b74:	4b28      	ldr	r3, [pc, #160]	; (8001c18 <device_modules_init+0x1b8>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	605a      	str	r2, [r3, #4]
	movement_profile_2_exposition.far_distance_step_impulses = FAR_DISTANCE_STEP_IMPULSES;
 8001b7a:	4b27      	ldr	r3, [pc, #156]	; (8001c18 <device_modules_init+0x1b8>)
 8001b7c:	f240 7222 	movw	r2, #1826	; 0x722
 8001b80:	609a      	str	r2, [r3, #8]
	movement_profile_2_exposition.min_speed_step_per_ms = MIN_SPEED_STEP_PER_MS_ALL_MODES;
 8001b82:	4b25      	ldr	r3, [pc, #148]	; (8001c18 <device_modules_init+0x1b8>)
 8001b84:	4a25      	ldr	r2, [pc, #148]	; (8001c1c <device_modules_init+0x1bc>)
 8001b86:	60da      	str	r2, [r3, #12]
	movement_profile_2_exposition.max_speed_step_per_ms = MAX_SPEED_STEP_PER_MS_MODE_00;
 8001b88:	4b23      	ldr	r3, [pc, #140]	; (8001c18 <device_modules_init+0x1b8>)
 8001b8a:	4a25      	ldr	r2, [pc, #148]	; (8001c20 <device_modules_init+0x1c0>)
 8001b8c:	611a      	str	r2, [r3, #16]
	movement_profile_2_exposition.linear_acceleration_coefficient = LINEAR_ACCELERATION_COEFFICIENT_INITIAL;
 8001b8e:	4b22      	ldr	r3, [pc, #136]	; (8001c18 <device_modules_init+0x1b8>)
 8001b90:	f04f 0200 	mov.w	r2, #0
 8001b94:	615a      	str	r2, [r3, #20]
	movement_profile_2_exposition.quadratic_acceleration_coefficient = QUADRATIC_ACCELERATION_COEFFICIENT_INITIAL;
 8001b96:	4b20      	ldr	r3, [pc, #128]	; (8001c18 <device_modules_init+0x1b8>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	619a      	str	r2, [r3, #24]
	movement_profile_2_exposition.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_00;
 8001b9c:	4b1e      	ldr	r3, [pc, #120]	; (8001c18 <device_modules_init+0x1b8>)
 8001b9e:	2228      	movs	r2, #40	; 0x28
 8001ba0:	61da      	str	r2, [r3, #28]

	movement_profile_3_supply.acceleration_type = NO_ACCELERATION;
 8001ba2:	4b20      	ldr	r3, [pc, #128]	; (8001c24 <device_modules_init+0x1c4>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	701a      	strb	r2, [r3, #0]
	movement_profile_3_supply.short_distance_step_impulses = SHORT_DISTANCE_STEP_IMPULSES;
 8001ba8:	4b1e      	ldr	r3, [pc, #120]	; (8001c24 <device_modules_init+0x1c4>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	605a      	str	r2, [r3, #4]
	movement_profile_3_supply.far_distance_step_impulses = RASTER_SUPPLY_DISTANCE_STEP_IMPULSES;
 8001bae:	4b1d      	ldr	r3, [pc, #116]	; (8001c24 <device_modules_init+0x1c4>)
 8001bb0:	f240 7291 	movw	r2, #1937	; 0x791
 8001bb4:	609a      	str	r2, [r3, #8]
	movement_profile_3_supply.min_speed_step_per_ms = RASTER_SUPPLY_SPEED_STEP_PER_MS;
 8001bb6:	4b1b      	ldr	r3, [pc, #108]	; (8001c24 <device_modules_init+0x1c4>)
 8001bb8:	4a1b      	ldr	r2, [pc, #108]	; (8001c28 <device_modules_init+0x1c8>)
 8001bba:	60da      	str	r2, [r3, #12]
	movement_profile_3_supply.max_speed_step_per_ms = RASTER_SUPPLY_SPEED_STEP_PER_MS;
 8001bbc:	4b19      	ldr	r3, [pc, #100]	; (8001c24 <device_modules_init+0x1c4>)
 8001bbe:	4a1a      	ldr	r2, [pc, #104]	; (8001c28 <device_modules_init+0x1c8>)
 8001bc0:	611a      	str	r2, [r3, #16]
	movement_profile_3_supply.linear_acceleration_coefficient = LINEAR_ACCELERATION_COEFFICIENT_INITIAL;
 8001bc2:	4b18      	ldr	r3, [pc, #96]	; (8001c24 <device_modules_init+0x1c4>)
 8001bc4:	f04f 0200 	mov.w	r2, #0
 8001bc8:	615a      	str	r2, [r3, #20]
	movement_profile_3_supply.quadratic_acceleration_coefficient = QUADRATIC_ACCELERATION_COEFFICIENT_INITIAL;
 8001bca:	4b16      	ldr	r3, [pc, #88]	; (8001c24 <device_modules_init+0x1c4>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	619a      	str	r2, [r3, #24]
	movement_profile_3_supply.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_00;
 8001bd0:	4b14      	ldr	r3, [pc, #80]	; (8001c24 <device_modules_init+0x1c4>)
 8001bd2:	2228      	movs	r2, #40	; 0x28
 8001bd4:	61da      	str	r2, [r3, #28]
}
 8001bd6:	bf00      	nop
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	20000285 	.word	0x20000285
 8001be4:	20000118 	.word	0x20000118
 8001be8:	20000284 	.word	0x20000284
 8001bec:	2000019c 	.word	0x2000019c
 8001bf0:	20000099 	.word	0x20000099
 8001bf4:	20000098 	.word	0x20000098
 8001bf8:	2000016c 	.word	0x2000016c
 8001bfc:	200001e4 	.word	0x200001e4
 8001c00:	2000011c 	.word	0x2000011c
 8001c04:	200001e8 	.word	0x200001e8
 8001c08:	200000a0 	.word	0x200000a0
 8001c0c:	43480000 	.word	0x43480000
 8001c10:	200001a0 	.word	0x200001a0
 8001c14:	4029999a 	.word	0x4029999a
 8001c18:	200002d4 	.word	0x200002d4
 8001c1c:	4048d4fe 	.word	0x4048d4fe
 8001c20:	41111eb8 	.word	0x41111eb8
 8001c24:	200002f4 	.word	0x200002f4
 8001c28:	407e147b 	.word	0x407e147b

08001c2c <check_input_signals>:

/*
 *       
 */
void check_input_signals(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
	input_signals_state_update();					//   ,      
 8001c30:	f000 f866 	bl	8001d00 <input_signals_state_update>
	buttons_state_update();							//    
 8001c34:	f000 f8f2 	bl	8001e1c <buttons_state_update>
	read_input_signals_and_set_device_state();		//        
 8001c38:	f000 f986 	bl	8001f48 <read_input_signals_and_set_device_state>
}
 8001c3c:	bf00      	nop
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <dip_switch_state_update>:

void dip_switch_state_update(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
	if ((DIP_switch.DIP_SWITCH_1_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && (DIP_switch.DIP_SWITCH_2_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH))
 8001c44:	4b27      	ldr	r3, [pc, #156]	; (8001ce4 <dip_switch_state_update+0xa4>)
 8001c46:	7a1b      	ldrb	r3, [r3, #8]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d109      	bne.n	8001c60 <dip_switch_state_update+0x20>
 8001c4c:	4b25      	ldr	r3, [pc, #148]	; (8001ce4 <dip_switch_state_update+0xa4>)
 8001c4e:	7d1b      	ldrb	r3, [r3, #20]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d105      	bne.n	8001c60 <dip_switch_state_update+0x20>
	{
		movement_profile_2_exposition.max_speed_step_per_ms = MAX_SPEED_STEP_PER_MS_MODE_00;
 8001c54:	4b24      	ldr	r3, [pc, #144]	; (8001ce8 <dip_switch_state_update+0xa8>)
 8001c56:	4a25      	ldr	r2, [pc, #148]	; (8001cec <dip_switch_state_update+0xac>)
 8001c58:	611a      	str	r2, [r3, #16]
		movement_profile_2_exposition.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_00;
 8001c5a:	4b23      	ldr	r3, [pc, #140]	; (8001ce8 <dip_switch_state_update+0xa8>)
 8001c5c:	2228      	movs	r2, #40	; 0x28
 8001c5e:	61da      	str	r2, [r3, #28]
	}
	if ((DIP_switch.DIP_SWITCH_1_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && (DIP_switch.DIP_SWITCH_2_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 8001c60:	4b20      	ldr	r3, [pc, #128]	; (8001ce4 <dip_switch_state_update+0xa4>)
 8001c62:	7a1b      	ldrb	r3, [r3, #8]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d109      	bne.n	8001c7c <dip_switch_state_update+0x3c>
 8001c68:	4b1e      	ldr	r3, [pc, #120]	; (8001ce4 <dip_switch_state_update+0xa4>)
 8001c6a:	7d1b      	ldrb	r3, [r3, #20]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d105      	bne.n	8001c7c <dip_switch_state_update+0x3c>
	{
		movement_profile_2_exposition.max_speed_step_per_ms = MAX_SPEED_STEP_PER_MS_MODE_01;
 8001c70:	4b1d      	ldr	r3, [pc, #116]	; (8001ce8 <dip_switch_state_update+0xa8>)
 8001c72:	4a1f      	ldr	r2, [pc, #124]	; (8001cf0 <dip_switch_state_update+0xb0>)
 8001c74:	611a      	str	r2, [r3, #16]
		movement_profile_2_exposition.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_01;
 8001c76:	4b1c      	ldr	r3, [pc, #112]	; (8001ce8 <dip_switch_state_update+0xa8>)
 8001c78:	2220      	movs	r2, #32
 8001c7a:	61da      	str	r2, [r3, #28]
	}
	if ((DIP_switch.DIP_SWITCH_1_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && (DIP_switch.DIP_SWITCH_2_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH))
 8001c7c:	4b19      	ldr	r3, [pc, #100]	; (8001ce4 <dip_switch_state_update+0xa4>)
 8001c7e:	7a1b      	ldrb	r3, [r3, #8]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d109      	bne.n	8001c98 <dip_switch_state_update+0x58>
 8001c84:	4b17      	ldr	r3, [pc, #92]	; (8001ce4 <dip_switch_state_update+0xa4>)
 8001c86:	7d1b      	ldrb	r3, [r3, #20]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d105      	bne.n	8001c98 <dip_switch_state_update+0x58>
	{
		movement_profile_2_exposition.max_speed_step_per_ms = MAX_SPEED_STEP_PER_MS_MODE_10;
 8001c8c:	4b16      	ldr	r3, [pc, #88]	; (8001ce8 <dip_switch_state_update+0xa8>)
 8001c8e:	4a19      	ldr	r2, [pc, #100]	; (8001cf4 <dip_switch_state_update+0xb4>)
 8001c90:	611a      	str	r2, [r3, #16]
		movement_profile_2_exposition.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_10;
 8001c92:	4b15      	ldr	r3, [pc, #84]	; (8001ce8 <dip_switch_state_update+0xa8>)
 8001c94:	222b      	movs	r2, #43	; 0x2b
 8001c96:	61da      	str	r2, [r3, #28]
	}
	if ((DIP_switch.DIP_SWITCH_1_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && (DIP_switch.DIP_SWITCH_2_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 8001c98:	4b12      	ldr	r3, [pc, #72]	; (8001ce4 <dip_switch_state_update+0xa4>)
 8001c9a:	7a1b      	ldrb	r3, [r3, #8]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d109      	bne.n	8001cb4 <dip_switch_state_update+0x74>
 8001ca0:	4b10      	ldr	r3, [pc, #64]	; (8001ce4 <dip_switch_state_update+0xa4>)
 8001ca2:	7d1b      	ldrb	r3, [r3, #20]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d105      	bne.n	8001cb4 <dip_switch_state_update+0x74>
	{
		movement_profile_2_exposition.max_speed_step_per_ms = MAX_SPEED_STEP_PER_MS_MODE_11;
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	; (8001ce8 <dip_switch_state_update+0xa8>)
 8001caa:	4a13      	ldr	r2, [pc, #76]	; (8001cf8 <dip_switch_state_update+0xb8>)
 8001cac:	611a      	str	r2, [r3, #16]
		movement_profile_2_exposition.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_11;
 8001cae:	4b0e      	ldr	r3, [pc, #56]	; (8001ce8 <dip_switch_state_update+0xa8>)
 8001cb0:	2234      	movs	r2, #52	; 0x34
 8001cb2:	61da      	str	r2, [r3, #28]
	}
	switch (DIP_switch.DIP_SWITCH_3_IN_signal.signal_logic_level)
 8001cb4:	4b0b      	ldr	r3, [pc, #44]	; (8001ce4 <dip_switch_state_update+0xa4>)
 8001cb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d002      	beq.n	8001cc4 <dip_switch_state_update+0x84>
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d005      	beq.n	8001cce <dip_switch_state_update+0x8e>
	{
		motor_instance_1.DIR_pin_logic_level_inverted = 0;
		break;
	}
	}
}
 8001cc2:	e009      	b.n	8001cd8 <dip_switch_state_update+0x98>
		motor_instance_1.DIR_pin_logic_level_inverted = 1;
 8001cc4:	4b0d      	ldr	r3, [pc, #52]	; (8001cfc <dip_switch_state_update+0xbc>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		break;
 8001ccc:	e004      	b.n	8001cd8 <dip_switch_state_update+0x98>
		motor_instance_1.DIR_pin_logic_level_inverted = 0;
 8001cce:	4b0b      	ldr	r3, [pc, #44]	; (8001cfc <dip_switch_state_update+0xbc>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		break;
 8001cd6:	bf00      	nop
}
 8001cd8:	bf00      	nop
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	200001c0 	.word	0x200001c0
 8001ce8:	200002d4 	.word	0x200002d4
 8001cec:	41111eb8 	.word	0x41111eb8
 8001cf0:	40fe0419 	.word	0x40fe0419
 8001cf4:	41201893 	.word	0x41201893
 8001cf8:	416420c5 	.word	0x416420c5
 8001cfc:	200000a0 	.word	0x200000a0

08001d00 <input_signals_state_update>:

/*
 *    
 */
void input_signals_state_update(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
	check_input_signal_state(&grid_sensor.GRID_180_DETECT_IN_signal);
 8001d04:	480f      	ldr	r0, [pc, #60]	; (8001d44 <input_signals_state_update+0x44>)
 8001d06:	f7ff fa61 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&grid_sensor.GRID_120_DETECT_IN_signal);
 8001d0a:	480f      	ldr	r0, [pc, #60]	; (8001d48 <input_signals_state_update+0x48>)
 8001d0c:	f7ff fa5e 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&grid_supply_button.button_signal);
 8001d10:	480e      	ldr	r0, [pc, #56]	; (8001d4c <input_signals_state_update+0x4c>)
 8001d12:	f7ff fa5b 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&ON_TOMO_IN_signal);
 8001d16:	480e      	ldr	r0, [pc, #56]	; (8001d50 <input_signals_state_update+0x50>)
 8001d18:	f7ff fa58 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&BUCKY_CALL_IN_signal);
 8001d1c:	480d      	ldr	r0, [pc, #52]	; (8001d54 <input_signals_state_update+0x54>)
 8001d1e:	f7ff fa55 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&pushbutton_buckybrake.button_signal);
 8001d22:	480d      	ldr	r0, [pc, #52]	; (8001d58 <input_signals_state_update+0x58>)
 8001d24:	f7ff fa52 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&motor_instance_1.limit_switch.limit_switch_IN_signal);
 8001d28:	480c      	ldr	r0, [pc, #48]	; (8001d5c <input_signals_state_update+0x5c>)
 8001d2a:	f7ff fa4f 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&DIP_switch.DIP_SWITCH_1_IN_signal);
 8001d2e:	480c      	ldr	r0, [pc, #48]	; (8001d60 <input_signals_state_update+0x60>)
 8001d30:	f7ff fa4c 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&DIP_switch.DIP_SWITCH_2_IN_signal);
 8001d34:	480b      	ldr	r0, [pc, #44]	; (8001d64 <input_signals_state_update+0x64>)
 8001d36:	f7ff fa49 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&DIP_switch.DIP_SWITCH_3_IN_signal);
 8001d3a:	480b      	ldr	r0, [pc, #44]	; (8001d68 <input_signals_state_update+0x68>)
 8001d3c:	f7ff fa46 	bl	80011cc <check_input_signal_state>
}
 8001d40:	bf00      	nop
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20000278 	.word	0x20000278
 8001d48:	2000026c 	.word	0x2000026c
 8001d4c:	2000016c 	.word	0x2000016c
 8001d50:	20000318 	.word	0x20000318
 8001d54:	20000190 	.word	0x20000190
 8001d58:	200001e8 	.word	0x200001e8
 8001d5c:	200000a0 	.word	0x200000a0
 8001d60:	200001c0 	.word	0x200001c0
 8001d64:	200001cc 	.word	0x200001cc
 8001d68:	200001d8 	.word	0x200001d8

08001d6c <output_signals_state_init>:

/*
 *       
 */
void output_signals_state_init(SignalLogicLevel_EnumTypeDef signal_level_to_set)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	71fb      	strb	r3, [r7, #7]
	set_output_signal_state(MOTOR_ENABLE_OUT_PORT, MOTOR_ENABLE_OUT_PIN, signal_level_to_set);
 8001d76:	79fb      	ldrb	r3, [r7, #7]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	2120      	movs	r1, #32
 8001d7c:	481a      	ldr	r0, [pc, #104]	; (8001de8 <output_signals_state_init+0x7c>)
 8001d7e:	f7ff fa09 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(MOTOR_STEP_OUT_PORT, MOTOR_STEP_OUT_PIN, signal_level_to_set);
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	461a      	mov	r2, r3
 8001d86:	2180      	movs	r1, #128	; 0x80
 8001d88:	4817      	ldr	r0, [pc, #92]	; (8001de8 <output_signals_state_init+0x7c>)
 8001d8a:	f7ff fa03 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(MOTOR_DIR_OUT_PORT, MOTOR_DIR_OUT_PIN, signal_level_to_set);
 8001d8e:	79fb      	ldrb	r3, [r7, #7]
 8001d90:	461a      	mov	r2, r3
 8001d92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d96:	4814      	ldr	r0, [pc, #80]	; (8001de8 <output_signals_state_init+0x7c>)
 8001d98:	f7ff f9fc 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(LASER_CENTERING_OUT_PORT, LASER_CENTERING_OUT_PIN, signal_level_to_set);
 8001d9c:	79fb      	ldrb	r3, [r7, #7]
 8001d9e:	461a      	mov	r2, r3
 8001da0:	2101      	movs	r1, #1
 8001da2:	4811      	ldr	r0, [pc, #68]	; (8001de8 <output_signals_state_init+0x7c>)
 8001da4:	f7ff f9f6 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(BUCKYBRAKE_OUT_PORT, BUCKYBRAKE_OUT_PIN, signal_level_to_set);
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	461a      	mov	r2, r3
 8001dac:	2108      	movs	r1, #8
 8001dae:	480e      	ldr	r0, [pc, #56]	; (8001de8 <output_signals_state_init+0x7c>)
 8001db0:	f7ff f9f0 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, signal_level_to_set);
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	461a      	mov	r2, r3
 8001db8:	2120      	movs	r1, #32
 8001dba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dbe:	f7ff f9e9 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, signal_level_to_set);
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	2108      	movs	r1, #8
 8001dc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dcc:	f7ff f9e2 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, signal_level_to_set);
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	2110      	movs	r1, #16
 8001dd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dda:	f7ff f9db 	bl	8001194 <set_output_signal_state>
}
 8001dde:	bf00      	nop
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	48000400 	.word	0x48000400

08001dec <signals_check_timer_interrupts_start>:

/*
 *  ,       
 */
void signals_check_timer_interrupts_start(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(SIGNALS_CHECK_TIMER_POINTER);
 8001df0:	4802      	ldr	r0, [pc, #8]	; (8001dfc <signals_check_timer_interrupts_start+0x10>)
 8001df2:	f002 f8b9 	bl	8003f68 <HAL_TIM_Base_Start_IT>
}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20000288 	.word	0x20000288

08001e00 <signals_check_timer_interrupt_handler>:

/*
 *   ,     
 */
void signals_check_timer_interrupt_handler(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
	check_input_signals();
 8001e04:	f7ff ff12 	bl	8001c2c <check_input_signals>
	if (led_blink_enabled)
 8001e08:	4b03      	ldr	r3, [pc, #12]	; (8001e18 <signals_check_timer_interrupt_handler+0x18>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <signals_check_timer_interrupt_handler+0x14>
	{
		led_toggle();
 8001e10:	f000 fb58 	bl	80024c4 <led_toggle>
	}
}
 8001e14:	bf00      	nop
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20000285 	.word	0x20000285

08001e1c <buttons_state_update>:

/*
 *   
 */
void buttons_state_update(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
	check_and_update_button_state(&grid_supply_button, SIGNALS_CHECK_TIMER_TICKS_PER_SEC);
 8001e20:	210a      	movs	r1, #10
 8001e22:	4804      	ldr	r0, [pc, #16]	; (8001e34 <buttons_state_update+0x18>)
 8001e24:	f7ff f9f1 	bl	800120a <check_and_update_button_state>
	check_and_update_button_state(&pushbutton_buckybrake, SIGNALS_CHECK_TIMER_TICKS_PER_SEC);
 8001e28:	210a      	movs	r1, #10
 8001e2a:	4803      	ldr	r0, [pc, #12]	; (8001e38 <buttons_state_update+0x1c>)
 8001e2c:	f7ff f9ed 	bl	800120a <check_and_update_button_state>
}
 8001e30:	bf00      	nop
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	2000016c 	.word	0x2000016c
 8001e38:	200001e8 	.word	0x200001e8

08001e3c <device_error_handler>:

/*
 *  
 */
void device_error_handler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
	switch (error_code)					//   
 8001e40:	4b36      	ldr	r3, [pc, #216]	; (8001f1c <device_error_handler+0xe0>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b04      	cmp	r3, #4
 8001e46:	d866      	bhi.n	8001f16 <device_error_handler+0xda>
 8001e48:	a201      	add	r2, pc, #4	; (adr r2, 8001e50 <device_error_handler+0x14>)
 8001e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e4e:	bf00      	nop
 8001e50:	08001e65 	.word	0x08001e65
 8001e54:	08001e6d 	.word	0x08001e6d
 8001e58:	08001eb5 	.word	0x08001eb5
 8001e5c:	08001ed1 	.word	0x08001ed1
 8001e60:	08001ee9 	.word	0x08001ee9
	{
	case NO_ERROR:						//   
	{
		device_current_state = DEVICE_STANDBY;	//    
 8001e64:	4b2e      	ldr	r3, [pc, #184]	; (8001f20 <device_error_handler+0xe4>)
 8001e66:	2202      	movs	r2, #2
 8001e68:	701a      	strb	r2, [r3, #0]
		break;
 8001e6a:	e054      	b.n	8001f16 <device_error_handler+0xda>
	}
	case GRID_TYPE_ERROR:				//    
	{
		set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_HIGH);				//  "1"   GRID_120_OUT_PIN
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	2108      	movs	r1, #8
 8001e70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e74:	f7ff f98e 	bl	8001194 <set_output_signal_state>
		set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_HIGH);				//  "1"   GRID_180_OUT_PIN
 8001e78:	2201      	movs	r2, #1
 8001e7a:	2110      	movs	r1, #16
 8001e7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e80:	f7ff f988 	bl	8001194 <set_output_signal_state>

		/*
		 *     120   180
		 */
		if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) &&
 8001e84:	4b27      	ldr	r3, [pc, #156]	; (8001f24 <device_error_handler+0xe8>)
 8001e86:	7a1b      	ldrb	r3, [r3, #8]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d13d      	bne.n	8001f08 <device_error_handler+0xcc>
				(grid_sensor.GRID_180_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 8001e8c:	4b25      	ldr	r3, [pc, #148]	; (8001f24 <device_error_handler+0xe8>)
 8001e8e:	7d1b      	ldrb	r3, [r3, #20]
		if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) &&
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d139      	bne.n	8001f08 <device_error_handler+0xcc>
		{
			set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_LOW);			//  "0"   GRID_120_OUT_PIN
 8001e94:	2200      	movs	r2, #0
 8001e96:	2108      	movs	r1, #8
 8001e98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e9c:	f7ff f97a 	bl	8001194 <set_output_signal_state>
			set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_LOW);			//  "0"   GRID_180_OUT_PIN
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2110      	movs	r1, #16
 8001ea4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ea8:	f7ff f974 	bl	8001194 <set_output_signal_state>
			error_code = NO_ERROR;																	//    
 8001eac:	4b1b      	ldr	r3, [pc, #108]	; (8001f1c <device_error_handler+0xe0>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001eb2:	e029      	b.n	8001f08 <device_error_handler+0xcc>
	}
	case LIMIT_SWITCH_ERROR:			//   
	{
		if (motor_movement_purpose != MOTOR_PURPOSE_EMERGENCY_SUPPLY)
 8001eb4:	4b1c      	ldr	r3, [pc, #112]	; (8001f28 <device_error_handler+0xec>)
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	2b06      	cmp	r3, #6
 8001eba:	d027      	beq.n	8001f0c <device_error_handler+0xd0>
		{
			motor_instance_1.step_impulses_distance_from_limit_switch = 0;
 8001ebc:	4b1b      	ldr	r3, [pc, #108]	; (8001f2c <device_error_handler+0xf0>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	645a      	str	r2, [r3, #68]	; 0x44
			motor_movement_purpose = MOTOR_PURPOSE_EMERGENCY_SUPPLY;
 8001ec2:	4b19      	ldr	r3, [pc, #100]	; (8001f28 <device_error_handler+0xec>)
 8001ec4:	2206      	movs	r2, #6
 8001ec6:	701a      	strb	r2, [r3, #0]
			led_blink_enabled = 1;
 8001ec8:	4b19      	ldr	r3, [pc, #100]	; (8001f30 <device_error_handler+0xf4>)
 8001eca:	2201      	movs	r2, #1
 8001ecc:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001ece:	e01d      	b.n	8001f0c <device_error_handler+0xd0>
	case STANDBY_MOVEMENT_ERROR:		//      
	{
		/*
		 *    - ,    
		 */
		if ((grid_supply_button.button_current_state != BUTTON_RELEASED) || \
 8001ed0:	4b18      	ldr	r3, [pc, #96]	; (8001f34 <device_error_handler+0xf8>)
 8001ed2:	7e1b      	ldrb	r3, [r3, #24]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d103      	bne.n	8001ee0 <device_error_handler+0xa4>
				(pushbutton_buckybrake.button_current_state != BUTTON_RELEASED))
 8001ed8:	4b17      	ldr	r3, [pc, #92]	; (8001f38 <device_error_handler+0xfc>)
 8001eda:	7e1b      	ldrb	r3, [r3, #24]
		if ((grid_supply_button.button_current_state != BUTTON_RELEASED) || \
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d017      	beq.n	8001f10 <device_error_handler+0xd4>
		{
			error_code = NO_ERROR;		//    
 8001ee0:	4b0e      	ldr	r3, [pc, #56]	; (8001f1c <device_error_handler+0xe0>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001ee6:	e013      	b.n	8001f10 <device_error_handler+0xd4>
	case ON_TOMO_BUCKY_CALL_ERROR:		//    ON_TOMO
	{
		/*
		 *   ON_TOMO  "0",   BUCKY_CALL  "0",    
		 */
		if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001ee8:	4b14      	ldr	r3, [pc, #80]	; (8001f3c <device_error_handler+0x100>)
 8001eea:	7a1b      	ldrb	r3, [r3, #8]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d111      	bne.n	8001f14 <device_error_handler+0xd8>
			(BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001ef0:	4b13      	ldr	r3, [pc, #76]	; (8001f40 <device_error_handler+0x104>)
 8001ef2:	7a1b      	ldrb	r3, [r3, #8]
		if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d10d      	bne.n	8001f14 <device_error_handler+0xd8>
			(motor_movement_status == MOTOR_MOVEMENT_COMPLETED))
 8001ef8:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <device_error_handler+0x108>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
			(BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d109      	bne.n	8001f14 <device_error_handler+0xd8>
		{
			error_code = NO_ERROR;		//    
 8001f00:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <device_error_handler+0xe0>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001f06:	e005      	b.n	8001f14 <device_error_handler+0xd8>
		break;
 8001f08:	bf00      	nop
 8001f0a:	e004      	b.n	8001f16 <device_error_handler+0xda>
		break;
 8001f0c:	bf00      	nop
 8001f0e:	e002      	b.n	8001f16 <device_error_handler+0xda>
		break;
 8001f10:	bf00      	nop
 8001f12:	e000      	b.n	8001f16 <device_error_handler+0xda>
		break;
 8001f14:	bf00      	nop
	}
	}
}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	20000314 	.word	0x20000314
 8001f20:	2000018c 	.word	0x2000018c
 8001f24:	2000026c 	.word	0x2000026c
 8001f28:	2000019c 	.word	0x2000019c
 8001f2c:	200000a0 	.word	0x200000a0
 8001f30:	20000285 	.word	0x20000285
 8001f34:	2000016c 	.word	0x2000016c
 8001f38:	200001e8 	.word	0x200001e8
 8001f3c:	20000318 	.word	0x20000318
 8001f40:	20000190 	.word	0x20000190
 8001f44:	20000099 	.word	0x20000099

08001f48 <read_input_signals_and_set_device_state>:

/*
 *        
 */
void read_input_signals_and_set_device_state(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
	switch (device_current_state)													//   
 8001f4c:	4b5d      	ldr	r3, [pc, #372]	; (80020c4 <read_input_signals_and_set_device_state+0x17c>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b08      	cmp	r3, #8
 8001f52:	f200 80a8 	bhi.w	80020a6 <read_input_signals_and_set_device_state+0x15e>
 8001f56:	a201      	add	r2, pc, #4	; (adr r2, 8001f5c <read_input_signals_and_set_device_state+0x14>)
 8001f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f5c:	08001f81 	.word	0x08001f81
 8001f60:	080020a7 	.word	0x080020a7
 8001f64:	08001f9d 	.word	0x08001f9d
 8001f68:	080020a7 	.word	0x080020a7
 8001f6c:	08002093 	.word	0x08002093
 8001f70:	080020a7 	.word	0x080020a7
 8001f74:	080020a7 	.word	0x080020a7
 8001f78:	080020a7 	.word	0x080020a7
 8001f7c:	08001f97 	.word	0x08001f97
	{
	case DEVICE_STARTS:																//   
	{
		device_current_state = DEVICE_INITIAL_MOVEMENT;
 8001f80:	4b50      	ldr	r3, [pc, #320]	; (80020c4 <read_input_signals_and_set_device_state+0x17c>)
 8001f82:	2201      	movs	r2, #1
 8001f84:	701a      	strb	r2, [r3, #0]
		motor_movement_purpose = MOTOR_PURPOSE_INITIAL_MOVEMENT;
 8001f86:	4b50      	ldr	r3, [pc, #320]	; (80020c8 <read_input_signals_and_set_device_state+0x180>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	701a      	strb	r2, [r3, #0]
		motor_movement_start(&motor_instance_1, &movement_profile_1_default);
 8001f8c:	494f      	ldr	r1, [pc, #316]	; (80020cc <read_input_signals_and_set_device_state+0x184>)
 8001f8e:	4850      	ldr	r0, [pc, #320]	; (80020d0 <read_input_signals_and_set_device_state+0x188>)
 8001f90:	f000 f936 	bl	8002200 <motor_movement_start>
		break;
 8001f94:	e094      	b.n	80020c0 <read_input_signals_and_set_device_state+0x178>
	}
	case DEVICE_ERROR:																//   
	{
		device_error_handler();														//   
 8001f96:	f7ff ff51 	bl	8001e3c <device_error_handler>
		break;
 8001f9a:	e091      	b.n	80020c0 <read_input_signals_and_set_device_state+0x178>
	}
	case DEVICE_STANDBY:															//     
	{
		set_grid_out_signal();
 8001f9c:	f000 f8ac 	bl	80020f8 <set_grid_out_signal>
		/*
		 *   ON_TOMO     ON_TOMO   
		 */
		if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001fa0:	4b4c      	ldr	r3, [pc, #304]	; (80020d4 <read_input_signals_and_set_device_state+0x18c>)
 8001fa2:	7a1b      	ldrb	r3, [r3, #8]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d107      	bne.n	8001fb8 <read_input_signals_and_set_device_state+0x70>
			(ON_TOMO_IN_flag != ON_TOMO_WAS_NOT_ENABLED))
 8001fa8:	4b4b      	ldr	r3, [pc, #300]	; (80020d8 <read_input_signals_and_set_device_state+0x190>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
		if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <read_input_signals_and_set_device_state+0x70>
		{
			ON_TOMO_IN_flag = ON_TOMO_WAS_NOT_ENABLED;								//  :  ON_TOMO   
 8001fb0:	4b49      	ldr	r3, [pc, #292]	; (80020d8 <read_input_signals_and_set_device_state+0x190>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	701a      	strb	r2, [r3, #0]
 8001fb6:	e06b      	b.n	8002090 <read_input_signals_and_set_device_state+0x148>
		}
		/*
		 *         /  
		 */
		else if (grid_supply_button.button_current_state == BUTTON_LONG_PRESS)
 8001fb8:	4b48      	ldr	r3, [pc, #288]	; (80020dc <read_input_signals_and_set_device_state+0x194>)
 8001fba:	7e1b      	ldrb	r3, [r3, #24]
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d127      	bne.n	8002010 <read_input_signals_and_set_device_state+0xc8>
		{
			device_current_state = DEVICE_GRID_SUPPLY;								//   :  
 8001fc0:	4b40      	ldr	r3, [pc, #256]	; (80020c4 <read_input_signals_and_set_device_state+0x17c>)
 8001fc2:	2203      	movs	r2, #3
 8001fc4:	701a      	strb	r2, [r3, #0]

			/*
			 *          
			 */
			if (motor_instance_1.step_impulses_distance_from_limit_switch >= RASTER_SUPPLY_DISTANCE_STEP_IMPULSES)
 8001fc6:	4b42      	ldr	r3, [pc, #264]	; (80020d0 <read_input_signals_and_set_device_state+0x188>)
 8001fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fca:	f5b3 6ff2 	cmp.w	r3, #1936	; 0x790
 8001fce:	dd06      	ble.n	8001fde <read_input_signals_and_set_device_state+0x96>
			{
				motor_movement_purpose = MOTOR_PURPOSE_GRID_INSERTION;						//  :  
 8001fd0:	4b3d      	ldr	r3, [pc, #244]	; (80020c8 <read_input_signals_and_set_device_state+0x180>)
 8001fd2:	2202      	movs	r2, #2
 8001fd4:	701a      	strb	r2, [r3, #0]
				motor_movement_start(&motor_instance_1, &movement_profile_3_supply);																//  
 8001fd6:	4942      	ldr	r1, [pc, #264]	; (80020e0 <read_input_signals_and_set_device_state+0x198>)
 8001fd8:	483d      	ldr	r0, [pc, #244]	; (80020d0 <read_input_signals_and_set_device_state+0x188>)
 8001fda:	f000 f911 	bl	8002200 <motor_movement_start>
			}
			/*
			 *          
			 */
			if (motor_instance_1.step_impulses_distance_from_limit_switch < RASTER_SUPPLY_DISTANCE_STEP_IMPULSES)
 8001fde:	4b3c      	ldr	r3, [pc, #240]	; (80020d0 <read_input_signals_and_set_device_state+0x188>)
 8001fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe2:	f5b3 6ff2 	cmp.w	r3, #1936	; 0x790
 8001fe6:	dc66      	bgt.n	80020b6 <read_input_signals_and_set_device_state+0x16e>
			{
				set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_120
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2108      	movs	r1, #8
 8001fec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ff0:	f7ff f8d0 	bl	8001194 <set_output_signal_state>
				set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_180
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	2110      	movs	r1, #16
 8001ff8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ffc:	f7ff f8ca 	bl	8001194 <set_output_signal_state>
				motor_movement_purpose = MOTOR_PURPOSE_GRID_EXTRACTION;						//  :  
 8002000:	4b31      	ldr	r3, [pc, #196]	; (80020c8 <read_input_signals_and_set_device_state+0x180>)
 8002002:	2203      	movs	r2, #3
 8002004:	701a      	strb	r2, [r3, #0]
				motor_movement_start(&motor_instance_1, &movement_profile_3_supply);																//  
 8002006:	4936      	ldr	r1, [pc, #216]	; (80020e0 <read_input_signals_and_set_device_state+0x198>)
 8002008:	4831      	ldr	r0, [pc, #196]	; (80020d0 <read_input_signals_and_set_device_state+0x188>)
 800200a:	f000 f8f9 	bl	8002200 <motor_movement_start>
		{
			device_current_state = DEVICE_BUCKYBRAKE;												//   :   
			set_output_signal_state(LASER_CENTERING_OUT_PORT, LASER_CENTERING_OUT_PIN, LOGIC_LEVEL_HIGH);	//   "1"   LASER_CENTERING
			set_output_signal_state(BUCKYBRAKE_OUT_PORT, BUCKYBRAKE_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   BUCKYBRAKE
		}
		break;
 800200e:	e052      	b.n	80020b6 <read_input_signals_and_set_device_state+0x16e>
		else if ((BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 8002010:	4b34      	ldr	r3, [pc, #208]	; (80020e4 <read_input_signals_and_set_device_state+0x19c>)
 8002012:	7a1b      	ldrb	r3, [r3, #8]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d113      	bne.n	8002040 <read_input_signals_and_set_device_state+0xf8>
				(ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8002018:	4b2e      	ldr	r3, [pc, #184]	; (80020d4 <read_input_signals_and_set_device_state+0x18c>)
 800201a:	7a1b      	ldrb	r3, [r3, #8]
		else if ((BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 800201c:	2b01      	cmp	r3, #1
 800201e:	d10f      	bne.n	8002040 <read_input_signals_and_set_device_state+0xf8>
				(motor_instance_1.step_impulses_distance_from_limit_switch < RASTER_SUPPLY_DISTANCE_STEP_IMPULSES))
 8002020:	4b2b      	ldr	r3, [pc, #172]	; (80020d0 <read_input_signals_and_set_device_state+0x188>)
 8002022:	6c5b      	ldr	r3, [r3, #68]	; 0x44
				(ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8002024:	f5b3 6ff2 	cmp.w	r3, #1936	; 0x790
 8002028:	dc0a      	bgt.n	8002040 <read_input_signals_and_set_device_state+0xf8>
			device_current_state = DEVICE_SCANING_TOMO_OFF;											//   :   ON_TOMO
 800202a:	4b26      	ldr	r3, [pc, #152]	; (80020c4 <read_input_signals_and_set_device_state+0x17c>)
 800202c:	2205      	movs	r2, #5
 800202e:	701a      	strb	r2, [r3, #0]
			motor_movement_purpose = MOTOR_PURPOSE_EXPOSITION_TOMO_OFF;						//  :   ON_TOMO
 8002030:	4b25      	ldr	r3, [pc, #148]	; (80020c8 <read_input_signals_and_set_device_state+0x180>)
 8002032:	2204      	movs	r2, #4
 8002034:	701a      	strb	r2, [r3, #0]
			motor_movement_start(&motor_instance_1, &movement_profile_2_exposition);																	//  
 8002036:	492c      	ldr	r1, [pc, #176]	; (80020e8 <read_input_signals_and_set_device_state+0x1a0>)
 8002038:	4825      	ldr	r0, [pc, #148]	; (80020d0 <read_input_signals_and_set_device_state+0x188>)
 800203a:	f000 f8e1 	bl	8002200 <motor_movement_start>
 800203e:	e027      	b.n	8002090 <read_input_signals_and_set_device_state+0x148>
		else if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 8002040:	4b24      	ldr	r3, [pc, #144]	; (80020d4 <read_input_signals_and_set_device_state+0x18c>)
 8002042:	7a1b      	ldrb	r3, [r3, #8]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d111      	bne.n	800206c <read_input_signals_and_set_device_state+0x124>
				(BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 8002048:	4b26      	ldr	r3, [pc, #152]	; (80020e4 <read_input_signals_and_set_device_state+0x19c>)
 800204a:	7a1b      	ldrb	r3, [r3, #8]
		else if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 800204c:	2b00      	cmp	r3, #0
 800204e:	d10d      	bne.n	800206c <read_input_signals_and_set_device_state+0x124>
			ON_TOMO_IN_flag = ON_TOMO_WAS_ENABLED;
 8002050:	4b21      	ldr	r3, [pc, #132]	; (80020d8 <read_input_signals_and_set_device_state+0x190>)
 8002052:	2201      	movs	r2, #1
 8002054:	701a      	strb	r2, [r3, #0]
			device_current_state = DEVICE_SCANING_TOMO_ON;											//   :   ON_TOMO
 8002056:	4b1b      	ldr	r3, [pc, #108]	; (80020c4 <read_input_signals_and_set_device_state+0x17c>)
 8002058:	2206      	movs	r2, #6
 800205a:	701a      	strb	r2, [r3, #0]
			motor_movement_purpose = MOTOR_PURPOSE_EXPOSITION_TOMO_ON;						//  :   ON_TOMO
 800205c:	4b1a      	ldr	r3, [pc, #104]	; (80020c8 <read_input_signals_and_set_device_state+0x180>)
 800205e:	2205      	movs	r2, #5
 8002060:	701a      	strb	r2, [r3, #0]
			motor_movement_start(&motor_instance_1, &movement_profile_2_exposition);																	//  
 8002062:	4921      	ldr	r1, [pc, #132]	; (80020e8 <read_input_signals_and_set_device_state+0x1a0>)
 8002064:	481a      	ldr	r0, [pc, #104]	; (80020d0 <read_input_signals_and_set_device_state+0x188>)
 8002066:	f000 f8cb 	bl	8002200 <motor_movement_start>
 800206a:	e011      	b.n	8002090 <read_input_signals_and_set_device_state+0x148>
		else if (pushbutton_buckybrake.button_current_state != BUTTON_RELEASED)
 800206c:	4b1f      	ldr	r3, [pc, #124]	; (80020ec <read_input_signals_and_set_device_state+0x1a4>)
 800206e:	7e1b      	ldrb	r3, [r3, #24]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d020      	beq.n	80020b6 <read_input_signals_and_set_device_state+0x16e>
			device_current_state = DEVICE_BUCKYBRAKE;												//   :   
 8002074:	4b13      	ldr	r3, [pc, #76]	; (80020c4 <read_input_signals_and_set_device_state+0x17c>)
 8002076:	2204      	movs	r2, #4
 8002078:	701a      	strb	r2, [r3, #0]
			set_output_signal_state(LASER_CENTERING_OUT_PORT, LASER_CENTERING_OUT_PIN, LOGIC_LEVEL_HIGH);	//   "1"   LASER_CENTERING
 800207a:	2201      	movs	r2, #1
 800207c:	2101      	movs	r1, #1
 800207e:	481c      	ldr	r0, [pc, #112]	; (80020f0 <read_input_signals_and_set_device_state+0x1a8>)
 8002080:	f7ff f888 	bl	8001194 <set_output_signal_state>
			set_output_signal_state(BUCKYBRAKE_OUT_PORT, BUCKYBRAKE_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   BUCKYBRAKE
 8002084:	2201      	movs	r2, #1
 8002086:	2108      	movs	r1, #8
 8002088:	4819      	ldr	r0, [pc, #100]	; (80020f0 <read_input_signals_and_set_device_state+0x1a8>)
 800208a:	f7ff f883 	bl	8001194 <set_output_signal_state>
		break;
 800208e:	e012      	b.n	80020b6 <read_input_signals_and_set_device_state+0x16e>
 8002090:	e011      	b.n	80020b6 <read_input_signals_and_set_device_state+0x16e>
	case DEVICE_BUCKYBRAKE:																			//     "  "
	{
		/*
		 *	    
		 */
		if (pushbutton_buckybrake.button_current_state == BUTTON_RELEASED)
 8002092:	4b16      	ldr	r3, [pc, #88]	; (80020ec <read_input_signals_and_set_device_state+0x1a4>)
 8002094:	7e1b      	ldrb	r3, [r3, #24]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d10f      	bne.n	80020ba <read_input_signals_and_set_device_state+0x172>
		{
			buckybreak_laser_disable();
 800209a:	f000 f88d 	bl	80021b8 <buckybreak_laser_disable>
			device_current_state = DEVICE_STANDBY;													//   :  
 800209e:	4b09      	ldr	r3, [pc, #36]	; (80020c4 <read_input_signals_and_set_device_state+0x17c>)
 80020a0:	2202      	movs	r2, #2
 80020a2:	701a      	strb	r2, [r3, #0]
		}
		break;
 80020a4:	e009      	b.n	80020ba <read_input_signals_and_set_device_state+0x172>
	}
	default:
	{
		if (motor_movement_status == MOTOR_MOVEMENT_COMPLETED)			//    " "
 80020a6:	4b13      	ldr	r3, [pc, #76]	; (80020f4 <read_input_signals_and_set_device_state+0x1ac>)
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d107      	bne.n	80020be <read_input_signals_and_set_device_state+0x176>
		{
			device_current_state = DEVICE_STANDBY;						//   : " "
 80020ae:	4b05      	ldr	r3, [pc, #20]	; (80020c4 <read_input_signals_and_set_device_state+0x17c>)
 80020b0:	2202      	movs	r2, #2
 80020b2:	701a      	strb	r2, [r3, #0]
		}
		break;
 80020b4:	e003      	b.n	80020be <read_input_signals_and_set_device_state+0x176>
		break;
 80020b6:	bf00      	nop
 80020b8:	e002      	b.n	80020c0 <read_input_signals_and_set_device_state+0x178>
		break;
 80020ba:	bf00      	nop
 80020bc:	e000      	b.n	80020c0 <read_input_signals_and_set_device_state+0x178>
		break;
 80020be:	bf00      	nop
	}
	}
}
 80020c0:	bf00      	nop
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	2000018c 	.word	0x2000018c
 80020c8:	2000019c 	.word	0x2000019c
 80020cc:	200001a0 	.word	0x200001a0
 80020d0:	200000a0 	.word	0x200000a0
 80020d4:	20000318 	.word	0x20000318
 80020d8:	200001e4 	.word	0x200001e4
 80020dc:	2000016c 	.word	0x2000016c
 80020e0:	200002f4 	.word	0x200002f4
 80020e4:	20000190 	.word	0x20000190
 80020e8:	200002d4 	.word	0x200002d4
 80020ec:	200001e8 	.word	0x200001e8
 80020f0:	48000400 	.word	0x48000400
 80020f4:	20000099 	.word	0x20000099

080020f8 <set_grid_out_signal>:

void set_grid_out_signal(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
	/*
	 *    
	 */
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 80020fc:	4b2b      	ldr	r3, [pc, #172]	; (80021ac <set_grid_out_signal+0xb4>)
 80020fe:	7a1b      	ldrb	r3, [r3, #8]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d10f      	bne.n	8002124 <set_grid_out_signal+0x2c>
		(grid_sensor.GRID_180_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 8002104:	4b29      	ldr	r3, [pc, #164]	; (80021ac <set_grid_out_signal+0xb4>)
 8002106:	7d1b      	ldrb	r3, [r3, #20]
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 8002108:	2b00      	cmp	r3, #0
 800210a:	d10b      	bne.n	8002124 <set_grid_out_signal+0x2c>
	{
		set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_120
 800210c:	2200      	movs	r2, #0
 800210e:	2108      	movs	r1, #8
 8002110:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002114:	f7ff f83e 	bl	8001194 <set_output_signal_state>
		set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_180
 8002118:	2200      	movs	r2, #0
 800211a:	2110      	movs	r1, #16
 800211c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002120:	f7ff f838 	bl	8001194 <set_output_signal_state>
	}
	/*
	*    120
	*/
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8002124:	4b21      	ldr	r3, [pc, #132]	; (80021ac <set_grid_out_signal+0xb4>)
 8002126:	7a1b      	ldrb	r3, [r3, #8]
 8002128:	2b01      	cmp	r3, #1
 800212a:	d10f      	bne.n	800214c <set_grid_out_signal+0x54>
		(grid_sensor.GRID_180_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 800212c:	4b1f      	ldr	r3, [pc, #124]	; (80021ac <set_grid_out_signal+0xb4>)
 800212e:	7d1b      	ldrb	r3, [r3, #20]
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8002130:	2b00      	cmp	r3, #0
 8002132:	d10b      	bne.n	800214c <set_grid_out_signal+0x54>
	{
		set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   GRID_120
 8002134:	2201      	movs	r2, #1
 8002136:	2108      	movs	r1, #8
 8002138:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800213c:	f7ff f82a 	bl	8001194 <set_output_signal_state>
		set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_180
 8002140:	2200      	movs	r2, #0
 8002142:	2110      	movs	r1, #16
 8002144:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002148:	f7ff f824 	bl	8001194 <set_output_signal_state>
	}
	/*
	*    180
	*/
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 800214c:	4b17      	ldr	r3, [pc, #92]	; (80021ac <set_grid_out_signal+0xb4>)
 800214e:	7a1b      	ldrb	r3, [r3, #8]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d10f      	bne.n	8002174 <set_grid_out_signal+0x7c>
		(grid_sensor.GRID_180_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH))
 8002154:	4b15      	ldr	r3, [pc, #84]	; (80021ac <set_grid_out_signal+0xb4>)
 8002156:	7d1b      	ldrb	r3, [r3, #20]
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 8002158:	2b01      	cmp	r3, #1
 800215a:	d10b      	bne.n	8002174 <set_grid_out_signal+0x7c>
	{
		set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_120
 800215c:	2200      	movs	r2, #0
 800215e:	2108      	movs	r1, #8
 8002160:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002164:	f7ff f816 	bl	8001194 <set_output_signal_state>
		set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   GRID_180
 8002168:	2201      	movs	r2, #1
 800216a:	2110      	movs	r1, #16
 800216c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002170:	f7ff f810 	bl	8001194 <set_output_signal_state>
	}
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8002174:	4b0d      	ldr	r3, [pc, #52]	; (80021ac <set_grid_out_signal+0xb4>)
 8002176:	7a1b      	ldrb	r3, [r3, #8]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d115      	bne.n	80021a8 <set_grid_out_signal+0xb0>
		(grid_sensor.GRID_180_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH))
 800217c:	4b0b      	ldr	r3, [pc, #44]	; (80021ac <set_grid_out_signal+0xb4>)
 800217e:	7d1b      	ldrb	r3, [r3, #20]
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8002180:	2b01      	cmp	r3, #1
 8002182:	d111      	bne.n	80021a8 <set_grid_out_signal+0xb0>
	{
		set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   GRID_120
 8002184:	2201      	movs	r2, #1
 8002186:	2108      	movs	r1, #8
 8002188:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800218c:	f7ff f802 	bl	8001194 <set_output_signal_state>
		set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   GRID_180
 8002190:	2201      	movs	r2, #1
 8002192:	2110      	movs	r1, #16
 8002194:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002198:	f7fe fffc 	bl	8001194 <set_output_signal_state>
		error_code = GRID_TYPE_ERROR;									//     
 800219c:	4b04      	ldr	r3, [pc, #16]	; (80021b0 <set_grid_out_signal+0xb8>)
 800219e:	2201      	movs	r2, #1
 80021a0:	701a      	strb	r2, [r3, #0]
		device_current_state = DEVICE_ERROR;							//     
 80021a2:	4b04      	ldr	r3, [pc, #16]	; (80021b4 <set_grid_out_signal+0xbc>)
 80021a4:	2208      	movs	r2, #8
 80021a6:	701a      	strb	r2, [r3, #0]
	}
}
 80021a8:	bf00      	nop
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	2000026c 	.word	0x2000026c
 80021b0:	20000314 	.word	0x20000314
 80021b4:	2000018c 	.word	0x2000018c

080021b8 <buckybreak_laser_disable>:

void buckybreak_laser_disable(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
	set_output_signal_state(LASER_CENTERING_OUT_PORT, LASER_CENTERING_OUT_PIN, LOGIC_LEVEL_LOW);	//   "0"   LASER_CENTERING
 80021bc:	2200      	movs	r2, #0
 80021be:	2101      	movs	r1, #1
 80021c0:	4804      	ldr	r0, [pc, #16]	; (80021d4 <buckybreak_laser_disable+0x1c>)
 80021c2:	f7fe ffe7 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(BUCKYBRAKE_OUT_PORT, BUCKYBRAKE_OUT_PIN, LOGIC_LEVEL_LOW);
 80021c6:	2200      	movs	r2, #0
 80021c8:	2108      	movs	r1, #8
 80021ca:	4802      	ldr	r0, [pc, #8]	; (80021d4 <buckybreak_laser_disable+0x1c>)
 80021cc:	f7fe ffe2 	bl	8001194 <set_output_signal_state>
}
 80021d0:	bf00      	nop
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	48000400 	.word	0x48000400

080021d8 <motor_timer_interrupts_start>:

/*
 *  ,    
 */
void motor_timer_interrupts_start(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(MOTOR_TIMER_POINTER);
 80021dc:	4802      	ldr	r0, [pc, #8]	; (80021e8 <motor_timer_interrupts_start+0x10>)
 80021de:	f001 fec3 	bl	8003f68 <HAL_TIM_Base_Start_IT>
}
 80021e2:	bf00      	nop
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	20000120 	.word	0x20000120

080021ec <motor_timer_interrupts_stop>:

/*
 *  ,    
 */
void motor_timer_interrupts_stop(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(MOTOR_TIMER_POINTER);
 80021f0:	4802      	ldr	r0, [pc, #8]	; (80021fc <motor_timer_interrupts_stop+0x10>)
 80021f2:	f001 ff23 	bl	800403c <HAL_TIM_Base_Stop_IT>
}
 80021f6:	bf00      	nop
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000120 	.word	0x20000120

08002200 <motor_movement_start>:

/*
 *   
 */
void motor_movement_start(MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
	if (device_current_state == DEVICE_STANDBY)							//     
 800220a:	4b12      	ldr	r3, [pc, #72]	; (8002254 <motor_movement_start+0x54>)
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	2b02      	cmp	r3, #2
 8002210:	d106      	bne.n	8002220 <motor_movement_start+0x20>
	{
		device_current_state = DEVICE_ERROR;
 8002212:	4b10      	ldr	r3, [pc, #64]	; (8002254 <motor_movement_start+0x54>)
 8002214:	2208      	movs	r2, #8
 8002216:	701a      	strb	r2, [r3, #0]
		error_code = STANDBY_MOVEMENT_ERROR;							//   (    )
 8002218:	4b0f      	ldr	r3, [pc, #60]	; (8002258 <motor_movement_start+0x58>)
 800221a:	2203      	movs	r2, #3
 800221c:	701a      	strb	r2, [r3, #0]
		}
		motor_movement_init(motor_object, movement_profile);
		motor_movement_status = MOTOR_MOVEMENT_IN_PROGRESS;					//  ,     
		motor_timer_interrupts_start();
	}						//  ,     
}
 800221e:	e014      	b.n	800224a <motor_movement_start+0x4a>
		enable_pin_set();
 8002220:	f7ff fb90 	bl	8001944 <enable_pin_set>
		if ((motor_movement_purpose == MOTOR_PURPOSE_EXPOSITION_TOMO_OFF) || (motor_movement_purpose == MOTOR_PURPOSE_EXPOSITION_TOMO_ON))
 8002224:	4b0d      	ldr	r3, [pc, #52]	; (800225c <motor_movement_start+0x5c>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	2b04      	cmp	r3, #4
 800222a:	d003      	beq.n	8002234 <motor_movement_start+0x34>
 800222c:	4b0b      	ldr	r3, [pc, #44]	; (800225c <motor_movement_start+0x5c>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	2b05      	cmp	r3, #5
 8002232:	d101      	bne.n	8002238 <motor_movement_start+0x38>
			dip_switch_state_update();
 8002234:	f7ff fd04 	bl	8001c40 <dip_switch_state_update>
		motor_movement_init(motor_object, movement_profile);
 8002238:	6839      	ldr	r1, [r7, #0]
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f7ff f851 	bl	80012e2 <motor_movement_init>
		motor_movement_status = MOTOR_MOVEMENT_IN_PROGRESS;					//  ,     
 8002240:	4b07      	ldr	r3, [pc, #28]	; (8002260 <motor_movement_start+0x60>)
 8002242:	2200      	movs	r2, #0
 8002244:	701a      	strb	r2, [r3, #0]
		motor_timer_interrupts_start();
 8002246:	f7ff ffc7 	bl	80021d8 <motor_timer_interrupts_start>
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	2000018c 	.word	0x2000018c
 8002258:	20000314 	.word	0x20000314
 800225c:	2000019c 	.word	0x2000019c
 8002260:	20000099 	.word	0x20000099

08002264 <motor_movement_complete>:

/*
 *   
 */
void motor_movement_complete(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
	motor_timer_interrupts_stop();										//  ,    
 8002268:	f7ff ffc0 	bl	80021ec <motor_timer_interrupts_stop>
	enable_pin_clear();
 800226c:	f7ff fb76 	bl	800195c <enable_pin_clear>
	motor_movement_status = MOTOR_MOVEMENT_COMPLETED;					//  ,   
 8002270:	4b02      	ldr	r3, [pc, #8]	; (800227c <motor_movement_complete+0x18>)
 8002272:	2201      	movs	r2, #1
 8002274:	701a      	strb	r2, [r3, #0]
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	20000099 	.word	0x20000099

08002280 <bucky_ready_enable>:
		}
	}
}

void bucky_ready_enable(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
	set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, LOGIC_LEVEL_HIGH);
 8002284:	2201      	movs	r2, #1
 8002286:	2120      	movs	r1, #32
 8002288:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800228c:	f7fe ff82 	bl	8001194 <set_output_signal_state>
}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}

08002294 <bucky_ready_dsable>:

void bucky_ready_dsable(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
	bucky_ready_delay_counter = 0;
 8002298:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <bucky_ready_dsable+0x1c>)
 800229a:	2200      	movs	r2, #0
 800229c:	701a      	strb	r2, [r3, #0]
	set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, LOGIC_LEVEL_LOW);
 800229e:	2200      	movs	r2, #0
 80022a0:	2120      	movs	r1, #32
 80022a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022a6:	f7fe ff75 	bl	8001194 <set_output_signal_state>
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	2000011c 	.word	0x2000011c

080022b4 <motor_check_conditions_and_step>:

void motor_check_conditions_and_step(MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
	switch (motor_movement_purpose)												//    
 80022be:	4b71      	ldr	r3, [pc, #452]	; (8002484 <motor_check_conditions_and_step+0x1d0>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	2b06      	cmp	r3, #6
 80022c4:	f200 80da 	bhi.w	800247c <motor_check_conditions_and_step+0x1c8>
 80022c8:	a201      	add	r2, pc, #4	; (adr r2, 80022d0 <motor_check_conditions_and_step+0x1c>)
 80022ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ce:	bf00      	nop
 80022d0:	0800241f 	.word	0x0800241f
 80022d4:	080022ed 	.word	0x080022ed
 80022d8:	08002341 	.word	0x08002341
 80022dc:	08002373 	.word	0x08002373
 80022e0:	08002397 	.word	0x08002397
 80022e4:	080023b5 	.word	0x080023b5
 80022e8:	08002449 	.word	0x08002449
	{
	case MOTOR_PURPOSE_INITIAL_MOVEMENT:
	{
		if (!limit_switch_enabled_once)
 80022ec:	4b66      	ldr	r3, [pc, #408]	; (8002488 <motor_check_conditions_and_step+0x1d4>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	f083 0301 	eor.w	r3, r3, #1
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d012      	beq.n	8002320 <motor_check_conditions_and_step+0x6c>
		{
			if(!limit_switch_active(&motor_instance_1))
 80022fa:	4864      	ldr	r0, [pc, #400]	; (800248c <motor_check_conditions_and_step+0x1d8>)
 80022fc:	f7ff fa98 	bl	8001830 <limit_switch_active>
 8002300:	4603      	mov	r3, r0
 8002302:	f083 0301 	eor.w	r3, r3, #1
 8002306:	b2db      	uxtb	r3, r3
 8002308:	2b00      	cmp	r3, #0
 800230a:	d005      	beq.n	8002318 <motor_check_conditions_and_step+0x64>
			{
				motor_check_counter_and_make_step_to_direction(&motor_instance_1, &movement_profile_1_default, MOVE_TO_COORD_ORIGIN);
 800230c:	2200      	movs	r2, #0
 800230e:	4960      	ldr	r1, [pc, #384]	; (8002490 <motor_check_conditions_and_step+0x1dc>)
 8002310:	485e      	ldr	r0, [pc, #376]	; (800248c <motor_check_conditions_and_step+0x1d8>)
 8002312:	f7ff f8ce 	bl	80014b2 <motor_check_counter_and_make_step_to_direction>
			else
			{
				motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;
			}
		}
		break;
 8002316:	e0b1      	b.n	800247c <motor_check_conditions_and_step+0x1c8>
				limit_switch_enabled_once = 1;
 8002318:	4b5b      	ldr	r3, [pc, #364]	; (8002488 <motor_check_conditions_and_step+0x1d4>)
 800231a:	2201      	movs	r2, #1
 800231c:	701a      	strb	r2, [r3, #0]
		break;
 800231e:	e0ad      	b.n	800247c <motor_check_conditions_and_step+0x1c8>
			if (motor_object->step_impulses_distance_from_limit_switch < FAR_DISTANCE_STEP_IMPULSES)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002324:	f240 7221 	movw	r2, #1825	; 0x721
 8002328:	4293      	cmp	r3, r2
 800232a:	dc05      	bgt.n	8002338 <motor_check_conditions_and_step+0x84>
				motor_check_counter_and_make_step_to_direction(&motor_instance_1, &movement_profile_1_default, MOVE_TO_COORD_END);
 800232c:	2201      	movs	r2, #1
 800232e:	4958      	ldr	r1, [pc, #352]	; (8002490 <motor_check_conditions_and_step+0x1dc>)
 8002330:	4856      	ldr	r0, [pc, #344]	; (800248c <motor_check_conditions_and_step+0x1d8>)
 8002332:	f7ff f8be 	bl	80014b2 <motor_check_counter_and_make_step_to_direction>
		break;
 8002336:	e0a1      	b.n	800247c <motor_check_conditions_and_step+0x1c8>
				motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;
 8002338:	4b52      	ldr	r3, [pc, #328]	; (8002484 <motor_check_conditions_and_step+0x1d0>)
 800233a:	2200      	movs	r2, #0
 800233c:	701a      	strb	r2, [r3, #0]
		break;
 800233e:	e09d      	b.n	800247c <motor_check_conditions_and_step+0x1c8>
	}
	case MOTOR_PURPOSE_GRID_INSERTION:													//     -  
	{
		if (!(limit_switch_active(&motor_instance_1)))												//    
 8002340:	4852      	ldr	r0, [pc, #328]	; (800248c <motor_check_conditions_and_step+0x1d8>)
 8002342:	f7ff fa75 	bl	8001830 <limit_switch_active>
 8002346:	4603      	mov	r3, r0
 8002348:	f083 0301 	eor.w	r3, r3, #1
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d005      	beq.n	800235e <motor_check_conditions_and_step+0xaa>
		{
			motor_check_counter_and_make_step_to_direction(&motor_instance_1,  &movement_profile_3_supply, MOVE_TO_COORD_ORIGIN);							//    
 8002352:	2200      	movs	r2, #0
 8002354:	494f      	ldr	r1, [pc, #316]	; (8002494 <motor_check_conditions_and_step+0x1e0>)
 8002356:	484d      	ldr	r0, [pc, #308]	; (800248c <motor_check_conditions_and_step+0x1d8>)
 8002358:	f7ff f8ab 	bl	80014b2 <motor_check_counter_and_make_step_to_direction>
			if (grid_supply_button.button_current_state == BUTTON_RELEASED)				//      
			{
				motor_movement_complete();												//  
			}
		}
		break;
 800235c:	e089      	b.n	8002472 <motor_check_conditions_and_step+0x1be>
			set_grid_out_signal();
 800235e:	f7ff fecb 	bl	80020f8 <set_grid_out_signal>
			if (grid_supply_button.button_current_state == BUTTON_RELEASED)				//      
 8002362:	4b4d      	ldr	r3, [pc, #308]	; (8002498 <motor_check_conditions_and_step+0x1e4>)
 8002364:	7e1b      	ldrb	r3, [r3, #24]
 8002366:	2b00      	cmp	r3, #0
 8002368:	f040 8083 	bne.w	8002472 <motor_check_conditions_and_step+0x1be>
				motor_movement_complete();												//  
 800236c:	f7ff ff7a 	bl	8002264 <motor_movement_complete>
		break;
 8002370:	e07f      	b.n	8002472 <motor_check_conditions_and_step+0x1be>
	}
	case MOTOR_PURPOSE_GRID_EXTRACTION:													//     -  
	{
		if (motor_object->step_impulses_distance_from_limit_switch < RASTER_SUPPLY_DISTANCE_STEP_IMPULSES)		//       
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002376:	f5b3 6ff2 	cmp.w	r3, #1936	; 0x790
 800237a:	dc05      	bgt.n	8002388 <motor_check_conditions_and_step+0xd4>
		{
			motor_check_counter_and_make_step_to_direction(&motor_instance_1,  &movement_profile_3_supply, MOVE_TO_COORD_END);							//     ()
 800237c:	2201      	movs	r2, #1
 800237e:	4945      	ldr	r1, [pc, #276]	; (8002494 <motor_check_conditions_and_step+0x1e0>)
 8002380:	4842      	ldr	r0, [pc, #264]	; (800248c <motor_check_conditions_and_step+0x1d8>)
 8002382:	f7ff f896 	bl	80014b2 <motor_check_counter_and_make_step_to_direction>
			if (grid_supply_button.button_current_state == BUTTON_RELEASED)				//      
			{
				motor_movement_complete();												//  
			}
		}
		break;
 8002386:	e076      	b.n	8002476 <motor_check_conditions_and_step+0x1c2>
			if (grid_supply_button.button_current_state == BUTTON_RELEASED)				//      
 8002388:	4b43      	ldr	r3, [pc, #268]	; (8002498 <motor_check_conditions_and_step+0x1e4>)
 800238a:	7e1b      	ldrb	r3, [r3, #24]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d172      	bne.n	8002476 <motor_check_conditions_and_step+0x1c2>
				motor_movement_complete();												//  
 8002390:	f7ff ff68 	bl	8002264 <motor_movement_complete>
		break;
 8002394:	e06f      	b.n	8002476 <motor_check_conditions_and_step+0x1c2>
	}
	case MOTOR_PURPOSE_EXPOSITION_TOMO_OFF:												//    -    ON_TOMO
	{
		if (BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)					//   BUCKY_CALL  "1"
 8002396:	4b41      	ldr	r3, [pc, #260]	; (800249c <motor_check_conditions_and_step+0x1e8>)
 8002398:	7a1b      	ldrb	r3, [r3, #8]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d104      	bne.n	80023a8 <motor_check_conditions_and_step+0xf4>
		{
			cyclic_movement_step(&motor_instance_1, &movement_profile_2_exposition);														//  
 800239e:	4940      	ldr	r1, [pc, #256]	; (80024a0 <motor_check_conditions_and_step+0x1ec>)
 80023a0:	483a      	ldr	r0, [pc, #232]	; (800248c <motor_check_conditions_and_step+0x1d8>)
 80023a2:	f7fe fff9 	bl	8001398 <cyclic_movement_step>
		else
		{
			bucky_ready_dsable();														//    BUCKY_READY
			motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;				//    -    
		}
		break;
 80023a6:	e069      	b.n	800247c <motor_check_conditions_and_step+0x1c8>
			bucky_ready_dsable();														//    BUCKY_READY
 80023a8:	f7ff ff74 	bl	8002294 <bucky_ready_dsable>
			motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;				//    -    
 80023ac:	4b35      	ldr	r3, [pc, #212]	; (8002484 <motor_check_conditions_and_step+0x1d0>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	701a      	strb	r2, [r3, #0]
		break;
 80023b2:	e063      	b.n	800247c <motor_check_conditions_and_step+0x1c8>
	}
	case MOTOR_PURPOSE_EXPOSITION_TOMO_ON:												//    -    ON_TOMO
	{
		if (BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)
 80023b4:	4b39      	ldr	r3, [pc, #228]	; (800249c <motor_check_conditions_and_step+0x1e8>)
 80023b6:	7a1b      	ldrb	r3, [r3, #8]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d126      	bne.n	800240a <motor_check_conditions_and_step+0x156>
		{
			cyclic_movement_step(&motor_instance_1, &movement_profile_2_exposition);
 80023bc:	4938      	ldr	r1, [pc, #224]	; (80024a0 <motor_check_conditions_and_step+0x1ec>)
 80023be:	4833      	ldr	r0, [pc, #204]	; (800248c <motor_check_conditions_and_step+0x1d8>)
 80023c0:	f7fe ffea 	bl	8001398 <cyclic_movement_step>

			if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 80023c4:	4b37      	ldr	r3, [pc, #220]	; (80024a4 <motor_check_conditions_and_step+0x1f0>)
 80023c6:	7a1b      	ldrb	r3, [r3, #8]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d10c      	bne.n	80023e6 <motor_check_conditions_and_step+0x132>
					(ON_TOMO_IN_flag != ON_TOMO_WAS_ENABLED_AND_DISABLED))				//   ON_TOMO  "0"
 80023cc:	4b36      	ldr	r3, [pc, #216]	; (80024a8 <motor_check_conditions_and_step+0x1f4>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
			if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d008      	beq.n	80023e6 <motor_check_conditions_and_step+0x132>
			{
				ON_TOMO_IN_flag = ON_TOMO_WAS_ENABLED_AND_DISABLED;						//  ,  ON_TOMO   "1",    "0"
 80023d4:	4b34      	ldr	r3, [pc, #208]	; (80024a8 <motor_check_conditions_and_step+0x1f4>)
 80023d6:	2202      	movs	r2, #2
 80023d8:	701a      	strb	r2, [r3, #0]
				set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, LOGIC_LEVEL_HIGH);
 80023da:	2201      	movs	r2, #1
 80023dc:	2120      	movs	r1, #32
 80023de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023e2:	f7fe fed7 	bl	8001194 <set_output_signal_state>
			}
			//   ON_TOMO    ,   ON_TOMO 
			if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && (ON_TOMO_IN_flag == ON_TOMO_WAS_ENABLED_AND_DISABLED))
 80023e6:	4b2f      	ldr	r3, [pc, #188]	; (80024a4 <motor_check_conditions_and_step+0x1f0>)
 80023e8:	7a1b      	ldrb	r3, [r3, #8]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d145      	bne.n	800247a <motor_check_conditions_and_step+0x1c6>
 80023ee:	4b2e      	ldr	r3, [pc, #184]	; (80024a8 <motor_check_conditions_and_step+0x1f4>)
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d141      	bne.n	800247a <motor_check_conditions_and_step+0x1c6>
			{
				ON_TOMO_IN_flag = ON_TOMO_WAS_NOT_ENABLED;
 80023f6:	4b2c      	ldr	r3, [pc, #176]	; (80024a8 <motor_check_conditions_and_step+0x1f4>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	701a      	strb	r2, [r3, #0]
				set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, LOGIC_LEVEL_LOW);
 80023fc:	2200      	movs	r2, #0
 80023fe:	2120      	movs	r1, #32
 8002400:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002404:	f7fe fec6 	bl	8001194 <set_output_signal_state>
		else
		{
			set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, LOGIC_LEVEL_LOW);
			motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;				//    -    
		}
		break;
 8002408:	e037      	b.n	800247a <motor_check_conditions_and_step+0x1c6>
			set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, LOGIC_LEVEL_LOW);
 800240a:	2200      	movs	r2, #0
 800240c:	2120      	movs	r1, #32
 800240e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002412:	f7fe febf 	bl	8001194 <set_output_signal_state>
			motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;				//    -    
 8002416:	4b1b      	ldr	r3, [pc, #108]	; (8002484 <motor_check_conditions_and_step+0x1d0>)
 8002418:	2200      	movs	r2, #0
 800241a:	701a      	strb	r2, [r3, #0]
		break;
 800241c:	e02d      	b.n	800247a <motor_check_conditions_and_step+0x1c6>
	}
	case MOTOR_PURPOSE_TAKE_INITIAL_POSITION:											//    -    
	{
		if(!(limit_switch_active(&motor_instance_1)))
 800241e:	481b      	ldr	r0, [pc, #108]	; (800248c <motor_check_conditions_and_step+0x1d8>)
 8002420:	f7ff fa06 	bl	8001830 <limit_switch_active>
 8002424:	4603      	mov	r3, r0
 8002426:	f083 0301 	eor.w	r3, r3, #1
 800242a:	b2db      	uxtb	r3, r3
 800242c:	2b00      	cmp	r3, #0
 800242e:	d005      	beq.n	800243c <motor_check_conditions_and_step+0x188>
		{
			motor_check_counter_and_make_step_to_direction(&motor_instance_1, &movement_profile_1_default, MOVE_TO_COORD_ORIGIN);		//      
 8002430:	2200      	movs	r2, #0
 8002432:	4917      	ldr	r1, [pc, #92]	; (8002490 <motor_check_conditions_and_step+0x1dc>)
 8002434:	4815      	ldr	r0, [pc, #84]	; (800248c <motor_check_conditions_and_step+0x1d8>)
 8002436:	f7ff f83c 	bl	80014b2 <motor_check_counter_and_make_step_to_direction>
		else
		{
			motor_instance_1.limit_emergency_counter = 0;
			motor_movement_complete();
		}
		break;
 800243a:	e01f      	b.n	800247c <motor_check_conditions_and_step+0x1c8>
			motor_instance_1.limit_emergency_counter = 0;
 800243c:	4b13      	ldr	r3, [pc, #76]	; (800248c <motor_check_conditions_and_step+0x1d8>)
 800243e:	2200      	movs	r2, #0
 8002440:	649a      	str	r2, [r3, #72]	; 0x48
			motor_movement_complete();
 8002442:	f7ff ff0f 	bl	8002264 <motor_movement_complete>
		break;
 8002446:	e019      	b.n	800247c <motor_check_conditions_and_step+0x1c8>
	}
	case MOTOR_PURPOSE_EMERGENCY_SUPPLY:
	{
		set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, LOGIC_LEVEL_LOW);
 8002448:	2200      	movs	r2, #0
 800244a:	2120      	movs	r1, #32
 800244c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002450:	f7fe fea0 	bl	8001194 <set_output_signal_state>
		if (motor_object->step_impulses_distance_from_limit_switch < (RASTER_SUPPLY_DISTANCE_STEP_IMPULSES + STEP_IMPULSES_ACCEPTABLE_ERROR))
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002458:	f240 72f4 	movw	r2, #2036	; 0x7f4
 800245c:	4293      	cmp	r3, r2
 800245e:	dc05      	bgt.n	800246c <motor_check_conditions_and_step+0x1b8>
		{
			motor_check_counter_and_make_step_to_direction(&motor_instance_1, &movement_profile_1_default, MOVE_TO_COORD_END);
 8002460:	2201      	movs	r2, #1
 8002462:	490b      	ldr	r1, [pc, #44]	; (8002490 <motor_check_conditions_and_step+0x1dc>)
 8002464:	4809      	ldr	r0, [pc, #36]	; (800248c <motor_check_conditions_and_step+0x1d8>)
 8002466:	f7ff f824 	bl	80014b2 <motor_check_counter_and_make_step_to_direction>
		{
			motor_movement_complete();
		}
	}
	}
}
 800246a:	e007      	b.n	800247c <motor_check_conditions_and_step+0x1c8>
			motor_movement_complete();
 800246c:	f7ff fefa 	bl	8002264 <motor_movement_complete>
}
 8002470:	e004      	b.n	800247c <motor_check_conditions_and_step+0x1c8>
		break;
 8002472:	bf00      	nop
 8002474:	e002      	b.n	800247c <motor_check_conditions_and_step+0x1c8>
		break;
 8002476:	bf00      	nop
 8002478:	e000      	b.n	800247c <motor_check_conditions_and_step+0x1c8>
		break;
 800247a:	bf00      	nop
}
 800247c:	bf00      	nop
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	2000019c 	.word	0x2000019c
 8002488:	20000284 	.word	0x20000284
 800248c:	200000a0 	.word	0x200000a0
 8002490:	200001a0 	.word	0x200001a0
 8002494:	200002f4 	.word	0x200002f4
 8002498:	2000016c 	.word	0x2000016c
 800249c:	20000190 	.word	0x20000190
 80024a0:	200002d4 	.word	0x200002d4
 80024a4:	20000318 	.word	0x20000318
 80024a8:	200001e4 	.word	0x200001e4

080024ac <motor_timer_interrupt_handler>:

/*
 *   ,    
 */
void motor_timer_interrupt_handler(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
	motor_check_conditions_and_step(&motor_instance_1,  &movement_profile_2_exposition);
 80024b0:	4902      	ldr	r1, [pc, #8]	; (80024bc <motor_timer_interrupt_handler+0x10>)
 80024b2:	4803      	ldr	r0, [pc, #12]	; (80024c0 <motor_timer_interrupt_handler+0x14>)
 80024b4:	f7ff fefe 	bl	80022b4 <motor_check_conditions_and_step>
}
 80024b8:	bf00      	nop
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	200002d4 	.word	0x200002d4
 80024c0:	200000a0 	.word	0x200000a0

080024c4 <led_toggle>:

void led_toggle(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
	led_blink_counter++;
 80024c8:	4b0f      	ldr	r3, [pc, #60]	; (8002508 <led_toggle+0x44>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	3301      	adds	r3, #1
 80024ce:	4a0e      	ldr	r2, [pc, #56]	; (8002508 <led_toggle+0x44>)
 80024d0:	6013      	str	r3, [r2, #0]
	if (led_blink_counter >= (LED_TOGGLE_DURATION_MS/ms_per_step(SIGNALS_CHECK_TIMER_TICKS_PER_SEC)))
 80024d2:	200a      	movs	r0, #10
 80024d4:	f000 f81a 	bl	800250c <ms_per_step>
 80024d8:	4603      	mov	r3, r0
 80024da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80024de:	fbb2 f2f3 	udiv	r2, r2, r3
 80024e2:	4b09      	ldr	r3, [pc, #36]	; (8002508 <led_toggle+0x44>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d80c      	bhi.n	8002504 <led_toggle+0x40>
	{
		led_blink_counter = 0;
 80024ea:	4b07      	ldr	r3, [pc, #28]	; (8002508 <led_toggle+0x44>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
		HAL_GPIO_TogglePin(GRID_120_OUT_PORT, GRID_120_OUT_PIN);
 80024f0:	2108      	movs	r1, #8
 80024f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024f6:	f000 fd25 	bl	8002f44 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GRID_180_OUT_PORT, GRID_180_OUT_PIN);
 80024fa:	2110      	movs	r1, #16
 80024fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002500:	f000 fd20 	bl	8002f44 <HAL_GPIO_TogglePin>
	}
}
 8002504:	bf00      	nop
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20000118 	.word	0x20000118

0800250c <ms_per_step>:

uint32_t ms_per_step(uint32_t ticks_per_sec)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
	return (1000/ticks_per_sec);
 8002514:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800251e:	4618      	mov	r0, r3
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
	...

0800252c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800252c:	480d      	ldr	r0, [pc, #52]	; (8002564 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800252e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002530:	480d      	ldr	r0, [pc, #52]	; (8002568 <LoopForever+0x6>)
  ldr r1, =_edata
 8002532:	490e      	ldr	r1, [pc, #56]	; (800256c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002534:	4a0e      	ldr	r2, [pc, #56]	; (8002570 <LoopForever+0xe>)
  movs r3, #0
 8002536:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002538:	e002      	b.n	8002540 <LoopCopyDataInit>

0800253a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800253a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800253c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800253e:	3304      	adds	r3, #4

08002540 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002540:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002542:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002544:	d3f9      	bcc.n	800253a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002546:	4a0b      	ldr	r2, [pc, #44]	; (8002574 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002548:	4c0b      	ldr	r4, [pc, #44]	; (8002578 <LoopForever+0x16>)
  movs r3, #0
 800254a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800254c:	e001      	b.n	8002552 <LoopFillZerobss>

0800254e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800254e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002550:	3204      	adds	r2, #4

08002552 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002552:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002554:	d3fb      	bcc.n	800254e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002556:	f7fe fe07 	bl	8001168 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800255a:	f002 fa3f 	bl	80049dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800255e:	f7fe fb37 	bl	8000bd0 <main>

08002562 <LoopForever>:

LoopForever:
    b LoopForever
 8002562:	e7fe      	b.n	8002562 <LoopForever>
  ldr   r0, =_estack
 8002564:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002568:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800256c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002570:	08005a18 	.word	0x08005a18
  ldr r2, =_sbss
 8002574:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002578:	20000328 	.word	0x20000328

0800257c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800257c:	e7fe      	b.n	800257c <ADC1_2_IRQHandler>

0800257e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b082      	sub	sp, #8
 8002582:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002584:	2300      	movs	r3, #0
 8002586:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002588:	2003      	movs	r0, #3
 800258a:	f000 f939 	bl	8002800 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800258e:	2000      	movs	r0, #0
 8002590:	f000 f80e 	bl	80025b0 <HAL_InitTick>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d002      	beq.n	80025a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	71fb      	strb	r3, [r7, #7]
 800259e:	e001      	b.n	80025a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80025a0:	f7fe fcf4 	bl	8000f8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80025a4:	79fb      	ldrb	r3, [r7, #7]

}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
	...

080025b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80025b8:	2300      	movs	r3, #0
 80025ba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80025bc:	4b16      	ldr	r3, [pc, #88]	; (8002618 <HAL_InitTick+0x68>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d022      	beq.n	800260a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80025c4:	4b15      	ldr	r3, [pc, #84]	; (800261c <HAL_InitTick+0x6c>)
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	4b13      	ldr	r3, [pc, #76]	; (8002618 <HAL_InitTick+0x68>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80025d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80025d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025d8:	4618      	mov	r0, r3
 80025da:	f000 f944 	bl	8002866 <HAL_SYSTICK_Config>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d10f      	bne.n	8002604 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2b0f      	cmp	r3, #15
 80025e8:	d809      	bhi.n	80025fe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025ea:	2200      	movs	r2, #0
 80025ec:	6879      	ldr	r1, [r7, #4]
 80025ee:	f04f 30ff 	mov.w	r0, #4294967295
 80025f2:	f000 f910 	bl	8002816 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025f6:	4a0a      	ldr	r2, [pc, #40]	; (8002620 <HAL_InitTick+0x70>)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6013      	str	r3, [r2, #0]
 80025fc:	e007      	b.n	800260e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	73fb      	strb	r3, [r7, #15]
 8002602:	e004      	b.n	800260e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	73fb      	strb	r3, [r7, #15]
 8002608:	e001      	b.n	800260e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800260e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	20000008 	.word	0x20000008
 800261c:	20000000 	.word	0x20000000
 8002620:	20000004 	.word	0x20000004

08002624 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002628:	4b05      	ldr	r3, [pc, #20]	; (8002640 <HAL_IncTick+0x1c>)
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	4b05      	ldr	r3, [pc, #20]	; (8002644 <HAL_IncTick+0x20>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4413      	add	r3, r2
 8002632:	4a03      	ldr	r2, [pc, #12]	; (8002640 <HAL_IncTick+0x1c>)
 8002634:	6013      	str	r3, [r2, #0]
}
 8002636:	bf00      	nop
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr
 8002640:	20000324 	.word	0x20000324
 8002644:	20000008 	.word	0x20000008

08002648 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  return uwTick;
 800264c:	4b03      	ldr	r3, [pc, #12]	; (800265c <HAL_GetTick+0x14>)
 800264e:	681b      	ldr	r3, [r3, #0]
}
 8002650:	4618      	mov	r0, r3
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	20000324 	.word	0x20000324

08002660 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002670:	4b0c      	ldr	r3, [pc, #48]	; (80026a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002676:	68ba      	ldr	r2, [r7, #8]
 8002678:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800267c:	4013      	ands	r3, r2
 800267e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002688:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800268c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002690:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002692:	4a04      	ldr	r2, [pc, #16]	; (80026a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	60d3      	str	r3, [r2, #12]
}
 8002698:	bf00      	nop
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	e000ed00 	.word	0xe000ed00

080026a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026ac:	4b04      	ldr	r3, [pc, #16]	; (80026c0 <__NVIC_GetPriorityGrouping+0x18>)
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	0a1b      	lsrs	r3, r3, #8
 80026b2:	f003 0307 	and.w	r3, r3, #7
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	db0b      	blt.n	80026ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	f003 021f 	and.w	r2, r3, #31
 80026dc:	4907      	ldr	r1, [pc, #28]	; (80026fc <__NVIC_EnableIRQ+0x38>)
 80026de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e2:	095b      	lsrs	r3, r3, #5
 80026e4:	2001      	movs	r0, #1
 80026e6:	fa00 f202 	lsl.w	r2, r0, r2
 80026ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026ee:	bf00      	nop
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	e000e100 	.word	0xe000e100

08002700 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	6039      	str	r1, [r7, #0]
 800270a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800270c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002710:	2b00      	cmp	r3, #0
 8002712:	db0a      	blt.n	800272a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	b2da      	uxtb	r2, r3
 8002718:	490c      	ldr	r1, [pc, #48]	; (800274c <__NVIC_SetPriority+0x4c>)
 800271a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800271e:	0112      	lsls	r2, r2, #4
 8002720:	b2d2      	uxtb	r2, r2
 8002722:	440b      	add	r3, r1
 8002724:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002728:	e00a      	b.n	8002740 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	b2da      	uxtb	r2, r3
 800272e:	4908      	ldr	r1, [pc, #32]	; (8002750 <__NVIC_SetPriority+0x50>)
 8002730:	79fb      	ldrb	r3, [r7, #7]
 8002732:	f003 030f 	and.w	r3, r3, #15
 8002736:	3b04      	subs	r3, #4
 8002738:	0112      	lsls	r2, r2, #4
 800273a:	b2d2      	uxtb	r2, r2
 800273c:	440b      	add	r3, r1
 800273e:	761a      	strb	r2, [r3, #24]
}
 8002740:	bf00      	nop
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr
 800274c:	e000e100 	.word	0xe000e100
 8002750:	e000ed00 	.word	0xe000ed00

08002754 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002754:	b480      	push	{r7}
 8002756:	b089      	sub	sp, #36	; 0x24
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f003 0307 	and.w	r3, r3, #7
 8002766:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	f1c3 0307 	rsb	r3, r3, #7
 800276e:	2b04      	cmp	r3, #4
 8002770:	bf28      	it	cs
 8002772:	2304      	movcs	r3, #4
 8002774:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	3304      	adds	r3, #4
 800277a:	2b06      	cmp	r3, #6
 800277c:	d902      	bls.n	8002784 <NVIC_EncodePriority+0x30>
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	3b03      	subs	r3, #3
 8002782:	e000      	b.n	8002786 <NVIC_EncodePriority+0x32>
 8002784:	2300      	movs	r3, #0
 8002786:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002788:	f04f 32ff 	mov.w	r2, #4294967295
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	fa02 f303 	lsl.w	r3, r2, r3
 8002792:	43da      	mvns	r2, r3
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	401a      	ands	r2, r3
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800279c:	f04f 31ff 	mov.w	r1, #4294967295
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	fa01 f303 	lsl.w	r3, r1, r3
 80027a6:	43d9      	mvns	r1, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027ac:	4313      	orrs	r3, r2
         );
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3724      	adds	r7, #36	; 0x24
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
	...

080027bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3b01      	subs	r3, #1
 80027c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027cc:	d301      	bcc.n	80027d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ce:	2301      	movs	r3, #1
 80027d0:	e00f      	b.n	80027f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027d2:	4a0a      	ldr	r2, [pc, #40]	; (80027fc <SysTick_Config+0x40>)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3b01      	subs	r3, #1
 80027d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027da:	210f      	movs	r1, #15
 80027dc:	f04f 30ff 	mov.w	r0, #4294967295
 80027e0:	f7ff ff8e 	bl	8002700 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027e4:	4b05      	ldr	r3, [pc, #20]	; (80027fc <SysTick_Config+0x40>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ea:	4b04      	ldr	r3, [pc, #16]	; (80027fc <SysTick_Config+0x40>)
 80027ec:	2207      	movs	r2, #7
 80027ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	e000e010 	.word	0xe000e010

08002800 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f7ff ff29 	bl	8002660 <__NVIC_SetPriorityGrouping>
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b086      	sub	sp, #24
 800281a:	af00      	add	r7, sp, #0
 800281c:	4603      	mov	r3, r0
 800281e:	60b9      	str	r1, [r7, #8]
 8002820:	607a      	str	r2, [r7, #4]
 8002822:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002824:	f7ff ff40 	bl	80026a8 <__NVIC_GetPriorityGrouping>
 8002828:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	68b9      	ldr	r1, [r7, #8]
 800282e:	6978      	ldr	r0, [r7, #20]
 8002830:	f7ff ff90 	bl	8002754 <NVIC_EncodePriority>
 8002834:	4602      	mov	r2, r0
 8002836:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800283a:	4611      	mov	r1, r2
 800283c:	4618      	mov	r0, r3
 800283e:	f7ff ff5f 	bl	8002700 <__NVIC_SetPriority>
}
 8002842:	bf00      	nop
 8002844:	3718      	adds	r7, #24
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b082      	sub	sp, #8
 800284e:	af00      	add	r7, sp, #0
 8002850:	4603      	mov	r3, r0
 8002852:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff ff33 	bl	80026c4 <__NVIC_EnableIRQ>
}
 800285e:	bf00      	nop
 8002860:	3708      	adds	r7, #8
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}

08002866 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002866:	b580      	push	{r7, lr}
 8002868:	b082      	sub	sp, #8
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f7ff ffa4 	bl	80027bc <SysTick_Config>
 8002874:	4603      	mov	r3, r0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
	...

08002880 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d101      	bne.n	8002892 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e147      	b.n	8002b22 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d106      	bne.n	80028ac <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f7fe fb94 	bl	8000fd4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	699a      	ldr	r2, [r3, #24]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0210 	bic.w	r2, r2, #16
 80028ba:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028bc:	f7ff fec4 	bl	8002648 <HAL_GetTick>
 80028c0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80028c2:	e012      	b.n	80028ea <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80028c4:	f7ff fec0 	bl	8002648 <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	2b0a      	cmp	r3, #10
 80028d0:	d90b      	bls.n	80028ea <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028d6:	f043 0201 	orr.w	r2, r3, #1
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2203      	movs	r2, #3
 80028e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e11b      	b.n	8002b22 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	699b      	ldr	r3, [r3, #24]
 80028f0:	f003 0308 	and.w	r3, r3, #8
 80028f4:	2b08      	cmp	r3, #8
 80028f6:	d0e5      	beq.n	80028c4 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	699a      	ldr	r2, [r3, #24]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f042 0201 	orr.w	r2, r2, #1
 8002906:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002908:	f7ff fe9e 	bl	8002648 <HAL_GetTick>
 800290c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800290e:	e012      	b.n	8002936 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002910:	f7ff fe9a 	bl	8002648 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b0a      	cmp	r3, #10
 800291c:	d90b      	bls.n	8002936 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002922:	f043 0201 	orr.w	r2, r3, #1
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2203      	movs	r2, #3
 800292e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e0f5      	b.n	8002b22 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	f003 0301 	and.w	r3, r3, #1
 8002940:	2b00      	cmp	r3, #0
 8002942:	d0e5      	beq.n	8002910 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	699a      	ldr	r2, [r3, #24]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f042 0202 	orr.w	r2, r2, #2
 8002952:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a74      	ldr	r2, [pc, #464]	; (8002b2c <HAL_FDCAN_Init+0x2ac>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d103      	bne.n	8002966 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800295e:	4a74      	ldr	r2, [pc, #464]	; (8002b30 <HAL_FDCAN_Init+0x2b0>)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	7c1b      	ldrb	r3, [r3, #16]
 800296a:	2b01      	cmp	r3, #1
 800296c:	d108      	bne.n	8002980 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	699a      	ldr	r2, [r3, #24]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800297c:	619a      	str	r2, [r3, #24]
 800297e:	e007      	b.n	8002990 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	699a      	ldr	r2, [r3, #24]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800298e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	7c5b      	ldrb	r3, [r3, #17]
 8002994:	2b01      	cmp	r3, #1
 8002996:	d108      	bne.n	80029aa <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	699a      	ldr	r2, [r3, #24]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029a6:	619a      	str	r2, [r3, #24]
 80029a8:	e007      	b.n	80029ba <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	699a      	ldr	r2, [r3, #24]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80029b8:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	7c9b      	ldrb	r3, [r3, #18]
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d108      	bne.n	80029d4 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	699a      	ldr	r2, [r3, #24]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80029d0:	619a      	str	r2, [r3, #24]
 80029d2:	e007      	b.n	80029e4 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	699a      	ldr	r2, [r3, #24]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80029e2:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	689a      	ldr	r2, [r3, #8]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	430a      	orrs	r2, r1
 80029f8:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	699a      	ldr	r2, [r3, #24]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8002a08:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	691a      	ldr	r2, [r3, #16]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0210 	bic.w	r2, r2, #16
 8002a18:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d108      	bne.n	8002a34 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	699a      	ldr	r2, [r3, #24]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f042 0204 	orr.w	r2, r2, #4
 8002a30:	619a      	str	r2, [r3, #24]
 8002a32:	e02c      	b.n	8002a8e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d028      	beq.n	8002a8e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d01c      	beq.n	8002a7e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	699a      	ldr	r2, [r3, #24]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002a52:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	691a      	ldr	r2, [r3, #16]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f042 0210 	orr.w	r2, r2, #16
 8002a62:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	2b03      	cmp	r3, #3
 8002a6a:	d110      	bne.n	8002a8e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	699a      	ldr	r2, [r3, #24]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f042 0220 	orr.w	r2, r2, #32
 8002a7a:	619a      	str	r2, [r3, #24]
 8002a7c:	e007      	b.n	8002a8e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	699a      	ldr	r2, [r3, #24]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f042 0220 	orr.w	r2, r2, #32
 8002a8c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	3b01      	subs	r3, #1
 8002a94:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	69db      	ldr	r3, [r3, #28]
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002a9e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002aa6:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002ab6:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002ab8:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ac2:	d115      	bne.n	8002af0 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002ad2:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002adc:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae4:	3b01      	subs	r3, #1
 8002ae6:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002aec:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002aee:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	430a      	orrs	r2, r1
 8002b02:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f000 f814 	bl	8002b34 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40006400 	.word	0x40006400
 8002b30:	40006500 	.word	0x40006500

08002b34 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b085      	sub	sp, #20
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002b3c:	4b27      	ldr	r3, [pc, #156]	; (8002bdc <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8002b3e:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68ba      	ldr	r2, [r7, #8]
 8002b44:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b4e:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b56:	041a      	lsls	r2, r3, #16
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b74:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b7c:	061a      	lsls	r2, r3, #24
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	430a      	orrs	r2, r1
 8002b84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	60fb      	str	r3, [r7, #12]
 8002bb4:	e005      	b.n	8002bc2 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	3304      	adds	r3, #4
 8002bc0:	60fb      	str	r3, [r7, #12]
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d3f3      	bcc.n	8002bb6 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8002bce:	bf00      	nop
 8002bd0:	bf00      	nop
 8002bd2:	3714      	adds	r7, #20
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	4000a400 	.word	0x4000a400

08002be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b087      	sub	sp, #28
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002bea:	2300      	movs	r3, #0
 8002bec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002bee:	e15a      	b.n	8002ea6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	2101      	movs	r1, #1
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	f000 814c 	beq.w	8002ea0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d00b      	beq.n	8002c28 <HAL_GPIO_Init+0x48>
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d007      	beq.n	8002c28 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c1c:	2b11      	cmp	r3, #17
 8002c1e:	d003      	beq.n	8002c28 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	2b12      	cmp	r3, #18
 8002c26:	d130      	bne.n	8002c8a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	005b      	lsls	r3, r3, #1
 8002c32:	2203      	movs	r2, #3
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	68da      	ldr	r2, [r3, #12]
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	693a      	ldr	r2, [r7, #16]
 8002c56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c5e:	2201      	movs	r2, #1
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	fa02 f303 	lsl.w	r3, r2, r3
 8002c66:	43db      	mvns	r3, r3
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	091b      	lsrs	r3, r3, #4
 8002c74:	f003 0201 	and.w	r2, r3, #1
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7e:	693a      	ldr	r2, [r7, #16]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	2203      	movs	r2, #3
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	689a      	ldr	r2, [r3, #8]
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d003      	beq.n	8002cca <HAL_GPIO_Init+0xea>
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	2b12      	cmp	r3, #18
 8002cc8:	d123      	bne.n	8002d12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	08da      	lsrs	r2, r3, #3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	3208      	adds	r2, #8
 8002cd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	f003 0307 	and.w	r3, r3, #7
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	220f      	movs	r2, #15
 8002ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	693a      	ldr	r2, [r7, #16]
 8002cea:	4013      	ands	r3, r2
 8002cec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	691a      	ldr	r2, [r3, #16]
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	f003 0307 	and.w	r3, r3, #7
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	08da      	lsrs	r2, r3, #3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3208      	adds	r2, #8
 8002d0c:	6939      	ldr	r1, [r7, #16]
 8002d0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	2203      	movs	r2, #3
 8002d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d22:	43db      	mvns	r3, r3
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	4013      	ands	r3, r2
 8002d28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f003 0203 	and.w	r2, r3, #3
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3a:	693a      	ldr	r2, [r7, #16]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	f000 80a6 	beq.w	8002ea0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d54:	4b5b      	ldr	r3, [pc, #364]	; (8002ec4 <HAL_GPIO_Init+0x2e4>)
 8002d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d58:	4a5a      	ldr	r2, [pc, #360]	; (8002ec4 <HAL_GPIO_Init+0x2e4>)
 8002d5a:	f043 0301 	orr.w	r3, r3, #1
 8002d5e:	6613      	str	r3, [r2, #96]	; 0x60
 8002d60:	4b58      	ldr	r3, [pc, #352]	; (8002ec4 <HAL_GPIO_Init+0x2e4>)
 8002d62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d64:	f003 0301 	and.w	r3, r3, #1
 8002d68:	60bb      	str	r3, [r7, #8]
 8002d6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d6c:	4a56      	ldr	r2, [pc, #344]	; (8002ec8 <HAL_GPIO_Init+0x2e8>)
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	089b      	lsrs	r3, r3, #2
 8002d72:	3302      	adds	r3, #2
 8002d74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	f003 0303 	and.w	r3, r3, #3
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	220f      	movs	r2, #15
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	43db      	mvns	r3, r3
 8002d8a:	693a      	ldr	r2, [r7, #16]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002d96:	d01f      	beq.n	8002dd8 <HAL_GPIO_Init+0x1f8>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a4c      	ldr	r2, [pc, #304]	; (8002ecc <HAL_GPIO_Init+0x2ec>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d019      	beq.n	8002dd4 <HAL_GPIO_Init+0x1f4>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4a4b      	ldr	r2, [pc, #300]	; (8002ed0 <HAL_GPIO_Init+0x2f0>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d013      	beq.n	8002dd0 <HAL_GPIO_Init+0x1f0>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4a4a      	ldr	r2, [pc, #296]	; (8002ed4 <HAL_GPIO_Init+0x2f4>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d00d      	beq.n	8002dcc <HAL_GPIO_Init+0x1ec>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	4a49      	ldr	r2, [pc, #292]	; (8002ed8 <HAL_GPIO_Init+0x2f8>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d007      	beq.n	8002dc8 <HAL_GPIO_Init+0x1e8>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4a48      	ldr	r2, [pc, #288]	; (8002edc <HAL_GPIO_Init+0x2fc>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d101      	bne.n	8002dc4 <HAL_GPIO_Init+0x1e4>
 8002dc0:	2305      	movs	r3, #5
 8002dc2:	e00a      	b.n	8002dda <HAL_GPIO_Init+0x1fa>
 8002dc4:	2306      	movs	r3, #6
 8002dc6:	e008      	b.n	8002dda <HAL_GPIO_Init+0x1fa>
 8002dc8:	2304      	movs	r3, #4
 8002dca:	e006      	b.n	8002dda <HAL_GPIO_Init+0x1fa>
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e004      	b.n	8002dda <HAL_GPIO_Init+0x1fa>
 8002dd0:	2302      	movs	r3, #2
 8002dd2:	e002      	b.n	8002dda <HAL_GPIO_Init+0x1fa>
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e000      	b.n	8002dda <HAL_GPIO_Init+0x1fa>
 8002dd8:	2300      	movs	r3, #0
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	f002 0203 	and.w	r2, r2, #3
 8002de0:	0092      	lsls	r2, r2, #2
 8002de2:	4093      	lsls	r3, r2
 8002de4:	693a      	ldr	r2, [r7, #16]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002dea:	4937      	ldr	r1, [pc, #220]	; (8002ec8 <HAL_GPIO_Init+0x2e8>)
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	089b      	lsrs	r3, r3, #2
 8002df0:	3302      	adds	r3, #2
 8002df2:	693a      	ldr	r2, [r7, #16]
 8002df4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002df8:	4b39      	ldr	r3, [pc, #228]	; (8002ee0 <HAL_GPIO_Init+0x300>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	43db      	mvns	r3, r3
 8002e02:	693a      	ldr	r2, [r7, #16]
 8002e04:	4013      	ands	r3, r2
 8002e06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d003      	beq.n	8002e1c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002e14:	693a      	ldr	r2, [r7, #16]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e1c:	4a30      	ldr	r2, [pc, #192]	; (8002ee0 <HAL_GPIO_Init+0x300>)
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002e22:	4b2f      	ldr	r3, [pc, #188]	; (8002ee0 <HAL_GPIO_Init+0x300>)
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	693a      	ldr	r2, [r7, #16]
 8002e2e:	4013      	ands	r3, r2
 8002e30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d003      	beq.n	8002e46 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002e3e:	693a      	ldr	r2, [r7, #16]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e46:	4a26      	ldr	r2, [pc, #152]	; (8002ee0 <HAL_GPIO_Init+0x300>)
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e4c:	4b24      	ldr	r3, [pc, #144]	; (8002ee0 <HAL_GPIO_Init+0x300>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	43db      	mvns	r3, r3
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d003      	beq.n	8002e70 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e70:	4a1b      	ldr	r2, [pc, #108]	; (8002ee0 <HAL_GPIO_Init+0x300>)
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e76:	4b1a      	ldr	r3, [pc, #104]	; (8002ee0 <HAL_GPIO_Init+0x300>)
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	43db      	mvns	r3, r3
 8002e80:	693a      	ldr	r2, [r7, #16]
 8002e82:	4013      	ands	r3, r2
 8002e84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d003      	beq.n	8002e9a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002e92:	693a      	ldr	r2, [r7, #16]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e9a:	4a11      	ldr	r2, [pc, #68]	; (8002ee0 <HAL_GPIO_Init+0x300>)
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	fa22 f303 	lsr.w	r3, r2, r3
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f47f ae9d 	bne.w	8002bf0 <HAL_GPIO_Init+0x10>
  }
}
 8002eb6:	bf00      	nop
 8002eb8:	bf00      	nop
 8002eba:	371c      	adds	r7, #28
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr
 8002ec4:	40021000 	.word	0x40021000
 8002ec8:	40010000 	.word	0x40010000
 8002ecc:	48000400 	.word	0x48000400
 8002ed0:	48000800 	.word	0x48000800
 8002ed4:	48000c00 	.word	0x48000c00
 8002ed8:	48001000 	.word	0x48001000
 8002edc:	48001400 	.word	0x48001400
 8002ee0:	40010400 	.word	0x40010400

08002ee4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b085      	sub	sp, #20
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	460b      	mov	r3, r1
 8002eee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	691a      	ldr	r2, [r3, #16]
 8002ef4:	887b      	ldrh	r3, [r7, #2]
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d002      	beq.n	8002f02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002efc:	2301      	movs	r3, #1
 8002efe:	73fb      	strb	r3, [r7, #15]
 8002f00:	e001      	b.n	8002f06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f02:	2300      	movs	r3, #0
 8002f04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3714      	adds	r7, #20
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	807b      	strh	r3, [r7, #2]
 8002f20:	4613      	mov	r3, r2
 8002f22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f24:	787b      	ldrb	r3, [r7, #1]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f2a:	887a      	ldrh	r2, [r7, #2]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f30:	e002      	b.n	8002f38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f32:	887a      	ldrh	r2, [r7, #2]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	695b      	ldr	r3, [r3, #20]
 8002f54:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f56:	887a      	ldrh	r2, [r7, #2]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	041a      	lsls	r2, r3, #16
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	43d9      	mvns	r1, r3
 8002f62:	887b      	ldrh	r3, [r7, #2]
 8002f64:	400b      	ands	r3, r1
 8002f66:	431a      	orrs	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	619a      	str	r2, [r3, #24]
}
 8002f6c:	bf00      	nop
 8002f6e:	3714      	adds	r7, #20
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d141      	bne.n	800300a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f86:	4b4b      	ldr	r3, [pc, #300]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002f8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f92:	d131      	bne.n	8002ff8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f94:	4b47      	ldr	r3, [pc, #284]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f9a:	4a46      	ldr	r2, [pc, #280]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fa0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fa4:	4b43      	ldr	r3, [pc, #268]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002fac:	4a41      	ldr	r2, [pc, #260]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fb2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fb4:	4b40      	ldr	r3, [pc, #256]	; (80030b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2232      	movs	r2, #50	; 0x32
 8002fba:	fb02 f303 	mul.w	r3, r2, r3
 8002fbe:	4a3f      	ldr	r2, [pc, #252]	; (80030bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc4:	0c9b      	lsrs	r3, r3, #18
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fca:	e002      	b.n	8002fd2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fd2:	4b38      	ldr	r3, [pc, #224]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fde:	d102      	bne.n	8002fe6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1f2      	bne.n	8002fcc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fe6:	4b33      	ldr	r3, [pc, #204]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ff2:	d158      	bne.n	80030a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e057      	b.n	80030a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ff8:	4b2e      	ldr	r3, [pc, #184]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ffa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ffe:	4a2d      	ldr	r2, [pc, #180]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003000:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003004:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003008:	e04d      	b.n	80030a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003010:	d141      	bne.n	8003096 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003012:	4b28      	ldr	r3, [pc, #160]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800301a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800301e:	d131      	bne.n	8003084 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003020:	4b24      	ldr	r3, [pc, #144]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003022:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003026:	4a23      	ldr	r2, [pc, #140]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003028:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800302c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003030:	4b20      	ldr	r3, [pc, #128]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003038:	4a1e      	ldr	r2, [pc, #120]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800303a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800303e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003040:	4b1d      	ldr	r3, [pc, #116]	; (80030b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2232      	movs	r2, #50	; 0x32
 8003046:	fb02 f303 	mul.w	r3, r2, r3
 800304a:	4a1c      	ldr	r2, [pc, #112]	; (80030bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800304c:	fba2 2303 	umull	r2, r3, r2, r3
 8003050:	0c9b      	lsrs	r3, r3, #18
 8003052:	3301      	adds	r3, #1
 8003054:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003056:	e002      	b.n	800305e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	3b01      	subs	r3, #1
 800305c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800305e:	4b15      	ldr	r3, [pc, #84]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003066:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800306a:	d102      	bne.n	8003072 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1f2      	bne.n	8003058 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003072:	4b10      	ldr	r3, [pc, #64]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800307a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800307e:	d112      	bne.n	80030a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e011      	b.n	80030a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003084:	4b0b      	ldr	r3, [pc, #44]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003086:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800308a:	4a0a      	ldr	r2, [pc, #40]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800308c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003090:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003094:	e007      	b.n	80030a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003096:	4b07      	ldr	r3, [pc, #28]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800309e:	4a05      	ldr	r2, [pc, #20]	; (80030b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030a4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3714      	adds	r7, #20
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	40007000 	.word	0x40007000
 80030b8:	20000000 	.word	0x20000000
 80030bc:	431bde83 	.word	0x431bde83

080030c0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80030c4:	4b05      	ldr	r3, [pc, #20]	; (80030dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	4a04      	ldr	r2, [pc, #16]	; (80030dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80030ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030ce:	6093      	str	r3, [r2, #8]
}
 80030d0:	bf00      	nop
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	40007000 	.word	0x40007000

080030e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b088      	sub	sp, #32
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d101      	bne.n	80030f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e308      	b.n	8003704 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d075      	beq.n	80031ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030fe:	4ba3      	ldr	r3, [pc, #652]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 030c 	and.w	r3, r3, #12
 8003106:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003108:	4ba0      	ldr	r3, [pc, #640]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	f003 0303 	and.w	r3, r3, #3
 8003110:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	2b0c      	cmp	r3, #12
 8003116:	d102      	bne.n	800311e <HAL_RCC_OscConfig+0x3e>
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	2b03      	cmp	r3, #3
 800311c:	d002      	beq.n	8003124 <HAL_RCC_OscConfig+0x44>
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	2b08      	cmp	r3, #8
 8003122:	d10b      	bne.n	800313c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003124:	4b99      	ldr	r3, [pc, #612]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d05b      	beq.n	80031e8 <HAL_RCC_OscConfig+0x108>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d157      	bne.n	80031e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e2e3      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003144:	d106      	bne.n	8003154 <HAL_RCC_OscConfig+0x74>
 8003146:	4b91      	ldr	r3, [pc, #580]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a90      	ldr	r2, [pc, #576]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 800314c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003150:	6013      	str	r3, [r2, #0]
 8003152:	e01d      	b.n	8003190 <HAL_RCC_OscConfig+0xb0>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800315c:	d10c      	bne.n	8003178 <HAL_RCC_OscConfig+0x98>
 800315e:	4b8b      	ldr	r3, [pc, #556]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a8a      	ldr	r2, [pc, #552]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003164:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003168:	6013      	str	r3, [r2, #0]
 800316a:	4b88      	ldr	r3, [pc, #544]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a87      	ldr	r2, [pc, #540]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003170:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003174:	6013      	str	r3, [r2, #0]
 8003176:	e00b      	b.n	8003190 <HAL_RCC_OscConfig+0xb0>
 8003178:	4b84      	ldr	r3, [pc, #528]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a83      	ldr	r2, [pc, #524]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 800317e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003182:	6013      	str	r3, [r2, #0]
 8003184:	4b81      	ldr	r3, [pc, #516]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a80      	ldr	r2, [pc, #512]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 800318a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800318e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d013      	beq.n	80031c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003198:	f7ff fa56 	bl	8002648 <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a0:	f7ff fa52 	bl	8002648 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b64      	cmp	r3, #100	; 0x64
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e2a8      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031b2:	4b76      	ldr	r3, [pc, #472]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d0f0      	beq.n	80031a0 <HAL_RCC_OscConfig+0xc0>
 80031be:	e014      	b.n	80031ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c0:	f7ff fa42 	bl	8002648 <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031c8:	f7ff fa3e 	bl	8002648 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b64      	cmp	r3, #100	; 0x64
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e294      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031da:	4b6c      	ldr	r3, [pc, #432]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1f0      	bne.n	80031c8 <HAL_RCC_OscConfig+0xe8>
 80031e6:	e000      	b.n	80031ea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d075      	beq.n	80032e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031f6:	4b65      	ldr	r3, [pc, #404]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f003 030c 	and.w	r3, r3, #12
 80031fe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003200:	4b62      	ldr	r3, [pc, #392]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	f003 0303 	and.w	r3, r3, #3
 8003208:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800320a:	69bb      	ldr	r3, [r7, #24]
 800320c:	2b0c      	cmp	r3, #12
 800320e:	d102      	bne.n	8003216 <HAL_RCC_OscConfig+0x136>
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	2b02      	cmp	r3, #2
 8003214:	d002      	beq.n	800321c <HAL_RCC_OscConfig+0x13c>
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	2b04      	cmp	r3, #4
 800321a:	d11f      	bne.n	800325c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800321c:	4b5b      	ldr	r3, [pc, #364]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003224:	2b00      	cmp	r3, #0
 8003226:	d005      	beq.n	8003234 <HAL_RCC_OscConfig+0x154>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d101      	bne.n	8003234 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e267      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003234:	4b55      	ldr	r3, [pc, #340]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	061b      	lsls	r3, r3, #24
 8003242:	4952      	ldr	r1, [pc, #328]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003244:	4313      	orrs	r3, r2
 8003246:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003248:	4b51      	ldr	r3, [pc, #324]	; (8003390 <HAL_RCC_OscConfig+0x2b0>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff f9af 	bl	80025b0 <HAL_InitTick>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d043      	beq.n	80032e0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e253      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d023      	beq.n	80032ac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003264:	4b49      	ldr	r3, [pc, #292]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a48      	ldr	r2, [pc, #288]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 800326a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800326e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003270:	f7ff f9ea 	bl	8002648 <HAL_GetTick>
 8003274:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003276:	e008      	b.n	800328a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003278:	f7ff f9e6 	bl	8002648 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	2b02      	cmp	r3, #2
 8003284:	d901      	bls.n	800328a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	e23c      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800328a:	4b40      	ldr	r3, [pc, #256]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003292:	2b00      	cmp	r3, #0
 8003294:	d0f0      	beq.n	8003278 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003296:	4b3d      	ldr	r3, [pc, #244]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	061b      	lsls	r3, r3, #24
 80032a4:	4939      	ldr	r1, [pc, #228]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	604b      	str	r3, [r1, #4]
 80032aa:	e01a      	b.n	80032e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032ac:	4b37      	ldr	r3, [pc, #220]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a36      	ldr	r2, [pc, #216]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 80032b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b8:	f7ff f9c6 	bl	8002648 <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032be:	e008      	b.n	80032d2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032c0:	f7ff f9c2 	bl	8002648 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e218      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032d2:	4b2e      	ldr	r3, [pc, #184]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1f0      	bne.n	80032c0 <HAL_RCC_OscConfig+0x1e0>
 80032de:	e000      	b.n	80032e2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0308 	and.w	r3, r3, #8
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d03c      	beq.n	8003368 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	695b      	ldr	r3, [r3, #20]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d01c      	beq.n	8003330 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032f6:	4b25      	ldr	r3, [pc, #148]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 80032f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032fc:	4a23      	ldr	r2, [pc, #140]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 80032fe:	f043 0301 	orr.w	r3, r3, #1
 8003302:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003306:	f7ff f99f 	bl	8002648 <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800330e:	f7ff f99b 	bl	8002648 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e1f1      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003320:	4b1a      	ldr	r3, [pc, #104]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003322:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d0ef      	beq.n	800330e <HAL_RCC_OscConfig+0x22e>
 800332e:	e01b      	b.n	8003368 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003330:	4b16      	ldr	r3, [pc, #88]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003332:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003336:	4a15      	ldr	r2, [pc, #84]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 8003338:	f023 0301 	bic.w	r3, r3, #1
 800333c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003340:	f7ff f982 	bl	8002648 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003348:	f7ff f97e 	bl	8002648 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e1d4      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800335a:	4b0c      	ldr	r3, [pc, #48]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 800335c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d1ef      	bne.n	8003348 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0304 	and.w	r3, r3, #4
 8003370:	2b00      	cmp	r3, #0
 8003372:	f000 80ab 	beq.w	80034cc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003376:	2300      	movs	r3, #0
 8003378:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800337a:	4b04      	ldr	r3, [pc, #16]	; (800338c <HAL_RCC_OscConfig+0x2ac>)
 800337c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800337e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d106      	bne.n	8003394 <HAL_RCC_OscConfig+0x2b4>
 8003386:	2301      	movs	r3, #1
 8003388:	e005      	b.n	8003396 <HAL_RCC_OscConfig+0x2b6>
 800338a:	bf00      	nop
 800338c:	40021000 	.word	0x40021000
 8003390:	20000004 	.word	0x20000004
 8003394:	2300      	movs	r3, #0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00d      	beq.n	80033b6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800339a:	4baf      	ldr	r3, [pc, #700]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 800339c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800339e:	4aae      	ldr	r2, [pc, #696]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80033a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033a4:	6593      	str	r3, [r2, #88]	; 0x58
 80033a6:	4bac      	ldr	r3, [pc, #688]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80033a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ae:	60fb      	str	r3, [r7, #12]
 80033b0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80033b2:	2301      	movs	r3, #1
 80033b4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033b6:	4ba9      	ldr	r3, [pc, #676]	; (800365c <HAL_RCC_OscConfig+0x57c>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d118      	bne.n	80033f4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033c2:	4ba6      	ldr	r3, [pc, #664]	; (800365c <HAL_RCC_OscConfig+0x57c>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4aa5      	ldr	r2, [pc, #660]	; (800365c <HAL_RCC_OscConfig+0x57c>)
 80033c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033ce:	f7ff f93b 	bl	8002648 <HAL_GetTick>
 80033d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033d4:	e008      	b.n	80033e8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033d6:	f7ff f937 	bl	8002648 <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d901      	bls.n	80033e8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e18d      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033e8:	4b9c      	ldr	r3, [pc, #624]	; (800365c <HAL_RCC_OscConfig+0x57c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d0f0      	beq.n	80033d6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d108      	bne.n	800340e <HAL_RCC_OscConfig+0x32e>
 80033fc:	4b96      	ldr	r3, [pc, #600]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80033fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003402:	4a95      	ldr	r2, [pc, #596]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 8003404:	f043 0301 	orr.w	r3, r3, #1
 8003408:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800340c:	e024      	b.n	8003458 <HAL_RCC_OscConfig+0x378>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	2b05      	cmp	r3, #5
 8003414:	d110      	bne.n	8003438 <HAL_RCC_OscConfig+0x358>
 8003416:	4b90      	ldr	r3, [pc, #576]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 8003418:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800341c:	4a8e      	ldr	r2, [pc, #568]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 800341e:	f043 0304 	orr.w	r3, r3, #4
 8003422:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003426:	4b8c      	ldr	r3, [pc, #560]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 8003428:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800342c:	4a8a      	ldr	r2, [pc, #552]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 800342e:	f043 0301 	orr.w	r3, r3, #1
 8003432:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003436:	e00f      	b.n	8003458 <HAL_RCC_OscConfig+0x378>
 8003438:	4b87      	ldr	r3, [pc, #540]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 800343a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800343e:	4a86      	ldr	r2, [pc, #536]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 8003440:	f023 0301 	bic.w	r3, r3, #1
 8003444:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003448:	4b83      	ldr	r3, [pc, #524]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 800344a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800344e:	4a82      	ldr	r2, [pc, #520]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 8003450:	f023 0304 	bic.w	r3, r3, #4
 8003454:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d016      	beq.n	800348e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003460:	f7ff f8f2 	bl	8002648 <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003466:	e00a      	b.n	800347e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003468:	f7ff f8ee 	bl	8002648 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	f241 3288 	movw	r2, #5000	; 0x1388
 8003476:	4293      	cmp	r3, r2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e142      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800347e:	4b76      	ldr	r3, [pc, #472]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 8003480:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d0ed      	beq.n	8003468 <HAL_RCC_OscConfig+0x388>
 800348c:	e015      	b.n	80034ba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800348e:	f7ff f8db 	bl	8002648 <HAL_GetTick>
 8003492:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003494:	e00a      	b.n	80034ac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003496:	f7ff f8d7 	bl	8002648 <HAL_GetTick>
 800349a:	4602      	mov	r2, r0
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d901      	bls.n	80034ac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e12b      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034ac:	4b6a      	ldr	r3, [pc, #424]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80034ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1ed      	bne.n	8003496 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034ba:	7ffb      	ldrb	r3, [r7, #31]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d105      	bne.n	80034cc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034c0:	4b65      	ldr	r3, [pc, #404]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80034c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c4:	4a64      	ldr	r2, [pc, #400]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80034c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034ca:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0320 	and.w	r3, r3, #32
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d03c      	beq.n	8003552 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d01c      	beq.n	800351a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80034e0:	4b5d      	ldr	r3, [pc, #372]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80034e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034e6:	4a5c      	ldr	r2, [pc, #368]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80034e8:	f043 0301 	orr.w	r3, r3, #1
 80034ec:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f0:	f7ff f8aa 	bl	8002648 <HAL_GetTick>
 80034f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80034f6:	e008      	b.n	800350a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80034f8:	f7ff f8a6 	bl	8002648 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d901      	bls.n	800350a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e0fc      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800350a:	4b53      	ldr	r3, [pc, #332]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 800350c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0ef      	beq.n	80034f8 <HAL_RCC_OscConfig+0x418>
 8003518:	e01b      	b.n	8003552 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800351a:	4b4f      	ldr	r3, [pc, #316]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 800351c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003520:	4a4d      	ldr	r2, [pc, #308]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 8003522:	f023 0301 	bic.w	r3, r3, #1
 8003526:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800352a:	f7ff f88d 	bl	8002648 <HAL_GetTick>
 800352e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003530:	e008      	b.n	8003544 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003532:	f7ff f889 	bl	8002648 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d901      	bls.n	8003544 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e0df      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003544:	4b44      	ldr	r3, [pc, #272]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 8003546:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1ef      	bne.n	8003532 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	69db      	ldr	r3, [r3, #28]
 8003556:	2b00      	cmp	r3, #0
 8003558:	f000 80d3 	beq.w	8003702 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800355c:	4b3e      	ldr	r3, [pc, #248]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f003 030c 	and.w	r3, r3, #12
 8003564:	2b0c      	cmp	r3, #12
 8003566:	f000 808d 	beq.w	8003684 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	69db      	ldr	r3, [r3, #28]
 800356e:	2b02      	cmp	r3, #2
 8003570:	d15a      	bne.n	8003628 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003572:	4b39      	ldr	r3, [pc, #228]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a38      	ldr	r2, [pc, #224]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 8003578:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800357c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800357e:	f7ff f863 	bl	8002648 <HAL_GetTick>
 8003582:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003584:	e008      	b.n	8003598 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003586:	f7ff f85f 	bl	8002648 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d901      	bls.n	8003598 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e0b5      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003598:	4b2f      	ldr	r3, [pc, #188]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d1f0      	bne.n	8003586 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035a4:	4b2c      	ldr	r3, [pc, #176]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80035a6:	68da      	ldr	r2, [r3, #12]
 80035a8:	4b2d      	ldr	r3, [pc, #180]	; (8003660 <HAL_RCC_OscConfig+0x580>)
 80035aa:	4013      	ands	r3, r2
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	6a11      	ldr	r1, [r2, #32]
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80035b4:	3a01      	subs	r2, #1
 80035b6:	0112      	lsls	r2, r2, #4
 80035b8:	4311      	orrs	r1, r2
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80035be:	0212      	lsls	r2, r2, #8
 80035c0:	4311      	orrs	r1, r2
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80035c6:	0852      	lsrs	r2, r2, #1
 80035c8:	3a01      	subs	r2, #1
 80035ca:	0552      	lsls	r2, r2, #21
 80035cc:	4311      	orrs	r1, r2
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035d2:	0852      	lsrs	r2, r2, #1
 80035d4:	3a01      	subs	r2, #1
 80035d6:	0652      	lsls	r2, r2, #25
 80035d8:	4311      	orrs	r1, r2
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80035de:	06d2      	lsls	r2, r2, #27
 80035e0:	430a      	orrs	r2, r1
 80035e2:	491d      	ldr	r1, [pc, #116]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035e8:	4b1b      	ldr	r3, [pc, #108]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a1a      	ldr	r2, [pc, #104]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80035ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035f2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035f4:	4b18      	ldr	r3, [pc, #96]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	4a17      	ldr	r2, [pc, #92]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 80035fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035fe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003600:	f7ff f822 	bl	8002648 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003608:	f7ff f81e 	bl	8002648 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b02      	cmp	r3, #2
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e074      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800361a:	4b0f      	ldr	r3, [pc, #60]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0f0      	beq.n	8003608 <HAL_RCC_OscConfig+0x528>
 8003626:	e06c      	b.n	8003702 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003628:	4b0b      	ldr	r3, [pc, #44]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a0a      	ldr	r2, [pc, #40]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 800362e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003632:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003634:	4b08      	ldr	r3, [pc, #32]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	4a07      	ldr	r2, [pc, #28]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 800363a:	f023 0303 	bic.w	r3, r3, #3
 800363e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003640:	4b05      	ldr	r3, [pc, #20]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	4a04      	ldr	r2, [pc, #16]	; (8003658 <HAL_RCC_OscConfig+0x578>)
 8003646:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800364a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800364e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003650:	f7fe fffa 	bl	8002648 <HAL_GetTick>
 8003654:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003656:	e00e      	b.n	8003676 <HAL_RCC_OscConfig+0x596>
 8003658:	40021000 	.word	0x40021000
 800365c:	40007000 	.word	0x40007000
 8003660:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003664:	f7fe fff0 	bl	8002648 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e046      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003676:	4b25      	ldr	r3, [pc, #148]	; (800370c <HAL_RCC_OscConfig+0x62c>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d1f0      	bne.n	8003664 <HAL_RCC_OscConfig+0x584>
 8003682:	e03e      	b.n	8003702 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	69db      	ldr	r3, [r3, #28]
 8003688:	2b01      	cmp	r3, #1
 800368a:	d101      	bne.n	8003690 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e039      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003690:	4b1e      	ldr	r3, [pc, #120]	; (800370c <HAL_RCC_OscConfig+0x62c>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	f003 0203 	and.w	r2, r3, #3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6a1b      	ldr	r3, [r3, #32]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d12c      	bne.n	80036fe <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ae:	3b01      	subs	r3, #1
 80036b0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d123      	bne.n	80036fe <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036c0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d11b      	bne.n	80036fe <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d113      	bne.n	80036fe <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e0:	085b      	lsrs	r3, r3, #1
 80036e2:	3b01      	subs	r3, #1
 80036e4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d109      	bne.n	80036fe <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036f4:	085b      	lsrs	r3, r3, #1
 80036f6:	3b01      	subs	r3, #1
 80036f8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d001      	beq.n	8003702 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e000      	b.n	8003704 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3720      	adds	r7, #32
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	40021000 	.word	0x40021000

08003710 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800371a:	2300      	movs	r3, #0
 800371c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d101      	bne.n	8003728 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e11e      	b.n	8003966 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003728:	4b91      	ldr	r3, [pc, #580]	; (8003970 <HAL_RCC_ClockConfig+0x260>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 030f 	and.w	r3, r3, #15
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	429a      	cmp	r2, r3
 8003734:	d910      	bls.n	8003758 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003736:	4b8e      	ldr	r3, [pc, #568]	; (8003970 <HAL_RCC_ClockConfig+0x260>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f023 020f 	bic.w	r2, r3, #15
 800373e:	498c      	ldr	r1, [pc, #560]	; (8003970 <HAL_RCC_ClockConfig+0x260>)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	4313      	orrs	r3, r2
 8003744:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003746:	4b8a      	ldr	r3, [pc, #552]	; (8003970 <HAL_RCC_ClockConfig+0x260>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 030f 	and.w	r3, r3, #15
 800374e:	683a      	ldr	r2, [r7, #0]
 8003750:	429a      	cmp	r2, r3
 8003752:	d001      	beq.n	8003758 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e106      	b.n	8003966 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	2b00      	cmp	r3, #0
 8003762:	d073      	beq.n	800384c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b03      	cmp	r3, #3
 800376a:	d129      	bne.n	80037c0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800376c:	4b81      	ldr	r3, [pc, #516]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d101      	bne.n	800377c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e0f4      	b.n	8003966 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800377c:	f000 f966 	bl	8003a4c <RCC_GetSysClockFreqFromPLLSource>
 8003780:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	4a7c      	ldr	r2, [pc, #496]	; (8003978 <HAL_RCC_ClockConfig+0x268>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d93f      	bls.n	800380a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800378a:	4b7a      	ldr	r3, [pc, #488]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d009      	beq.n	80037aa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d033      	beq.n	800380a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d12f      	bne.n	800380a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80037aa:	4b72      	ldr	r3, [pc, #456]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037b2:	4a70      	ldr	r2, [pc, #448]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 80037b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037b8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80037ba:	2380      	movs	r3, #128	; 0x80
 80037bc:	617b      	str	r3, [r7, #20]
 80037be:	e024      	b.n	800380a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d107      	bne.n	80037d8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037c8:	4b6a      	ldr	r3, [pc, #424]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d109      	bne.n	80037e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e0c6      	b.n	8003966 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037d8:	4b66      	ldr	r3, [pc, #408]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e0be      	b.n	8003966 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80037e8:	f000 f8ce 	bl	8003988 <HAL_RCC_GetSysClockFreq>
 80037ec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	4a61      	ldr	r2, [pc, #388]	; (8003978 <HAL_RCC_ClockConfig+0x268>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d909      	bls.n	800380a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80037f6:	4b5f      	ldr	r3, [pc, #380]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037fe:	4a5d      	ldr	r2, [pc, #372]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 8003800:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003804:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003806:	2380      	movs	r3, #128	; 0x80
 8003808:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800380a:	4b5a      	ldr	r3, [pc, #360]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f023 0203 	bic.w	r2, r3, #3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	4957      	ldr	r1, [pc, #348]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 8003818:	4313      	orrs	r3, r2
 800381a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800381c:	f7fe ff14 	bl	8002648 <HAL_GetTick>
 8003820:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003822:	e00a      	b.n	800383a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003824:	f7fe ff10 	bl	8002648 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003832:	4293      	cmp	r3, r2
 8003834:	d901      	bls.n	800383a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e095      	b.n	8003966 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800383a:	4b4e      	ldr	r3, [pc, #312]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f003 020c 	and.w	r2, r3, #12
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	429a      	cmp	r2, r3
 800384a:	d1eb      	bne.n	8003824 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0302 	and.w	r3, r3, #2
 8003854:	2b00      	cmp	r3, #0
 8003856:	d023      	beq.n	80038a0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0304 	and.w	r3, r3, #4
 8003860:	2b00      	cmp	r3, #0
 8003862:	d005      	beq.n	8003870 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003864:	4b43      	ldr	r3, [pc, #268]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	4a42      	ldr	r2, [pc, #264]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 800386a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800386e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0308 	and.w	r3, r3, #8
 8003878:	2b00      	cmp	r3, #0
 800387a:	d007      	beq.n	800388c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800387c:	4b3d      	ldr	r3, [pc, #244]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003884:	4a3b      	ldr	r2, [pc, #236]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 8003886:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800388a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800388c:	4b39      	ldr	r3, [pc, #228]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	4936      	ldr	r1, [pc, #216]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 800389a:	4313      	orrs	r3, r2
 800389c:	608b      	str	r3, [r1, #8]
 800389e:	e008      	b.n	80038b2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	2b80      	cmp	r3, #128	; 0x80
 80038a4:	d105      	bne.n	80038b2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80038a6:	4b33      	ldr	r3, [pc, #204]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	4a32      	ldr	r2, [pc, #200]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 80038ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038b0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038b2:	4b2f      	ldr	r3, [pc, #188]	; (8003970 <HAL_RCC_ClockConfig+0x260>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 030f 	and.w	r3, r3, #15
 80038ba:	683a      	ldr	r2, [r7, #0]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d21d      	bcs.n	80038fc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038c0:	4b2b      	ldr	r3, [pc, #172]	; (8003970 <HAL_RCC_ClockConfig+0x260>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f023 020f 	bic.w	r2, r3, #15
 80038c8:	4929      	ldr	r1, [pc, #164]	; (8003970 <HAL_RCC_ClockConfig+0x260>)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80038d0:	f7fe feba 	bl	8002648 <HAL_GetTick>
 80038d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038d6:	e00a      	b.n	80038ee <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038d8:	f7fe feb6 	bl	8002648 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d901      	bls.n	80038ee <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e03b      	b.n	8003966 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ee:	4b20      	ldr	r3, [pc, #128]	; (8003970 <HAL_RCC_ClockConfig+0x260>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 030f 	and.w	r3, r3, #15
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d1ed      	bne.n	80038d8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0304 	and.w	r3, r3, #4
 8003904:	2b00      	cmp	r3, #0
 8003906:	d008      	beq.n	800391a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003908:	4b1a      	ldr	r3, [pc, #104]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	4917      	ldr	r1, [pc, #92]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 8003916:	4313      	orrs	r3, r2
 8003918:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0308 	and.w	r3, r3, #8
 8003922:	2b00      	cmp	r3, #0
 8003924:	d009      	beq.n	800393a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003926:	4b13      	ldr	r3, [pc, #76]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	00db      	lsls	r3, r3, #3
 8003934:	490f      	ldr	r1, [pc, #60]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 8003936:	4313      	orrs	r3, r2
 8003938:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800393a:	f000 f825 	bl	8003988 <HAL_RCC_GetSysClockFreq>
 800393e:	4602      	mov	r2, r0
 8003940:	4b0c      	ldr	r3, [pc, #48]	; (8003974 <HAL_RCC_ClockConfig+0x264>)
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	091b      	lsrs	r3, r3, #4
 8003946:	f003 030f 	and.w	r3, r3, #15
 800394a:	490c      	ldr	r1, [pc, #48]	; (800397c <HAL_RCC_ClockConfig+0x26c>)
 800394c:	5ccb      	ldrb	r3, [r1, r3]
 800394e:	f003 031f 	and.w	r3, r3, #31
 8003952:	fa22 f303 	lsr.w	r3, r2, r3
 8003956:	4a0a      	ldr	r2, [pc, #40]	; (8003980 <HAL_RCC_ClockConfig+0x270>)
 8003958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800395a:	4b0a      	ldr	r3, [pc, #40]	; (8003984 <HAL_RCC_ClockConfig+0x274>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4618      	mov	r0, r3
 8003960:	f7fe fe26 	bl	80025b0 <HAL_InitTick>
 8003964:	4603      	mov	r3, r0
}
 8003966:	4618      	mov	r0, r3
 8003968:	3718      	adds	r7, #24
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	40022000 	.word	0x40022000
 8003974:	40021000 	.word	0x40021000
 8003978:	04c4b400 	.word	0x04c4b400
 800397c:	080059b8 	.word	0x080059b8
 8003980:	20000000 	.word	0x20000000
 8003984:	20000004 	.word	0x20000004

08003988 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003988:	b480      	push	{r7}
 800398a:	b087      	sub	sp, #28
 800398c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800398e:	4b2c      	ldr	r3, [pc, #176]	; (8003a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	f003 030c 	and.w	r3, r3, #12
 8003996:	2b04      	cmp	r3, #4
 8003998:	d102      	bne.n	80039a0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800399a:	4b2a      	ldr	r3, [pc, #168]	; (8003a44 <HAL_RCC_GetSysClockFreq+0xbc>)
 800399c:	613b      	str	r3, [r7, #16]
 800399e:	e047      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80039a0:	4b27      	ldr	r3, [pc, #156]	; (8003a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f003 030c 	and.w	r3, r3, #12
 80039a8:	2b08      	cmp	r3, #8
 80039aa:	d102      	bne.n	80039b2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80039ac:	4b26      	ldr	r3, [pc, #152]	; (8003a48 <HAL_RCC_GetSysClockFreq+0xc0>)
 80039ae:	613b      	str	r3, [r7, #16]
 80039b0:	e03e      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80039b2:	4b23      	ldr	r3, [pc, #140]	; (8003a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 030c 	and.w	r3, r3, #12
 80039ba:	2b0c      	cmp	r3, #12
 80039bc:	d136      	bne.n	8003a2c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80039be:	4b20      	ldr	r3, [pc, #128]	; (8003a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	f003 0303 	and.w	r3, r3, #3
 80039c6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039c8:	4b1d      	ldr	r3, [pc, #116]	; (8003a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	091b      	lsrs	r3, r3, #4
 80039ce:	f003 030f 	and.w	r3, r3, #15
 80039d2:	3301      	adds	r3, #1
 80039d4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2b03      	cmp	r3, #3
 80039da:	d10c      	bne.n	80039f6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039dc:	4a1a      	ldr	r2, [pc, #104]	; (8003a48 <HAL_RCC_GetSysClockFreq+0xc0>)
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e4:	4a16      	ldr	r2, [pc, #88]	; (8003a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039e6:	68d2      	ldr	r2, [r2, #12]
 80039e8:	0a12      	lsrs	r2, r2, #8
 80039ea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80039ee:	fb02 f303 	mul.w	r3, r2, r3
 80039f2:	617b      	str	r3, [r7, #20]
      break;
 80039f4:	e00c      	b.n	8003a10 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039f6:	4a13      	ldr	r2, [pc, #76]	; (8003a44 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80039fe:	4a10      	ldr	r2, [pc, #64]	; (8003a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a00:	68d2      	ldr	r2, [r2, #12]
 8003a02:	0a12      	lsrs	r2, r2, #8
 8003a04:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a08:	fb02 f303 	mul.w	r3, r2, r3
 8003a0c:	617b      	str	r3, [r7, #20]
      break;
 8003a0e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a10:	4b0b      	ldr	r3, [pc, #44]	; (8003a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	0e5b      	lsrs	r3, r3, #25
 8003a16:	f003 0303 	and.w	r3, r3, #3
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003a20:	697a      	ldr	r2, [r7, #20]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a28:	613b      	str	r3, [r7, #16]
 8003a2a:	e001      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003a30:	693b      	ldr	r3, [r7, #16]
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	371c      	adds	r7, #28
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	40021000 	.word	0x40021000
 8003a44:	00f42400 	.word	0x00f42400
 8003a48:	01e84800 	.word	0x01e84800

08003a4c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b087      	sub	sp, #28
 8003a50:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a52:	4b1e      	ldr	r3, [pc, #120]	; (8003acc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	f003 0303 	and.w	r3, r3, #3
 8003a5a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a5c:	4b1b      	ldr	r3, [pc, #108]	; (8003acc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	091b      	lsrs	r3, r3, #4
 8003a62:	f003 030f 	and.w	r3, r3, #15
 8003a66:	3301      	adds	r3, #1
 8003a68:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	2b03      	cmp	r3, #3
 8003a6e:	d10c      	bne.n	8003a8a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a70:	4a17      	ldr	r2, [pc, #92]	; (8003ad0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a78:	4a14      	ldr	r2, [pc, #80]	; (8003acc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003a7a:	68d2      	ldr	r2, [r2, #12]
 8003a7c:	0a12      	lsrs	r2, r2, #8
 8003a7e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a82:	fb02 f303 	mul.w	r3, r2, r3
 8003a86:	617b      	str	r3, [r7, #20]
    break;
 8003a88:	e00c      	b.n	8003aa4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a8a:	4a12      	ldr	r2, [pc, #72]	; (8003ad4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a92:	4a0e      	ldr	r2, [pc, #56]	; (8003acc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003a94:	68d2      	ldr	r2, [r2, #12]
 8003a96:	0a12      	lsrs	r2, r2, #8
 8003a98:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a9c:	fb02 f303 	mul.w	r3, r2, r3
 8003aa0:	617b      	str	r3, [r7, #20]
    break;
 8003aa2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003aa4:	4b09      	ldr	r3, [pc, #36]	; (8003acc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	0e5b      	lsrs	r3, r3, #25
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	3301      	adds	r3, #1
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003ab4:	697a      	ldr	r2, [r7, #20]
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003abc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003abe:	687b      	ldr	r3, [r7, #4]
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	371c      	adds	r7, #28
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr
 8003acc:	40021000 	.word	0x40021000
 8003ad0:	01e84800 	.word	0x01e84800
 8003ad4:	00f42400 	.word	0x00f42400

08003ad8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f000 8098 	beq.w	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003af6:	2300      	movs	r3, #0
 8003af8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003afa:	4b43      	ldr	r3, [pc, #268]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d10d      	bne.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b06:	4b40      	ldr	r3, [pc, #256]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b0a:	4a3f      	ldr	r2, [pc, #252]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b10:	6593      	str	r3, [r2, #88]	; 0x58
 8003b12:	4b3d      	ldr	r3, [pc, #244]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b1a:	60bb      	str	r3, [r7, #8]
 8003b1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b22:	4b3a      	ldr	r3, [pc, #232]	; (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a39      	ldr	r2, [pc, #228]	; (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003b28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b2c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b2e:	f7fe fd8b 	bl	8002648 <HAL_GetTick>
 8003b32:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b34:	e009      	b.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b36:	f7fe fd87 	bl	8002648 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d902      	bls.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	74fb      	strb	r3, [r7, #19]
        break;
 8003b48:	e005      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b4a:	4b30      	ldr	r3, [pc, #192]	; (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d0ef      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003b56:	7cfb      	ldrb	r3, [r7, #19]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d159      	bne.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b5c:	4b2a      	ldr	r3, [pc, #168]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b66:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d01e      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d019      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b78:	4b23      	ldr	r3, [pc, #140]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b82:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b84:	4b20      	ldr	r3, [pc, #128]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b8a:	4a1f      	ldr	r2, [pc, #124]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b94:	4b1c      	ldr	r3, [pc, #112]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b9a:	4a1b      	ldr	r2, [pc, #108]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ba0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ba4:	4a18      	ldr	r2, [pc, #96]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d016      	beq.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb6:	f7fe fd47 	bl	8002648 <HAL_GetTick>
 8003bba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bbc:	e00b      	b.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bbe:	f7fe fd43 	bl	8002648 <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d902      	bls.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	74fb      	strb	r3, [r7, #19]
            break;
 8003bd4:	e006      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bd6:	4b0c      	ldr	r3, [pc, #48]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bdc:	f003 0302 	and.w	r3, r3, #2
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d0ec      	beq.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003be4:	7cfb      	ldrb	r3, [r7, #19]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d10b      	bne.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bea:	4b07      	ldr	r3, [pc, #28]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bf0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf8:	4903      	ldr	r1, [pc, #12]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003c00:	e008      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c02:	7cfb      	ldrb	r3, [r7, #19]
 8003c04:	74bb      	strb	r3, [r7, #18]
 8003c06:	e005      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003c08:	40021000 	.word	0x40021000
 8003c0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c10:	7cfb      	ldrb	r3, [r7, #19]
 8003c12:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c14:	7c7b      	ldrb	r3, [r7, #17]
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d105      	bne.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c1a:	4ba6      	ldr	r3, [pc, #664]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c1e:	4aa5      	ldr	r2, [pc, #660]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c24:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00a      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c32:	4ba0      	ldr	r3, [pc, #640]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c38:	f023 0203 	bic.w	r2, r3, #3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	499c      	ldr	r1, [pc, #624]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00a      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c54:	4b97      	ldr	r3, [pc, #604]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c5a:	f023 020c 	bic.w	r2, r3, #12
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	4994      	ldr	r1, [pc, #592]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0304 	and.w	r3, r3, #4
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00a      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c76:	4b8f      	ldr	r3, [pc, #572]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c7c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	498b      	ldr	r1, [pc, #556]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0308 	and.w	r3, r3, #8
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00a      	beq.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c98:	4b86      	ldr	r3, [pc, #536]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c9e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	4983      	ldr	r1, [pc, #524]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 0320 	and.w	r3, r3, #32
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d00a      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003cba:	4b7e      	ldr	r3, [pc, #504]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cc0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	695b      	ldr	r3, [r3, #20]
 8003cc8:	497a      	ldr	r1, [pc, #488]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d00a      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003cdc:	4b75      	ldr	r3, [pc, #468]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ce2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	4972      	ldr	r1, [pc, #456]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00a      	beq.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003cfe:	4b6d      	ldr	r3, [pc, #436]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d04:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	69db      	ldr	r3, [r3, #28]
 8003d0c:	4969      	ldr	r1, [pc, #420]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00a      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d20:	4b64      	ldr	r3, [pc, #400]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d26:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	4961      	ldr	r1, [pc, #388]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00a      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d42:	4b5c      	ldr	r3, [pc, #368]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d48:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d50:	4958      	ldr	r1, [pc, #352]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d015      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d64:	4b53      	ldr	r3, [pc, #332]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d72:	4950      	ldr	r1, [pc, #320]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d82:	d105      	bne.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d84:	4b4b      	ldr	r3, [pc, #300]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	4a4a      	ldr	r2, [pc, #296]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d8e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d015      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003d9c:	4b45      	ldr	r3, [pc, #276]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003da2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003daa:	4942      	ldr	r1, [pc, #264]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dac:	4313      	orrs	r3, r2
 8003dae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dba:	d105      	bne.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003dbc:	4b3d      	ldr	r3, [pc, #244]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	4a3c      	ldr	r2, [pc, #240]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003dc6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d015      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003dd4:	4b37      	ldr	r3, [pc, #220]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dda:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de2:	4934      	ldr	r1, [pc, #208]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003df2:	d105      	bne.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003df4:	4b2f      	ldr	r3, [pc, #188]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	4a2e      	ldr	r2, [pc, #184]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dfa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003dfe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d015      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e0c:	4b29      	ldr	r3, [pc, #164]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e12:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e1a:	4926      	ldr	r1, [pc, #152]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e2a:	d105      	bne.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e2c:	4b21      	ldr	r3, [pc, #132]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	4a20      	ldr	r2, [pc, #128]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e36:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d015      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003e44:	4b1b      	ldr	r3, [pc, #108]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e4a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e52:	4918      	ldr	r1, [pc, #96]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e54:	4313      	orrs	r3, r2
 8003e56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e62:	d105      	bne.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e64:	4b13      	ldr	r3, [pc, #76]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	4a12      	ldr	r2, [pc, #72]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e6e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d015      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003e7c:	4b0d      	ldr	r3, [pc, #52]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e82:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e8a:	490a      	ldr	r1, [pc, #40]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003e9a:	d105      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003e9c:	4b05      	ldr	r3, [pc, #20]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	4a04      	ldr	r2, [pc, #16]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ea2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ea6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003ea8:	7cbb      	ldrb	r3, [r7, #18]
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3718      	adds	r7, #24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	40021000 	.word	0x40021000

08003eb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d101      	bne.n	8003eca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e049      	b.n	8003f5e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d106      	bne.n	8003ee4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f7fd f8bc 	bl	800105c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2202      	movs	r2, #2
 8003ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	3304      	adds	r3, #4
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	4610      	mov	r0, r2
 8003ef8:	f000 fb76 	bl	80045e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
	...

08003f68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b085      	sub	sp, #20
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d001      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e04a      	b.n	8004016 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68da      	ldr	r2, [r3, #12]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f042 0201 	orr.w	r2, r2, #1
 8003f96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a21      	ldr	r2, [pc, #132]	; (8004024 <HAL_TIM_Base_Start_IT+0xbc>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d018      	beq.n	8003fd4 <HAL_TIM_Base_Start_IT+0x6c>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003faa:	d013      	beq.n	8003fd4 <HAL_TIM_Base_Start_IT+0x6c>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a1d      	ldr	r2, [pc, #116]	; (8004028 <HAL_TIM_Base_Start_IT+0xc0>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d00e      	beq.n	8003fd4 <HAL_TIM_Base_Start_IT+0x6c>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a1c      	ldr	r2, [pc, #112]	; (800402c <HAL_TIM_Base_Start_IT+0xc4>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d009      	beq.n	8003fd4 <HAL_TIM_Base_Start_IT+0x6c>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a1a      	ldr	r2, [pc, #104]	; (8004030 <HAL_TIM_Base_Start_IT+0xc8>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d004      	beq.n	8003fd4 <HAL_TIM_Base_Start_IT+0x6c>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a19      	ldr	r2, [pc, #100]	; (8004034 <HAL_TIM_Base_Start_IT+0xcc>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d115      	bne.n	8004000 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689a      	ldr	r2, [r3, #8]
 8003fda:	4b17      	ldr	r3, [pc, #92]	; (8004038 <HAL_TIM_Base_Start_IT+0xd0>)
 8003fdc:	4013      	ands	r3, r2
 8003fde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2b06      	cmp	r3, #6
 8003fe4:	d015      	beq.n	8004012 <HAL_TIM_Base_Start_IT+0xaa>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fec:	d011      	beq.n	8004012 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f042 0201 	orr.w	r2, r2, #1
 8003ffc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ffe:	e008      	b.n	8004012 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f042 0201 	orr.w	r2, r2, #1
 800400e:	601a      	str	r2, [r3, #0]
 8004010:	e000      	b.n	8004014 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004012:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3714      	adds	r7, #20
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	40012c00 	.word	0x40012c00
 8004028:	40000400 	.word	0x40000400
 800402c:	40000800 	.word	0x40000800
 8004030:	40013400 	.word	0x40013400
 8004034:	40014000 	.word	0x40014000
 8004038:	00010007 	.word	0x00010007

0800403c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68da      	ldr	r2, [r3, #12]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f022 0201 	bic.w	r2, r2, #1
 8004052:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	6a1a      	ldr	r2, [r3, #32]
 800405a:	f241 1311 	movw	r3, #4369	; 0x1111
 800405e:	4013      	ands	r3, r2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d10f      	bne.n	8004084 <HAL_TIM_Base_Stop_IT+0x48>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	6a1a      	ldr	r2, [r3, #32]
 800406a:	f244 4344 	movw	r3, #17476	; 0x4444
 800406e:	4013      	ands	r3, r2
 8004070:	2b00      	cmp	r3, #0
 8004072:	d107      	bne.n	8004084 <HAL_TIM_Base_Stop_IT+0x48>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f022 0201 	bic.w	r2, r2, #1
 8004082:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	370c      	adds	r7, #12
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr

0800409a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800409a:	b580      	push	{r7, lr}
 800409c:	b082      	sub	sp, #8
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	f003 0302 	and.w	r3, r3, #2
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d122      	bne.n	80040f6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b02      	cmp	r3, #2
 80040bc:	d11b      	bne.n	80040f6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f06f 0202 	mvn.w	r2, #2
 80040c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	699b      	ldr	r3, [r3, #24]
 80040d4:	f003 0303 	and.w	r3, r3, #3
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d003      	beq.n	80040e4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f000 fa65 	bl	80045ac <HAL_TIM_IC_CaptureCallback>
 80040e2:	e005      	b.n	80040f0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 fa57 	bl	8004598 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 fa68 	bl	80045c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	691b      	ldr	r3, [r3, #16]
 80040fc:	f003 0304 	and.w	r3, r3, #4
 8004100:	2b04      	cmp	r3, #4
 8004102:	d122      	bne.n	800414a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	f003 0304 	and.w	r3, r3, #4
 800410e:	2b04      	cmp	r3, #4
 8004110:	d11b      	bne.n	800414a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f06f 0204 	mvn.w	r2, #4
 800411a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2202      	movs	r2, #2
 8004120:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	699b      	ldr	r3, [r3, #24]
 8004128:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800412c:	2b00      	cmp	r3, #0
 800412e:	d003      	beq.n	8004138 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 fa3b 	bl	80045ac <HAL_TIM_IC_CaptureCallback>
 8004136:	e005      	b.n	8004144 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 fa2d 	bl	8004598 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 fa3e 	bl	80045c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	f003 0308 	and.w	r3, r3, #8
 8004154:	2b08      	cmp	r3, #8
 8004156:	d122      	bne.n	800419e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	f003 0308 	and.w	r3, r3, #8
 8004162:	2b08      	cmp	r3, #8
 8004164:	d11b      	bne.n	800419e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f06f 0208 	mvn.w	r2, #8
 800416e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2204      	movs	r2, #4
 8004174:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	69db      	ldr	r3, [r3, #28]
 800417c:	f003 0303 	and.w	r3, r3, #3
 8004180:	2b00      	cmp	r3, #0
 8004182:	d003      	beq.n	800418c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f000 fa11 	bl	80045ac <HAL_TIM_IC_CaptureCallback>
 800418a:	e005      	b.n	8004198 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f000 fa03 	bl	8004598 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 fa14 	bl	80045c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	f003 0310 	and.w	r3, r3, #16
 80041a8:	2b10      	cmp	r3, #16
 80041aa:	d122      	bne.n	80041f2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	f003 0310 	and.w	r3, r3, #16
 80041b6:	2b10      	cmp	r3, #16
 80041b8:	d11b      	bne.n	80041f2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f06f 0210 	mvn.w	r2, #16
 80041c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2208      	movs	r2, #8
 80041c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	69db      	ldr	r3, [r3, #28]
 80041d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d003      	beq.n	80041e0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f000 f9e7 	bl	80045ac <HAL_TIM_IC_CaptureCallback>
 80041de:	e005      	b.n	80041ec <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f000 f9d9 	bl	8004598 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f9ea 	bl	80045c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	f003 0301 	and.w	r3, r3, #1
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d10e      	bne.n	800421e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	2b01      	cmp	r3, #1
 800420c:	d107      	bne.n	800421e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f06f 0201 	mvn.w	r2, #1
 8004216:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f000 f9b3 	bl	8004584 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	691b      	ldr	r3, [r3, #16]
 8004224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004228:	2b80      	cmp	r3, #128	; 0x80
 800422a:	d10e      	bne.n	800424a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004236:	2b80      	cmp	r3, #128	; 0x80
 8004238:	d107      	bne.n	800424a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004242:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f000 fb87 	bl	8004958 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004254:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004258:	d10e      	bne.n	8004278 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004264:	2b80      	cmp	r3, #128	; 0x80
 8004266:	d107      	bne.n	8004278 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004270:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f000 fb7a 	bl	800496c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	691b      	ldr	r3, [r3, #16]
 800427e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004282:	2b40      	cmp	r3, #64	; 0x40
 8004284:	d10e      	bne.n	80042a4 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004290:	2b40      	cmp	r3, #64	; 0x40
 8004292:	d107      	bne.n	80042a4 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800429c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 f998 	bl	80045d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	f003 0320 	and.w	r3, r3, #32
 80042ae:	2b20      	cmp	r3, #32
 80042b0:	d10e      	bne.n	80042d0 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	f003 0320 	and.w	r3, r3, #32
 80042bc:	2b20      	cmp	r3, #32
 80042be:	d107      	bne.n	80042d0 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f06f 0220 	mvn.w	r2, #32
 80042c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 fb3a 	bl	8004944 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042de:	d10f      	bne.n	8004300 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042ee:	d107      	bne.n	8004300 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80042f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 fb40 	bl	8004980 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	691b      	ldr	r3, [r3, #16]
 8004306:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800430a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800430e:	d10f      	bne.n	8004330 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800431a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800431e:	d107      	bne.n	8004330 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8004328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 fb32 	bl	8004994 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800433a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800433e:	d10f      	bne.n	8004360 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800434a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800434e:	d107      	bne.n	8004360 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8004358:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f000 fb24 	bl	80049a8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800436a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800436e:	d10f      	bne.n	8004390 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800437a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800437e:	d107      	bne.n	8004390 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8004388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 fb16 	bl	80049bc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004390:	bf00      	nop
 8004392:	3708      	adds	r7, #8
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d101      	bne.n	80043b0 <HAL_TIM_ConfigClockSource+0x18>
 80043ac:	2302      	movs	r3, #2
 80043ae:	e0dd      	b.n	800456c <HAL_TIM_ConfigClockSource+0x1d4>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2202      	movs	r2, #2
 80043bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80043ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80043d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043da:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a62      	ldr	r2, [pc, #392]	; (8004574 <HAL_TIM_ConfigClockSource+0x1dc>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	f000 80a9 	beq.w	8004542 <HAL_TIM_ConfigClockSource+0x1aa>
 80043f0:	4a60      	ldr	r2, [pc, #384]	; (8004574 <HAL_TIM_ConfigClockSource+0x1dc>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	f200 80ae 	bhi.w	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
 80043f8:	4a5f      	ldr	r2, [pc, #380]	; (8004578 <HAL_TIM_ConfigClockSource+0x1e0>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	f000 80a1 	beq.w	8004542 <HAL_TIM_ConfigClockSource+0x1aa>
 8004400:	4a5d      	ldr	r2, [pc, #372]	; (8004578 <HAL_TIM_ConfigClockSource+0x1e0>)
 8004402:	4293      	cmp	r3, r2
 8004404:	f200 80a6 	bhi.w	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
 8004408:	4a5c      	ldr	r2, [pc, #368]	; (800457c <HAL_TIM_ConfigClockSource+0x1e4>)
 800440a:	4293      	cmp	r3, r2
 800440c:	f000 8099 	beq.w	8004542 <HAL_TIM_ConfigClockSource+0x1aa>
 8004410:	4a5a      	ldr	r2, [pc, #360]	; (800457c <HAL_TIM_ConfigClockSource+0x1e4>)
 8004412:	4293      	cmp	r3, r2
 8004414:	f200 809e 	bhi.w	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
 8004418:	4a59      	ldr	r2, [pc, #356]	; (8004580 <HAL_TIM_ConfigClockSource+0x1e8>)
 800441a:	4293      	cmp	r3, r2
 800441c:	f000 8091 	beq.w	8004542 <HAL_TIM_ConfigClockSource+0x1aa>
 8004420:	4a57      	ldr	r2, [pc, #348]	; (8004580 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004422:	4293      	cmp	r3, r2
 8004424:	f200 8096 	bhi.w	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
 8004428:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800442c:	f000 8089 	beq.w	8004542 <HAL_TIM_ConfigClockSource+0x1aa>
 8004430:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004434:	f200 808e 	bhi.w	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
 8004438:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800443c:	d03e      	beq.n	80044bc <HAL_TIM_ConfigClockSource+0x124>
 800443e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004442:	f200 8087 	bhi.w	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
 8004446:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800444a:	f000 8085 	beq.w	8004558 <HAL_TIM_ConfigClockSource+0x1c0>
 800444e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004452:	d87f      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
 8004454:	2b70      	cmp	r3, #112	; 0x70
 8004456:	d01a      	beq.n	800448e <HAL_TIM_ConfigClockSource+0xf6>
 8004458:	2b70      	cmp	r3, #112	; 0x70
 800445a:	d87b      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
 800445c:	2b60      	cmp	r3, #96	; 0x60
 800445e:	d050      	beq.n	8004502 <HAL_TIM_ConfigClockSource+0x16a>
 8004460:	2b60      	cmp	r3, #96	; 0x60
 8004462:	d877      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
 8004464:	2b50      	cmp	r3, #80	; 0x50
 8004466:	d03c      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0x14a>
 8004468:	2b50      	cmp	r3, #80	; 0x50
 800446a:	d873      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
 800446c:	2b40      	cmp	r3, #64	; 0x40
 800446e:	d058      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0x18a>
 8004470:	2b40      	cmp	r3, #64	; 0x40
 8004472:	d86f      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
 8004474:	2b30      	cmp	r3, #48	; 0x30
 8004476:	d064      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x1aa>
 8004478:	2b30      	cmp	r3, #48	; 0x30
 800447a:	d86b      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
 800447c:	2b20      	cmp	r3, #32
 800447e:	d060      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x1aa>
 8004480:	2b20      	cmp	r3, #32
 8004482:	d867      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
 8004484:	2b00      	cmp	r3, #0
 8004486:	d05c      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x1aa>
 8004488:	2b10      	cmp	r3, #16
 800448a:	d05a      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x1aa>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800448c:	e062      	b.n	8004554 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6818      	ldr	r0, [r3, #0]
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	6899      	ldr	r1, [r3, #8]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	f000 f9af 	bl	8004800 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80044b0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	68fa      	ldr	r2, [r7, #12]
 80044b8:	609a      	str	r2, [r3, #8]
      break;
 80044ba:	e04e      	b.n	800455a <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_ETR_SetConfig(htim->Instance,
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6818      	ldr	r0, [r3, #0]
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	6899      	ldr	r1, [r3, #8]
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	f000 f998 	bl	8004800 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689a      	ldr	r2, [r3, #8]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044de:	609a      	str	r2, [r3, #8]
      break;
 80044e0:	e03b      	b.n	800455a <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6818      	ldr	r0, [r3, #0]
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	6859      	ldr	r1, [r3, #4]
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	461a      	mov	r2, r3
 80044f0:	f000 f90a 	bl	8004708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2150      	movs	r1, #80	; 0x50
 80044fa:	4618      	mov	r0, r3
 80044fc:	f000 f963 	bl	80047c6 <TIM_ITRx_SetConfig>
      break;
 8004500:	e02b      	b.n	800455a <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6818      	ldr	r0, [r3, #0]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	6859      	ldr	r1, [r3, #4]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	461a      	mov	r2, r3
 8004510:	f000 f929 	bl	8004766 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2160      	movs	r1, #96	; 0x60
 800451a:	4618      	mov	r0, r3
 800451c:	f000 f953 	bl	80047c6 <TIM_ITRx_SetConfig>
      break;
 8004520:	e01b      	b.n	800455a <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6818      	ldr	r0, [r3, #0]
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	6859      	ldr	r1, [r3, #4]
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	461a      	mov	r2, r3
 8004530:	f000 f8ea 	bl	8004708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2140      	movs	r1, #64	; 0x40
 800453a:	4618      	mov	r0, r3
 800453c:	f000 f943 	bl	80047c6 <TIM_ITRx_SetConfig>
      break;
 8004540:	e00b      	b.n	800455a <HAL_TIM_ConfigClockSource+0x1c2>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4619      	mov	r1, r3
 800454c:	4610      	mov	r0, r2
 800454e:	f000 f93a 	bl	80047c6 <TIM_ITRx_SetConfig>
        break;
 8004552:	e002      	b.n	800455a <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 8004554:	bf00      	nop
 8004556:	e000      	b.n	800455a <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 8004558:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2201      	movs	r2, #1
 800455e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800456a:	2300      	movs	r3, #0
}
 800456c:	4618      	mov	r0, r3
 800456e:	3710      	adds	r7, #16
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	00100070 	.word	0x00100070
 8004578:	00100040 	.word	0x00100040
 800457c:	00100030 	.word	0x00100030
 8004580:	00100020 	.word	0x00100020

08004584 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800458c:	bf00      	nop
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045a0:	bf00      	nop
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr

080045ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045b4:	bf00      	nop
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	4a3c      	ldr	r2, [pc, #240]	; (80046ec <TIM_Base_SetConfig+0x104>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d00f      	beq.n	8004620 <TIM_Base_SetConfig+0x38>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004606:	d00b      	beq.n	8004620 <TIM_Base_SetConfig+0x38>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4a39      	ldr	r2, [pc, #228]	; (80046f0 <TIM_Base_SetConfig+0x108>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d007      	beq.n	8004620 <TIM_Base_SetConfig+0x38>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a38      	ldr	r2, [pc, #224]	; (80046f4 <TIM_Base_SetConfig+0x10c>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d003      	beq.n	8004620 <TIM_Base_SetConfig+0x38>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	4a37      	ldr	r2, [pc, #220]	; (80046f8 <TIM_Base_SetConfig+0x110>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d108      	bne.n	8004632 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	4313      	orrs	r3, r2
 8004630:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a2d      	ldr	r2, [pc, #180]	; (80046ec <TIM_Base_SetConfig+0x104>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d01b      	beq.n	8004672 <TIM_Base_SetConfig+0x8a>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004640:	d017      	beq.n	8004672 <TIM_Base_SetConfig+0x8a>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a2a      	ldr	r2, [pc, #168]	; (80046f0 <TIM_Base_SetConfig+0x108>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d013      	beq.n	8004672 <TIM_Base_SetConfig+0x8a>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a29      	ldr	r2, [pc, #164]	; (80046f4 <TIM_Base_SetConfig+0x10c>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d00f      	beq.n	8004672 <TIM_Base_SetConfig+0x8a>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a28      	ldr	r2, [pc, #160]	; (80046f8 <TIM_Base_SetConfig+0x110>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d00b      	beq.n	8004672 <TIM_Base_SetConfig+0x8a>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a27      	ldr	r2, [pc, #156]	; (80046fc <TIM_Base_SetConfig+0x114>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d007      	beq.n	8004672 <TIM_Base_SetConfig+0x8a>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a26      	ldr	r2, [pc, #152]	; (8004700 <TIM_Base_SetConfig+0x118>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d003      	beq.n	8004672 <TIM_Base_SetConfig+0x8a>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a25      	ldr	r2, [pc, #148]	; (8004704 <TIM_Base_SetConfig+0x11c>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d108      	bne.n	8004684 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004678:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	4313      	orrs	r3, r2
 8004682:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	4313      	orrs	r3, r2
 8004690:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	689a      	ldr	r2, [r3, #8]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a10      	ldr	r2, [pc, #64]	; (80046ec <TIM_Base_SetConfig+0x104>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d00f      	beq.n	80046d0 <TIM_Base_SetConfig+0xe8>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a11      	ldr	r2, [pc, #68]	; (80046f8 <TIM_Base_SetConfig+0x110>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d00b      	beq.n	80046d0 <TIM_Base_SetConfig+0xe8>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a10      	ldr	r2, [pc, #64]	; (80046fc <TIM_Base_SetConfig+0x114>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d007      	beq.n	80046d0 <TIM_Base_SetConfig+0xe8>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a0f      	ldr	r2, [pc, #60]	; (8004700 <TIM_Base_SetConfig+0x118>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d003      	beq.n	80046d0 <TIM_Base_SetConfig+0xe8>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a0e      	ldr	r2, [pc, #56]	; (8004704 <TIM_Base_SetConfig+0x11c>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d103      	bne.n	80046d8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	691a      	ldr	r2, [r3, #16]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	615a      	str	r2, [r3, #20]
}
 80046de:	bf00      	nop
 80046e0:	3714      	adds	r7, #20
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	40012c00 	.word	0x40012c00
 80046f0:	40000400 	.word	0x40000400
 80046f4:	40000800 	.word	0x40000800
 80046f8:	40013400 	.word	0x40013400
 80046fc:	40014000 	.word	0x40014000
 8004700:	40014400 	.word	0x40014400
 8004704:	40014800 	.word	0x40014800

08004708 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004708:	b480      	push	{r7}
 800470a:	b087      	sub	sp, #28
 800470c:	af00      	add	r7, sp, #0
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6a1b      	ldr	r3, [r3, #32]
 8004718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6a1b      	ldr	r3, [r3, #32]
 800471e:	f023 0201 	bic.w	r2, r3, #1
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	699b      	ldr	r3, [r3, #24]
 800472a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004732:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	011b      	lsls	r3, r3, #4
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	4313      	orrs	r3, r2
 800473c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	f023 030a 	bic.w	r3, r3, #10
 8004744:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	4313      	orrs	r3, r2
 800474c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	693a      	ldr	r2, [r7, #16]
 8004752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	697a      	ldr	r2, [r7, #20]
 8004758:	621a      	str	r2, [r3, #32]
}
 800475a:	bf00      	nop
 800475c:	371c      	adds	r7, #28
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr

08004766 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004766:	b480      	push	{r7}
 8004768:	b087      	sub	sp, #28
 800476a:	af00      	add	r7, sp, #0
 800476c:	60f8      	str	r0, [r7, #12]
 800476e:	60b9      	str	r1, [r7, #8]
 8004770:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6a1b      	ldr	r3, [r3, #32]
 8004776:	f023 0210 	bic.w	r2, r3, #16
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004790:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	031b      	lsls	r3, r3, #12
 8004796:	697a      	ldr	r2, [r7, #20]
 8004798:	4313      	orrs	r3, r2
 800479a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80047a2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	011b      	lsls	r3, r3, #4
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	697a      	ldr	r2, [r7, #20]
 80047b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	621a      	str	r2, [r3, #32]
}
 80047ba:	bf00      	nop
 80047bc:	371c      	adds	r7, #28
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr

080047c6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047c6:	b480      	push	{r7}
 80047c8:	b085      	sub	sp, #20
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
 80047ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80047dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	f043 0307 	orr.w	r3, r3, #7
 80047ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	68fa      	ldr	r2, [r7, #12]
 80047f2:	609a      	str	r2, [r3, #8]
}
 80047f4:	bf00      	nop
 80047f6:	3714      	adds	r7, #20
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004800:	b480      	push	{r7}
 8004802:	b087      	sub	sp, #28
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
 800480c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800481a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	021a      	lsls	r2, r3, #8
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	431a      	orrs	r2, r3
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	4313      	orrs	r3, r2
 8004828:	697a      	ldr	r2, [r7, #20]
 800482a:	4313      	orrs	r3, r2
 800482c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	697a      	ldr	r2, [r7, #20]
 8004832:	609a      	str	r2, [r3, #8]
}
 8004834:	bf00      	nop
 8004836:	371c      	adds	r7, #28
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004850:	2b01      	cmp	r3, #1
 8004852:	d101      	bne.n	8004858 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004854:	2302      	movs	r3, #2
 8004856:	e065      	b.n	8004924 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a2c      	ldr	r2, [pc, #176]	; (8004930 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d004      	beq.n	800488c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a2b      	ldr	r2, [pc, #172]	; (8004934 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d108      	bne.n	800489e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004892:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80048a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a1b      	ldr	r2, [pc, #108]	; (8004930 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d018      	beq.n	80048f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048ce:	d013      	beq.n	80048f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a18      	ldr	r2, [pc, #96]	; (8004938 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d00e      	beq.n	80048f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a17      	ldr	r2, [pc, #92]	; (800493c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d009      	beq.n	80048f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a12      	ldr	r2, [pc, #72]	; (8004934 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d004      	beq.n	80048f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a13      	ldr	r2, [pc, #76]	; (8004940 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d10c      	bne.n	8004912 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	4313      	orrs	r3, r2
 8004908:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3714      	adds	r7, #20
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr
 8004930:	40012c00 	.word	0x40012c00
 8004934:	40013400 	.word	0x40013400
 8004938:	40000400 	.word	0x40000400
 800493c:	40000800 	.word	0x40000800
 8004940:	40014000 	.word	0x40014000

08004944 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800494c:	bf00      	nop
 800494e:	370c      	adds	r7, #12
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004960:	bf00      	nop
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004974:	bf00      	nop
 8004976:	370c      	adds	r7, #12
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004980:	b480      	push	{r7}
 8004982:	b083      	sub	sp, #12
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004988:	bf00      	nop
 800498a:	370c      	adds	r7, #12
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr

08004994 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr

080049a8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80049b0:	bf00      	nop
 80049b2:	370c      	adds	r7, #12
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <__errno>:
 80049d0:	4b01      	ldr	r3, [pc, #4]	; (80049d8 <__errno+0x8>)
 80049d2:	6818      	ldr	r0, [r3, #0]
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	2000000c 	.word	0x2000000c

080049dc <__libc_init_array>:
 80049dc:	b570      	push	{r4, r5, r6, lr}
 80049de:	4d0d      	ldr	r5, [pc, #52]	; (8004a14 <__libc_init_array+0x38>)
 80049e0:	4c0d      	ldr	r4, [pc, #52]	; (8004a18 <__libc_init_array+0x3c>)
 80049e2:	1b64      	subs	r4, r4, r5
 80049e4:	10a4      	asrs	r4, r4, #2
 80049e6:	2600      	movs	r6, #0
 80049e8:	42a6      	cmp	r6, r4
 80049ea:	d109      	bne.n	8004a00 <__libc_init_array+0x24>
 80049ec:	4d0b      	ldr	r5, [pc, #44]	; (8004a1c <__libc_init_array+0x40>)
 80049ee:	4c0c      	ldr	r4, [pc, #48]	; (8004a20 <__libc_init_array+0x44>)
 80049f0:	f000 ffd4 	bl	800599c <_init>
 80049f4:	1b64      	subs	r4, r4, r5
 80049f6:	10a4      	asrs	r4, r4, #2
 80049f8:	2600      	movs	r6, #0
 80049fa:	42a6      	cmp	r6, r4
 80049fc:	d105      	bne.n	8004a0a <__libc_init_array+0x2e>
 80049fe:	bd70      	pop	{r4, r5, r6, pc}
 8004a00:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a04:	4798      	blx	r3
 8004a06:	3601      	adds	r6, #1
 8004a08:	e7ee      	b.n	80049e8 <__libc_init_array+0xc>
 8004a0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a0e:	4798      	blx	r3
 8004a10:	3601      	adds	r6, #1
 8004a12:	e7f2      	b.n	80049fa <__libc_init_array+0x1e>
 8004a14:	08005a10 	.word	0x08005a10
 8004a18:	08005a10 	.word	0x08005a10
 8004a1c:	08005a10 	.word	0x08005a10
 8004a20:	08005a14 	.word	0x08005a14

08004a24 <memset>:
 8004a24:	4402      	add	r2, r0
 8004a26:	4603      	mov	r3, r0
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d100      	bne.n	8004a2e <memset+0xa>
 8004a2c:	4770      	bx	lr
 8004a2e:	f803 1b01 	strb.w	r1, [r3], #1
 8004a32:	e7f9      	b.n	8004a28 <memset+0x4>

08004a34 <pow>:
 8004a34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a38:	ec59 8b10 	vmov	r8, r9, d0
 8004a3c:	ec57 6b11 	vmov	r6, r7, d1
 8004a40:	f000 f8a6 	bl	8004b90 <__ieee754_pow>
 8004a44:	4b4e      	ldr	r3, [pc, #312]	; (8004b80 <pow+0x14c>)
 8004a46:	f993 3000 	ldrsb.w	r3, [r3]
 8004a4a:	3301      	adds	r3, #1
 8004a4c:	ec55 4b10 	vmov	r4, r5, d0
 8004a50:	d015      	beq.n	8004a7e <pow+0x4a>
 8004a52:	4632      	mov	r2, r6
 8004a54:	463b      	mov	r3, r7
 8004a56:	4630      	mov	r0, r6
 8004a58:	4639      	mov	r1, r7
 8004a5a:	f7fc f833 	bl	8000ac4 <__aeabi_dcmpun>
 8004a5e:	b970      	cbnz	r0, 8004a7e <pow+0x4a>
 8004a60:	4642      	mov	r2, r8
 8004a62:	464b      	mov	r3, r9
 8004a64:	4640      	mov	r0, r8
 8004a66:	4649      	mov	r1, r9
 8004a68:	f7fc f82c 	bl	8000ac4 <__aeabi_dcmpun>
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	2300      	movs	r3, #0
 8004a70:	b148      	cbz	r0, 8004a86 <pow+0x52>
 8004a72:	4630      	mov	r0, r6
 8004a74:	4639      	mov	r1, r7
 8004a76:	f7fb fff3 	bl	8000a60 <__aeabi_dcmpeq>
 8004a7a:	2800      	cmp	r0, #0
 8004a7c:	d17d      	bne.n	8004b7a <pow+0x146>
 8004a7e:	ec45 4b10 	vmov	d0, r4, r5
 8004a82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a86:	4640      	mov	r0, r8
 8004a88:	4649      	mov	r1, r9
 8004a8a:	f7fb ffe9 	bl	8000a60 <__aeabi_dcmpeq>
 8004a8e:	b1e0      	cbz	r0, 8004aca <pow+0x96>
 8004a90:	2200      	movs	r2, #0
 8004a92:	2300      	movs	r3, #0
 8004a94:	4630      	mov	r0, r6
 8004a96:	4639      	mov	r1, r7
 8004a98:	f7fb ffe2 	bl	8000a60 <__aeabi_dcmpeq>
 8004a9c:	2800      	cmp	r0, #0
 8004a9e:	d16c      	bne.n	8004b7a <pow+0x146>
 8004aa0:	ec47 6b10 	vmov	d0, r6, r7
 8004aa4:	f000 fe53 	bl	800574e <finite>
 8004aa8:	2800      	cmp	r0, #0
 8004aaa:	d0e8      	beq.n	8004a7e <pow+0x4a>
 8004aac:	2200      	movs	r2, #0
 8004aae:	2300      	movs	r3, #0
 8004ab0:	4630      	mov	r0, r6
 8004ab2:	4639      	mov	r1, r7
 8004ab4:	f7fb ffde 	bl	8000a74 <__aeabi_dcmplt>
 8004ab8:	2800      	cmp	r0, #0
 8004aba:	d0e0      	beq.n	8004a7e <pow+0x4a>
 8004abc:	f7ff ff88 	bl	80049d0 <__errno>
 8004ac0:	2321      	movs	r3, #33	; 0x21
 8004ac2:	6003      	str	r3, [r0, #0]
 8004ac4:	2400      	movs	r4, #0
 8004ac6:	4d2f      	ldr	r5, [pc, #188]	; (8004b84 <pow+0x150>)
 8004ac8:	e7d9      	b.n	8004a7e <pow+0x4a>
 8004aca:	ec45 4b10 	vmov	d0, r4, r5
 8004ace:	f000 fe3e 	bl	800574e <finite>
 8004ad2:	bbb8      	cbnz	r0, 8004b44 <pow+0x110>
 8004ad4:	ec49 8b10 	vmov	d0, r8, r9
 8004ad8:	f000 fe39 	bl	800574e <finite>
 8004adc:	b390      	cbz	r0, 8004b44 <pow+0x110>
 8004ade:	ec47 6b10 	vmov	d0, r6, r7
 8004ae2:	f000 fe34 	bl	800574e <finite>
 8004ae6:	b368      	cbz	r0, 8004b44 <pow+0x110>
 8004ae8:	4622      	mov	r2, r4
 8004aea:	462b      	mov	r3, r5
 8004aec:	4620      	mov	r0, r4
 8004aee:	4629      	mov	r1, r5
 8004af0:	f7fb ffe8 	bl	8000ac4 <__aeabi_dcmpun>
 8004af4:	b160      	cbz	r0, 8004b10 <pow+0xdc>
 8004af6:	f7ff ff6b 	bl	80049d0 <__errno>
 8004afa:	2321      	movs	r3, #33	; 0x21
 8004afc:	6003      	str	r3, [r0, #0]
 8004afe:	2200      	movs	r2, #0
 8004b00:	2300      	movs	r3, #0
 8004b02:	4610      	mov	r0, r2
 8004b04:	4619      	mov	r1, r3
 8004b06:	f7fb fe6d 	bl	80007e4 <__aeabi_ddiv>
 8004b0a:	4604      	mov	r4, r0
 8004b0c:	460d      	mov	r5, r1
 8004b0e:	e7b6      	b.n	8004a7e <pow+0x4a>
 8004b10:	f7ff ff5e 	bl	80049d0 <__errno>
 8004b14:	2322      	movs	r3, #34	; 0x22
 8004b16:	6003      	str	r3, [r0, #0]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	4640      	mov	r0, r8
 8004b1e:	4649      	mov	r1, r9
 8004b20:	f7fb ffa8 	bl	8000a74 <__aeabi_dcmplt>
 8004b24:	2400      	movs	r4, #0
 8004b26:	b158      	cbz	r0, 8004b40 <pow+0x10c>
 8004b28:	ec47 6b10 	vmov	d0, r6, r7
 8004b2c:	f000 fe24 	bl	8005778 <rint>
 8004b30:	4632      	mov	r2, r6
 8004b32:	ec51 0b10 	vmov	r0, r1, d0
 8004b36:	463b      	mov	r3, r7
 8004b38:	f7fb ff92 	bl	8000a60 <__aeabi_dcmpeq>
 8004b3c:	2800      	cmp	r0, #0
 8004b3e:	d0c2      	beq.n	8004ac6 <pow+0x92>
 8004b40:	4d11      	ldr	r5, [pc, #68]	; (8004b88 <pow+0x154>)
 8004b42:	e79c      	b.n	8004a7e <pow+0x4a>
 8004b44:	2200      	movs	r2, #0
 8004b46:	2300      	movs	r3, #0
 8004b48:	4620      	mov	r0, r4
 8004b4a:	4629      	mov	r1, r5
 8004b4c:	f7fb ff88 	bl	8000a60 <__aeabi_dcmpeq>
 8004b50:	2800      	cmp	r0, #0
 8004b52:	d094      	beq.n	8004a7e <pow+0x4a>
 8004b54:	ec49 8b10 	vmov	d0, r8, r9
 8004b58:	f000 fdf9 	bl	800574e <finite>
 8004b5c:	2800      	cmp	r0, #0
 8004b5e:	d08e      	beq.n	8004a7e <pow+0x4a>
 8004b60:	ec47 6b10 	vmov	d0, r6, r7
 8004b64:	f000 fdf3 	bl	800574e <finite>
 8004b68:	2800      	cmp	r0, #0
 8004b6a:	d088      	beq.n	8004a7e <pow+0x4a>
 8004b6c:	f7ff ff30 	bl	80049d0 <__errno>
 8004b70:	2322      	movs	r3, #34	; 0x22
 8004b72:	6003      	str	r3, [r0, #0]
 8004b74:	2400      	movs	r4, #0
 8004b76:	2500      	movs	r5, #0
 8004b78:	e781      	b.n	8004a7e <pow+0x4a>
 8004b7a:	4d04      	ldr	r5, [pc, #16]	; (8004b8c <pow+0x158>)
 8004b7c:	2400      	movs	r4, #0
 8004b7e:	e77e      	b.n	8004a7e <pow+0x4a>
 8004b80:	20000070 	.word	0x20000070
 8004b84:	fff00000 	.word	0xfff00000
 8004b88:	7ff00000 	.word	0x7ff00000
 8004b8c:	3ff00000 	.word	0x3ff00000

08004b90 <__ieee754_pow>:
 8004b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b94:	ed2d 8b06 	vpush	{d8-d10}
 8004b98:	b08d      	sub	sp, #52	; 0x34
 8004b9a:	ed8d 1b02 	vstr	d1, [sp, #8]
 8004b9e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8004ba2:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8004ba6:	ea56 0100 	orrs.w	r1, r6, r0
 8004baa:	ec53 2b10 	vmov	r2, r3, d0
 8004bae:	f000 84d1 	beq.w	8005554 <__ieee754_pow+0x9c4>
 8004bb2:	497f      	ldr	r1, [pc, #508]	; (8004db0 <__ieee754_pow+0x220>)
 8004bb4:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8004bb8:	428c      	cmp	r4, r1
 8004bba:	ee10 8a10 	vmov	r8, s0
 8004bbe:	4699      	mov	r9, r3
 8004bc0:	dc09      	bgt.n	8004bd6 <__ieee754_pow+0x46>
 8004bc2:	d103      	bne.n	8004bcc <__ieee754_pow+0x3c>
 8004bc4:	b97a      	cbnz	r2, 8004be6 <__ieee754_pow+0x56>
 8004bc6:	42a6      	cmp	r6, r4
 8004bc8:	dd02      	ble.n	8004bd0 <__ieee754_pow+0x40>
 8004bca:	e00c      	b.n	8004be6 <__ieee754_pow+0x56>
 8004bcc:	428e      	cmp	r6, r1
 8004bce:	dc02      	bgt.n	8004bd6 <__ieee754_pow+0x46>
 8004bd0:	428e      	cmp	r6, r1
 8004bd2:	d110      	bne.n	8004bf6 <__ieee754_pow+0x66>
 8004bd4:	b178      	cbz	r0, 8004bf6 <__ieee754_pow+0x66>
 8004bd6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004bda:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004bde:	ea54 0308 	orrs.w	r3, r4, r8
 8004be2:	f000 84b7 	beq.w	8005554 <__ieee754_pow+0x9c4>
 8004be6:	4873      	ldr	r0, [pc, #460]	; (8004db4 <__ieee754_pow+0x224>)
 8004be8:	b00d      	add	sp, #52	; 0x34
 8004bea:	ecbd 8b06 	vpop	{d8-d10}
 8004bee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bf2:	f000 bdb9 	b.w	8005768 <nan>
 8004bf6:	f1b9 0f00 	cmp.w	r9, #0
 8004bfa:	da36      	bge.n	8004c6a <__ieee754_pow+0xda>
 8004bfc:	496e      	ldr	r1, [pc, #440]	; (8004db8 <__ieee754_pow+0x228>)
 8004bfe:	428e      	cmp	r6, r1
 8004c00:	dc51      	bgt.n	8004ca6 <__ieee754_pow+0x116>
 8004c02:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8004c06:	428e      	cmp	r6, r1
 8004c08:	f340 84af 	ble.w	800556a <__ieee754_pow+0x9da>
 8004c0c:	1531      	asrs	r1, r6, #20
 8004c0e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8004c12:	2914      	cmp	r1, #20
 8004c14:	dd0f      	ble.n	8004c36 <__ieee754_pow+0xa6>
 8004c16:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8004c1a:	fa20 fc01 	lsr.w	ip, r0, r1
 8004c1e:	fa0c f101 	lsl.w	r1, ip, r1
 8004c22:	4281      	cmp	r1, r0
 8004c24:	f040 84a1 	bne.w	800556a <__ieee754_pow+0x9da>
 8004c28:	f00c 0c01 	and.w	ip, ip, #1
 8004c2c:	f1cc 0102 	rsb	r1, ip, #2
 8004c30:	9100      	str	r1, [sp, #0]
 8004c32:	b180      	cbz	r0, 8004c56 <__ieee754_pow+0xc6>
 8004c34:	e059      	b.n	8004cea <__ieee754_pow+0x15a>
 8004c36:	2800      	cmp	r0, #0
 8004c38:	d155      	bne.n	8004ce6 <__ieee754_pow+0x156>
 8004c3a:	f1c1 0114 	rsb	r1, r1, #20
 8004c3e:	fa46 fc01 	asr.w	ip, r6, r1
 8004c42:	fa0c f101 	lsl.w	r1, ip, r1
 8004c46:	42b1      	cmp	r1, r6
 8004c48:	f040 848c 	bne.w	8005564 <__ieee754_pow+0x9d4>
 8004c4c:	f00c 0c01 	and.w	ip, ip, #1
 8004c50:	f1cc 0102 	rsb	r1, ip, #2
 8004c54:	9100      	str	r1, [sp, #0]
 8004c56:	4959      	ldr	r1, [pc, #356]	; (8004dbc <__ieee754_pow+0x22c>)
 8004c58:	428e      	cmp	r6, r1
 8004c5a:	d12d      	bne.n	8004cb8 <__ieee754_pow+0x128>
 8004c5c:	2f00      	cmp	r7, #0
 8004c5e:	da79      	bge.n	8004d54 <__ieee754_pow+0x1c4>
 8004c60:	4956      	ldr	r1, [pc, #344]	; (8004dbc <__ieee754_pow+0x22c>)
 8004c62:	2000      	movs	r0, #0
 8004c64:	f7fb fdbe 	bl	80007e4 <__aeabi_ddiv>
 8004c68:	e016      	b.n	8004c98 <__ieee754_pow+0x108>
 8004c6a:	2100      	movs	r1, #0
 8004c6c:	9100      	str	r1, [sp, #0]
 8004c6e:	2800      	cmp	r0, #0
 8004c70:	d13b      	bne.n	8004cea <__ieee754_pow+0x15a>
 8004c72:	494f      	ldr	r1, [pc, #316]	; (8004db0 <__ieee754_pow+0x220>)
 8004c74:	428e      	cmp	r6, r1
 8004c76:	d1ee      	bne.n	8004c56 <__ieee754_pow+0xc6>
 8004c78:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8004c7c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8004c80:	ea53 0308 	orrs.w	r3, r3, r8
 8004c84:	f000 8466 	beq.w	8005554 <__ieee754_pow+0x9c4>
 8004c88:	4b4d      	ldr	r3, [pc, #308]	; (8004dc0 <__ieee754_pow+0x230>)
 8004c8a:	429c      	cmp	r4, r3
 8004c8c:	dd0d      	ble.n	8004caa <__ieee754_pow+0x11a>
 8004c8e:	2f00      	cmp	r7, #0
 8004c90:	f280 8464 	bge.w	800555c <__ieee754_pow+0x9cc>
 8004c94:	2000      	movs	r0, #0
 8004c96:	2100      	movs	r1, #0
 8004c98:	ec41 0b10 	vmov	d0, r0, r1
 8004c9c:	b00d      	add	sp, #52	; 0x34
 8004c9e:	ecbd 8b06 	vpop	{d8-d10}
 8004ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ca6:	2102      	movs	r1, #2
 8004ca8:	e7e0      	b.n	8004c6c <__ieee754_pow+0xdc>
 8004caa:	2f00      	cmp	r7, #0
 8004cac:	daf2      	bge.n	8004c94 <__ieee754_pow+0x104>
 8004cae:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8004cb2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004cb6:	e7ef      	b.n	8004c98 <__ieee754_pow+0x108>
 8004cb8:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8004cbc:	d104      	bne.n	8004cc8 <__ieee754_pow+0x138>
 8004cbe:	4610      	mov	r0, r2
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	f7fb fc65 	bl	8000590 <__aeabi_dmul>
 8004cc6:	e7e7      	b.n	8004c98 <__ieee754_pow+0x108>
 8004cc8:	493e      	ldr	r1, [pc, #248]	; (8004dc4 <__ieee754_pow+0x234>)
 8004cca:	428f      	cmp	r7, r1
 8004ccc:	d10d      	bne.n	8004cea <__ieee754_pow+0x15a>
 8004cce:	f1b9 0f00 	cmp.w	r9, #0
 8004cd2:	db0a      	blt.n	8004cea <__ieee754_pow+0x15a>
 8004cd4:	ec43 2b10 	vmov	d0, r2, r3
 8004cd8:	b00d      	add	sp, #52	; 0x34
 8004cda:	ecbd 8b06 	vpop	{d8-d10}
 8004cde:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ce2:	f000 bc77 	b.w	80055d4 <__ieee754_sqrt>
 8004ce6:	2100      	movs	r1, #0
 8004ce8:	9100      	str	r1, [sp, #0]
 8004cea:	ec43 2b10 	vmov	d0, r2, r3
 8004cee:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004cf2:	f000 fd23 	bl	800573c <fabs>
 8004cf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cfa:	ec51 0b10 	vmov	r0, r1, d0
 8004cfe:	f1b8 0f00 	cmp.w	r8, #0
 8004d02:	d12a      	bne.n	8004d5a <__ieee754_pow+0x1ca>
 8004d04:	b12c      	cbz	r4, 8004d12 <__ieee754_pow+0x182>
 8004d06:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8004dbc <__ieee754_pow+0x22c>
 8004d0a:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8004d0e:	45e6      	cmp	lr, ip
 8004d10:	d123      	bne.n	8004d5a <__ieee754_pow+0x1ca>
 8004d12:	2f00      	cmp	r7, #0
 8004d14:	da05      	bge.n	8004d22 <__ieee754_pow+0x192>
 8004d16:	4602      	mov	r2, r0
 8004d18:	460b      	mov	r3, r1
 8004d1a:	2000      	movs	r0, #0
 8004d1c:	4927      	ldr	r1, [pc, #156]	; (8004dbc <__ieee754_pow+0x22c>)
 8004d1e:	f7fb fd61 	bl	80007e4 <__aeabi_ddiv>
 8004d22:	f1b9 0f00 	cmp.w	r9, #0
 8004d26:	dab7      	bge.n	8004c98 <__ieee754_pow+0x108>
 8004d28:	9b00      	ldr	r3, [sp, #0]
 8004d2a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004d2e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004d32:	4323      	orrs	r3, r4
 8004d34:	d108      	bne.n	8004d48 <__ieee754_pow+0x1b8>
 8004d36:	4602      	mov	r2, r0
 8004d38:	460b      	mov	r3, r1
 8004d3a:	4610      	mov	r0, r2
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	f7fb fa6f 	bl	8000220 <__aeabi_dsub>
 8004d42:	4602      	mov	r2, r0
 8004d44:	460b      	mov	r3, r1
 8004d46:	e78d      	b.n	8004c64 <__ieee754_pow+0xd4>
 8004d48:	9b00      	ldr	r3, [sp, #0]
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d1a4      	bne.n	8004c98 <__ieee754_pow+0x108>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004d54:	4610      	mov	r0, r2
 8004d56:	4619      	mov	r1, r3
 8004d58:	e79e      	b.n	8004c98 <__ieee754_pow+0x108>
 8004d5a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8004d5e:	f10c 35ff 	add.w	r5, ip, #4294967295
 8004d62:	950a      	str	r5, [sp, #40]	; 0x28
 8004d64:	9d00      	ldr	r5, [sp, #0]
 8004d66:	46ac      	mov	ip, r5
 8004d68:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004d6a:	ea5c 0505 	orrs.w	r5, ip, r5
 8004d6e:	d0e4      	beq.n	8004d3a <__ieee754_pow+0x1aa>
 8004d70:	4b15      	ldr	r3, [pc, #84]	; (8004dc8 <__ieee754_pow+0x238>)
 8004d72:	429e      	cmp	r6, r3
 8004d74:	f340 80fc 	ble.w	8004f70 <__ieee754_pow+0x3e0>
 8004d78:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8004d7c:	429e      	cmp	r6, r3
 8004d7e:	4b10      	ldr	r3, [pc, #64]	; (8004dc0 <__ieee754_pow+0x230>)
 8004d80:	dd07      	ble.n	8004d92 <__ieee754_pow+0x202>
 8004d82:	429c      	cmp	r4, r3
 8004d84:	dc0a      	bgt.n	8004d9c <__ieee754_pow+0x20c>
 8004d86:	2f00      	cmp	r7, #0
 8004d88:	da84      	bge.n	8004c94 <__ieee754_pow+0x104>
 8004d8a:	a307      	add	r3, pc, #28	; (adr r3, 8004da8 <__ieee754_pow+0x218>)
 8004d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d90:	e795      	b.n	8004cbe <__ieee754_pow+0x12e>
 8004d92:	429c      	cmp	r4, r3
 8004d94:	dbf7      	blt.n	8004d86 <__ieee754_pow+0x1f6>
 8004d96:	4b09      	ldr	r3, [pc, #36]	; (8004dbc <__ieee754_pow+0x22c>)
 8004d98:	429c      	cmp	r4, r3
 8004d9a:	dd17      	ble.n	8004dcc <__ieee754_pow+0x23c>
 8004d9c:	2f00      	cmp	r7, #0
 8004d9e:	dcf4      	bgt.n	8004d8a <__ieee754_pow+0x1fa>
 8004da0:	e778      	b.n	8004c94 <__ieee754_pow+0x104>
 8004da2:	bf00      	nop
 8004da4:	f3af 8000 	nop.w
 8004da8:	8800759c 	.word	0x8800759c
 8004dac:	7e37e43c 	.word	0x7e37e43c
 8004db0:	7ff00000 	.word	0x7ff00000
 8004db4:	080059c8 	.word	0x080059c8
 8004db8:	433fffff 	.word	0x433fffff
 8004dbc:	3ff00000 	.word	0x3ff00000
 8004dc0:	3fefffff 	.word	0x3fefffff
 8004dc4:	3fe00000 	.word	0x3fe00000
 8004dc8:	41e00000 	.word	0x41e00000
 8004dcc:	4b64      	ldr	r3, [pc, #400]	; (8004f60 <__ieee754_pow+0x3d0>)
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f7fb fa26 	bl	8000220 <__aeabi_dsub>
 8004dd4:	a356      	add	r3, pc, #344	; (adr r3, 8004f30 <__ieee754_pow+0x3a0>)
 8004dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dda:	4604      	mov	r4, r0
 8004ddc:	460d      	mov	r5, r1
 8004dde:	f7fb fbd7 	bl	8000590 <__aeabi_dmul>
 8004de2:	a355      	add	r3, pc, #340	; (adr r3, 8004f38 <__ieee754_pow+0x3a8>)
 8004de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de8:	4606      	mov	r6, r0
 8004dea:	460f      	mov	r7, r1
 8004dec:	4620      	mov	r0, r4
 8004dee:	4629      	mov	r1, r5
 8004df0:	f7fb fbce 	bl	8000590 <__aeabi_dmul>
 8004df4:	4b5b      	ldr	r3, [pc, #364]	; (8004f64 <__ieee754_pow+0x3d4>)
 8004df6:	4682      	mov	sl, r0
 8004df8:	468b      	mov	fp, r1
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	4620      	mov	r0, r4
 8004dfe:	4629      	mov	r1, r5
 8004e00:	f7fb fbc6 	bl	8000590 <__aeabi_dmul>
 8004e04:	4602      	mov	r2, r0
 8004e06:	460b      	mov	r3, r1
 8004e08:	a14d      	add	r1, pc, #308	; (adr r1, 8004f40 <__ieee754_pow+0x3b0>)
 8004e0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e0e:	f7fb fa07 	bl	8000220 <__aeabi_dsub>
 8004e12:	4622      	mov	r2, r4
 8004e14:	462b      	mov	r3, r5
 8004e16:	f7fb fbbb 	bl	8000590 <__aeabi_dmul>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	2000      	movs	r0, #0
 8004e20:	4951      	ldr	r1, [pc, #324]	; (8004f68 <__ieee754_pow+0x3d8>)
 8004e22:	f7fb f9fd 	bl	8000220 <__aeabi_dsub>
 8004e26:	4622      	mov	r2, r4
 8004e28:	4680      	mov	r8, r0
 8004e2a:	4689      	mov	r9, r1
 8004e2c:	462b      	mov	r3, r5
 8004e2e:	4620      	mov	r0, r4
 8004e30:	4629      	mov	r1, r5
 8004e32:	f7fb fbad 	bl	8000590 <__aeabi_dmul>
 8004e36:	4602      	mov	r2, r0
 8004e38:	460b      	mov	r3, r1
 8004e3a:	4640      	mov	r0, r8
 8004e3c:	4649      	mov	r1, r9
 8004e3e:	f7fb fba7 	bl	8000590 <__aeabi_dmul>
 8004e42:	a341      	add	r3, pc, #260	; (adr r3, 8004f48 <__ieee754_pow+0x3b8>)
 8004e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e48:	f7fb fba2 	bl	8000590 <__aeabi_dmul>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	460b      	mov	r3, r1
 8004e50:	4650      	mov	r0, sl
 8004e52:	4659      	mov	r1, fp
 8004e54:	f7fb f9e4 	bl	8000220 <__aeabi_dsub>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	4680      	mov	r8, r0
 8004e5e:	4689      	mov	r9, r1
 8004e60:	4630      	mov	r0, r6
 8004e62:	4639      	mov	r1, r7
 8004e64:	f7fb f9de 	bl	8000224 <__adddf3>
 8004e68:	2400      	movs	r4, #0
 8004e6a:	4632      	mov	r2, r6
 8004e6c:	463b      	mov	r3, r7
 8004e6e:	4620      	mov	r0, r4
 8004e70:	460d      	mov	r5, r1
 8004e72:	f7fb f9d5 	bl	8000220 <__aeabi_dsub>
 8004e76:	4602      	mov	r2, r0
 8004e78:	460b      	mov	r3, r1
 8004e7a:	4640      	mov	r0, r8
 8004e7c:	4649      	mov	r1, r9
 8004e7e:	f7fb f9cf 	bl	8000220 <__aeabi_dsub>
 8004e82:	9b00      	ldr	r3, [sp, #0]
 8004e84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e86:	3b01      	subs	r3, #1
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	4682      	mov	sl, r0
 8004e8c:	468b      	mov	fp, r1
 8004e8e:	f040 81f1 	bne.w	8005274 <__ieee754_pow+0x6e4>
 8004e92:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8004f50 <__ieee754_pow+0x3c0>
 8004e96:	eeb0 8a47 	vmov.f32	s16, s14
 8004e9a:	eef0 8a67 	vmov.f32	s17, s15
 8004e9e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004ea2:	2600      	movs	r6, #0
 8004ea4:	4632      	mov	r2, r6
 8004ea6:	463b      	mov	r3, r7
 8004ea8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004eac:	f7fb f9b8 	bl	8000220 <__aeabi_dsub>
 8004eb0:	4622      	mov	r2, r4
 8004eb2:	462b      	mov	r3, r5
 8004eb4:	f7fb fb6c 	bl	8000590 <__aeabi_dmul>
 8004eb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ebc:	4680      	mov	r8, r0
 8004ebe:	4689      	mov	r9, r1
 8004ec0:	4650      	mov	r0, sl
 8004ec2:	4659      	mov	r1, fp
 8004ec4:	f7fb fb64 	bl	8000590 <__aeabi_dmul>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	460b      	mov	r3, r1
 8004ecc:	4640      	mov	r0, r8
 8004ece:	4649      	mov	r1, r9
 8004ed0:	f7fb f9a8 	bl	8000224 <__adddf3>
 8004ed4:	4632      	mov	r2, r6
 8004ed6:	463b      	mov	r3, r7
 8004ed8:	4680      	mov	r8, r0
 8004eda:	4689      	mov	r9, r1
 8004edc:	4620      	mov	r0, r4
 8004ede:	4629      	mov	r1, r5
 8004ee0:	f7fb fb56 	bl	8000590 <__aeabi_dmul>
 8004ee4:	460b      	mov	r3, r1
 8004ee6:	4604      	mov	r4, r0
 8004ee8:	460d      	mov	r5, r1
 8004eea:	4602      	mov	r2, r0
 8004eec:	4649      	mov	r1, r9
 8004eee:	4640      	mov	r0, r8
 8004ef0:	f7fb f998 	bl	8000224 <__adddf3>
 8004ef4:	4b1d      	ldr	r3, [pc, #116]	; (8004f6c <__ieee754_pow+0x3dc>)
 8004ef6:	4299      	cmp	r1, r3
 8004ef8:	ec45 4b19 	vmov	d9, r4, r5
 8004efc:	4606      	mov	r6, r0
 8004efe:	460f      	mov	r7, r1
 8004f00:	468b      	mov	fp, r1
 8004f02:	f340 82fe 	ble.w	8005502 <__ieee754_pow+0x972>
 8004f06:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8004f0a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8004f0e:	4303      	orrs	r3, r0
 8004f10:	f000 81f0 	beq.w	80052f4 <__ieee754_pow+0x764>
 8004f14:	a310      	add	r3, pc, #64	; (adr r3, 8004f58 <__ieee754_pow+0x3c8>)
 8004f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1a:	ec51 0b18 	vmov	r0, r1, d8
 8004f1e:	f7fb fb37 	bl	8000590 <__aeabi_dmul>
 8004f22:	a30d      	add	r3, pc, #52	; (adr r3, 8004f58 <__ieee754_pow+0x3c8>)
 8004f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f28:	e6cb      	b.n	8004cc2 <__ieee754_pow+0x132>
 8004f2a:	bf00      	nop
 8004f2c:	f3af 8000 	nop.w
 8004f30:	60000000 	.word	0x60000000
 8004f34:	3ff71547 	.word	0x3ff71547
 8004f38:	f85ddf44 	.word	0xf85ddf44
 8004f3c:	3e54ae0b 	.word	0x3e54ae0b
 8004f40:	55555555 	.word	0x55555555
 8004f44:	3fd55555 	.word	0x3fd55555
 8004f48:	652b82fe 	.word	0x652b82fe
 8004f4c:	3ff71547 	.word	0x3ff71547
 8004f50:	00000000 	.word	0x00000000
 8004f54:	bff00000 	.word	0xbff00000
 8004f58:	8800759c 	.word	0x8800759c
 8004f5c:	7e37e43c 	.word	0x7e37e43c
 8004f60:	3ff00000 	.word	0x3ff00000
 8004f64:	3fd00000 	.word	0x3fd00000
 8004f68:	3fe00000 	.word	0x3fe00000
 8004f6c:	408fffff 	.word	0x408fffff
 8004f70:	4bd7      	ldr	r3, [pc, #860]	; (80052d0 <__ieee754_pow+0x740>)
 8004f72:	ea03 0309 	and.w	r3, r3, r9
 8004f76:	2200      	movs	r2, #0
 8004f78:	b92b      	cbnz	r3, 8004f86 <__ieee754_pow+0x3f6>
 8004f7a:	4bd6      	ldr	r3, [pc, #856]	; (80052d4 <__ieee754_pow+0x744>)
 8004f7c:	f7fb fb08 	bl	8000590 <__aeabi_dmul>
 8004f80:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8004f84:	460c      	mov	r4, r1
 8004f86:	1523      	asrs	r3, r4, #20
 8004f88:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004f8c:	4413      	add	r3, r2
 8004f8e:	9309      	str	r3, [sp, #36]	; 0x24
 8004f90:	4bd1      	ldr	r3, [pc, #836]	; (80052d8 <__ieee754_pow+0x748>)
 8004f92:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8004f96:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8004f9a:	429c      	cmp	r4, r3
 8004f9c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8004fa0:	dd08      	ble.n	8004fb4 <__ieee754_pow+0x424>
 8004fa2:	4bce      	ldr	r3, [pc, #824]	; (80052dc <__ieee754_pow+0x74c>)
 8004fa4:	429c      	cmp	r4, r3
 8004fa6:	f340 8163 	ble.w	8005270 <__ieee754_pow+0x6e0>
 8004faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fac:	3301      	adds	r3, #1
 8004fae:	9309      	str	r3, [sp, #36]	; 0x24
 8004fb0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8004fb4:	2400      	movs	r4, #0
 8004fb6:	00e3      	lsls	r3, r4, #3
 8004fb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8004fba:	4bc9      	ldr	r3, [pc, #804]	; (80052e0 <__ieee754_pow+0x750>)
 8004fbc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004fc0:	ed93 7b00 	vldr	d7, [r3]
 8004fc4:	4629      	mov	r1, r5
 8004fc6:	ec53 2b17 	vmov	r2, r3, d7
 8004fca:	eeb0 8a47 	vmov.f32	s16, s14
 8004fce:	eef0 8a67 	vmov.f32	s17, s15
 8004fd2:	4682      	mov	sl, r0
 8004fd4:	f7fb f924 	bl	8000220 <__aeabi_dsub>
 8004fd8:	4652      	mov	r2, sl
 8004fda:	4606      	mov	r6, r0
 8004fdc:	460f      	mov	r7, r1
 8004fde:	462b      	mov	r3, r5
 8004fe0:	ec51 0b18 	vmov	r0, r1, d8
 8004fe4:	f7fb f91e 	bl	8000224 <__adddf3>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	460b      	mov	r3, r1
 8004fec:	2000      	movs	r0, #0
 8004fee:	49bd      	ldr	r1, [pc, #756]	; (80052e4 <__ieee754_pow+0x754>)
 8004ff0:	f7fb fbf8 	bl	80007e4 <__aeabi_ddiv>
 8004ff4:	ec41 0b19 	vmov	d9, r0, r1
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	460b      	mov	r3, r1
 8004ffc:	4630      	mov	r0, r6
 8004ffe:	4639      	mov	r1, r7
 8005000:	f7fb fac6 	bl	8000590 <__aeabi_dmul>
 8005004:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005008:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800500c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005010:	2300      	movs	r3, #0
 8005012:	9304      	str	r3, [sp, #16]
 8005014:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005018:	46ab      	mov	fp, r5
 800501a:	106d      	asrs	r5, r5, #1
 800501c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005020:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8005024:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8005028:	2200      	movs	r2, #0
 800502a:	4640      	mov	r0, r8
 800502c:	4649      	mov	r1, r9
 800502e:	4614      	mov	r4, r2
 8005030:	461d      	mov	r5, r3
 8005032:	f7fb faad 	bl	8000590 <__aeabi_dmul>
 8005036:	4602      	mov	r2, r0
 8005038:	460b      	mov	r3, r1
 800503a:	4630      	mov	r0, r6
 800503c:	4639      	mov	r1, r7
 800503e:	f7fb f8ef 	bl	8000220 <__aeabi_dsub>
 8005042:	ec53 2b18 	vmov	r2, r3, d8
 8005046:	4606      	mov	r6, r0
 8005048:	460f      	mov	r7, r1
 800504a:	4620      	mov	r0, r4
 800504c:	4629      	mov	r1, r5
 800504e:	f7fb f8e7 	bl	8000220 <__aeabi_dsub>
 8005052:	4602      	mov	r2, r0
 8005054:	460b      	mov	r3, r1
 8005056:	4650      	mov	r0, sl
 8005058:	4659      	mov	r1, fp
 800505a:	f7fb f8e1 	bl	8000220 <__aeabi_dsub>
 800505e:	4642      	mov	r2, r8
 8005060:	464b      	mov	r3, r9
 8005062:	f7fb fa95 	bl	8000590 <__aeabi_dmul>
 8005066:	4602      	mov	r2, r0
 8005068:	460b      	mov	r3, r1
 800506a:	4630      	mov	r0, r6
 800506c:	4639      	mov	r1, r7
 800506e:	f7fb f8d7 	bl	8000220 <__aeabi_dsub>
 8005072:	ec53 2b19 	vmov	r2, r3, d9
 8005076:	f7fb fa8b 	bl	8000590 <__aeabi_dmul>
 800507a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800507e:	ec41 0b18 	vmov	d8, r0, r1
 8005082:	4610      	mov	r0, r2
 8005084:	4619      	mov	r1, r3
 8005086:	f7fb fa83 	bl	8000590 <__aeabi_dmul>
 800508a:	a37d      	add	r3, pc, #500	; (adr r3, 8005280 <__ieee754_pow+0x6f0>)
 800508c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005090:	4604      	mov	r4, r0
 8005092:	460d      	mov	r5, r1
 8005094:	f7fb fa7c 	bl	8000590 <__aeabi_dmul>
 8005098:	a37b      	add	r3, pc, #492	; (adr r3, 8005288 <__ieee754_pow+0x6f8>)
 800509a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509e:	f7fb f8c1 	bl	8000224 <__adddf3>
 80050a2:	4622      	mov	r2, r4
 80050a4:	462b      	mov	r3, r5
 80050a6:	f7fb fa73 	bl	8000590 <__aeabi_dmul>
 80050aa:	a379      	add	r3, pc, #484	; (adr r3, 8005290 <__ieee754_pow+0x700>)
 80050ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050b0:	f7fb f8b8 	bl	8000224 <__adddf3>
 80050b4:	4622      	mov	r2, r4
 80050b6:	462b      	mov	r3, r5
 80050b8:	f7fb fa6a 	bl	8000590 <__aeabi_dmul>
 80050bc:	a376      	add	r3, pc, #472	; (adr r3, 8005298 <__ieee754_pow+0x708>)
 80050be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c2:	f7fb f8af 	bl	8000224 <__adddf3>
 80050c6:	4622      	mov	r2, r4
 80050c8:	462b      	mov	r3, r5
 80050ca:	f7fb fa61 	bl	8000590 <__aeabi_dmul>
 80050ce:	a374      	add	r3, pc, #464	; (adr r3, 80052a0 <__ieee754_pow+0x710>)
 80050d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d4:	f7fb f8a6 	bl	8000224 <__adddf3>
 80050d8:	4622      	mov	r2, r4
 80050da:	462b      	mov	r3, r5
 80050dc:	f7fb fa58 	bl	8000590 <__aeabi_dmul>
 80050e0:	a371      	add	r3, pc, #452	; (adr r3, 80052a8 <__ieee754_pow+0x718>)
 80050e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e6:	f7fb f89d 	bl	8000224 <__adddf3>
 80050ea:	4622      	mov	r2, r4
 80050ec:	4606      	mov	r6, r0
 80050ee:	460f      	mov	r7, r1
 80050f0:	462b      	mov	r3, r5
 80050f2:	4620      	mov	r0, r4
 80050f4:	4629      	mov	r1, r5
 80050f6:	f7fb fa4b 	bl	8000590 <__aeabi_dmul>
 80050fa:	4602      	mov	r2, r0
 80050fc:	460b      	mov	r3, r1
 80050fe:	4630      	mov	r0, r6
 8005100:	4639      	mov	r1, r7
 8005102:	f7fb fa45 	bl	8000590 <__aeabi_dmul>
 8005106:	4642      	mov	r2, r8
 8005108:	4604      	mov	r4, r0
 800510a:	460d      	mov	r5, r1
 800510c:	464b      	mov	r3, r9
 800510e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005112:	f7fb f887 	bl	8000224 <__adddf3>
 8005116:	ec53 2b18 	vmov	r2, r3, d8
 800511a:	f7fb fa39 	bl	8000590 <__aeabi_dmul>
 800511e:	4622      	mov	r2, r4
 8005120:	462b      	mov	r3, r5
 8005122:	f7fb f87f 	bl	8000224 <__adddf3>
 8005126:	4642      	mov	r2, r8
 8005128:	4682      	mov	sl, r0
 800512a:	468b      	mov	fp, r1
 800512c:	464b      	mov	r3, r9
 800512e:	4640      	mov	r0, r8
 8005130:	4649      	mov	r1, r9
 8005132:	f7fb fa2d 	bl	8000590 <__aeabi_dmul>
 8005136:	4b6c      	ldr	r3, [pc, #432]	; (80052e8 <__ieee754_pow+0x758>)
 8005138:	2200      	movs	r2, #0
 800513a:	4606      	mov	r6, r0
 800513c:	460f      	mov	r7, r1
 800513e:	f7fb f871 	bl	8000224 <__adddf3>
 8005142:	4652      	mov	r2, sl
 8005144:	465b      	mov	r3, fp
 8005146:	f7fb f86d 	bl	8000224 <__adddf3>
 800514a:	9c04      	ldr	r4, [sp, #16]
 800514c:	460d      	mov	r5, r1
 800514e:	4622      	mov	r2, r4
 8005150:	460b      	mov	r3, r1
 8005152:	4640      	mov	r0, r8
 8005154:	4649      	mov	r1, r9
 8005156:	f7fb fa1b 	bl	8000590 <__aeabi_dmul>
 800515a:	4b63      	ldr	r3, [pc, #396]	; (80052e8 <__ieee754_pow+0x758>)
 800515c:	4680      	mov	r8, r0
 800515e:	4689      	mov	r9, r1
 8005160:	2200      	movs	r2, #0
 8005162:	4620      	mov	r0, r4
 8005164:	4629      	mov	r1, r5
 8005166:	f7fb f85b 	bl	8000220 <__aeabi_dsub>
 800516a:	4632      	mov	r2, r6
 800516c:	463b      	mov	r3, r7
 800516e:	f7fb f857 	bl	8000220 <__aeabi_dsub>
 8005172:	4602      	mov	r2, r0
 8005174:	460b      	mov	r3, r1
 8005176:	4650      	mov	r0, sl
 8005178:	4659      	mov	r1, fp
 800517a:	f7fb f851 	bl	8000220 <__aeabi_dsub>
 800517e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005182:	f7fb fa05 	bl	8000590 <__aeabi_dmul>
 8005186:	4622      	mov	r2, r4
 8005188:	4606      	mov	r6, r0
 800518a:	460f      	mov	r7, r1
 800518c:	462b      	mov	r3, r5
 800518e:	ec51 0b18 	vmov	r0, r1, d8
 8005192:	f7fb f9fd 	bl	8000590 <__aeabi_dmul>
 8005196:	4602      	mov	r2, r0
 8005198:	460b      	mov	r3, r1
 800519a:	4630      	mov	r0, r6
 800519c:	4639      	mov	r1, r7
 800519e:	f7fb f841 	bl	8000224 <__adddf3>
 80051a2:	4606      	mov	r6, r0
 80051a4:	460f      	mov	r7, r1
 80051a6:	4602      	mov	r2, r0
 80051a8:	460b      	mov	r3, r1
 80051aa:	4640      	mov	r0, r8
 80051ac:	4649      	mov	r1, r9
 80051ae:	f7fb f839 	bl	8000224 <__adddf3>
 80051b2:	9c04      	ldr	r4, [sp, #16]
 80051b4:	a33e      	add	r3, pc, #248	; (adr r3, 80052b0 <__ieee754_pow+0x720>)
 80051b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ba:	4620      	mov	r0, r4
 80051bc:	460d      	mov	r5, r1
 80051be:	f7fb f9e7 	bl	8000590 <__aeabi_dmul>
 80051c2:	4642      	mov	r2, r8
 80051c4:	ec41 0b18 	vmov	d8, r0, r1
 80051c8:	464b      	mov	r3, r9
 80051ca:	4620      	mov	r0, r4
 80051cc:	4629      	mov	r1, r5
 80051ce:	f7fb f827 	bl	8000220 <__aeabi_dsub>
 80051d2:	4602      	mov	r2, r0
 80051d4:	460b      	mov	r3, r1
 80051d6:	4630      	mov	r0, r6
 80051d8:	4639      	mov	r1, r7
 80051da:	f7fb f821 	bl	8000220 <__aeabi_dsub>
 80051de:	a336      	add	r3, pc, #216	; (adr r3, 80052b8 <__ieee754_pow+0x728>)
 80051e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e4:	f7fb f9d4 	bl	8000590 <__aeabi_dmul>
 80051e8:	a335      	add	r3, pc, #212	; (adr r3, 80052c0 <__ieee754_pow+0x730>)
 80051ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ee:	4606      	mov	r6, r0
 80051f0:	460f      	mov	r7, r1
 80051f2:	4620      	mov	r0, r4
 80051f4:	4629      	mov	r1, r5
 80051f6:	f7fb f9cb 	bl	8000590 <__aeabi_dmul>
 80051fa:	4602      	mov	r2, r0
 80051fc:	460b      	mov	r3, r1
 80051fe:	4630      	mov	r0, r6
 8005200:	4639      	mov	r1, r7
 8005202:	f7fb f80f 	bl	8000224 <__adddf3>
 8005206:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005208:	4b38      	ldr	r3, [pc, #224]	; (80052ec <__ieee754_pow+0x75c>)
 800520a:	4413      	add	r3, r2
 800520c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005210:	f7fb f808 	bl	8000224 <__adddf3>
 8005214:	4682      	mov	sl, r0
 8005216:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005218:	468b      	mov	fp, r1
 800521a:	f7fb f94f 	bl	80004bc <__aeabi_i2d>
 800521e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005220:	4b33      	ldr	r3, [pc, #204]	; (80052f0 <__ieee754_pow+0x760>)
 8005222:	4413      	add	r3, r2
 8005224:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005228:	4606      	mov	r6, r0
 800522a:	460f      	mov	r7, r1
 800522c:	4652      	mov	r2, sl
 800522e:	465b      	mov	r3, fp
 8005230:	ec51 0b18 	vmov	r0, r1, d8
 8005234:	f7fa fff6 	bl	8000224 <__adddf3>
 8005238:	4642      	mov	r2, r8
 800523a:	464b      	mov	r3, r9
 800523c:	f7fa fff2 	bl	8000224 <__adddf3>
 8005240:	4632      	mov	r2, r6
 8005242:	463b      	mov	r3, r7
 8005244:	f7fa ffee 	bl	8000224 <__adddf3>
 8005248:	9c04      	ldr	r4, [sp, #16]
 800524a:	4632      	mov	r2, r6
 800524c:	463b      	mov	r3, r7
 800524e:	4620      	mov	r0, r4
 8005250:	460d      	mov	r5, r1
 8005252:	f7fa ffe5 	bl	8000220 <__aeabi_dsub>
 8005256:	4642      	mov	r2, r8
 8005258:	464b      	mov	r3, r9
 800525a:	f7fa ffe1 	bl	8000220 <__aeabi_dsub>
 800525e:	ec53 2b18 	vmov	r2, r3, d8
 8005262:	f7fa ffdd 	bl	8000220 <__aeabi_dsub>
 8005266:	4602      	mov	r2, r0
 8005268:	460b      	mov	r3, r1
 800526a:	4650      	mov	r0, sl
 800526c:	4659      	mov	r1, fp
 800526e:	e606      	b.n	8004e7e <__ieee754_pow+0x2ee>
 8005270:	2401      	movs	r4, #1
 8005272:	e6a0      	b.n	8004fb6 <__ieee754_pow+0x426>
 8005274:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80052c8 <__ieee754_pow+0x738>
 8005278:	e60d      	b.n	8004e96 <__ieee754_pow+0x306>
 800527a:	bf00      	nop
 800527c:	f3af 8000 	nop.w
 8005280:	4a454eef 	.word	0x4a454eef
 8005284:	3fca7e28 	.word	0x3fca7e28
 8005288:	93c9db65 	.word	0x93c9db65
 800528c:	3fcd864a 	.word	0x3fcd864a
 8005290:	a91d4101 	.word	0xa91d4101
 8005294:	3fd17460 	.word	0x3fd17460
 8005298:	518f264d 	.word	0x518f264d
 800529c:	3fd55555 	.word	0x3fd55555
 80052a0:	db6fabff 	.word	0xdb6fabff
 80052a4:	3fdb6db6 	.word	0x3fdb6db6
 80052a8:	33333303 	.word	0x33333303
 80052ac:	3fe33333 	.word	0x3fe33333
 80052b0:	e0000000 	.word	0xe0000000
 80052b4:	3feec709 	.word	0x3feec709
 80052b8:	dc3a03fd 	.word	0xdc3a03fd
 80052bc:	3feec709 	.word	0x3feec709
 80052c0:	145b01f5 	.word	0x145b01f5
 80052c4:	be3e2fe0 	.word	0xbe3e2fe0
 80052c8:	00000000 	.word	0x00000000
 80052cc:	3ff00000 	.word	0x3ff00000
 80052d0:	7ff00000 	.word	0x7ff00000
 80052d4:	43400000 	.word	0x43400000
 80052d8:	0003988e 	.word	0x0003988e
 80052dc:	000bb679 	.word	0x000bb679
 80052e0:	080059d0 	.word	0x080059d0
 80052e4:	3ff00000 	.word	0x3ff00000
 80052e8:	40080000 	.word	0x40080000
 80052ec:	080059f0 	.word	0x080059f0
 80052f0:	080059e0 	.word	0x080059e0
 80052f4:	a3b5      	add	r3, pc, #724	; (adr r3, 80055cc <__ieee754_pow+0xa3c>)
 80052f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052fa:	4640      	mov	r0, r8
 80052fc:	4649      	mov	r1, r9
 80052fe:	f7fa ff91 	bl	8000224 <__adddf3>
 8005302:	4622      	mov	r2, r4
 8005304:	ec41 0b1a 	vmov	d10, r0, r1
 8005308:	462b      	mov	r3, r5
 800530a:	4630      	mov	r0, r6
 800530c:	4639      	mov	r1, r7
 800530e:	f7fa ff87 	bl	8000220 <__aeabi_dsub>
 8005312:	4602      	mov	r2, r0
 8005314:	460b      	mov	r3, r1
 8005316:	ec51 0b1a 	vmov	r0, r1, d10
 800531a:	f7fb fbc9 	bl	8000ab0 <__aeabi_dcmpgt>
 800531e:	2800      	cmp	r0, #0
 8005320:	f47f adf8 	bne.w	8004f14 <__ieee754_pow+0x384>
 8005324:	4aa4      	ldr	r2, [pc, #656]	; (80055b8 <__ieee754_pow+0xa28>)
 8005326:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800532a:	4293      	cmp	r3, r2
 800532c:	f340 810b 	ble.w	8005546 <__ieee754_pow+0x9b6>
 8005330:	151b      	asrs	r3, r3, #20
 8005332:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005336:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800533a:	fa4a f303 	asr.w	r3, sl, r3
 800533e:	445b      	add	r3, fp
 8005340:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8005344:	4e9d      	ldr	r6, [pc, #628]	; (80055bc <__ieee754_pow+0xa2c>)
 8005346:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800534a:	4116      	asrs	r6, r2
 800534c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8005350:	2000      	movs	r0, #0
 8005352:	ea23 0106 	bic.w	r1, r3, r6
 8005356:	f1c2 0214 	rsb	r2, r2, #20
 800535a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800535e:	fa4a fa02 	asr.w	sl, sl, r2
 8005362:	f1bb 0f00 	cmp.w	fp, #0
 8005366:	4602      	mov	r2, r0
 8005368:	460b      	mov	r3, r1
 800536a:	4620      	mov	r0, r4
 800536c:	4629      	mov	r1, r5
 800536e:	bfb8      	it	lt
 8005370:	f1ca 0a00 	rsblt	sl, sl, #0
 8005374:	f7fa ff54 	bl	8000220 <__aeabi_dsub>
 8005378:	ec41 0b19 	vmov	d9, r0, r1
 800537c:	4642      	mov	r2, r8
 800537e:	464b      	mov	r3, r9
 8005380:	ec51 0b19 	vmov	r0, r1, d9
 8005384:	f7fa ff4e 	bl	8000224 <__adddf3>
 8005388:	2400      	movs	r4, #0
 800538a:	a379      	add	r3, pc, #484	; (adr r3, 8005570 <__ieee754_pow+0x9e0>)
 800538c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005390:	4620      	mov	r0, r4
 8005392:	460d      	mov	r5, r1
 8005394:	f7fb f8fc 	bl	8000590 <__aeabi_dmul>
 8005398:	ec53 2b19 	vmov	r2, r3, d9
 800539c:	4606      	mov	r6, r0
 800539e:	460f      	mov	r7, r1
 80053a0:	4620      	mov	r0, r4
 80053a2:	4629      	mov	r1, r5
 80053a4:	f7fa ff3c 	bl	8000220 <__aeabi_dsub>
 80053a8:	4602      	mov	r2, r0
 80053aa:	460b      	mov	r3, r1
 80053ac:	4640      	mov	r0, r8
 80053ae:	4649      	mov	r1, r9
 80053b0:	f7fa ff36 	bl	8000220 <__aeabi_dsub>
 80053b4:	a370      	add	r3, pc, #448	; (adr r3, 8005578 <__ieee754_pow+0x9e8>)
 80053b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ba:	f7fb f8e9 	bl	8000590 <__aeabi_dmul>
 80053be:	a370      	add	r3, pc, #448	; (adr r3, 8005580 <__ieee754_pow+0x9f0>)
 80053c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c4:	4680      	mov	r8, r0
 80053c6:	4689      	mov	r9, r1
 80053c8:	4620      	mov	r0, r4
 80053ca:	4629      	mov	r1, r5
 80053cc:	f7fb f8e0 	bl	8000590 <__aeabi_dmul>
 80053d0:	4602      	mov	r2, r0
 80053d2:	460b      	mov	r3, r1
 80053d4:	4640      	mov	r0, r8
 80053d6:	4649      	mov	r1, r9
 80053d8:	f7fa ff24 	bl	8000224 <__adddf3>
 80053dc:	4604      	mov	r4, r0
 80053de:	460d      	mov	r5, r1
 80053e0:	4602      	mov	r2, r0
 80053e2:	460b      	mov	r3, r1
 80053e4:	4630      	mov	r0, r6
 80053e6:	4639      	mov	r1, r7
 80053e8:	f7fa ff1c 	bl	8000224 <__adddf3>
 80053ec:	4632      	mov	r2, r6
 80053ee:	463b      	mov	r3, r7
 80053f0:	4680      	mov	r8, r0
 80053f2:	4689      	mov	r9, r1
 80053f4:	f7fa ff14 	bl	8000220 <__aeabi_dsub>
 80053f8:	4602      	mov	r2, r0
 80053fa:	460b      	mov	r3, r1
 80053fc:	4620      	mov	r0, r4
 80053fe:	4629      	mov	r1, r5
 8005400:	f7fa ff0e 	bl	8000220 <__aeabi_dsub>
 8005404:	4642      	mov	r2, r8
 8005406:	4606      	mov	r6, r0
 8005408:	460f      	mov	r7, r1
 800540a:	464b      	mov	r3, r9
 800540c:	4640      	mov	r0, r8
 800540e:	4649      	mov	r1, r9
 8005410:	f7fb f8be 	bl	8000590 <__aeabi_dmul>
 8005414:	a35c      	add	r3, pc, #368	; (adr r3, 8005588 <__ieee754_pow+0x9f8>)
 8005416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541a:	4604      	mov	r4, r0
 800541c:	460d      	mov	r5, r1
 800541e:	f7fb f8b7 	bl	8000590 <__aeabi_dmul>
 8005422:	a35b      	add	r3, pc, #364	; (adr r3, 8005590 <__ieee754_pow+0xa00>)
 8005424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005428:	f7fa fefa 	bl	8000220 <__aeabi_dsub>
 800542c:	4622      	mov	r2, r4
 800542e:	462b      	mov	r3, r5
 8005430:	f7fb f8ae 	bl	8000590 <__aeabi_dmul>
 8005434:	a358      	add	r3, pc, #352	; (adr r3, 8005598 <__ieee754_pow+0xa08>)
 8005436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800543a:	f7fa fef3 	bl	8000224 <__adddf3>
 800543e:	4622      	mov	r2, r4
 8005440:	462b      	mov	r3, r5
 8005442:	f7fb f8a5 	bl	8000590 <__aeabi_dmul>
 8005446:	a356      	add	r3, pc, #344	; (adr r3, 80055a0 <__ieee754_pow+0xa10>)
 8005448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544c:	f7fa fee8 	bl	8000220 <__aeabi_dsub>
 8005450:	4622      	mov	r2, r4
 8005452:	462b      	mov	r3, r5
 8005454:	f7fb f89c 	bl	8000590 <__aeabi_dmul>
 8005458:	a353      	add	r3, pc, #332	; (adr r3, 80055a8 <__ieee754_pow+0xa18>)
 800545a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800545e:	f7fa fee1 	bl	8000224 <__adddf3>
 8005462:	4622      	mov	r2, r4
 8005464:	462b      	mov	r3, r5
 8005466:	f7fb f893 	bl	8000590 <__aeabi_dmul>
 800546a:	4602      	mov	r2, r0
 800546c:	460b      	mov	r3, r1
 800546e:	4640      	mov	r0, r8
 8005470:	4649      	mov	r1, r9
 8005472:	f7fa fed5 	bl	8000220 <__aeabi_dsub>
 8005476:	4604      	mov	r4, r0
 8005478:	460d      	mov	r5, r1
 800547a:	4602      	mov	r2, r0
 800547c:	460b      	mov	r3, r1
 800547e:	4640      	mov	r0, r8
 8005480:	4649      	mov	r1, r9
 8005482:	f7fb f885 	bl	8000590 <__aeabi_dmul>
 8005486:	2200      	movs	r2, #0
 8005488:	ec41 0b19 	vmov	d9, r0, r1
 800548c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005490:	4620      	mov	r0, r4
 8005492:	4629      	mov	r1, r5
 8005494:	f7fa fec4 	bl	8000220 <__aeabi_dsub>
 8005498:	4602      	mov	r2, r0
 800549a:	460b      	mov	r3, r1
 800549c:	ec51 0b19 	vmov	r0, r1, d9
 80054a0:	f7fb f9a0 	bl	80007e4 <__aeabi_ddiv>
 80054a4:	4632      	mov	r2, r6
 80054a6:	4604      	mov	r4, r0
 80054a8:	460d      	mov	r5, r1
 80054aa:	463b      	mov	r3, r7
 80054ac:	4640      	mov	r0, r8
 80054ae:	4649      	mov	r1, r9
 80054b0:	f7fb f86e 	bl	8000590 <__aeabi_dmul>
 80054b4:	4632      	mov	r2, r6
 80054b6:	463b      	mov	r3, r7
 80054b8:	f7fa feb4 	bl	8000224 <__adddf3>
 80054bc:	4602      	mov	r2, r0
 80054be:	460b      	mov	r3, r1
 80054c0:	4620      	mov	r0, r4
 80054c2:	4629      	mov	r1, r5
 80054c4:	f7fa feac 	bl	8000220 <__aeabi_dsub>
 80054c8:	4642      	mov	r2, r8
 80054ca:	464b      	mov	r3, r9
 80054cc:	f7fa fea8 	bl	8000220 <__aeabi_dsub>
 80054d0:	460b      	mov	r3, r1
 80054d2:	4602      	mov	r2, r0
 80054d4:	493a      	ldr	r1, [pc, #232]	; (80055c0 <__ieee754_pow+0xa30>)
 80054d6:	2000      	movs	r0, #0
 80054d8:	f7fa fea2 	bl	8000220 <__aeabi_dsub>
 80054dc:	e9cd 0100 	strd	r0, r1, [sp]
 80054e0:	9b01      	ldr	r3, [sp, #4]
 80054e2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80054e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054ea:	da2f      	bge.n	800554c <__ieee754_pow+0x9bc>
 80054ec:	4650      	mov	r0, sl
 80054ee:	ed9d 0b00 	vldr	d0, [sp]
 80054f2:	f000 f9cd 	bl	8005890 <scalbn>
 80054f6:	ec51 0b10 	vmov	r0, r1, d0
 80054fa:	ec53 2b18 	vmov	r2, r3, d8
 80054fe:	f7ff bbe0 	b.w	8004cc2 <__ieee754_pow+0x132>
 8005502:	4b30      	ldr	r3, [pc, #192]	; (80055c4 <__ieee754_pow+0xa34>)
 8005504:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8005508:	429e      	cmp	r6, r3
 800550a:	f77f af0b 	ble.w	8005324 <__ieee754_pow+0x794>
 800550e:	4b2e      	ldr	r3, [pc, #184]	; (80055c8 <__ieee754_pow+0xa38>)
 8005510:	440b      	add	r3, r1
 8005512:	4303      	orrs	r3, r0
 8005514:	d00b      	beq.n	800552e <__ieee754_pow+0x99e>
 8005516:	a326      	add	r3, pc, #152	; (adr r3, 80055b0 <__ieee754_pow+0xa20>)
 8005518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551c:	ec51 0b18 	vmov	r0, r1, d8
 8005520:	f7fb f836 	bl	8000590 <__aeabi_dmul>
 8005524:	a322      	add	r3, pc, #136	; (adr r3, 80055b0 <__ieee754_pow+0xa20>)
 8005526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552a:	f7ff bbca 	b.w	8004cc2 <__ieee754_pow+0x132>
 800552e:	4622      	mov	r2, r4
 8005530:	462b      	mov	r3, r5
 8005532:	f7fa fe75 	bl	8000220 <__aeabi_dsub>
 8005536:	4642      	mov	r2, r8
 8005538:	464b      	mov	r3, r9
 800553a:	f7fb faaf 	bl	8000a9c <__aeabi_dcmpge>
 800553e:	2800      	cmp	r0, #0
 8005540:	f43f aef0 	beq.w	8005324 <__ieee754_pow+0x794>
 8005544:	e7e7      	b.n	8005516 <__ieee754_pow+0x986>
 8005546:	f04f 0a00 	mov.w	sl, #0
 800554a:	e717      	b.n	800537c <__ieee754_pow+0x7ec>
 800554c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005550:	4619      	mov	r1, r3
 8005552:	e7d2      	b.n	80054fa <__ieee754_pow+0x96a>
 8005554:	491a      	ldr	r1, [pc, #104]	; (80055c0 <__ieee754_pow+0xa30>)
 8005556:	2000      	movs	r0, #0
 8005558:	f7ff bb9e 	b.w	8004c98 <__ieee754_pow+0x108>
 800555c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005560:	f7ff bb9a 	b.w	8004c98 <__ieee754_pow+0x108>
 8005564:	9000      	str	r0, [sp, #0]
 8005566:	f7ff bb76 	b.w	8004c56 <__ieee754_pow+0xc6>
 800556a:	2100      	movs	r1, #0
 800556c:	f7ff bb60 	b.w	8004c30 <__ieee754_pow+0xa0>
 8005570:	00000000 	.word	0x00000000
 8005574:	3fe62e43 	.word	0x3fe62e43
 8005578:	fefa39ef 	.word	0xfefa39ef
 800557c:	3fe62e42 	.word	0x3fe62e42
 8005580:	0ca86c39 	.word	0x0ca86c39
 8005584:	be205c61 	.word	0xbe205c61
 8005588:	72bea4d0 	.word	0x72bea4d0
 800558c:	3e663769 	.word	0x3e663769
 8005590:	c5d26bf1 	.word	0xc5d26bf1
 8005594:	3ebbbd41 	.word	0x3ebbbd41
 8005598:	af25de2c 	.word	0xaf25de2c
 800559c:	3f11566a 	.word	0x3f11566a
 80055a0:	16bebd93 	.word	0x16bebd93
 80055a4:	3f66c16c 	.word	0x3f66c16c
 80055a8:	5555553e 	.word	0x5555553e
 80055ac:	3fc55555 	.word	0x3fc55555
 80055b0:	c2f8f359 	.word	0xc2f8f359
 80055b4:	01a56e1f 	.word	0x01a56e1f
 80055b8:	3fe00000 	.word	0x3fe00000
 80055bc:	000fffff 	.word	0x000fffff
 80055c0:	3ff00000 	.word	0x3ff00000
 80055c4:	4090cbff 	.word	0x4090cbff
 80055c8:	3f6f3400 	.word	0x3f6f3400
 80055cc:	652b82fe 	.word	0x652b82fe
 80055d0:	3c971547 	.word	0x3c971547

080055d4 <__ieee754_sqrt>:
 80055d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055d8:	ec55 4b10 	vmov	r4, r5, d0
 80055dc:	4e56      	ldr	r6, [pc, #344]	; (8005738 <__ieee754_sqrt+0x164>)
 80055de:	43ae      	bics	r6, r5
 80055e0:	ee10 0a10 	vmov	r0, s0
 80055e4:	ee10 3a10 	vmov	r3, s0
 80055e8:	4629      	mov	r1, r5
 80055ea:	462a      	mov	r2, r5
 80055ec:	d110      	bne.n	8005610 <__ieee754_sqrt+0x3c>
 80055ee:	ee10 2a10 	vmov	r2, s0
 80055f2:	462b      	mov	r3, r5
 80055f4:	f7fa ffcc 	bl	8000590 <__aeabi_dmul>
 80055f8:	4602      	mov	r2, r0
 80055fa:	460b      	mov	r3, r1
 80055fc:	4620      	mov	r0, r4
 80055fe:	4629      	mov	r1, r5
 8005600:	f7fa fe10 	bl	8000224 <__adddf3>
 8005604:	4604      	mov	r4, r0
 8005606:	460d      	mov	r5, r1
 8005608:	ec45 4b10 	vmov	d0, r4, r5
 800560c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005610:	2d00      	cmp	r5, #0
 8005612:	dc10      	bgt.n	8005636 <__ieee754_sqrt+0x62>
 8005614:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8005618:	4330      	orrs	r0, r6
 800561a:	d0f5      	beq.n	8005608 <__ieee754_sqrt+0x34>
 800561c:	b15d      	cbz	r5, 8005636 <__ieee754_sqrt+0x62>
 800561e:	ee10 2a10 	vmov	r2, s0
 8005622:	462b      	mov	r3, r5
 8005624:	ee10 0a10 	vmov	r0, s0
 8005628:	f7fa fdfa 	bl	8000220 <__aeabi_dsub>
 800562c:	4602      	mov	r2, r0
 800562e:	460b      	mov	r3, r1
 8005630:	f7fb f8d8 	bl	80007e4 <__aeabi_ddiv>
 8005634:	e7e6      	b.n	8005604 <__ieee754_sqrt+0x30>
 8005636:	1509      	asrs	r1, r1, #20
 8005638:	d076      	beq.n	8005728 <__ieee754_sqrt+0x154>
 800563a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800563e:	07ce      	lsls	r6, r1, #31
 8005640:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8005644:	bf5e      	ittt	pl
 8005646:	0fda      	lsrpl	r2, r3, #31
 8005648:	005b      	lslpl	r3, r3, #1
 800564a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800564e:	0fda      	lsrs	r2, r3, #31
 8005650:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8005654:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8005658:	2000      	movs	r0, #0
 800565a:	106d      	asrs	r5, r5, #1
 800565c:	005b      	lsls	r3, r3, #1
 800565e:	f04f 0e16 	mov.w	lr, #22
 8005662:	4684      	mov	ip, r0
 8005664:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005668:	eb0c 0401 	add.w	r4, ip, r1
 800566c:	4294      	cmp	r4, r2
 800566e:	bfde      	ittt	le
 8005670:	1b12      	suble	r2, r2, r4
 8005672:	eb04 0c01 	addle.w	ip, r4, r1
 8005676:	1840      	addle	r0, r0, r1
 8005678:	0052      	lsls	r2, r2, #1
 800567a:	f1be 0e01 	subs.w	lr, lr, #1
 800567e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8005682:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8005686:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800568a:	d1ed      	bne.n	8005668 <__ieee754_sqrt+0x94>
 800568c:	4671      	mov	r1, lr
 800568e:	2720      	movs	r7, #32
 8005690:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8005694:	4562      	cmp	r2, ip
 8005696:	eb04 060e 	add.w	r6, r4, lr
 800569a:	dc02      	bgt.n	80056a2 <__ieee754_sqrt+0xce>
 800569c:	d113      	bne.n	80056c6 <__ieee754_sqrt+0xf2>
 800569e:	429e      	cmp	r6, r3
 80056a0:	d811      	bhi.n	80056c6 <__ieee754_sqrt+0xf2>
 80056a2:	2e00      	cmp	r6, #0
 80056a4:	eb06 0e04 	add.w	lr, r6, r4
 80056a8:	da43      	bge.n	8005732 <__ieee754_sqrt+0x15e>
 80056aa:	f1be 0f00 	cmp.w	lr, #0
 80056ae:	db40      	blt.n	8005732 <__ieee754_sqrt+0x15e>
 80056b0:	f10c 0801 	add.w	r8, ip, #1
 80056b4:	eba2 020c 	sub.w	r2, r2, ip
 80056b8:	429e      	cmp	r6, r3
 80056ba:	bf88      	it	hi
 80056bc:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80056c0:	1b9b      	subs	r3, r3, r6
 80056c2:	4421      	add	r1, r4
 80056c4:	46c4      	mov	ip, r8
 80056c6:	0052      	lsls	r2, r2, #1
 80056c8:	3f01      	subs	r7, #1
 80056ca:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80056ce:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80056d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80056d6:	d1dd      	bne.n	8005694 <__ieee754_sqrt+0xc0>
 80056d8:	4313      	orrs	r3, r2
 80056da:	d006      	beq.n	80056ea <__ieee754_sqrt+0x116>
 80056dc:	1c4c      	adds	r4, r1, #1
 80056de:	bf13      	iteet	ne
 80056e0:	3101      	addne	r1, #1
 80056e2:	3001      	addeq	r0, #1
 80056e4:	4639      	moveq	r1, r7
 80056e6:	f021 0101 	bicne.w	r1, r1, #1
 80056ea:	1043      	asrs	r3, r0, #1
 80056ec:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80056f0:	0849      	lsrs	r1, r1, #1
 80056f2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80056f6:	07c2      	lsls	r2, r0, #31
 80056f8:	bf48      	it	mi
 80056fa:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80056fe:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8005702:	460c      	mov	r4, r1
 8005704:	463d      	mov	r5, r7
 8005706:	e77f      	b.n	8005608 <__ieee754_sqrt+0x34>
 8005708:	0ada      	lsrs	r2, r3, #11
 800570a:	3815      	subs	r0, #21
 800570c:	055b      	lsls	r3, r3, #21
 800570e:	2a00      	cmp	r2, #0
 8005710:	d0fa      	beq.n	8005708 <__ieee754_sqrt+0x134>
 8005712:	02d7      	lsls	r7, r2, #11
 8005714:	d50a      	bpl.n	800572c <__ieee754_sqrt+0x158>
 8005716:	f1c1 0420 	rsb	r4, r1, #32
 800571a:	fa23 f404 	lsr.w	r4, r3, r4
 800571e:	1e4d      	subs	r5, r1, #1
 8005720:	408b      	lsls	r3, r1
 8005722:	4322      	orrs	r2, r4
 8005724:	1b41      	subs	r1, r0, r5
 8005726:	e788      	b.n	800563a <__ieee754_sqrt+0x66>
 8005728:	4608      	mov	r0, r1
 800572a:	e7f0      	b.n	800570e <__ieee754_sqrt+0x13a>
 800572c:	0052      	lsls	r2, r2, #1
 800572e:	3101      	adds	r1, #1
 8005730:	e7ef      	b.n	8005712 <__ieee754_sqrt+0x13e>
 8005732:	46e0      	mov	r8, ip
 8005734:	e7be      	b.n	80056b4 <__ieee754_sqrt+0xe0>
 8005736:	bf00      	nop
 8005738:	7ff00000 	.word	0x7ff00000

0800573c <fabs>:
 800573c:	ec51 0b10 	vmov	r0, r1, d0
 8005740:	ee10 2a10 	vmov	r2, s0
 8005744:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005748:	ec43 2b10 	vmov	d0, r2, r3
 800574c:	4770      	bx	lr

0800574e <finite>:
 800574e:	b082      	sub	sp, #8
 8005750:	ed8d 0b00 	vstr	d0, [sp]
 8005754:	9801      	ldr	r0, [sp, #4]
 8005756:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800575a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800575e:	0fc0      	lsrs	r0, r0, #31
 8005760:	b002      	add	sp, #8
 8005762:	4770      	bx	lr
 8005764:	0000      	movs	r0, r0
	...

08005768 <nan>:
 8005768:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8005770 <nan+0x8>
 800576c:	4770      	bx	lr
 800576e:	bf00      	nop
 8005770:	00000000 	.word	0x00000000
 8005774:	7ff80000 	.word	0x7ff80000

08005778 <rint>:
 8005778:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800577a:	ec51 0b10 	vmov	r0, r1, d0
 800577e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005782:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8005786:	2e13      	cmp	r6, #19
 8005788:	ee10 4a10 	vmov	r4, s0
 800578c:	460b      	mov	r3, r1
 800578e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8005792:	dc58      	bgt.n	8005846 <rint+0xce>
 8005794:	2e00      	cmp	r6, #0
 8005796:	da2b      	bge.n	80057f0 <rint+0x78>
 8005798:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800579c:	4302      	orrs	r2, r0
 800579e:	d023      	beq.n	80057e8 <rint+0x70>
 80057a0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80057a4:	4302      	orrs	r2, r0
 80057a6:	4254      	negs	r4, r2
 80057a8:	4314      	orrs	r4, r2
 80057aa:	0c4b      	lsrs	r3, r1, #17
 80057ac:	0b24      	lsrs	r4, r4, #12
 80057ae:	045b      	lsls	r3, r3, #17
 80057b0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80057b4:	ea44 0103 	orr.w	r1, r4, r3
 80057b8:	4b32      	ldr	r3, [pc, #200]	; (8005884 <rint+0x10c>)
 80057ba:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80057be:	e9d3 6700 	ldrd	r6, r7, [r3]
 80057c2:	4602      	mov	r2, r0
 80057c4:	460b      	mov	r3, r1
 80057c6:	4630      	mov	r0, r6
 80057c8:	4639      	mov	r1, r7
 80057ca:	f7fa fd2b 	bl	8000224 <__adddf3>
 80057ce:	e9cd 0100 	strd	r0, r1, [sp]
 80057d2:	463b      	mov	r3, r7
 80057d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057d8:	4632      	mov	r2, r6
 80057da:	f7fa fd21 	bl	8000220 <__aeabi_dsub>
 80057de:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80057e2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80057e6:	4639      	mov	r1, r7
 80057e8:	ec41 0b10 	vmov	d0, r0, r1
 80057ec:	b003      	add	sp, #12
 80057ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057f0:	4a25      	ldr	r2, [pc, #148]	; (8005888 <rint+0x110>)
 80057f2:	4132      	asrs	r2, r6
 80057f4:	ea01 0702 	and.w	r7, r1, r2
 80057f8:	4307      	orrs	r7, r0
 80057fa:	d0f5      	beq.n	80057e8 <rint+0x70>
 80057fc:	0851      	lsrs	r1, r2, #1
 80057fe:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 8005802:	4314      	orrs	r4, r2
 8005804:	d00c      	beq.n	8005820 <rint+0xa8>
 8005806:	ea23 0201 	bic.w	r2, r3, r1
 800580a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800580e:	2e13      	cmp	r6, #19
 8005810:	fa43 f606 	asr.w	r6, r3, r6
 8005814:	bf0c      	ite	eq
 8005816:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800581a:	2400      	movne	r4, #0
 800581c:	ea42 0306 	orr.w	r3, r2, r6
 8005820:	4918      	ldr	r1, [pc, #96]	; (8005884 <rint+0x10c>)
 8005822:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8005826:	4622      	mov	r2, r4
 8005828:	e9d5 4500 	ldrd	r4, r5, [r5]
 800582c:	4620      	mov	r0, r4
 800582e:	4629      	mov	r1, r5
 8005830:	f7fa fcf8 	bl	8000224 <__adddf3>
 8005834:	e9cd 0100 	strd	r0, r1, [sp]
 8005838:	e9dd 0100 	ldrd	r0, r1, [sp]
 800583c:	4622      	mov	r2, r4
 800583e:	462b      	mov	r3, r5
 8005840:	f7fa fcee 	bl	8000220 <__aeabi_dsub>
 8005844:	e7d0      	b.n	80057e8 <rint+0x70>
 8005846:	2e33      	cmp	r6, #51	; 0x33
 8005848:	dd07      	ble.n	800585a <rint+0xe2>
 800584a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800584e:	d1cb      	bne.n	80057e8 <rint+0x70>
 8005850:	ee10 2a10 	vmov	r2, s0
 8005854:	f7fa fce6 	bl	8000224 <__adddf3>
 8005858:	e7c6      	b.n	80057e8 <rint+0x70>
 800585a:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800585e:	f04f 36ff 	mov.w	r6, #4294967295
 8005862:	40d6      	lsrs	r6, r2
 8005864:	4230      	tst	r0, r6
 8005866:	d0bf      	beq.n	80057e8 <rint+0x70>
 8005868:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800586c:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8005870:	bf1f      	itttt	ne
 8005872:	ea24 0101 	bicne.w	r1, r4, r1
 8005876:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800587a:	fa44 f202 	asrne.w	r2, r4, r2
 800587e:	ea41 0402 	orrne.w	r4, r1, r2
 8005882:	e7cd      	b.n	8005820 <rint+0xa8>
 8005884:	08005a00 	.word	0x08005a00
 8005888:	000fffff 	.word	0x000fffff
 800588c:	00000000 	.word	0x00000000

08005890 <scalbn>:
 8005890:	b570      	push	{r4, r5, r6, lr}
 8005892:	ec55 4b10 	vmov	r4, r5, d0
 8005896:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800589a:	4606      	mov	r6, r0
 800589c:	462b      	mov	r3, r5
 800589e:	b99a      	cbnz	r2, 80058c8 <scalbn+0x38>
 80058a0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80058a4:	4323      	orrs	r3, r4
 80058a6:	d036      	beq.n	8005916 <scalbn+0x86>
 80058a8:	4b39      	ldr	r3, [pc, #228]	; (8005990 <scalbn+0x100>)
 80058aa:	4629      	mov	r1, r5
 80058ac:	ee10 0a10 	vmov	r0, s0
 80058b0:	2200      	movs	r2, #0
 80058b2:	f7fa fe6d 	bl	8000590 <__aeabi_dmul>
 80058b6:	4b37      	ldr	r3, [pc, #220]	; (8005994 <scalbn+0x104>)
 80058b8:	429e      	cmp	r6, r3
 80058ba:	4604      	mov	r4, r0
 80058bc:	460d      	mov	r5, r1
 80058be:	da10      	bge.n	80058e2 <scalbn+0x52>
 80058c0:	a32b      	add	r3, pc, #172	; (adr r3, 8005970 <scalbn+0xe0>)
 80058c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c6:	e03a      	b.n	800593e <scalbn+0xae>
 80058c8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80058cc:	428a      	cmp	r2, r1
 80058ce:	d10c      	bne.n	80058ea <scalbn+0x5a>
 80058d0:	ee10 2a10 	vmov	r2, s0
 80058d4:	4620      	mov	r0, r4
 80058d6:	4629      	mov	r1, r5
 80058d8:	f7fa fca4 	bl	8000224 <__adddf3>
 80058dc:	4604      	mov	r4, r0
 80058de:	460d      	mov	r5, r1
 80058e0:	e019      	b.n	8005916 <scalbn+0x86>
 80058e2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80058e6:	460b      	mov	r3, r1
 80058e8:	3a36      	subs	r2, #54	; 0x36
 80058ea:	4432      	add	r2, r6
 80058ec:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80058f0:	428a      	cmp	r2, r1
 80058f2:	dd08      	ble.n	8005906 <scalbn+0x76>
 80058f4:	2d00      	cmp	r5, #0
 80058f6:	a120      	add	r1, pc, #128	; (adr r1, 8005978 <scalbn+0xe8>)
 80058f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80058fc:	da1c      	bge.n	8005938 <scalbn+0xa8>
 80058fe:	a120      	add	r1, pc, #128	; (adr r1, 8005980 <scalbn+0xf0>)
 8005900:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005904:	e018      	b.n	8005938 <scalbn+0xa8>
 8005906:	2a00      	cmp	r2, #0
 8005908:	dd08      	ble.n	800591c <scalbn+0x8c>
 800590a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800590e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005912:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005916:	ec45 4b10 	vmov	d0, r4, r5
 800591a:	bd70      	pop	{r4, r5, r6, pc}
 800591c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005920:	da19      	bge.n	8005956 <scalbn+0xc6>
 8005922:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005926:	429e      	cmp	r6, r3
 8005928:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800592c:	dd0a      	ble.n	8005944 <scalbn+0xb4>
 800592e:	a112      	add	r1, pc, #72	; (adr r1, 8005978 <scalbn+0xe8>)
 8005930:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1e2      	bne.n	80058fe <scalbn+0x6e>
 8005938:	a30f      	add	r3, pc, #60	; (adr r3, 8005978 <scalbn+0xe8>)
 800593a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800593e:	f7fa fe27 	bl	8000590 <__aeabi_dmul>
 8005942:	e7cb      	b.n	80058dc <scalbn+0x4c>
 8005944:	a10a      	add	r1, pc, #40	; (adr r1, 8005970 <scalbn+0xe0>)
 8005946:	e9d1 0100 	ldrd	r0, r1, [r1]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0b8      	beq.n	80058c0 <scalbn+0x30>
 800594e:	a10e      	add	r1, pc, #56	; (adr r1, 8005988 <scalbn+0xf8>)
 8005950:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005954:	e7b4      	b.n	80058c0 <scalbn+0x30>
 8005956:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800595a:	3236      	adds	r2, #54	; 0x36
 800595c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005960:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8005964:	4620      	mov	r0, r4
 8005966:	4b0c      	ldr	r3, [pc, #48]	; (8005998 <scalbn+0x108>)
 8005968:	2200      	movs	r2, #0
 800596a:	e7e8      	b.n	800593e <scalbn+0xae>
 800596c:	f3af 8000 	nop.w
 8005970:	c2f8f359 	.word	0xc2f8f359
 8005974:	01a56e1f 	.word	0x01a56e1f
 8005978:	8800759c 	.word	0x8800759c
 800597c:	7e37e43c 	.word	0x7e37e43c
 8005980:	8800759c 	.word	0x8800759c
 8005984:	fe37e43c 	.word	0xfe37e43c
 8005988:	c2f8f359 	.word	0xc2f8f359
 800598c:	81a56e1f 	.word	0x81a56e1f
 8005990:	43500000 	.word	0x43500000
 8005994:	ffff3cb0 	.word	0xffff3cb0
 8005998:	3c900000 	.word	0x3c900000

0800599c <_init>:
 800599c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800599e:	bf00      	nop
 80059a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059a2:	bc08      	pop	{r3}
 80059a4:	469e      	mov	lr, r3
 80059a6:	4770      	bx	lr

080059a8 <_fini>:
 80059a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059aa:	bf00      	nop
 80059ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ae:	bc08      	pop	{r3}
 80059b0:	469e      	mov	lr, r3
 80059b2:	4770      	bx	lr
