# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do s1bit_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/corre/Documents/FIBQ8/AC2/LAB1 AC2/ENTREGA/CODIGO/s1bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s1bit
# -- Compiling architecture halfAdder of s1bit
# 
vsim rtl_work.s1bit
# vsim rtl_work.s1bit 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.s1bit(halfadder)
do wave.do
run
force -freeze sim:/s1bit/x 1 0
force -freeze sim:/s1bit/y {} 0
# ** Error: (vsim-4026) Value "" does not represent a literal of the enumeration type.
# ** Error: (vsim-4011) Invalid force value: {} 0.
# 
force -freeze sim:/s1bit/cen 0 0
force -freeze sim:/s1bit/y 1 0
run
force -freeze sim:/s1bit/x 0 0
force -freeze sim:/s1bit/y 1 0
force -freeze sim:/s1bit/cen 0 0
run
run
run
run
restart -force
force -freeze sim:/s1bit/x 1 0
force -freeze sim:/s1bit/y 1 0
force -freeze sim:/s1bit/cen 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/s1bit/x 0 0
force -freeze sim:/s1bit/y 1 0
force -freeze sim:/s1bit/cen 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
