{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639171336754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639171336759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 15:22:16 2021 " "Processing started: Fri Dec 10 15:22:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639171336759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171336759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171336759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639171337728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639171337728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data text_pl_win_rom.sv(6) " "Verilog HDL Declaration information at text_pl_win_rom.sv(6): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/text_pl_win_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_pl_win_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/text_pl_win_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/text_pl_win_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 text_pl_win_rom " "Found entity 1: text_pl_win_rom" {  } { { "hardware/text_pl_win_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_pl_win_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data text_pl_anim_rom.sv(7) " "Verilog HDL Declaration information at text_pl_anim_rom.sv(7): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/text_pl_anim_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_pl_anim_rom.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA text_pl_anim_rom.sv(10) " "Verilog HDL Declaration information at text_pl_anim_rom.sv(10): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/text_pl_anim_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_pl_anim_rom.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data DATA text_pl_anim_rom.sv(7) " "Verilog HDL Declaration information at text_pl_anim_rom.sv(7): object \"Data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/text_pl_anim_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_pl_anim_rom.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/text_pl_anim_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/text_pl_anim_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 text_pl_anim_rom " "Found entity 1: text_pl_anim_rom" {  } { { "hardware/text_pl_anim_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_pl_anim_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data text_title_rom.sv(5) " "Verilog HDL Declaration information at text_title_rom.sv(5): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/text_title_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_title_rom.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/text_title_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/text_title_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 text_title_rom " "Found entity 1: text_title_rom" {  } { { "hardware/text_title_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_title_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343430 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data text_rematch_rom.sv(5) " "Verilog HDL Declaration information at text_rematch_rom.sv(5): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/text_rematch_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_rematch_rom.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/text_rematch_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/text_rematch_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 text_rematch_rom " "Found entity 1: text_rematch_rom" {  } { { "hardware/text_rematch_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_rematch_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/collision.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "hardware/collision.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/collision.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/lfsr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data player_rom.sv(7) " "Verilog HDL Declaration information at player_rom.sv(7): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/player_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/player_rom.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA player_rom.sv(10) " "Verilog HDL Declaration information at player_rom.sv(10): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/player_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/player_rom.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data DATA player_rom.sv(7) " "Verilog HDL Declaration information at player_rom.sv(7): object \"Data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/player_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/player_rom.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/player_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/player_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_rom " "Found entity 1: player_rom" {  } { { "hardware/player_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/player_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data money_rom.sv(6) " "Verilog HDL Declaration information at money_rom.sv(6): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/money_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/money_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data DATA money_rom.sv(6) " "Verilog HDL Declaration information at money_rom.sv(6): object \"Data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/money_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/money_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA money_rom.sv(8) " "Verilog HDL Declaration information at money_rom.sv(8): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/money_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/money_rom.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/money_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/money_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 money_rom " "Found entity 1: money_rom" {  } { { "hardware/money_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/money_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data car_rom.sv(6) " "Verilog HDL Declaration information at car_rom.sv(6): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/car_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/car_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data DATA car_rom.sv(6) " "Verilog HDL Declaration information at car_rom.sv(6): object \"Data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/car_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/car_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA car_rom.sv(8) " "Verilog HDL Declaration information at car_rom.sv(8): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/car_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/car_rom.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/car_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/car_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car_rom " "Found entity 1: car_rom" {  } { { "hardware/car_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/car_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/crossy_robbers_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/crossy_robbers_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc " "Found entity 1: crossy_robbers_soc" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_irq_mapper " "Found entity 1: crossy_robbers_soc_irq_mapper" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0 " "Found entity 1: crossy_robbers_soc_mm_interconnect_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_rsp_mux " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_rsp_mux" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343522 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_rsp_demux " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_rsp_demux" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_cmd_mux " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_cmd_mux" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_cmd_demux " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_cmd_demux" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343545 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343545 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343545 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343545 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel crossy_robbers_soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel crossy_robbers_soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_router_006_default_decode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343568 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_mm_interconnect_0_router_006 " "Found entity 2: crossy_robbers_soc_mm_interconnect_0_router_006" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel crossy_robbers_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel crossy_robbers_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_router_002_default_decode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343572 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_mm_interconnect_0_router_002 " "Found entity 2: crossy_robbers_soc_mm_interconnect_0_router_002" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel crossy_robbers_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel crossy_robbers_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_router_default_decode " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_router_default_decode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343576 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_mm_interconnect_0_router " "Found entity 2: crossy_robbers_soc_mm_interconnect_0_router" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_usb_rst " "Found entity 1: crossy_robbers_soc_usb_rst" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_usb_gpx " "Found entity 1: crossy_robbers_soc_usb_gpx" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_gpx.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_timer_0 " "Found entity 1: crossy_robbers_soc_timer_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_sysid_qsys_0 " "Found entity 1: crossy_robbers_soc_sysid_qsys_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_spi_0 " "Found entity 1: crossy_robbers_soc_spi_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_sdram_pll_dffpipe_l2c " "Found entity 1: crossy_robbers_soc_sdram_pll_dffpipe_l2c" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343621 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_sdram_pll_stdsync_sv6 " "Found entity 2: crossy_robbers_soc_sdram_pll_stdsync_sv6" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343621 ""} { "Info" "ISGN_ENTITY_NAME" "3 crossy_robbers_soc_sdram_pll_altpll_vg92 " "Found entity 3: crossy_robbers_soc_sdram_pll_altpll_vg92" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343621 ""} { "Info" "ISGN_ENTITY_NAME" "4 crossy_robbers_soc_sdram_pll " "Found entity 4: crossy_robbers_soc_sdram_pll" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_sdram_input_efifo_module " "Found entity 1: crossy_robbers_soc_sdram_input_efifo_module" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343627 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_sdram " "Found entity 2: crossy_robbers_soc_sdram" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0 " "Found entity 1: crossy_robbers_soc_nios2_gen2_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "3 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "4 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "5 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "6 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "7 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "8 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "9 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "10 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "11 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "12 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "13 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "14 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "15 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "16 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "17 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "18 crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "19 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "20 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""} { "Info" "ISGN_ENTITY_NAME" "21 crossy_robbers_soc_nios2_gen2_0_cpu " "Found entity 21: crossy_robbers_soc_nios2_gen2_0_cpu" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_test_bench" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_keycode " "Found entity 1: crossy_robbers_soc_keycode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_keycode.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: crossy_robbers_soc_jtag_uart_0_sim_scfifo_w" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343693 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_jtag_uart_0_scfifo_w " "Found entity 2: crossy_robbers_soc_jtag_uart_0_scfifo_w" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343693 ""} { "Info" "ISGN_ENTITY_NAME" "3 crossy_robbers_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: crossy_robbers_soc_jtag_uart_0_sim_scfifo_r" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343693 ""} { "Info" "ISGN_ENTITY_NAME" "4 crossy_robbers_soc_jtag_uart_0_scfifo_r " "Found entity 4: crossy_robbers_soc_jtag_uart_0_scfifo_r" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343693 ""} { "Info" "ISGN_ENTITY_NAME" "5 crossy_robbers_soc_jtag_uart_0 " "Found entity 5: crossy_robbers_soc_jtag_uart_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P1Collect p1Collect money.sv(6) " "Verilog HDL Declaration information at money.sv(6): object \"P1Collect\" differs only in case from object \"p1Collect\" in the same scope" {  } { { "hardware/components/money.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/money.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P2Collect p2Collect money.sv(6) " "Verilog HDL Declaration information at money.sv(6): object \"P2Collect\" differs only in case from object \"p2Collect\" in the same scope" {  } { { "hardware/components/money.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/money.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/money.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/components/money.sv" { { "Info" "ISGN_ENTITY_NAME" "1 money " "Found entity 1: money" {  } { { "hardware/components/money.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/money.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/palette_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/palette_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_rom " "Found entity 1: palette_rom" {  } { { "hardware/palette_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/palette_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data map_rom.sv(6) " "Verilog HDL Declaration information at map_rom.sv(6): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/map_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/map_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data DATA map_rom.sv(6) " "Verilog HDL Declaration information at map_rom.sv(6): object \"Data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/map_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/map_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA map_rom.sv(8) " "Verilog HDL Declaration information at map_rom.sv(8): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/map_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/map_rom.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/map_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/map_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 map_rom " "Found entity 1: map_rom" {  } { { "hardware/map_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/map_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Speed speed player.sv(5) " "Verilog HDL Declaration information at player.sv(5): object \"Speed\" differs only in case from object \"speed\" in the same scope" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Score score player.sv(11) " "Verilog HDL Declaration information at player.sv(11): object \"Score\" differs only in case from object \"score\" in the same scope" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PlayerX playerX player.sv(12) " "Verilog HDL Declaration information at player.sv(12): object \"PlayerX\" differs only in case from object \"playerX\" in the same scope" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PlayerY playerY player.sv(13) " "Verilog HDL Declaration information at player.sv(13): object \"PlayerY\" differs only in case from object \"playerY\" in the same scope" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/player.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/components/player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/lane.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/components/lane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lane " "Found entity 1: lane" {  } { { "hardware/components/lane.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/game.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/components/game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/car.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/components/car.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "hardware/components/car.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/car.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Map map color_mapper.sv(16) " "Verilog HDL Declaration information at color_mapper.sv(16): object \"Map\" differs only in case from object \"map\" in the same scope" {  } { { "hardware/color_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/color_mapper.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639171343737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "hardware/color_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/color_mapper.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/crossy_robbers.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/crossy_robbers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers " "Found entity 1: crossy_robbers" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "hardware/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343750 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(36) " "Verilog HDL warning at HexDriver.sv(36): extended using \"x\" or \"z\"" {  } { { "hardware/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/HexDriver.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1639171343752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hardware/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/HexDriver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171343755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171343755 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "crossy_robbers_soc_sdram.v(318) " "Verilog HDL or VHDL warning at crossy_robbers_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639171343778 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "crossy_robbers_soc_sdram.v(328) " "Verilog HDL or VHDL warning at crossy_robbers_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639171343778 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "crossy_robbers_soc_sdram.v(338) " "Verilog HDL or VHDL warning at crossy_robbers_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639171343778 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "crossy_robbers_soc_sdram.v(682) " "Verilog HDL or VHDL warning at crossy_robbers_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639171343779 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "crossy_robbers_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at crossy_robbers_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639171343780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "crossy_robbers " "Elaborating entity \"crossy_robbers\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639171344003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "hardware/crossy_robbers.sv" "hex_driver4" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc crossy_robbers_soc:cr0 " "Elaborating entity \"crossy_robbers_soc\" for hierarchy \"crossy_robbers_soc:cr0\"" {  } { { "hardware/crossy_robbers.sv" "cr0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_jtag_uart_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"crossy_robbers_soc_jtag_uart_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_jtag_uart_0_scfifo_w crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"crossy_robbers_soc_jtag_uart_0_scfifo_w\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "the_crossy_robbers_soc_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171344224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171344224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171344224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171344224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171344224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171344224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171344224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171344224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171344224 ""}  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639171344224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171344269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171344269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171344292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171344292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171344317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171344317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171344364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171344364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171344413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171344413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171344461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171344461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_w:the_crossy_robbers_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_jtag_uart_0_scfifo_r crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_r:the_crossy_robbers_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"crossy_robbers_soc_jtag_uart_0_scfifo_r\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|crossy_robbers_soc_jtag_uart_0_scfifo_r:the_crossy_robbers_soc_jtag_uart_0_scfifo_r\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "the_crossy_robbers_soc_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171344737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171344737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171344737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171344737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171344737 ""}  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639171344737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:crossy_robbers_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_keycode crossy_robbers_soc:cr0\|crossy_robbers_soc_keycode:keycode " "Elaborating entity \"crossy_robbers_soc_keycode\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_keycode:keycode\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "keycode" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_test_bench crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_test_bench:the_crossy_robbers_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_test_bench:the_crossy_robbers_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345495 ""}  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639171345495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171345545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171345545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module:crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345671 ""}  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639171345671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171345918 ""}  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639171345918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171345979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171345979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem\|crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171345982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171346118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171346118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171346118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171346118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171346118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171346118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171346118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171346118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171346118 ""}  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639171346118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346125 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_nios2_gen2_0:nios2_gen2_0\|crossy_robbers_soc_nios2_gen2_0_cpu:cpu\|crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci:the_crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci\|crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sdram crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram:sdram " "Elaborating entity \"crossy_robbers_soc_sdram\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram:sdram\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "sdram" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sdram_input_efifo_module crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram:sdram\|crossy_robbers_soc_sdram_input_efifo_module:the_crossy_robbers_soc_sdram_input_efifo_module " "Elaborating entity \"crossy_robbers_soc_sdram_input_efifo_module\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram:sdram\|crossy_robbers_soc_sdram_input_efifo_module:the_crossy_robbers_soc_sdram_input_efifo_module\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "the_crossy_robbers_soc_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sdram_pll crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll " "Elaborating entity \"crossy_robbers_soc_sdram_pll\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sdram_pll_stdsync_sv6 crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\|crossy_robbers_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"crossy_robbers_soc_sdram_pll_stdsync_sv6\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\|crossy_robbers_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sdram_pll_dffpipe_l2c crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\|crossy_robbers_soc_sdram_pll_stdsync_sv6:stdsync2\|crossy_robbers_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"crossy_robbers_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\|crossy_robbers_soc_sdram_pll_stdsync_sv6:stdsync2\|crossy_robbers_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sdram_pll_altpll_vg92 crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\|crossy_robbers_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"crossy_robbers_soc_sdram_pll_altpll_vg92\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sdram_pll:sdram_pll\|crossy_robbers_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_spi_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_spi_0:spi_0 " "Elaborating entity \"crossy_robbers_soc_spi_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_spi_0:spi_0\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "spi_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_sysid_qsys_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"crossy_robbers_soc_sysid_qsys_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_timer_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_timer_0:timer_0 " "Elaborating entity \"crossy_robbers_soc_timer_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_timer_0:timer_0\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "timer_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_usb_gpx crossy_robbers_soc:cr0\|crossy_robbers_soc_usb_gpx:usb_gpx " "Elaborating entity \"crossy_robbers_soc_usb_gpx\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_usb_gpx:usb_gpx\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "usb_gpx" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_usb_rst crossy_robbers_soc:cr0\|crossy_robbers_soc_usb_rst:usb_rst " "Elaborating entity \"crossy_robbers_soc_usb_rst\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_usb_rst:usb_rst\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "usb_rst" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 2513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 2554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171346912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_router crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router:router " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_router\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router:router\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 3361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_router_default_decode crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router:router\|crossy_robbers_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router:router\|crossy_robbers_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_router_002 crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_router_002\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 3393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_router_002_default_decode crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_002:router_002\|crossy_robbers_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_002:router_002\|crossy_robbers_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_router_006 crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_router_006\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_006:router_006\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "router_006" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 3457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_router_006_default_decode crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_006:router_006\|crossy_robbers_soc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_router_006:router_006\|crossy_robbers_soc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 3603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_cmd_demux crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_cmd_mux crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 3780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_rsp_demux crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_rsp_mux crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639171347424 "|crossy_robbers|crossy_robbers_soc:cr0|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639171347425 "|crossy_robbers|crossy_robbers_soc:cr0|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639171347425 "|crossy_robbers|crossy_robbers_soc:cr0|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004 crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 4830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossy_robbers_soc_irq_mapper crossy_robbers_soc:cr0\|crossy_robbers_soc_irq_mapper:irq_mapper " "Elaborating entity \"crossy_robbers_soc_irq_mapper\" for hierarchy \"crossy_robbers_soc:cr0\|crossy_robbers_soc_irq_mapper:irq_mapper\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"crossy_robbers_soc:cr0\|altera_reset_controller:rst_controller_001\"" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgacontroller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgacontroller\"" {  } { { "hardware/crossy_robbers.sv" "vgacontroller" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:random " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:random\"" {  } { { "hardware/crossy_robbers.sv" "random" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lfsr.v(82) " "Verilog HDL assignment warning at lfsr.v(82): truncated value with size 32 to match size of target (13)" {  } { { "lfsr.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/lfsr.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639171347715 "|crossy_robbers|lfsr:random"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:g0 " "Elaborating entity \"game\" for hierarchy \"game:g0\"" {  } { { "hardware/crossy_robbers.sv" "g0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 game.sv(283) " "Verilog HDL assignment warning at game.sv(283): truncated value with size 7 to match size of target (4)" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639171347739 "|crossy_robbers|game:g0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 game.sv(284) " "Verilog HDL assignment warning at game.sv(284): truncated value with size 7 to match size of target (4)" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639171347739 "|crossy_robbers|game:g0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 game.sv(285) " "Verilog HDL assignment warning at game.sv(285): truncated value with size 7 to match size of target (4)" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639171347739 "|crossy_robbers|game:g0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 game.sv(286) " "Verilog HDL assignment warning at game.sv(286): truncated value with size 7 to match size of target (4)" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639171347739 "|crossy_robbers|game:g0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player game:g0\|player:p1 " "Elaborating entity \"player\" for hierarchy \"game:g0\|player:p1\"" {  } { { "hardware/components/game.sv" "p1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 player.sv(183) " "Verilog HDL assignment warning at player.sv(183): truncated value with size 10 to match size of target (5)" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639171347793 "|crossy_robbers|game:g0|player:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 player.sv(184) " "Verilog HDL assignment warning at player.sv(184): truncated value with size 10 to match size of target (5)" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639171347793 "|crossy_robbers|game:g0|player:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision game:g0\|player:p1\|collision:deposit " "Elaborating entity \"collision\" for hierarchy \"game:g0\|player:p1\|collision:deposit\"" {  } { { "hardware/components/player.sv" "deposit" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane game:g0\|lane:lane1 " "Elaborating entity \"lane\" for hierarchy \"game:g0\|lane:lane1\"" {  } { { "hardware/components/game.sv" "lane1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car game:g0\|lane:lane1\|car:buff " "Elaborating entity \"car\" for hierarchy \"game:g0\|lane:lane1\|car:buff\"" {  } { { "hardware/components/lane.sv" "buff" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 car.sv(96) " "Verilog HDL assignment warning at car.sv(96): truncated value with size 10 to match size of target (6)" {  } { { "hardware/components/car.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/car.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639171347829 "|crossy_robbers|game:g0|lane:lane1|car:buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 car.sv(97) " "Verilog HDL assignment warning at car.sv(97): truncated value with size 10 to match size of target (5)" {  } { { "hardware/components/car.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/car.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639171347829 "|crossy_robbers|game:g0|lane:lane1|car:buff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane game:g0\|lane:lane2 " "Elaborating entity \"lane\" for hierarchy \"game:g0\|lane:lane2\"" {  } { { "hardware/components/game.sv" "lane2" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane game:g0\|lane:lane3 " "Elaborating entity \"lane\" for hierarchy \"game:g0\|lane:lane3\"" {  } { { "hardware/components/game.sv" "lane3" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane game:g0\|lane:lane4 " "Elaborating entity \"lane\" for hierarchy \"game:g0\|lane:lane4\"" {  } { { "hardware/components/game.sv" "lane4" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane game:g0\|lane:lane5 " "Elaborating entity \"lane\" for hierarchy \"game:g0\|lane:lane5\"" {  } { { "hardware/components/game.sv" "lane5" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171347980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane game:g0\|lane:lane6 " "Elaborating entity \"lane\" for hierarchy \"game:g0\|lane:lane6\"" {  } { { "hardware/components/game.sv" "lane6" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane game:g0\|lane:lane7 " "Elaborating entity \"lane\" for hierarchy \"game:g0\|lane:lane7\"" {  } { { "hardware/components/game.sv" "lane7" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane game:g0\|lane:lane8 " "Elaborating entity \"lane\" for hierarchy \"game:g0\|lane:lane8\"" {  } { { "hardware/components/game.sv" "lane8" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "money game:g0\|money:money1 " "Elaborating entity \"money\" for hierarchy \"game:g0\|money:money1\"" {  } { { "hardware/components/game.sv" "money1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 money.sv(66) " "Verilog HDL assignment warning at money.sv(66): truncated value with size 10 to match size of target (5)" {  } { { "hardware/components/money.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/money.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639171348132 "|crossy_robbers|game:g0|money:money1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 money.sv(67) " "Verilog HDL assignment warning at money.sv(67): truncated value with size 10 to match size of target (5)" {  } { { "hardware/components/money.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/money.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639171348132 "|crossy_robbers|game:g0|money:money1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_title_rom game:g0\|text_title_rom:tt " "Elaborating entity \"text_title_rom\" for hierarchy \"game:g0\|text_title_rom:tt\"" {  } { { "hardware/components/game.sv" "tt" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_pl_win_rom game:g0\|text_pl_win_rom:tw " "Elaborating entity \"text_pl_win_rom\" for hierarchy \"game:g0\|text_pl_win_rom:tw\"" {  } { { "hardware/components/game.sv" "tw" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_pl_anim_rom game:g0\|text_pl_anim_rom:tp " "Elaborating entity \"text_pl_anim_rom\" for hierarchy \"game:g0\|text_pl_anim_rom:tp\"" {  } { { "hardware/components/game.sv" "tp" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_rematch_rom game:g0\|text_rematch_rom:tr " "Elaborating entity \"text_rematch_rom\" for hierarchy \"game:g0\|text_rematch_rom:tr\"" {  } { { "hardware/components/game.sv" "tr" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_rom game:g0\|player_rom:p1Rom " "Elaborating entity \"player_rom\" for hierarchy \"game:g0\|player_rom:p1Rom\"" {  } { { "hardware/components/game.sv" "p1Rom" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car_rom game:g0\|car_rom:carRom " "Elaborating entity \"car_rom\" for hierarchy \"game:g0\|car_rom:carRom\"" {  } { { "hardware/components/game.sv" "carRom" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "money_rom game:g0\|money_rom:moneyRom " "Elaborating entity \"money_rom\" for hierarchy \"game:g0\|money_rom:moneyRom\"" {  } { { "hardware/components/game.sv" "moneyRom" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:colormapper " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:colormapper\"" {  } { { "hardware/crossy_robbers.sv" "colormapper" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_rom color_mapper:colormapper\|palette_rom:palette " "Elaborating entity \"palette_rom\" for hierarchy \"color_mapper:colormapper\|palette_rom:palette\"" {  } { { "hardware/color_mapper.sv" "palette" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/color_mapper.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_rom color_mapper:colormapper\|map_rom:map " "Elaborating entity \"map_rom\" for hierarchy \"color_mapper:colormapper\|map_rom:map\"" {  } { { "hardware/color_mapper.sv" "map" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/color_mapper.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171348580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oc14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oc14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oc14 " "Found entity 1: altsyncram_oc14" {  } { { "db/altsyncram_oc14.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/altsyncram_oc14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171351007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171351007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m7c " "Found entity 1: mux_m7c" {  } { { "db/mux_m7c.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/mux_m7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171351257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171351257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171351394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171351394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kph " "Found entity 1: cntr_kph" {  } { { "db/cntr_kph.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/cntr_kph.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171351600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171351600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_frb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_frb " "Found entity 1: cmpr_frb" {  } { { "db/cmpr_frb.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/cmpr_frb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171351650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171351650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7hi " "Found entity 1: cntr_7hi" {  } { { "db/cntr_7hi.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/cntr_7hi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171351756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171351756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9rh " "Found entity 1: cntr_9rh" {  } { { "db/cntr_9rh.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/cntr_9rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171351911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171351911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171351963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171351963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171352070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171352070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171352121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171352121 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171352368 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639171352477 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.10.15:22:34 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl " "2021.12.10.15:22:34 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171354572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171355982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171356076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171357556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171357608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171357662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171357731 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171357735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171357736 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639171358411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3172de05/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/ip/sld3172de05/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171358573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171358573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171358643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171358643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171358662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171358662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171358707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171358707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171358769 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171358769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171358769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171358818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171358818 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"crossy_robbers_soc:cr0\|crossy_robbers_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639171390775 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1639171390775 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:g0\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:g0\|Div2\"" {  } { { "hardware/components/game.sv" "Div2" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 287 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171495187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:g0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:g0\|Mod1\"" {  } { { "hardware/components/game.sv" "Mod1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 286 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171495187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:g0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:g0\|Div1\"" {  } { { "hardware/components/game.sv" "Div1" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 285 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171495187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:g0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:g0\|Mod0\"" {  } { { "hardware/components/game.sv" "Mod0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 284 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171495187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:g0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:g0\|Div0\"" {  } { { "hardware/components/game.sv" "Div0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171495187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:g0\|lane:lane8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:g0\|lane:lane8\|Div0\"" {  } { { "hardware/components/lane.sv" "Div0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171495187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:g0\|lane:lane6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:g0\|lane:lane6\|Div0\"" {  } { { "hardware/components/lane.sv" "Div0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171495187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:g0\|lane:lane4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:g0\|lane:lane4\|Div0\"" {  } { { "hardware/components/lane.sv" "Div0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171495187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:g0\|lane:lane2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:g0\|lane:lane2\|Div0\"" {  } { { "hardware/components/lane.sv" "Div0" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171495187 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639171495187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:g0\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"game:g0\|lpm_divide:Div2\"" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 287 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171495258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:g0\|lpm_divide:Div2 " "Instantiated megafunction \"game:g0\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495258 ""}  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 287 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639171495258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3vl " "Found entity 1: lpm_divide_3vl" {  } { { "db/lpm_divide_3vl.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/lpm_divide_3vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171495303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171495303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171495331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171495331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/alt_u_div_kke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171495374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171495374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171495455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171495455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171495511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171495511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:g0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"game:g0\|lpm_divide:Mod1\"" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 286 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171495544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:g0\|lpm_divide:Mod1 " "Instantiated megafunction \"game:g0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495544 ""}  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 286 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639171495544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkl " "Found entity 1: lpm_divide_bkl" {  } { { "db/lpm_divide_bkl.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/lpm_divide_bkl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171495590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171495590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171495617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171495617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/alt_u_div_uee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171495649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171495649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:g0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"game:g0\|lpm_divide:Div1\"" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 285 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171495712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:g0\|lpm_divide:Div1 " "Instantiated megafunction \"game:g0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495712 ""}  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 285 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639171495712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/lpm_divide_8sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171495759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171495759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:g0\|lane:lane8\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"game:g0\|lane:lane8\|lpm_divide:Div0\"" {  } { { "hardware/components/lane.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171495988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:g0\|lane:lane8\|lpm_divide:Div0 " "Instantiated megafunction \"game:g0\|lane:lane8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639171495989 ""}  } { { "hardware/components/lane.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639171495989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171496034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171496034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171496062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171496062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639171496095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171496095 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639171503838 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639171504082 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639171504082 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639171504082 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639171504082 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639171504082 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1639171504082 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639171504082 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639171504082 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639171504082 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639171504082 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639171504082 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639171504082 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639171504082 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639171504082 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1639171504082 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1639171504083 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1639171504083 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 356 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 352 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" 243 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" 132 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 398 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" 253 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 272 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v" 181 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1639171504239 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1639171504239 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171565345 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171565345 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171565345 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171565345 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171565345 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639171565345 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1639171565345 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639171565346 "|crossy_robbers|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639171565346 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171565951 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "392 " "392 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639171636754 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 123 " "Ignored 123 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639171637103 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1639171637103 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/output_files/project.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/CrossyRobbers/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171637620 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 47 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 47 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1639171640639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639171640859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639171640859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33398 " "Implemented 33398 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639171641922 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639171641922 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1639171641922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33140 " "Implemented 33140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639171641922 ""} { "Info" "ICUT_CUT_TM_RAMS" "119 " "Implemented 119 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639171641922 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1639171641922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639171641922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5222 " "Peak virtual memory: 5222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639171642015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 15:27:22 2021 " "Processing ended: Fri Dec 10 15:27:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639171642015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:06 " "Elapsed time: 00:05:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639171642015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:21 " "Total CPU time (on all processors): 00:05:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639171642015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639171642015 ""}
