<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_117614'>
<a name="inst_tag_117614"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_117614" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117614_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1879_1.html#inst_tag_117614_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117614_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1704.html#inst_tag_87014" >\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117615'>
<a name="inst_tag_117615"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_117615" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117615_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1879_1.html#inst_tag_117615_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117615_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1704.html#inst_tag_87014" >\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117616'>
<a name="inst_tag_117616"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_117616" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_17.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117616_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1879_1.html#inst_tag_117616_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117616_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 42.80</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2909.html#inst_tag_213685" >vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_17</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117617'>
<a name="inst_tag_117617"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_117617" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_ilm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117617_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1879_1.html#inst_tag_117617_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117617_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 45.62</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.82</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1012.html#inst_tag_61117" >vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117618'>
<a name="inst_tag_117618"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_117618" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_dlm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117618_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1879_1.html#inst_tag_117618_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117618_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.40</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 70.92</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1012.html#inst_tag_61118" >vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117619'>
<a name="inst_tag_117619"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_117619" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_int_top_25.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_CLK_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117619_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1879_1.html#inst_tag_117619_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117619_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 61.62</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.83</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod555.html#inst_tag_30414" >vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_int_top_25</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117620'>
<a name="inst_tag_117620"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_117620" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_int_top_18.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117620_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1879_1.html#inst_tag_117620_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117620_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.08</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 69.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3493.html#inst_tag_258521" >vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_int_top_18</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117621'>
<a name="inst_tag_117621"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_117621" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_int_top_20.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117621_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1879_1.html#inst_tag_117621_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117621_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.03</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 69.44</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1135.html#inst_tag_69682" >vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_int_top_20</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117622'>
<a name="inst_tag_117622"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_117622" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_int_top_19.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117622_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1879_1.html#inst_tag_117622_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117622_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.04</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 69.49</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1745.html#inst_tag_93601" >vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_int_top_19</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117623'>
<a name="inst_tag_117623"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_117623" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117623_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1879_1.html#inst_tag_117623_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117623_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.54</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td><a href="mod2219.html#inst_tag_167537" >vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117624'>
<a name="inst_tag_117624"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_117624" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117624_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117624_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117624_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.54</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td><a href="mod2219.html#inst_tag_167537" >vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117625'>
<a name="inst_tag_117625"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_117625" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117625_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1879_1.html#inst_tag_117625_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117625_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.54</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td><a href="mod2219.html#inst_tag_167538" >vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117626'>
<a name="inst_tag_117626"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_117626" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117626_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117626_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117626_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.54</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td><a href="mod2219.html#inst_tag_167538" >vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117627'>
<a name="inst_tag_117627"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_117627" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117627_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1879_1.html#inst_tag_117627_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117627_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.54</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td><a href="mod2219.html#inst_tag_167539" >vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117628'>
<a name="inst_tag_117628"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_117628" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117628_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117628_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117628_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.54</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td><a href="mod2219.html#inst_tag_167539" >vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117629'>
<a name="inst_tag_117629"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_117629" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117629_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1879_1.html#inst_tag_117629_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117629_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.54</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td><a href="mod2219.html#inst_tag_167540" >vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_117630'>
<a name="inst_tag_117630"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_117630" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117630_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117630_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1879_1.html#inst_tag_117630_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.54</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td><a href="mod2219.html#inst_tag_167540" >vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod1879.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_117614"  onclick="showContent('inst_tag_117614')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117615"  onclick="showContent('inst_tag_117615')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117616"  onclick="showContent('inst_tag_117616')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_17.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117617"  onclick="showContent('inst_tag_117617')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_ilm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117618"  onclick="showContent('inst_tag_117618')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_dlm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117619"  onclick="showContent('inst_tag_117619')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_int_top_25.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_CLK_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117620"  onclick="showContent('inst_tag_117620')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_int_top_18.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117621"  onclick="showContent('inst_tag_117621')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_int_top_20.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117622"  onclick="showContent('inst_tag_117622')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_int_top_19.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117623"  onclick="showContent('inst_tag_117623')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117624"  onclick="showContent('inst_tag_117624')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117625"  onclick="showContent('inst_tag_117625')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117626"  onclick="showContent('inst_tag_117626')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117627"  onclick="showContent('inst_tag_117627')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117628"  onclick="showContent('inst_tag_117628')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117629"  onclick="showContent('inst_tag_117629')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a><br>
<a href="#inst_tag_117630"  onclick="showContent('inst_tag_117630')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_117614'>
<a name="inst_tag_117614_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117614" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117614_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117614" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117614_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117614" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117615'>
<a name="inst_tag_117615_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117615" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117615_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117615" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117615_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117615" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117616'>
<a name="inst_tag_117616_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117616" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_17.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117616_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117616" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_17.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117616_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117616" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_17.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117617'>
<a name="inst_tag_117617_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117617" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_ilm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117617_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117617" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_ilm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117617_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117617" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_ilm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117618'>
<a name="inst_tag_117618_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117618" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_dlm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117618_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117618" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_dlm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117618_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117618" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_dlm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117619'>
<a name="inst_tag_117619_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117619" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_int_top_25.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117619_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117619" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_int_top_25.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117619_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117619" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_int_top_25.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117620'>
<a name="inst_tag_117620_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117620" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_int_top_18.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117620_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117620" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_int_top_18.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117620_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117620" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_int_top_18.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117621'>
<a name="inst_tag_117621_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117621" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_int_top_20.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117621_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117621" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_int_top_20.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117621_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117621" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_int_top_20.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117622'>
<a name="inst_tag_117622_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117622" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_int_top_19.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117622_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117622" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_int_top_19.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117622_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117622" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_int_top_19.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117623'>
<a name="inst_tag_117623_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117623" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117623_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117623" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117623_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117623" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117624'>
<a name="inst_tag_117624_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117624" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117624_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117624" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117624_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117624" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117625'>
<a name="inst_tag_117625_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117625" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117625_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117625" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117625_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117625" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117626'>
<a name="inst_tag_117626_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117626" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117626_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117626" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117626_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117626" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117627'>
<a name="inst_tag_117627_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117627" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117627_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117627" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117627_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117627" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117628'>
<a name="inst_tag_117628_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117628" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117628_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117628" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117628_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117628" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117629'>
<a name="inst_tag_117629_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117629" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117629_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117629" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117629_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117629" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_117630'>
<a name="inst_tag_117630_Line"></a>
<b>Line Coverage for Instance : <a href="mod1879_1.html#inst_tag_117630" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="inst_tag_117630_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1879_1.html#inst_tag_117630" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_117630_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1879_1.html#inst_tag_117630" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_117614">
    <li>
      <a href="#inst_tag_117614_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117614_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117614_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117615">
    <li>
      <a href="#inst_tag_117615_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117615_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117615_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117616">
    <li>
      <a href="#inst_tag_117616_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117616_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117616_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117617">
    <li>
      <a href="#inst_tag_117617_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117617_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117617_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117618">
    <li>
      <a href="#inst_tag_117618_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117618_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117618_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117619">
    <li>
      <a href="#inst_tag_117619_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117619_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117619_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117620">
    <li>
      <a href="#inst_tag_117620_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117620_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117620_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117621">
    <li>
      <a href="#inst_tag_117621_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117621_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117621_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117622">
    <li>
      <a href="#inst_tag_117622_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117622_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117622_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117623">
    <li>
      <a href="#inst_tag_117623_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117623_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117623_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117624">
    <li>
      <a href="#inst_tag_117624_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117624_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117624_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117625">
    <li>
      <a href="#inst_tag_117625_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117625_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117625_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117626">
    <li>
      <a href="#inst_tag_117626_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117626_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117626_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117627">
    <li>
      <a href="#inst_tag_117627_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117627_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117627_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117628">
    <li>
      <a href="#inst_tag_117628_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117628_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117628_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117629">
    <li>
      <a href="#inst_tag_117629_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117629_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117629_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_117630">
    <li>
      <a href="#inst_tag_117630_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_117630_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_117630_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
