Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Jun  8 09:27:33 2019
| Host         : W530-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+-----------------------------+------------+
| Rule   | Severity | Description                 | Violations |
+--------+----------+-----------------------------+------------+
| CSCL-1 | Warning  | Clocked by a non-clock net. | 2          |
+--------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
CSCL-1#1 Warning
Clocked by a non-clock net.  
Net <const0> is a non-clock net, connected to the clock port on HW Debug core dbg_hub.  Please verify this is correct.
Related violations: <none>

CSCL-1#2 Warning
Clocked by a non-clock net.  
Net <const0> is a non-clock net, connected to the clock port on HW Debug core ila_test.  Please verify this is correct.
Related violations: <none>


