
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module exp09_3_2(

	//////////// CLOCK //////////
	//input 		          		CLOCK2_50,
	//input 		          		CLOCK3_50,
	//input 		          		CLOCK4_50,
	input 		          		CLOCK_50,

	//////////// KEY //////////
	input 		     [0:0]		KEY,

	//////////// VGA //////////
	output		          		VGA_BLANK_N,
	output		     [7:0]		VGA_B,
	output		          		VGA_CLK,
	output		     [7:0]		VGA_G,
	output		          		VGA_HS,
	output		     [7:0]		VGA_R,
	output		          		VGA_SYNC_N,
	output		          		VGA_VS
);



//=======================================================
//  REG/WIRE declarations
//=======================================================

wire [3:0] tmp_r, tmp_g, tmp_b;


//=======================================================
//  Structural coding
//=======================================================

top_flyinglogo(
   .clk(CLOCK_50), 
   .rst(~KEY[0]), 
   .pclk(VGA_CLK),
   .hsync(VGA_HS), 
   .vsync(VGA_VS),
   .valid(VGA_BLANK_N),
   .vga_r(tmp_r), 
   .vga_g(tmp_g),
   .vga_b(tmp_b)
);


assign VGA_SYNC_N = 0;
assign VGA_R = {tmp_r, 4'b0};
assign VGA_G = {tmp_g, 4'b0};
assign VGA_B = {tmp_b, 4'b0};

endmodule
