
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 361276                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379604                       # Number of bytes of host memory used
host_op_rate                                   424877                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9585.00                       # Real time elapsed on the host
host_tick_rate                              210946941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3462824978                       # Number of instructions simulated
sim_ops                                    4072440914                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.021926                       # Number of seconds simulated
sim_ticks                                2021925971661                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   101                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3218637                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6437270                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 291780913                       # Number of branches fetched
system.switch_cpus.committedInsts          1462824977                       # Number of instructions committed
system.switch_cpus.committedOps            1729040202                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4848743337                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4848743337                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    501670923                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    471918147                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    226996647                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            49696981                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1559954212                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1559954212                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2244965889                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1258473912                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           347200563                       # Number of load instructions
system.switch_cpus.num_mem_refs             628691936                       # number of memory refs
system.switch_cpus.num_store_insts          281491373                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      55530513                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             55530513                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     37037526                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     18544640                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1039081197     60.10%     60.10% # Class of executed instruction
system.switch_cpus.op_class::IntMult         61163864      3.54%     63.63% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          103306      0.01%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::MemRead        347200563     20.08%     83.72% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       281491373     16.28%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1729040303                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3268517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3268513                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6537034                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3268513                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3218532                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2540958                       # Transaction distribution
system.membus.trans_dist::CleanEvict           677679                       # Transaction distribution
system.membus.trans_dist::ReadExReq               101                       # Transaction distribution
system.membus.trans_dist::ReadExResp              101                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3218532                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4830279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4825624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9655903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9655903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    367492608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    369735040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    737227648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               737227648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3218633                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3218633    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3218633                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14701416164                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14856625796                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        30255936998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3268416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5131796                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3946192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             101                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3268416                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9805551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9805551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    749997440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              749997440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5809471                       # Total snoops (count)
system.tol2bus.snoopTraffic                 325242624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9077988                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.360048                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480014                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5809475     64.00%     64.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3268513     36.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9077988                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7047460962                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6814857945                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    206091520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         206091520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    161401088                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      161401088                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1610090                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1610090                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1260946                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1260946                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    101928321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            101928321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      79825419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            79825419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      79825419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    101928321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           181753740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2521892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3182385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000442029148                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       140466                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       140466                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            6548193                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2382401                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1610090                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1260946                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3220180                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2521892                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 37795                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           364982                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           174544                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           353816                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           608254                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           619346                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           453507                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            6456                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           32684                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          207194                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          361602                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           209836                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           174514                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           271172                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           500366                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           529414                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           384152                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            6456                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           32684                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          206594                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          206675                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.94                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 51245027476                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               15911925000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           110914746226                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16102.71                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34852.71                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2335785                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2258655                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                73.40                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.56                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3220180                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2521892                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1591529                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1590856                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                136722                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                137101                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                140508                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                140570                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                140540                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                140467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                140467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                140467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                140467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                140467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                140467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                140467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                140467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                140467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                140466                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                140466                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                140466                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                140466                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   369                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1109808                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   328.950478                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   260.504109                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   238.204455                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         9128      0.82%      0.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       419094     37.76%     38.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       269210     24.26%     62.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       149273     13.45%     76.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        95774      8.63%     84.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        73167      6.59%     91.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        32218      2.90%     94.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        25600      2.31%     96.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        36344      3.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1109808                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       140466                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.655767                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.090764                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.035246                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11          132      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13          118      0.08%      0.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15         8734      6.22%      6.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17         8998      6.41%     12.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        20111     14.32%     27.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        15423     10.98%     38.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        25271     17.99%     56.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        17914     12.75%     68.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        11683      8.32%     77.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        17523     12.47%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         6694      4.77%     94.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         4729      3.37%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         1585      1.13%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37         1511      1.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39           40      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       140466                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       140466                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.953547                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.950516                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.319179                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            3366      2.40%      2.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             368      0.26%      2.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          136260     97.01%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             369      0.26%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             103      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       140466                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             203672640                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2418880                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              161399232                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              206091520                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           161401088                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      100.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       79.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   101.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    79.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.41                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2021925262212                       # Total gap between requests
system.mem_ctrls0.avgGap                    704249.36                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    203672640                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    161399232                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 100731996.549153655767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 79824501.125237286091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3220180                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2521892                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 110914746226                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46672947397826                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34443.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  18507115.85                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   80.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1181334420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           627894135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4340663040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2361574980                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    302231275560                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    521908958400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      992260801095                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       490.750312                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1353892465185                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 600516966476                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6742694700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3583827225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        18381565860                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       10802549880                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    707816858340                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    180362585280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1087299181845                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       537.754199                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 462621262469                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1491788169192                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    205893504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         205893504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    163841536                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      163841536                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1608543                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1608543                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1280012                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1280012                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    101830387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            101830387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      81032411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            81032411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      81032411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    101830387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           182862798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2560024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3149542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000394202584                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       142954                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       142954                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            6513099                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2419024                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1608543                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1280012                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3217086                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2560024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 67544                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           365388                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           174342                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           329286                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           575980                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           675249                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           431251                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           29052                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          207394                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          361600                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           206608                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           171084                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           274406                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           526192                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           590750                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           348646                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           29052                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          206596                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          206667                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.99                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 49475920778                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               15747710000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           108529833278                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15708.93                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34458.93                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2282259                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2296242                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                72.46                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.70                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3217086                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2560024                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1575124                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1574418                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                135474                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                135950                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                143189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                143189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                142955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                143140                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                143140                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                142955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                142954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                142954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                142954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                142954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                142954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                142954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                142954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                142954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                142954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                142954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   477                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1131042                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   323.074432                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   254.773454                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   237.877083                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        13145      1.16%      1.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       445801     39.42%     40.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       262993     23.25%     63.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       147991     13.08%     76.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        96361      8.52%     85.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        72059      6.37%     91.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        32635      2.89%     94.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        18563      1.64%     96.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        41494      3.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1131042                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       142954                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.031758                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.529695                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.704601                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11          184      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13         1980      1.39%      1.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         3631      2.54%      4.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        14163      9.91%     13.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        21956     15.36%     29.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        22510     15.75%     45.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        21172     14.81%     59.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        17435     12.20%     72.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        18856     13.19%     85.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        10489      7.34%     92.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         7369      5.15%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         1332      0.93%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35          263      0.18%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37          886      0.62%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39          727      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       142954                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       142954                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.907865                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.901761                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.453773                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7005      4.90%      4.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             476      0.33%      5.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          134577     94.14%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             477      0.33%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             419      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       142954                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             201570688                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                4322816                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              163840064                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              205893504                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           163841536                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       99.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       81.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   101.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    81.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.41                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2021924999085                       # Total gap between requests
system.mem_ctrls1.avgGap                    699978.02                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    201570688                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    163840064                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 99692417.440194845200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 81031682.809537470341                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3217086                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2560024                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 108529833278                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46466045642243                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33735.45                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  18150628.92                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   80.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1161606600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           617408550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4270048440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2308884300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    302224177350                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    521914189440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      992105415240                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       490.673461                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1353905020532                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 600504411129                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6914033280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3674895840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        18217681440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       11054320920                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    682735114710                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    201484523520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1083689670270                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       535.969014                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 517632673748                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1436776757913                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        49884                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49884                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        49884                       # number of overall hits
system.l2.overall_hits::total                   49884                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3218633                       # number of demand (read+write) misses
system.l2.demand_misses::total                3218633                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3218633                       # number of overall misses
system.l2.overall_misses::total               3218633                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 272263005462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     272263005462                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 272263005462                       # number of overall miss cycles
system.l2.overall_miss_latency::total    272263005462                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3268517                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3268517                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3268517                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3268517                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.984738                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.984738                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.984738                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.984738                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 84589.639596                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84589.639596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84589.639596                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84589.639596                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2540958                       # number of writebacks
system.l2.writebacks::total                   2540958                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3218633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3218633                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3218633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3218633                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 244757865034                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 244757865034                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 244757865034                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 244757865034                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.984738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.984738                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.984738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.984738                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76044.042621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76044.042621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76044.042621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76044.042621                       # average overall mshr miss latency
system.l2.replacements                        5809471                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2590838                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2590838                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2590838                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2590838                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       677679                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        677679                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 101                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     15052866                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15052866                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 149038.277228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149038.277228                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     14187357                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14187357                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 140468.881188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 140468.881188                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        49884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             49884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3218532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3218532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 272247952596                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 272247952596                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3268416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3268416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.984738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.984738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84587.617148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84587.617148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3218532                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3218532                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 244743677677                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 244743677677                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.984738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.984738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76042.020920                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76042.020920                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     5859387                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5809503                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.008587                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.747433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    17.252534                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.460857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.539142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 110402015                       # Number of tag accesses
system.l2.tags.data_accesses                110402015                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978074028339                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2021925971661                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099769                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1462825079                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3464924848                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099769                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1462825079                       # number of overall hits
system.cpu.icache.overall_hits::total      3464924848                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          788                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            788                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          788                       # number of overall misses
system.cpu.icache.overall_misses::total           788                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1462825079                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3464925636                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1462825079                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3464925636                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          164                       # number of writebacks
system.cpu.icache.writebacks::total               164                       # number of writebacks
system.cpu.icache.replacements                    164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099769                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1462825079                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3464924848                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          788                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           788                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1462825079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3464925636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.869142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3464925636                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4397113.751269                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.869142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      135132100592                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     135132100592                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    777007284                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    597619613                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1374626897                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    777007284                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    597619613                       # number of overall hits
system.cpu.dcache.overall_hits::total      1374626897                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7219219                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3268416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10487635                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7219219                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3268416                       # number of overall misses
system.cpu.dcache.overall_misses::total      10487635                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 279507224121                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 279507224121                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 279507224121                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 279507224121                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    784226503                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    600888029                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1385114532                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    784226503                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    600888029                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1385114532                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009206                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005439                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007572                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009206                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005439                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007572                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 85517.640386                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26651.120498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85517.640386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26651.120498                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9012350                       # number of writebacks
system.cpu.dcache.writebacks::total           9012350                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3268416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3268416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3268416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3268416                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 276781365177                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 276781365177                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 276781365177                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 276781365177                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005439                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005439                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84683.640386                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84683.640386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84683.640386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84683.640386                       # average overall mshr miss latency
system.cpu.dcache.replacements               10487608                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    419518502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    331004732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       750523234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3685236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3268315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6953551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 279491960670                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 279491960670                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    423203738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    334273047                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    757476785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 85515.612990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40194.134000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3268315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3268315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 276766185960                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 276766185960                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009777                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84681.612990                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84681.612990                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357488782                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    266614881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      624103663                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3533983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          101                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3534084                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     15263451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15263451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361022765                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    266614982                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    627637747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005631                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 151123.277228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     4.318927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     15179217                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15179217                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 150289.277228                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 150289.277228                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18661761                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     14876289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33538050                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          101                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          229                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      7494324                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7494324                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18661889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     14876390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33538279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74201.227723                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 32726.305677                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          101                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      7410090                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      7410090                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73367.227723                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73367.227723                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18661888                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     14876391                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33538279                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18661888                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     14876391                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33538279                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1452191090                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10487864                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            138.463951                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.904281                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   132.095261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.484001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.515997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       46480602744                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      46480602744                       # Number of data accesses

---------- End Simulation Statistics   ----------
