

================================================================
== Vivado HLS Report for 'borderInterpolate'
================================================================
* Date:           Sat Jul  4 10:35:21 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.48|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    398|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     168|      -|
|ShiftMemory      |        -|      -|       0|     13|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     168|    411|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |p_p2_reg_478  |  0|  13|   13|          0|
    +--------------+---+----+-----+-----------+
    |Total         |  0|  13|   13|          0|
    +--------------+---+----+-----+-----------+

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |p_assign_2_fu_205_p2          |     +    |      0|  0|  15|          15|          15|
    |p_assign_4_fu_229_p2          |     +    |      0|  0|  14|          14|          14|
    |tmp_4_fu_148_p2               |     +    |      0|  0|  13|          13|           2|
    |p_assign_3_fu_131_p2          |     -    |      0|  0|  13|           1|          13|
    |tmp_17_fu_223_p2              |     -    |      0|  0|  14|           3|          14|
    |ap_return                     |  Select  |      0|  0|  15|           1|          15|
    |p_assign_fu_154_p3            |  Select  |      0|  0|  13|           1|           1|
    |p_p2_fu_137_p3                |  Select  |      0|  0|  13|           1|          13|
    |p_p3_fu_305_p3                |  Select  |      0|  0|  13|           1|           2|
    |p_p_fu_170_p3                 |  Select  |      0|  0|  13|           1|          13|
    |sel_tmp11_fu_322_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp19_fu_333_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp20_fu_341_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp23_fu_382_p3           |  Select  |      0|  0|  15|           1|           1|
    |sel_tmp25_fu_388_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp29_fu_395_p3           |  Select  |      0|  0|  15|           1|           1|
    |sel_tmp2_fu_250_p3            |  Select  |      0|  0|  14|           1|          14|
    |or_cond_fu_87_p2              |    and   |      0|  0|   2|           1|           1|
    |sel_tmp10_fu_318_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp1_fu_245_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp22_fu_348_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp24_fu_352_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp27_fu_361_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp28_fu_366_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp30_fu_371_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp6_fu_268_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_279_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp31_fu_296_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp_11_fu_125_p2              |   icmp   |      0|  0|   5|           5|           1|
    |tmp_15_fu_214_p2              |   icmp   |      0|  0|  16|          13|          13|
    |tmp_1_fu_81_p2                |   icmp   |      0|  0|  17|          14|          14|
    |tmp_2_fu_93_p2                |   icmp   |      0|  0|   5|           5|           1|
    |tmp_5_fu_107_p2               |   icmp   |      0|  0|   5|           5|           2|
    |tmp_6_fu_165_p2               |   icmp   |      0|  0|  14|          12|           1|
    |tmp_7_fu_113_p2               |   icmp   |      0|  0|   5|           5|           3|
    |tmp_9_fu_179_p2               |   icmp   |      0|  0|  17|          14|          14|
    |sel_tmp16_demorgan_fu_291_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp18_demorgan_fu_329_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp5_demorgan_fu_258_p2   |    or    |      0|  0|   2|           1|           1|
    |sel_tmp_fu_240_p2             |    or    |      0|  0|   2|           1|           1|
    |p_assign_1_fu_119_p2          |    xor   |      0|  0|  16|          13|           2|
    |rev_fu_67_p2                  |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp26_fu_356_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp5_fu_262_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp7_fu_273_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp9_fu_285_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_13_fu_195_p2              |    xor   |      0|  0|  16|          13|           2|
    |tmp_1_not_fu_235_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 398|         178|         258|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------+----+-----+-----------+
    |                 Name                 | FF | Bits| Const Bits|
    +--------------------------------------+----+-----+-----------+
    |ap_reg_ppstg_or_cond_reg_438_pp0_it1  |   1|    1|          0|
    |ap_reg_ppstg_p_p_reg_491_pp0_it2      |  13|   13|          0|
    |ap_reg_ppstg_p_read_reg_416_pp0_it1   |  13|   13|          0|
    |ap_reg_ppstg_tmp_11_reg_473_pp0_it1   |   1|    1|          0|
    |ap_reg_ppstg_tmp_7_reg_462_pp0_it1    |   1|    1|          0|
    |len_cast1_reg_428                     |  12|   14|          2|
    |len_read_reg_409                      |  12|   12|          0|
    |or_cond_reg_438                       |   1|    1|          0|
    |p_assign_1_reg_468                    |  13|   13|          0|
    |p_assign_2_reg_501                    |  15|   15|          0|
    |p_p2_reg_478                          |  13|   13|          0|
    |p_p_reg_491                           |  13|   13|          0|
    |p_read_reg_416                        |  13|   13|          0|
    |sel_tmp16_demorgan_reg_527            |   1|    1|          0|
    |sel_tmp20_reg_538                     |  15|   15|          0|
    |sel_tmp22_reg_543                     |   1|    1|          0|
    |sel_tmp24_reg_548                     |   1|    1|          0|
    |sel_tmp28_reg_553                     |   1|    1|          0|
    |sel_tmp2_reg_506                      |  14|   14|          0|
    |sel_tmp30_reg_558                     |   1|    1|          0|
    |sel_tmp6_reg_511                      |   1|    1|          0|
    |sel_tmp8_reg_516                      |   1|    1|          0|
    |sel_tmp9_reg_522                      |   1|    1|          0|
    |tmp31_reg_533                         |   1|    1|          0|
    |tmp_11_reg_473                        |   1|    1|          0|
    |tmp_1_reg_433                         |   1|    1|          0|
    |tmp_2_reg_444                         |   1|    1|          0|
    |tmp_5_reg_456                         |   1|    1|          0|
    |tmp_6_reg_485                         |   1|    1|          0|
    |tmp_7_reg_462                         |   1|    1|          0|
    |tmp_85_reg_450                        |   1|    1|          0|
    |tmp_9_reg_496                         |   1|    1|          0|
    |tmp_reg_423                           |   1|    1|          0|
    +--------------------------------------+----+-----+-----------+
    |Total                                 | 168|  170|          2|
    +--------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------+-----+-----+------------+-------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | borderInterpolate | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | borderInterpolate | return value |
|ap_return   | out |   15| ap_ctrl_hs | borderInterpolate | return value |
|ap_ce       |  in |    1| ap_ctrl_hs | borderInterpolate | return value |
|p           |  in |   13|   ap_none  |         p         |    scalar    |
|len         |  in |   12|   ap_none  |        len        |    scalar    |
|borderType  |  in |    5|   ap_none  |     borderType    |    scalar    |
+------------+-----+-----+------------+-------------------+--------------+

