module bridge_top(input hclk,hresetn,hwrite,hreadyin,
input [1:0] htrans,
input [31:0] hwdata, haddr, prdata,
output penable,pwrite,hreadyout,
output [2:0] pselx,
output [1:0] hresp,
output [31:0] paddr,pwdata,hrdata);

wire [31:0] hwdata1, hwdata2, haddr1,haddr2;
wire [2:0] tempselx;
wire valid;


AHB_slave ahb_sl(hresetn, hresp, hclk, hwrite, hreadyin, haddr, hwdata, htrans, haddr1, hwdata1, hwritereg, valid, haddr2, hwdata2, tempselx, hwritereg1, prdata, hrdata);

APB_controller apb_contr(hclk, hresetn, hwritereg, hwritereg1,hwrite,valid,tempselx, haddr, hwdata, hwdata1, hwdata, haddr1, haddr2,prdata,penable,pwrite,hreadyout,pselx, paddr,pwdata);


endmodule