<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/memories
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/memories/shared_ports.v.html" target="file-frame">third_party/tools/yosys/tests/memories/shared_ports.v</a>
defines: 
time_elapsed: 1.028s
ram usage: 38236 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpzdewmmv0/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/memories <a href="../../../../third_party/tools/yosys/tests/memories/shared_ports.v.html" target="file-frame">third_party/tools/yosys/tests/memories/shared_ports.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/memories/shared_ports.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/memories/shared_ports.v:4</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/memories/shared_ports.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/memories/shared_ports.v:4</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/memories/shared_ports.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/memories/shared_ports.v:4</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpzdewmmv0/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpzdewmmv0/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpzdewmmv0/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tools/yosys/tests/memories/shared_ports.v.html" target="file-frame">third_party/tools/yosys/tests/memories/shared_ports.v</a>, line:4, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_always: , line:15
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:15
       |vpiCondition:
       \_operation: , line:15
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:15
           |vpiName:clk
           |vpiFullName:work@test.clk
       |vpiStmt:
       \_begin: , line:15
         |vpiFullName:work@test
         |vpiStmt:
         \_if_else: , line:16
           |vpiCondition:
           \_ref_obj: (wr_en1), line:16
             |vpiName:wr_en1
             |vpiFullName:work@test.wr_en1
           |vpiStmt:
           \_assignment: , line:17
             |vpiOpType:82
             |vpiLhs:
             \_var_select: (mem), line:17
               |vpiName:mem
               |vpiFullName:work@test.mem
               |vpiIndex:
               \_ref_obj: (wr_addr1), line:17
                 |vpiName:wr_addr1
               |vpiIndex:
               \_part_select: , parent:mem
                 |vpiConstantSelect:1
                 |vpiParent:
                 \_ref_obj: (mem)
                 |vpiLeftRange:
                 \_constant: , line:17
                   |vpiConstType:7
                   |vpiDecompile:15
                   |vpiSize:32
                   |INT:15
                 |vpiRightRange:
                 \_constant: , line:17
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
             |vpiRhs:
             \_ref_obj: (wr_data), line:17
               |vpiName:wr_data
               |vpiFullName:work@test.wr_data
           |vpiElseStmt:
           \_if_else: , line:18
             |vpiCondition:
             \_ref_obj: (wr_en2), line:18
               |vpiName:wr_en2
               |vpiFullName:work@test.wr_en2
             |vpiStmt:
             \_assignment: , line:19
               |vpiOpType:82
               |vpiLhs:
               \_var_select: (mem), line:19
                 |vpiName:mem
                 |vpiFullName:work@test.mem
                 |vpiIndex:
                 \_ref_obj: (wr_addr2), line:19
                   |vpiName:wr_addr2
                 |vpiIndex:
                 \_part_select: , parent:mem
                   |vpiConstantSelect:1
                   |vpiParent:
                   \_ref_obj: (mem)
                   |vpiLeftRange:
                   \_constant: , line:19
                     |vpiConstType:7
                     |vpiDecompile:23
                     |vpiSize:32
                     |INT:23
                   |vpiRightRange:
                   \_constant: , line:19
                     |vpiConstType:7
                     |vpiDecompile:8
                     |vpiSize:32
                     |INT:8
               |vpiRhs:
               \_ref_obj: (wr_data), line:19
                 |vpiName:wr_data
                 |vpiFullName:work@test.wr_data
             |vpiElseStmt:
             \_if_stmt: , line:20
               |vpiCondition:
               \_ref_obj: (wr_en3), line:20
                 |vpiName:wr_en3
                 |vpiFullName:work@test.wr_en3
               |vpiStmt:
               \_assignment: , line:21
                 |vpiOpType:82
                 |vpiLhs:
                 \_var_select: (mem), line:21
                   |vpiName:mem
                   |vpiFullName:work@test.mem
                   |vpiIndex:
                   \_ref_obj: (wr_addr3), line:21
                     |vpiName:wr_addr3
                   |vpiIndex:
                   \_part_select: , parent:mem
                     |vpiConstantSelect:1
                     |vpiParent:
                     \_ref_obj: (mem)
                     |vpiLeftRange:
                     \_constant: , line:21
                       |vpiConstType:7
                       |vpiDecompile:31
                       |vpiSize:32
                       |INT:31
                     |vpiRightRange:
                     \_constant: , line:21
                       |vpiConstType:7
                       |vpiDecompile:16
                       |vpiSize:32
                       |INT:16
                 |vpiRhs:
                 \_ref_obj: (wr_data), line:21
                   |vpiName:wr_data
                   |vpiFullName:work@test.wr_data
         |vpiStmt:
         \_assignment: , line:22
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (rd_data), line:22
             |vpiName:rd_data
             |vpiFullName:work@test.rd_data
           |vpiRhs:
           \_bit_select: (mem), line:22
             |vpiName:mem
             |vpiFullName:work@test.mem
             |vpiIndex:
             \_ref_obj: (rd_addr), line:22
               |vpiName:rd_addr
   |vpiPort:
   \_port: (clk), line:5
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:5
         |vpiName:clk
         |vpiFullName:work@test.clk
   |vpiPort:
   \_port: (wr_en1), line:6
     |vpiName:wr_en1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en1), line:6
         |vpiName:wr_en1
         |vpiFullName:work@test.wr_en1
   |vpiPort:
   \_port: (wr_en2), line:6
     |vpiName:wr_en2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en2), line:6
         |vpiName:wr_en2
         |vpiFullName:work@test.wr_en2
   |vpiPort:
   \_port: (wr_en3), line:6
     |vpiName:wr_en3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en3), line:6
         |vpiName:wr_en3
         |vpiFullName:work@test.wr_en3
   |vpiPort:
   \_port: (wr_addr1), line:7
     |vpiName:wr_addr1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_addr1), line:7
         |vpiName:wr_addr1
         |vpiFullName:work@test.wr_addr1
   |vpiPort:
   \_port: (wr_addr2), line:7
     |vpiName:wr_addr2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_addr2), line:7
         |vpiName:wr_addr2
         |vpiFullName:work@test.wr_addr2
   |vpiPort:
   \_port: (wr_addr3), line:7
     |vpiName:wr_addr3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_addr3), line:7
         |vpiName:wr_addr3
         |vpiFullName:work@test.wr_addr3
   |vpiPort:
   \_port: (wr_data), line:8
     |vpiName:wr_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_data), line:8
         |vpiName:wr_data
         |vpiFullName:work@test.wr_data
   |vpiPort:
   \_port: (rd_addr), line:9
     |vpiName:rd_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_addr), line:9
         |vpiName:rd_addr
         |vpiFullName:work@test.rd_addr
   |vpiPort:
   \_port: (rd_data), line:10
     |vpiName:rd_data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data), line:10
         |vpiName:rd_data
         |vpiFullName:work@test.rd_data
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:5
   |vpiNet:
   \_logic_net: (wr_en1), line:6
   |vpiNet:
   \_logic_net: (wr_en2), line:6
   |vpiNet:
   \_logic_net: (wr_en3), line:6
   |vpiNet:
   \_logic_net: (wr_addr1), line:7
   |vpiNet:
   \_logic_net: (wr_addr2), line:7
   |vpiNet:
   \_logic_net: (wr_addr3), line:7
   |vpiNet:
   \_logic_net: (wr_data), line:8
   |vpiNet:
   \_logic_net: (rd_addr), line:9
   |vpiNet:
   \_logic_net: (rd_data), line:10
   |vpiNet:
   \_logic_net: (mem), line:13
     |vpiName:mem
     |vpiFullName:work@test.mem
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tools/yosys/tests/memories/shared_ports.v.html" target="file-frame">third_party/tools/yosys/tests/memories/shared_ports.v</a>, line:4
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiPort:
   \_port: (clk), line:5, parent:work@test
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:5, parent:work@test
         |vpiName:clk
         |vpiFullName:work@test.clk
   |vpiPort:
   \_port: (wr_en1), line:6, parent:work@test
     |vpiName:wr_en1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en1), line:6, parent:work@test
         |vpiName:wr_en1
         |vpiFullName:work@test.wr_en1
   |vpiPort:
   \_port: (wr_en2), line:6, parent:work@test
     |vpiName:wr_en2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en2), line:6, parent:work@test
         |vpiName:wr_en2
         |vpiFullName:work@test.wr_en2
   |vpiPort:
   \_port: (wr_en3), line:6, parent:work@test
     |vpiName:wr_en3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en3), line:6, parent:work@test
         |vpiName:wr_en3
         |vpiFullName:work@test.wr_en3
   |vpiPort:
   \_port: (wr_addr1), line:7, parent:work@test
     |vpiName:wr_addr1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_addr1), line:7, parent:work@test
         |vpiName:wr_addr1
         |vpiFullName:work@test.wr_addr1
         |vpiRange:
         \_range: , line:7
           |vpiLeftRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (wr_addr2), line:7, parent:work@test
     |vpiName:wr_addr2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_addr2), line:7, parent:work@test
         |vpiName:wr_addr2
         |vpiFullName:work@test.wr_addr2
   |vpiPort:
   \_port: (wr_addr3), line:7, parent:work@test
     |vpiName:wr_addr3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_addr3), line:7, parent:work@test
         |vpiName:wr_addr3
         |vpiFullName:work@test.wr_addr3
   |vpiPort:
   \_port: (wr_data), line:8, parent:work@test
     |vpiName:wr_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_data), line:8, parent:work@test
         |vpiName:wr_data
         |vpiFullName:work@test.wr_data
         |vpiRange:
         \_range: , line:8
           |vpiLeftRange:
           \_constant: , line:8
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:8
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (rd_addr), line:9, parent:work@test
     |vpiName:rd_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_addr), line:9, parent:work@test
         |vpiName:rd_addr
         |vpiFullName:work@test.rd_addr
         |vpiRange:
         \_range: , line:9
           |vpiLeftRange:
           \_constant: , line:9
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:9
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (rd_data), line:10, parent:work@test
     |vpiName:rd_data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data), line:10, parent:work@test
         |vpiName:rd_data
         |vpiFullName:work@test.rd_data
         |vpiNetType:48
         |vpiRange:
         \_range: , line:10
           |vpiLeftRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (clk), line:5, parent:work@test
   |vpiNet:
   \_logic_net: (wr_en1), line:6, parent:work@test
   |vpiNet:
   \_logic_net: (wr_en2), line:6, parent:work@test
   |vpiNet:
   \_logic_net: (wr_en3), line:6, parent:work@test
   |vpiNet:
   \_logic_net: (wr_addr1), line:7, parent:work@test
   |vpiNet:
   \_logic_net: (wr_addr2), line:7, parent:work@test
   |vpiNet:
   \_logic_net: (wr_addr3), line:7, parent:work@test
   |vpiNet:
   \_logic_net: (wr_data), line:8, parent:work@test
   |vpiNet:
   \_logic_net: (rd_addr), line:9, parent:work@test
   |vpiNet:
   \_logic_net: (rd_data), line:10, parent:work@test
   |vpiArrayNet:
   \_array_net: (mem), line:13, parent:work@test
     |vpiName:mem
     |vpiFullName:work@test.mem
     |vpiSize:16
     |vpiNet:
     \_logic_net: , parent:mem
       |vpiFullName:work@test.mem
       |vpiNetType:48
       |vpiRange:
       \_range: , line:13
         |vpiLeftRange:
         \_constant: , line:13
           |vpiConstType:7
           |vpiDecompile:31
           |vpiSize:32
           |INT:31
         |vpiRightRange:
         \_constant: , line:13
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:13
       |vpiLeftRange:
       \_constant: , line:13
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:13
         |vpiConstType:7
         |vpiDecompile:15
         |vpiSize:32
         |INT:15
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \clk of type 44
Object: \wr_en1 of type 44
Object: \wr_en2 of type 44
Object: \wr_en3 of type 44
Object: \wr_addr1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_addr2 of type 44
Object: \wr_addr3 of type 44
Object: \wr_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_addr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \wr_en1 of type 36
Object: \wr_en2 of type 36
Object: \wr_en3 of type 36
Object: \wr_addr1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_addr2 of type 36
Object: \wr_addr3 of type 36
Object: \wr_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \mem of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object: \clk of type 44
Object: \wr_en1 of type 44
Object: \wr_en2 of type 44
Object: \wr_en3 of type 44
Object: \wr_addr1 of type 44
Object: \wr_addr2 of type 44
Object: \wr_addr3 of type 44
Object: \wr_data of type 44
Object: \rd_addr of type 44
Object: \rd_data of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 4
Object:  of type 23
Object: \wr_en1 of type 608
Object:  of type 3
Object: \mem of type 68
ERROR: Encountered unhandled object type: 68

</pre>
</body>