<?xml version="1.0" encoding="UTF-8"?>
<module version="1" hierarchy_delimiter="." root_context_id="vsl: group8 WLRef_PC schematic vl: auCdl schematic symbol" close_brace="&gt;" open_brace="&lt;" name="">
    <scope name="ModuleDir">
        <forward>
            <mapping dst="nand" src="vsl: group8 nand schematic vl: auCdl schematic symbol"/>
            <mapping dst="nor" src="vsl: group8 nor schematic vl: auCdl schematic symbol"/>
            <mapping dst="inv" src="vsl: group8 inv schematic vl: auCdl schematic symbol"/>
            <mapping dst="buffer" src="vsl: group8 buffer schematic vl: auCdl schematic symbol"/>
            <mapping dst="WLRef_PC" src="vsl: group8 WLRef_PC schematic vl: auCdl schematic symbol"/>
            <mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
            <mapping dst="invx4" src="vsl: group8 invx4 schematic vl: auCdl schematic symbol"/>
            <mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
        </forward>
        <reverse>
            <mapping dst="vsl: group8 nand schematic vl: auCdl schematic symbol" src="nand"/>
            <mapping dst="vsl: group8 nor schematic vl: auCdl schematic symbol" src="nor"/>
            <mapping dst="vsl: group8 invx4 schematic vl: auCdl schematic symbol" src="invx4"/>
            <mapping dst="vsl: group8 buffer schematic vl: auCdl schematic symbol" src="buffer"/>
            <mapping dst="vsl: group8 inv schematic vl: auCdl schematic symbol" src="inv"/>
            <mapping dst="vsl: group8 WLRef_PC schematic vl: auCdl schematic symbol" src="WLRef_PC"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" src="pmos"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" src="nmos"/>
        </reverse>
    </scope>
    <scope name="ModuleName">
        <forward>
            <mapping dst="nand" src="vsl: group8 nand schematic vl: auCdl schematic symbol"/>
            <mapping dst="nor" src="vsl: group8 nor schematic vl: auCdl schematic symbol"/>
            <mapping dst="inv" src="vsl: group8 inv schematic vl: auCdl schematic symbol"/>
            <mapping dst="buffer" src="vsl: group8 buffer schematic vl: auCdl schematic symbol"/>
            <mapping dst="WLRef_PC" src="vsl: group8 WLRef_PC schematic vl: auCdl schematic symbol"/>
            <mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
            <mapping dst="invx4" src="vsl: group8 invx4 schematic vl: auCdl schematic symbol"/>
            <mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
        </forward>
        <reverse>
            <mapping dst="vsl: group8 nand schematic vl: auCdl schematic symbol" src="nand"/>
            <mapping dst="vsl: group8 nor schematic vl: auCdl schematic symbol" src="nor"/>
            <mapping dst="vsl: group8 invx4 schematic vl: auCdl schematic symbol" src="invx4"/>
            <mapping dst="vsl: group8 buffer schematic vl: auCdl schematic symbol" src="buffer"/>
            <mapping dst="vsl: group8 inv schematic vl: auCdl schematic symbol" src="inv"/>
            <mapping dst="vsl: group8 WLRef_PC schematic vl: auCdl schematic symbol" src="WLRef_PC"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" src="pmos"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" src="nmos"/>
        </reverse>
    </scope>
    <scope name="Net">
        <forward/>
        <reverse/>
    </scope>
    <scope name="Terminal">
        <forward/>
        <reverse/>
    </scope>
    <root_context version="1">
        <top_cell_view>
            <lib>group8</lib>
            <cell>WLRef_PC</cell>
            <view>schematic</view>
        </top_cell_view>
        <view_search_list>auCdl schematic symbol</view_search_list>
        <view_stop_list>auCdl</view_stop_list>
    </root_context>
</module>
