// Seed: 146597984
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1
    , id_24,
    input supply1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wand id_5,
    input wire id_6,
    output uwire id_7,
    input wire id_8,
    input tri1 id_9,
    output tri0 id_10
    , id_25,
    input supply0 id_11,
    output tri1 id_12,
    input tri0 id_13,
    input wand id_14,
    output tri id_15
    , id_26,
    output tri0 id_16,
    output uwire id_17,
    input tri0 id_18,
    output wor id_19,
    input tri1 id_20,
    input uwire id_21,
    input uwire id_22
);
  assign id_5 = 1;
  module_0(
      id_25, id_24, id_26
  );
endmodule
