Opcode decoder created in VHDL that will receive a three bit opcode and produce a corresponding signal to the desired instruction.
000 = LOAD
001 = STORE
010 = ADD
011 = SUB
100 = INC
101 = DEC
110 = BRA
111 = BEQ

Includes design file and corresponding testbench to verify design
