{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 16:09:44 2023 " "Info: Processing started: Mon Nov 27 16:09:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartcomponent/my_uart_rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uartcomponent/my_uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_rx-RTL " "Info: Found design unit 1: my_uart_rx-RTL" {  } { { "UARTComponent/my_uart_rx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_rx.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Info: Found entity 1: my_uart_rx" {  } { { "UARTComponent/my_uart_rx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_rx.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartcomponent/my_uart_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uartcomponent/my_uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_top-structural " "Info: Found design unit 1: my_uart_top-structural" {  } { { "UARTComponent/my_uart_top.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_top.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_top " "Info: Found entity 1: my_uart_top" {  } { { "UARTComponent/my_uart_top.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_top.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartcomponent/my_uart_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uartcomponent/my_uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_tx-RTL " "Info: Found design unit 1: my_uart_tx-RTL" {  } { { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Info: Found entity 1: my_uart_tx" {  } { { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartcomponent/speed_select.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uartcomponent/speed_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_select-RTL " "Info: Found design unit 1: speed_select-RTL" {  } { { "UARTComponent/speed_select.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/speed_select.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Info: Found entity 1: speed_select" {  } { { "UARTComponent/speed_select.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/speed_select.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCKDIV-behavioural " "Info: Found design unit 1: CLOCKDIV-behavioural" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLOCKDIV " "Info: Found entity 1: CLOCKDIV" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-RTL " "Info: Found design unit 1: uart-RTL" {  } { { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_binary/ascii_to_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_to_binary/ascii_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_to_bcd-y " "Info: Found design unit 1: ascii_to_bcd-y" {  } { { "ASCII_To_Binary/ascii_to_bcd.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/ascii_to_bcd.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_bcd " "Info: Found entity 1: ascii_to_bcd" {  } { { "ASCII_To_Binary/ascii_to_bcd.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/ascii_to_bcd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_binary/bcd_to_ascii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_to_binary/bcd_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_ascii-y " "Info: Found design unit 1: bcd_to_ascii-y" {  } { { "ASCII_To_Binary/bcd_to_ascii.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/bcd_to_ascii.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_ascii " "Info: Found entity 1: bcd_to_ascii" {  } { { "ASCII_To_Binary/bcd_to_ascii.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/bcd_to_ascii.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_binary/bcdtobinary8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_to_binary/bcdtobinary8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdtobinary8bit-rtl " "Info: Found design unit 1: bcdtobinary8bit-rtl" {  } { { "ASCII_To_Binary/bcdtobinary8bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/bcdtobinary8bit.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcdtobinary8bit " "Info: Found entity 1: bcdtobinary8bit" {  } { { "ASCII_To_Binary/bcdtobinary8bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/bcdtobinary8bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_binary/binarytobcd8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_to_binary/binarytobcd8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binarytobcd8bit-rtl " "Info: Found design unit 1: binarytobcd8bit-rtl" {  } { { "ASCII_To_Binary/binarytobcd8bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd8bit.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 binarytobcd8bit " "Info: Found entity 1: binarytobcd8bit" {  } { { "ASCII_To_Binary/binarytobcd8bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd8bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_binary/binarytobcd32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_to_binary/binarytobcd32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binarytobcd32bit-rtl " "Info: Found design unit 1: binarytobcd32bit-rtl" {  } { { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 binarytobcd32bit " "Info: Found entity 1: binarytobcd32bit" {  } { { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behavioral " "Info: Found design unit 1: adder-behavioral" {  } { { "Kalkulator/adder.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/adder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "Kalkulator/adder.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/adder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-behavioral " "Info: Found design unit 1: comparator-behavioral" {  } { { "Kalkulator/comparator.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/comparator.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "Kalkulator/comparator.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/comparator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/equal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/equal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equal-behavioral " "Info: Found design unit 1: equal-behavioral" {  } { { "Kalkulator/equal.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/equal.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 equal " "Info: Found entity 1: equal" {  } { { "Kalkulator/equal.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/equal.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/fpb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/fpb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpb-behavioral " "Info: Found design unit 1: fpb-behavioral" {  } { { "Kalkulator/fpb.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fpb " "Info: Found entity 1: fpb" {  } { { "Kalkulator/fpb.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-behavioral " "Info: Found design unit 1: fsm-behavioral" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/kalkulator_top_level.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/kalkulator_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kalkulator_top_level-behavioral " "Info: Found design unit 1: kalkulator_top_level-behavioral" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kalkulator_top_level " "Info: Found entity 1: kalkulator_top_level" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/kalkulatorfpb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/kalkulatorfpb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kalkulatorFPB-behavioral " "Info: Found design unit 1: kalkulatorFPB-behavioral" {  } { { "Kalkulator/kalkulatorFPB.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorFPB.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kalkulatorFPB " "Info: Found entity 1: kalkulatorFPB" {  } { { "Kalkulator/kalkulatorFPB.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorFPB.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/kalkulatorkpk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/kalkulatorkpk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kalkulatorKPK-behavioral " "Info: Found design unit 1: kalkulatorKPK-behavioral" {  } { { "Kalkulator/kalkulatorKPK.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorKPK.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kalkulatorKPK " "Info: Found entity 1: kalkulatorKPK" {  } { { "Kalkulator/kalkulatorKPK.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorKPK.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/kpk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/kpk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kpk-behavioral " "Info: Found design unit 1: kpk-behavioral" {  } { { "Kalkulator/kpk.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kpk.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kpk " "Info: Found entity 1: kpk" {  } { { "Kalkulator/kpk.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kpk.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd " "Warning: Entity \"mux\" obtained from \"D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavioral " "Info: Found design unit 1: mux-behavioral" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/regis.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/regis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regis-behavioral " "Info: Found design unit 1: regis-behavioral" {  } { { "Kalkulator/regis.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/regis.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regis " "Info: Found entity 1: regis" {  } { { "Kalkulator/regis.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/regis.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/subtractor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-behavioral " "Info: Found design unit 1: subtractor-behavioral" {  } { { "Kalkulator/subtractor.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/subtractor.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Info: Found entity 1: subtractor" {  } { { "Kalkulator/subtractor.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/subtractor.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "kalkulator_top_level " "Info: Elaborating entity \"kalkulator_top_level\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kalkulatorFPB kalkulatorFPB:fpb " "Info: Elaborating entity \"kalkulatorFPB\" for hierarchy \"kalkulatorFPB:fpb\"" {  } { { "Kalkulator/kalkulator_top_level.vhd" "fpb" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpb kalkulatorFPB:fpb\|fpb:proc1 " "Info: Elaborating entity \"fpb\" for hierarchy \"kalkulatorFPB:fpb\|fpb:proc1\"" {  } { { "Kalkulator/kalkulatorFPB.vhd" "proc1" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorFPB.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm kalkulatorFPB:fpb\|fpb:proc1\|fsm:fsmControl " "Info: Elaborating entity \"fsm\" for hierarchy \"kalkulatorFPB:fpb\|fpb:proc1\|fsm:fsmControl\"" {  } { { "Kalkulator/fpb.vhd" "fsmControl" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "go fsm.vhd(47) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(47): signal \"go\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "equal_x fsm.vhd(66) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(66): signal \"equal_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "compared fsm.vhd(68) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(68): signal \"compared\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "compared fsm.vhd(70) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(70): signal \"compared\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState fsm.vhd(38) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(38): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKDIV kalkulatorFPB:fpb\|fpb:proc1\|fsm:fsmControl\|CLOCKDIV:clockX " "Info: Elaborating entity \"CLOCKDIV\" for hierarchy \"kalkulatorFPB:fpb\|fpb:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\"" {  } { { "Kalkulator/fsm.vhd" "clockX" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX " "Info: Elaborating entity \"mux\" for hierarchy \"kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\"" {  } { { "Kalkulator/fpb.vhd" "initialXMUX" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regis kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG " "Info: Elaborating entity \"regis\" for hierarchy \"kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\"" {  } { { "Kalkulator/fpb.vhd" "X_REG" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator kalkulatorFPB:fpb\|fpb:proc1\|comparator:COMP " "Info: Elaborating entity \"comparator\" for hierarchy \"kalkulatorFPB:fpb\|fpb:proc1\|comparator:COMP\"" {  } { { "Kalkulator/fpb.vhd" "COMP" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB " "Info: Elaborating entity \"subtractor\" for hierarchy \"kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\"" {  } { { "Kalkulator/fpb.vhd" "SUB" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal kalkulatorFPB:fpb\|fpb:proc1\|equal:EQ " "Info: Elaborating entity \"equal\" for hierarchy \"kalkulatorFPB:fpb\|fpb:proc1\|equal:EQ\"" {  } { { "Kalkulator/fpb.vhd" "EQ" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kalkulatorKPK kalkulatorKPK:kpk " "Info: Elaborating entity \"kalkulatorKPK\" for hierarchy \"kalkulatorKPK:kpk\"" {  } { { "Kalkulator/kalkulator_top_level.vhd" "kpk" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kpk kalkulatorKPK:kpk\|kpk:proc1 " "Info: Elaborating entity \"kpk\" for hierarchy \"kalkulatorKPK:kpk\|kpk:proc1\"" {  } { { "Kalkulator/kalkulatorKPK.vhd" "proc1" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorKPK.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD " "Info: Elaborating entity \"adder\" for hierarchy \"kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\"" {  } { { "Kalkulator/kpk.vhd" "ADD" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kpk.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 16:09:45 2023 " "Info: Processing ended: Mon Nov 27 16:09:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
