;redcode
;assert 1
	SPL -9, @-12
	SUB 42, 1
	SLT 121, 0
	MOV -507, <-20
	SPL 0, <-742
	ADD <52, @5
	ADD <52, @5
	MOV -9, <-20
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMZ 0, #7
	SUB 42, 1
	CMP 24, 0
	MOV 610, 64
	SLT 121, 6
	SUB 1, <-1
	SUB 103, 303
	JMZ 0, #7
	SUB @127, -106
	SUB -3, -0
	SUB -3, -0
	SLT 121, 6
	SUB -9, <-20
	JMZ 0, #7
	MOV 610, 64
	DAT #610, #64
	DAT #610, #64
	ADD #129, 109
	JMZ 0, #7
	JMZ 0, #7
	SLT 121, 0
	ADD #129, 109
	DJN -3, -0
	SPL -9, @-12
	DAT #610, #64
	CMP 290, 90
	SLT 121, 6
	DJN -3, -0
	SUB 30, 30
	SLT 121, 0
	SUB -1, <-0
	SUB 30, 30
	SPL -9, @-12
	SUB 30, 30
	SPL -9, @-12
	SPL -9, @-12
	DAT #610, #64
	SPL -9, @-12
	SPL 0, <-742
	SLT 121, 0
