Info: Importing module main
Info: Rule checker, verifying imported design
Info: Checksum: 0xea885053

Warning: unmatched constraint 'HSYNC' (on line 10)
Warning: unmatched constraint 'P2' (on line 11)
Warning: unmatched constraint 'DTR' (on line 12)
Warning: unmatched constraint 'CTS' (on line 13)
Warning: unmatched constraint 'RTS' (on line 15)
Info: constrained 'TXD' to bel 'X0/Y27/io0'
Info: constrained 'RXD' to bel 'X0/Y25/io1'
Warning: unmatched constraint 'GREEN3' (on line 19)
Warning: unmatched constraint 'GREEN4' (on line 20)
Warning: unmatched constraint 'GREEN1' (on line 21)
Warning: unmatched constraint 'GREEN0' (on line 22)
Warning: unmatched constraint 'BLUE3' (on line 23)
Warning: unmatched constraint 'BLUE2' (on line 24)
Warning: unmatched constraint 'BLUE1' (on line 25)
Warning: unmatched constraint 'BLUE0' (on line 26)
Info: constrained 'EN_5V_UP' to bel 'X0/Y17/io0'
Info: constrained 'CLKIN' to bel 'X0/Y16/io1'
Info: constrained 'EN_5V_M4' to bel 'X0/Y16/io0'
Warning: unmatched constraint 'P23' (on line 31)
Info: constrained 'EN_1V4_M4' to bel 'X0/Y12/io0'
Info: constrained 'M2_ON_OFF' to bel 'X0/Y11/io1'
Info: constrained 'ADC_CS' to bel 'X0/Y11/io0'
Warning: unmatched constraint 'SDA' (on line 36)
Warning: unmatched constraint 'SCL' (on line 37)
Info: constrained 'BME680_CS' to bel 'X0/Y5/io1'
Warning: unmatched constraint 'P32' (on line 40)
Warning: unmatched constraint 'P33' (on line 41)
Warning: unmatched constraint 'P34' (on line 42)
Info: constrained 'ICE_SCK' to bel 'X4/Y0/io0'
Info: constrained 'ICE_MISO' to bel 'X4/Y0/io1'
Info: constrained 'ICE_MOSI' to bel 'X6/Y0/io1'
Warning: unmatched constraint 'P41' (on line 50)
Warning: unmatched constraint 'P42' (on line 51)
Warning: unmatched constraint 'P43' (on line 52)
Warning: unmatched constraint 'P44' (on line 53)
Warning: unmatched constraint 'P45' (on line 54)
Warning: unmatched constraint 'P47' (on line 56)
Warning: unmatched constraint 'P48' (on line 57)
Info: constrained 'RXD1' to bel 'X16/Y0/io1'
Info: constrained 'TXD1' to bel 'X17/Y0/io0'
Warning: unmatched constraint 'P55' (on line 61)
Warning: unmatched constraint 'P56' (on line 62)
Warning: unmatched constraint 'P60' (on line 64)
Warning: unmatched constraint 'P61' (on line 65)
Warning: unmatched constraint 'P62' (on line 66)
Warning: unmatched constraint 'MB1' (on line 67)
Warning: unmatched constraint 'MB0' (on line 68)
Warning: unmatched constraint 'MOSI' (on line 72)
Warning: unmatched constraint 'MISO' (on line 73)
Warning: unmatched constraint 'SCK' (on line 75)
Warning: unmatched constraint 'FSS' (on line 76)
Warning: unmatched constraint 'TCK' (on line 80)
Warning: unmatched constraint 'P74' (on line 81)
Warning: unmatched constraint 'TMS' (on line 82)
Warning: unmatched constraint 'P76' (on line 83)
Warning: unmatched constraint 'TDO' (on line 85)
Warning: unmatched constraint 'TDI' (on line 86)
Warning: unmatched constraint 'P80' (on line 87)
Warning: unmatched constraint 'P81' (on line 88)
Warning: unmatched constraint 'P82' (on line 90)
Warning: unmatched constraint 'P83' (on line 91)
Warning: unmatched constraint 'P84' (on line 92)
Warning: unmatched constraint 'P85' (on line 93)
Warning: unmatched constraint 'P87' (on line 95)
Warning: unmatched constraint 'P88' (on line 96)
Warning: unmatched constraint 'P90' (on line 98)
Warning: unmatched constraint 'P91' (on line 99)
Warning: unmatched constraint 'P93' (on line 101)
Warning: unmatched constraint 'P94' (on line 102)
Warning: unmatched constraint 'P95' (on line 103)
Warning: unmatched constraint 'P96' (on line 104)
Warning: unmatched constraint 'P97' (on line 105)
Warning: unmatched constraint 'P98' (on line 106)
Warning: unmatched constraint 'P99' (on line 107)
Warning: unmatched constraint 'P101' (on line 109)
Warning: unmatched constraint 'P102' (on line 110)
Warning: unmatched constraint 'P104' (on line 112)
Warning: unmatched constraint 'P105' (on line 113)
Warning: unmatched constraint 'P106' (on line 114)
Warning: unmatched constraint 'P107' (on line 115)
Info: constrained 'LORA_MOSI' to bel 'X31/Y33/io1'
Warning: unmatched constraint 'P112' (on line 121)
Info: constrained 'LORA_MISO' to bel 'X30/Y33/io1'
Warning: unmatched constraint 'P114' (on line 123)
Info: constrained 'LORA_SCK' to bel 'X29/Y33/io1'
Info: constrained 'LORA_BUSY' to bel 'X29/Y33/io0'
Info: constrained 'LORA_CS' to bel 'X28/Y33/io1'
Info: constrained 'LORA_DIO1' to bel 'X27/Y33/io0'
Info: constrained 'LORA_RESET' to bel 'X26/Y33/io1'
Warning: unmatched constraint 'P120' (on line 130)
Info: constrained 'RXD2' to bel 'X25/Y33/io0'
Warning: unmatched constraint 'P122' (on line 132)
Info: constrained 'TXD2' to bel 'X20/Y33/io0'
Warning: unmatched constraint 'P125' (on line 135)
Info: constrained 'L_RX' to bel 'X17/Y33/io0'
Warning: unmatched constraint 'P129' (on line 138)
Info: constrained 'L_TX' to bel 'X11/Y33/io1'
Warning: unmatched constraint 'P134' (on line 141)
Warning: unmatched constraint 'VSYNC' (on line 142)
Info: constrained 'ICE_LED1' to bel 'X7/Y33/io1'
Info: constrained 'ICE_LED2' to bel 'X7/Y33/io0'
Info: constrained 'ICE_LED3' to bel 'X6/Y33/io1'
Info: constrained 'ICE_LED4' to bel 'X6/Y33/io0'
Warning: unmatched constraint 'RED3' (on line 148)
Warning: unmatched constraint 'RED2' (on line 149)
Warning: unmatched constraint 'RED1' (on line 150)
Warning: unmatched constraint 'RED0' (on line 151)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2721 LCs used as LUT4 only
Info:      336 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:     1066 LCs used as DFF only
Info: Packing carries..
Info:      248 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll1.uut' to X16/Y33/pll_3
Info: Packing special functions..
Info:   PLL 'pll1.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll1.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y32/lc0
Info: Promoting globals..
Info: promoting clk (fanout 1464)
Info: promoting reset [reset] (fanout 311)
Info: promoting sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [reset] (fanout 80)
Info: promoting sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O [reset] (fanout 32)
Info: promoting sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O [cen] (fanout 32)
Info: promoting sys1.cpu.regs[12]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[0]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[10]_SB_DFFE_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:       73 LCs used to legalise carry chains.
Info: Checksum: 0x3b822b6b

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xdf652b55

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4447/ 7680    57%
Info: 	        ICESTORM_RAM:    32/   32   100%
Info: 	               SB_IO:    29/  256    11%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 31 cells based on constraints.
Info: Creating initial analytic placement for 3911 cells, random placement wirelen = 121164.
Info:     at initial placer iter 0, wirelen = 1837
Info:     at initial placer iter 1, wirelen = 1455
Info:     at initial placer iter 2, wirelen = 1516
Info:     at initial placer iter 3, wirelen = 1405
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1571, spread = 32569, legal = 41167; time = 0.34s
Info:     at iteration #2, type ALL: wirelen solved = 2901, spread = 24530, legal = 33101; time = 0.33s
Info:     at iteration #3, type ALL: wirelen solved = 4745, spread = 23452, legal = 35443; time = 0.39s
Info:     at iteration #4, type ALL: wirelen solved = 6355, spread = 22145, legal = 35116; time = 0.40s
Info:     at iteration #5, type ALL: wirelen solved = 8485, spread = 20900, legal = 33119; time = 0.36s
Info:     at iteration #6, type ALL: wirelen solved = 9714, spread = 20402, legal = 31634; time = 0.34s
Info:     at iteration #7, type ALL: wirelen solved = 10675, spread = 20165, legal = 32109; time = 0.33s
Info:     at iteration #8, type ALL: wirelen solved = 11825, spread = 19837, legal = 33391; time = 0.38s
Info:     at iteration #9, type ALL: wirelen solved = 12674, spread = 19872, legal = 31979; time = 0.34s
Info:     at iteration #10, type ALL: wirelen solved = 13477, spread = 19708, legal = 32812; time = 0.35s
Info:     at iteration #11, type ALL: wirelen solved = 13865, spread = 19874, legal = 30985; time = 0.35s
Info:     at iteration #12, type ALL: wirelen solved = 14530, spread = 19901, legal = 31459; time = 0.33s
Info:     at iteration #13, type ALL: wirelen solved = 14791, spread = 19866, legal = 31457; time = 0.36s
Info:     at iteration #14, type ALL: wirelen solved = 15358, spread = 20247, legal = 32294; time = 0.35s
Info:     at iteration #15, type ALL: wirelen solved = 15445, spread = 20393, legal = 33276; time = 0.34s
Info:     at iteration #16, type ALL: wirelen solved = 15945, spread = 20368, legal = 31786; time = 0.30s
Info: HeAP Placer Time: 6.61s
Info:   of which solving equations: 2.33s
Info:   of which spreading cells: 0.32s
Info:   of which strict legalisation: 3.26s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1231, wirelen = 30985
Info:   at iteration #5: temp = 0.000000, timing cost = 1514, wirelen = 25989
Info:   at iteration #10: temp = 0.000000, timing cost = 1461, wirelen = 23853
Info:   at iteration #15: temp = 0.000000, timing cost = 1375, wirelen = 22912
Info:   at iteration #20: temp = 0.000000, timing cost = 1329, wirelen = 22225
Info:   at iteration #25: temp = 0.000000, timing cost = 1333, wirelen = 21885
Info:   at iteration #30: temp = 0.000000, timing cost = 1333, wirelen = 21715
Info:   at iteration #35: temp = 0.000000, timing cost = 1313, wirelen = 21653
Info:   at iteration #40: temp = 0.000000, timing cost = 1310, wirelen = 21619
Info:   at iteration #40: temp = 0.000000, timing cost = 1309, wirelen = 21619 
Info: SA placement time 11.50s

Info: Max frequency for clock 'clk_$glb_clk': 19.33 MHz (PASS at 12.00 MHz)
Info: Clock 'LORA_SCK$SB_IO_OUT' has no interior paths
Info: Clock 'ICE_SCK$SB_IO_OUT' has no interior paths

Info: Max delay <async>                    -> posedge ICE_SCK$SB_IO_OUT : 1.88 ns
Info: Max delay <async>                    -> posedge LORA_SCK$SB_IO_OUT: 1.75 ns
Info: Max delay <async>                    -> posedge clk_$glb_clk      : 16.43 ns
Info: Max delay posedge ICE_SCK$SB_IO_OUT  -> posedge clk_$glb_clk      : 2.02 ns
Info: Max delay posedge LORA_SCK$SB_IO_OUT -> posedge clk_$glb_clk      : 2.70 ns
Info: Max delay posedge clk_$glb_clk       -> <async>                   : 27.84 ns

Info: Slack histogram:
Info:  legend: * represents 15 endpoint(s)
Info:          + represents [1,15) endpoint(s)
Info: [ 15794,  19119) |****+
Info: [ 19119,  22444) |***+
Info: [ 22444,  25769) |************************************************************ 
Info: [ 25769,  29094) |****************+
Info: [ 29094,  32419) |+
Info: [ 32419,  35744) |*+
Info: [ 35744,  39069) |+
Info: [ 39069,  42394) | 
Info: [ 42394,  45719) |**+
Info: [ 45719,  49044) |****************+
Info: [ 49044,  52369) |***************+
Info: [ 52369,  55694) |*********+
Info: [ 55694,  59019) |*******************************+
Info: [ 59019,  62344) |******************+
Info: [ 62344,  65669) |**************+
Info: [ 65669,  68994) |*********************+
Info: [ 68994,  72319) |********************+
Info: [ 72319,  75644) |******************************+
Info: [ 75644,  78969) |*******************+
Info: [ 78969,  82294) |************************************+
Info: Checksum: 0x2939218c

Info: Routing..
Info: Setting up routing queue.
Info: Routing 14687 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |       24        975 |   24   975 |     13726
Info:       2000 |       42       1957 |   18   982 |     12749
Info:       3000 |       82       2917 |   40   960 |     11793
Info:       4000 |      143       3856 |   61   939 |     10909
Info:       5000 |      226       4773 |   83   917 |     10056
Info:       6000 |      360       5639 |  134   866 |      9301
Info:       7000 |      487       6512 |  127   873 |      8555
Info:       8000 |      652       7347 |  165   835 |      7806
Info:       9000 |      887       8112 |  235   765 |      7155
Info:      10000 |     1092       8907 |  205   795 |      6486
Info:      11000 |     1332       9667 |  240   760 |      5892
Info:      12000 |     1557      10442 |  225   775 |      5266
Info:      13000 |     1920      11079 |  363   637 |      4954
Info:      14000 |     2305      11694 |  385   615 |      4857
Info:      15000 |     2664      12335 |  359   641 |      4573
Info:      16000 |     3013      12986 |  349   651 |      4304
Info:      17000 |     3381      13618 |  368   632 |      4149
Info:      18000 |     3776      14223 |  395   605 |      4013
Info:      19000 |     4184      14815 |  408   592 |      3829
Info:      20000 |     4546      15453 |  362   638 |      3630
Info:      21000 |     4958      16041 |  412   588 |      3405
Info:      22000 |     5339      16660 |  381   619 |      3141
Info:      23000 |     5678      17321 |  339   661 |      2883
Info:      24000 |     6128      17871 |  450   550 |      2721
Info:      25000 |     6600      18399 |  472   528 |      2628
Info:      26000 |     7080      18919 |  480   520 |      2588
Info:      27000 |     7544      19455 |  464   536 |      2493
Info:      28000 |     8034      19965 |  490   510 |      2433
Info:      29000 |     8478      20521 |  444   556 |      2349
Info:      30000 |     8896      21103 |  418   582 |      2215
Info:      31000 |     9268      21731 |  372   628 |      1935
Info:      32000 |     9609      22390 |  341   659 |      1678
Info:      33000 |    10062      22937 |  453   547 |      1384
Info:      34000 |    10369      23630 |  307   693 |       815
Info:      35000 |    10784      24215 |  415   585 |       652
Info:      36000 |    11101      24898 |  317   683 |       270
Info:      36307 |    11129      25178 |   28   280 |         0
Info: Routing complete.
Info: Route time 37.51s
Info: Checksum: 0xeb653ecc

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source sys1.cpu.IR_SB_DFF_Q_16_DFFLC.O
Info:  2.0  2.5    Net sys1.cpu.IR[15] budget 0.000000 ns (18,28) -> (12,20)
Info:                Sink sys1.cpu.rs1_SB_LUT4_O_3_LC.I3
Info:  0.3  2.8  Source sys1.cpu.rs1_SB_LUT4_O_3_LC.O
Info:  0.6  3.4    Net sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1] budget 0.000000 ns (12,20) -> (11,19)
Info:                Sink $nextpnr_ICESTORM_LC_8.I1
Info:  0.3  3.7  Source $nextpnr_ICESTORM_LC_8.COUT
Info:  0.0  3.7    Net $nextpnr_ICESTORM_LC_8$O budget 0.000000 ns (11,19) -> (11,19)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:  0.1  3.8  Source sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.3  4.0    Net sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] budget 0.260000 ns (11,19) -> (11,19)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.3  4.4  Source sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  2.6  7.0    Net sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O budget 0.000000 ns (11,19) -> (2,29)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  0.4  7.4  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  8.0    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 budget 0.000000 ns (2,29) -> (2,29)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  0.4  8.4  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  9.0    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2 budget 0.000000 ns (2,29) -> (3,30)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I2
Info:  0.4  9.4  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  0.6 10.0    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I3 budget 0.000000 ns (3,30) -> (3,29)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_LC.I3
Info:  0.3 10.3  Source sys1.cpu.regsQ1_SB_LUT4_O_31_LC.O
Info:  2.1 12.4    Net sys1.cpu.regsQ1[2] budget 0.000000 ns (3,29) -> (13,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.I1
Info:  0.3 12.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.COUT
Info:  0.0 12.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[3] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.CIN
Info:  0.1 12.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.COUT
Info:  0.0 12.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[4] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.CIN
Info:  0.1 12.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.COUT
Info:  0.0 12.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[5] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.CIN
Info:  0.1 13.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.COUT
Info:  0.0 13.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[6] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.CIN
Info:  0.1 13.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.COUT
Info:  0.0 13.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[7] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.CIN
Info:  0.1 13.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.COUT
Info:  0.2 13.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[8] budget 0.190000 ns (13,18) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.CIN
Info:  0.1 13.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.COUT
Info:  0.0 13.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[9] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_LC.CIN
Info:  0.1 13.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_LC.COUT
Info:  0.0 13.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_14_LC.CIN
Info:  0.1 13.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_14_LC.COUT
Info:  0.0 13.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.CIN
Info:  0.1 14.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.COUT
Info:  0.0 14.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.CIN
Info:  0.1 14.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.COUT
Info:  0.0 14.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.CIN
Info:  0.1 14.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.COUT
Info:  0.0 14.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[14] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.1 14.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 14.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[15] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.1 14.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.2 14.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[16] budget 0.190000 ns (13,19) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.1 14.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 14.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[17] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.1 15.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 15.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[18] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.1 15.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 15.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.1 15.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 15.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[20] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.1 15.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 15.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[21] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.1 15.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 15.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[22] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.1 15.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 15.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[23] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.1 15.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.2 15.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[24] budget 0.190000 ns (13,20) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.1 16.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 16.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[25] budget 0.000000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.1 16.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 16.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[26] budget 0.000000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.1 16.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 16.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[27] budget 0.000000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.1 16.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 16.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[28] budget 0.000000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.1 16.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 16.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29] budget 0.000000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.CIN
Info:  0.1 16.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.COUT
Info:  0.0 16.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[30] budget 0.000000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.CIN
Info:  0.1 16.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.COUT
Info:  0.3 17.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[31] budget 0.260000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.I3
Info:  0.3 17.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.O
Info:  1.3 18.7    Net sys1.cpu.ldstaddr[31] budget 1.789000 ns (13,21) -> (12,16)
Info:                Sink sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_LC.I3
Info:  0.3 19.0  Source sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_LC.O
Info:  1.7 20.7    Net sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O budget 1.097000 ns (12,16) -> (10,12)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E_SB_LUT4_O_LC.I1
Info:  0.4 21.1  Source sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E_SB_LUT4_O_LC.O
Info:  0.6 21.7    Net sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E budget 1.097000 ns (10,12) -> (9,13)
Info:                Sink sys1.ram0.ram_array.0.1.0_RCLKE_SB_LUT4_O_LC.I2
Info:  0.4 22.1  Source sys1.ram0.ram_array.0.1.0_RCLKE_SB_LUT4_O_LC.O
Info:  0.6 22.6    Net sys1.ram0.ram_array.0.1.0_RCLKE budget 1.556000 ns (9,13) -> (10,14)
Info:                Sink sys1.ram0.ram_array.4.1.0_WCLKE_SB_LUT4_O_LC.I0
Info:  0.4 23.1  Source sys1.ram0.ram_array.4.1.0_WCLKE_SB_LUT4_O_LC.O
Info:  4.0 27.1    Net sys1.ram0.ram_array.4.1.0_WCLKE budget 2.317000 ns (10,14) -> (25,31)
Info:                Sink sys1.ram0.ram_array.5.1.0_RAM.WCLKE
Info:  0.1 27.2  Setup sys1.ram0.ram_array.5.1.0_RAM.WCLKE
Info: 8.8 ns logic, 18.4 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge ICE_SCK$SB_IO_OUT':
Info: curr total
Info:  0.0  0.0  Source ICE_MISO$sb_io.D_IN_0
Info:  1.3  1.3    Net ICE_MISO$SB_IO_IN budget 82.864998 ns (4,0) -> (6,4)
Info:                Sink sys1.spi0.sin_SB_DFF_Q_DFFLC.I0
Info:  0.5  1.7  Setup sys1.spi0.sin_SB_DFF_Q_DFFLC.I0
Info: 0.5 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge LORA_SCK$SB_IO_OUT':
Info: curr total
Info:  0.0  0.0  Source LORA_MISO$sb_io.D_IN_0
Info:  1.5  1.5    Net LORA_MISO$SB_IO_IN budget 82.864998 ns (30,33) -> (28,31)
Info:                Sink sys1.spi1.sin_SB_DFF_Q_DFFLC.I0
Info:  0.5  2.0  Setup sys1.spi1.sin_SB_DFF_Q_DFFLC.I0
Info: 0.5 ns logic, 1.5 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source LORA_BUSY$sb_io.D_IN_0
Info:  2.7  2.7    Net LORA_BUSY$SB_IO_IN budget 9.446000 ns (29,33) -> (11,17)
Info:                Sink LORA_BUSY_SB_LUT4_I2_LC.I2
Info:  0.4  3.1  Source LORA_BUSY_SB_LUT4_I2_LC.O
Info:  1.2  4.3    Net LORA_BUSY_SB_LUT4_I2_O budget 3.241000 ns (11,17) -> (5,17)
Info:                Sink LORA_BUSY_SB_LUT4_I2_O_SB_LUT4_I1_LC.I1
Info:  0.4  4.7  Source LORA_BUSY_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:  1.7  6.4    Net LORA_BUSY_SB_LUT4_I2_O_SB_LUT4_I1_O budget 4.323000 ns (5,17) -> (5,8)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  0.4  6.9  Source sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.6  7.5    Net sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3 budget 3.092000 ns (5,8) -> (5,8)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_LC.I3
Info:  0.3  7.8  Source sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_LC.O
Info:  1.0  8.8    Net sys1.cpu.rdata_SB_LUT4_O_31_I1 budget 3.491000 ns (5,8) -> (6,11)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_31_LC.I1
Info:  0.4  9.2  Source sys1.cpu.rdata_SB_LUT4_O_31_LC.O
Info:  1.6 10.8    Net sys1.cdi[0] budget 3.744000 ns (6,11) -> (9,19)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_LC.I2
Info:  0.4 11.2  Source sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_LC.O
Info:  1.3 12.4    Net sys1.cpu.regsD_SB_LUT4_O_6_I0 budget 3.649000 ns (9,19) -> (11,22)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_6_LC.I0
Info:  0.4 12.9  Source sys1.cpu.regsD_SB_LUT4_O_6_LC.O
Info:  2.0 14.9    Net sys1.cpu.regsD[0] budget 3.246000 ns (11,22) -> (15,31)
Info:                Sink sys1.cpu.regs[0]_SB_DFFE_Q_31_DFFLC.I0
Info:  0.5 15.4  Setup sys1.cpu.regs[0]_SB_DFFE_Q_31_DFFLC.I0
Info: 3.2 ns logic, 12.1 ns routing

Info: Critical path report for cross-domain path 'posedge ICE_SCK$SB_IO_OUT' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source sys1.spi0.sin_SB_DFF_Q_DFFLC.O
Info:  1.5  2.0    Net sys1.spi0.sin budget 82.458000 ns (6,4) -> (6,6)
Info:                Sink sys1.spi0.sin_SB_LUT4_I3_LC.I3
Info:  0.3  2.4  Setup sys1.spi0.sin_SB_LUT4_I3_LC.I3
Info: 0.9 ns logic, 1.5 ns routing

Info: Critical path report for cross-domain path 'posedge LORA_SCK$SB_IO_OUT' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source sys1.spi1.sin_SB_DFF_Q_DFFLC.O
Info:  1.9  2.5    Net sys1.spi1.sin budget 82.458000 ns (28,31) -> (22,25)
Info:                Sink sys1.spi1.sin_SB_LUT4_I3_LC.I3
Info:  0.3  2.8  Setup sys1.spi1.sin_SB_LUT4_I3_LC.I3
Info: 0.9 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source sys1.cpu.IR_SB_DFF_Q_16_DFFLC.O
Info:  2.0  2.5    Net sys1.cpu.IR[15] budget 0.000000 ns (18,28) -> (12,20)
Info:                Sink sys1.cpu.rs1_SB_LUT4_O_3_LC.I3
Info:  0.3  2.8  Source sys1.cpu.rs1_SB_LUT4_O_3_LC.O
Info:  0.6  3.4    Net sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1] budget 0.000000 ns (12,20) -> (11,19)
Info:                Sink $nextpnr_ICESTORM_LC_8.I1
Info:  0.3  3.7  Source $nextpnr_ICESTORM_LC_8.COUT
Info:  0.0  3.7    Net $nextpnr_ICESTORM_LC_8$O budget 0.000000 ns (11,19) -> (11,19)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:  0.1  3.8  Source sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.3  4.0    Net sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] budget 0.260000 ns (11,19) -> (11,19)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.3  4.4  Source sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  2.6  7.0    Net sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O budget 0.000000 ns (11,19) -> (2,29)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  0.4  7.4  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  8.0    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 budget 0.000000 ns (2,29) -> (2,29)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  0.4  8.4  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  9.0    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2 budget 0.000000 ns (2,29) -> (3,30)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I2
Info:  0.4  9.4  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  0.6 10.0    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I3 budget 0.000000 ns (3,30) -> (3,29)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_LC.I3
Info:  0.3 10.3  Source sys1.cpu.regsQ1_SB_LUT4_O_31_LC.O
Info:  2.1 12.4    Net sys1.cpu.regsQ1[2] budget 0.000000 ns (3,29) -> (13,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.I1
Info:  0.3 12.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.COUT
Info:  0.0 12.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[3] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.CIN
Info:  0.1 12.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.COUT
Info:  0.0 12.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[4] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.CIN
Info:  0.1 12.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.COUT
Info:  0.0 12.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[5] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.CIN
Info:  0.1 13.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.COUT
Info:  0.0 13.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[6] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.CIN
Info:  0.1 13.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.COUT
Info:  0.0 13.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[7] budget 0.000000 ns (13,18) -> (13,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.CIN
Info:  0.1 13.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.COUT
Info:  0.2 13.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[8] budget 0.190000 ns (13,18) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.CIN
Info:  0.1 13.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.COUT
Info:  0.0 13.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[9] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_LC.CIN
Info:  0.1 13.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_LC.COUT
Info:  0.0 13.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_14_LC.CIN
Info:  0.1 13.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_14_LC.COUT
Info:  0.0 13.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.CIN
Info:  0.1 14.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.COUT
Info:  0.0 14.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.CIN
Info:  0.1 14.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.COUT
Info:  0.0 14.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.CIN
Info:  0.1 14.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.COUT
Info:  0.0 14.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[14] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.1 14.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 14.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[15] budget 0.000000 ns (13,19) -> (13,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.1 14.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.2 14.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[16] budget 0.190000 ns (13,19) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.1 14.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 14.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[17] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.1 15.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 15.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[18] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.1 15.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 15.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.1 15.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 15.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[20] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.1 15.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 15.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[21] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.1 15.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 15.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[22] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.1 15.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 15.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[23] budget 0.000000 ns (13,20) -> (13,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.1 15.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.2 15.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[24] budget 0.190000 ns (13,20) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.1 16.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 16.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[25] budget 0.000000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.1 16.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 16.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[26] budget 0.000000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.1 16.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 16.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[27] budget 0.000000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.1 16.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 16.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[28] budget 0.000000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.1 16.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 16.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29] budget 0.000000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.CIN
Info:  0.1 16.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.COUT
Info:  0.0 16.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[30] budget 0.000000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.CIN
Info:  0.1 16.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.COUT
Info:  0.3 17.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[31] budget 0.260000 ns (13,21) -> (13,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.I3
Info:  0.3 17.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.O
Info:  1.3 18.7    Net sys1.cpu.ldstaddr[31] budget 1.789000 ns (13,21) -> (12,16)
Info:                Sink sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_LC.I3
Info:  0.3 19.0  Source sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_LC.O
Info:  1.6 20.6    Net sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O budget 3.017000 ns (12,16) -> (11,12)
Info:                Sink sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_LC.I1
Info:  0.4 21.0  Source sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_LC.O
Info:  1.6 22.7    Net sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O budget 4.693000 ns (11,12) -> (10,6)
Info:                Sink LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.3 23.0  Source LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.3 24.2    Net LORA_CS_SB_LUT4_O_I0 budget 5.020000 ns (10,6) -> (13,7)
Info:                Sink LORA_CS_SB_LUT4_O_LC.I0
Info:  0.4 24.7  Source LORA_CS_SB_LUT4_O_LC.O
Info:  3.6 28.3    Net LORA_CS$SB_IO_OUT budget 5.272000 ns (13,7) -> (28,33)
Info:                Sink LORA_CS$sb_io.D_OUT_0
Info: 8.7 ns logic, 19.6 ns routing

Info: Max frequency for clock 'clk_$glb_clk': 18.36 MHz (PASS at 12.00 MHz)
Info: Clock 'LORA_SCK$SB_IO_OUT' has no interior paths
Info: Clock 'ICE_SCK$SB_IO_OUT' has no interior paths

Info: Max delay <async>                    -> posedge ICE_SCK$SB_IO_OUT : 1.74 ns
Info: Max delay <async>                    -> posedge LORA_SCK$SB_IO_OUT: 1.96 ns
Info: Max delay <async>                    -> posedge clk_$glb_clk      : 15.38 ns
Info: Max delay posedge ICE_SCK$SB_IO_OUT  -> posedge clk_$glb_clk      : 2.37 ns
Info: Max delay posedge LORA_SCK$SB_IO_OUT -> posedge clk_$glb_clk      : 2.79 ns
Info: Max delay posedge clk_$glb_clk       -> <async>                   : 28.26 ns

Info: Slack histogram:
Info:  legend: * represents 13 endpoint(s)
Info:          + represents [1,13) endpoint(s)
Info: [ 14428,  17821) |*****+
Info: [ 17821,  21214) |****+
Info: [ 21214,  24607) |************************************************************ 
Info: [ 24607,  28000) |***********************+
Info: [ 28000,  31393) |*****+
Info: [ 31393,  34786) |*+
Info: [ 34786,  38179) |+
Info: [ 38179,  41572) |+
Info: [ 41572,  44965) |***+
Info: [ 44965,  48358) |**********************+
Info: [ 48358,  51751) |**************+
Info: [ 51751,  55144) |***************************+
Info: [ 55144,  58537) |************************+
Info: [ 58537,  61930) |*************************+
Info: [ 61930,  65323) |**+
Info: [ 65323,  68716) |**************************************+
Info: [ 68716,  72109) |****************+
Info: [ 72109,  75502) |******+
Info: [ 75502,  78895) |****************************************************+
Info: [ 78895,  82288) |******************************************+
78 warnings, 0 errors
