// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "12/07/2018 17:42:27"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module de0_pulse_gen_top (
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	GPIO_0,
	GPIO_1,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	RESET_N,
	SD_CLK,
	SD_CMD,
	SD_DATA,
	SW,
	VGA_B,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_VS);
input 	CLOCK2_50;
input 	CLOCK3_50;
inout 	CLOCK4_50;
input 	CLOCK_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[3:0] KEY;
output 	[9:0] LEDR;
inout 	PS2_CLK;
inout 	PS2_CLK2;
inout 	PS2_DAT;
inout 	PS2_DAT2;
input 	RESET_N;
output 	SD_CLK;
inout 	SD_CMD;
inout 	[3:0] SD_DATA;
input 	[9:0] SW;
output 	[3:0] VGA_B;
output 	[3:0] VGA_G;
output 	VGA_HS;
output 	[3:0] VGA_R;
output 	VGA_VS;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[2]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[3]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[4]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[5]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[6]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[7]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[8]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[9]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[10]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[11]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[12]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[1]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CAS_N	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CKE	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CLK	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CS_N	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_LDQM	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_RAS_N	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_UDQM	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_WE_N	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CLK	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[1]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[2]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[3]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[4]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[6]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[8]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[9]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[10]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[11]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[12]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[13]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[14]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[34]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[35]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK2	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT2	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CMD	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_DATA[0]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_DATA[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_DATA[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_DATA[3]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \KEY[3]~input_o ;
wire \RESET_N~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK4_50~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \SD_CMD~input_o ;
wire \SD_DATA[0]~input_o ;
wire \SD_DATA[1]~input_o ;
wire \SD_DATA[2]~input_o ;
wire \SD_DATA[3]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY[0]~input_o ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \KEY[1]~input_o ;
wire \DB_0|Add0~81_sumout ;
wire \DB_0|Add0~82 ;
wire \DB_0|Add0~85_sumout ;
wire \DB_0|Add0~86 ;
wire \DB_0|Add0~5_sumout ;
wire \DB_0|timer_cnt[2]~DUPLICATE_q ;
wire \DB_0|Add0~6 ;
wire \DB_0|Add0~25_sumout ;
wire \DB_0|Add0~26 ;
wire \DB_0|Add0~29_sumout ;
wire \DB_0|Add0~30 ;
wire \DB_0|Add0~33_sumout ;
wire \DB_0|Add0~34 ;
wire \DB_0|Add0~37_sumout ;
wire \DB_0|Add0~38 ;
wire \DB_0|Add0~41_sumout ;
wire \DB_0|Add0~42 ;
wire \DB_0|Add0~77_sumout ;
wire \DB_0|Add0~78 ;
wire \DB_0|Add0~73_sumout ;
wire \DB_0|Add0~74 ;
wire \DB_0|Add0~49_sumout ;
wire \DB_0|Add0~50 ;
wire \DB_0|Add0~57_sumout ;
wire \DB_0|Add0~58 ;
wire \DB_0|Add0~61_sumout ;
wire \DB_0|Add0~62 ;
wire \DB_0|Add0~65_sumout ;
wire \DB_0|Add0~66 ;
wire \DB_0|Add0~53_sumout ;
wire \DB_0|Add0~54 ;
wire \DB_0|Add0~69_sumout ;
wire \DB_0|Equal0~3_combout ;
wire \DB_0|Add0~70 ;
wire \DB_0|Add0~21_sumout ;
wire \DB_0|Add0~22 ;
wire \DB_0|Add0~45_sumout ;
wire \DB_0|Add0~46 ;
wire \DB_0|Add0~9_sumout ;
wire \DB_0|Add0~10 ;
wire \DB_0|Add0~13_sumout ;
wire \DB_0|Add0~14 ;
wire \DB_0|Add0~1_sumout ;
wire \DB_0|Equal0~2_combout ;
wire \DB_0|Add0~2 ;
wire \DB_0|Add0~17_sumout ;
wire \DB_0|Equal0~0_combout ;
wire \DB_0|timer_cnt[17]~DUPLICATE_q ;
wire \DB_0|Equal0~1_combout ;
wire \DB_0|Equal0~4_combout ;
wire \DB_0|fsm.LATCH~0_combout ;
wire \DB_0|fsm.LATCH~q ;
wire \DB_0|a_old~0_combout ;
wire \DB_0|a_old~q ;
wire \DB_0|y_reg~0_combout ;
wire \DB_0|y_reg~q ;
wire \fsm~q ;
wire \KEY[2]~input_o ;
wire \DB_1|Add0~57_sumout ;
wire \DB_1|Add0~58 ;
wire \DB_1|Add0~61_sumout ;
wire \DB_1|Add0~62 ;
wire \DB_1|Add0~65_sumout ;
wire \DB_1|Add0~66 ;
wire \DB_1|Add0~1_sumout ;
wire \DB_1|timer_cnt[3]~DUPLICATE_q ;
wire \DB_1|Add0~2 ;
wire \DB_1|Add0~69_sumout ;
wire \DB_1|Add0~70 ;
wire \DB_1|Add0~73_sumout ;
wire \DB_1|Add0~74 ;
wire \DB_1|Add0~77_sumout ;
wire \DB_1|Add0~78 ;
wire \DB_1|Add0~81_sumout ;
wire \DB_1|Add0~82 ;
wire \DB_1|Add0~49_sumout ;
wire \DB_1|Add0~50 ;
wire \DB_1|Add0~9_sumout ;
wire \DB_1|timer_cnt[9]~DUPLICATE_q ;
wire \DB_1|Add0~10 ;
wire \DB_1|Add0~13_sumout ;
wire \DB_1|Add0~14 ;
wire \DB_1|Add0~45_sumout ;
wire \DB_1|Add0~46 ;
wire \DB_1|Add0~25_sumout ;
wire \DB_1|Add0~26 ;
wire \DB_1|Add0~29_sumout ;
wire \DB_1|Add0~30 ;
wire \DB_1|Add0~33_sumout ;
wire \DB_1|Add0~34 ;
wire \DB_1|Add0~37_sumout ;
wire \DB_1|Add0~38 ;
wire \DB_1|Add0~21_sumout ;
wire \DB_1|Add0~22 ;
wire \DB_1|Add0~17_sumout ;
wire \DB_1|Add0~18 ;
wire \DB_1|Add0~41_sumout ;
wire \DB_1|Add0~42 ;
wire \DB_1|Add0~5_sumout ;
wire \DB_1|Add0~6 ;
wire \DB_1|Add0~53_sumout ;
wire \DB_1|Add0~54 ;
wire \DB_1|Add0~85_sumout ;
wire \DB_1|timer_cnt[21]~DUPLICATE_q ;
wire \DB_1|Equal0~3_combout ;
wire \DB_1|Equal0~0_combout ;
wire \DB_1|Equal0~1_combout ;
wire \DB_1|Equal0~2_combout ;
wire \DB_1|Equal0~4_combout ;
wire \DB_1|fsm.LATCH~0_combout ;
wire \DB_1|fsm.LATCH~q ;
wire \DB_1|a_old~0_combout ;
wire \DB_1|a_old~q ;
wire \DB_1|y_reg~0_combout ;
wire \DB_1|y_reg~q ;
wire \fsm~0_combout ;
wire \fsm~DUPLICATE_q ;
wire \Add1~41_sumout ;
wire \pulse_cnt_0~0_combout ;
wire \Add0~117_sumout ;
wire \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN2 ;
wire \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \LFSR_32_0|sr[27]~11_combout ;
wire \LFSR_32_0|sr[28]~12_combout ;
wire \LFSR_32_0|sr[29]~13_combout ;
wire \LFSR_32_0|sr[29]~DUPLICATE_q ;
wire \LFSR_32_0|sr[30]~14_combout ;
wire \LFSR_32_0|y~combout ;
wire \LFSR_32_0|sr[3]~2_combout ;
wire \LFSR_32_0|sr[6]~4_combout ;
wire \LFSR_32_0|sr[8]~5_combout ;
wire \LFSR_32_0|sr[9]~3_combout ;
wire \LFSR_32_0|sr[11]~0_combout ;
wire \LFSR_32_0|sr[12]~6_combout ;
wire \LFSR_32_0|sr[14]~DUPLICATE_q ;
wire \LFSR_32_0|sr[15]~1_combout ;
wire \LFSR_32_0|sr[19]~7_combout ;
wire \LFSR_32_0|sr[20]~8_combout ;
wire \LFSR_32_0|sr[23]~10_combout ;
wire \LFSR_32_0|sr[25]~9_combout ;
wire \PG_0|pulse_out~5_combout ;
wire \PG_0|pulse_out~1_combout ;
wire \LFSR_32_0|sr[3]~DUPLICATE_q ;
wire \PG_0|pulse_out~2_combout ;
wire \PG_0|pulse_out~3_combout ;
wire \PG_0|LessThan0~0_combout ;
wire \PG_0|pulse_out~4_combout ;
wire \PG_0|pulse_out~0_combout ;
wire \PG_0|LessThan1~0_combout ;
wire \PG_0|LessThan1~2_combout ;
wire \PG_0|LessThan1~3_combout ;
wire \PG_0|LessThan1~1_combout ;
wire \PG_0|pulse_out~6_combout ;
wire \PG_0|pulse_out~10_combout ;
wire \PG_0|pulse_out~q ;
wire \pulse_cnt_0[6]~1_combout ;
wire \Add0~118 ;
wire \Add0~113_sumout ;
wire \Add0~114 ;
wire \Add0~109_sumout ;
wire \Add0~110 ;
wire \Add0~105_sumout ;
wire \Add0~106 ;
wire \Add0~101_sumout ;
wire \Add0~102 ;
wire \Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~81_sumout ;
wire \Add0~82 ;
wire \Add0~93_sumout ;
wire \Add0~94 ;
wire \Add0~89_sumout ;
wire \Add0~90 ;
wire \Add0~121_sumout ;
wire \Add0~122 ;
wire \Add0~97_sumout ;
wire \Add0~98 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~125_sumout ;
wire \Add0~126 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~1_sumout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \Equal0~2_combout ;
wire \Equal0~1_combout ;
wire \Equal0~3_combout ;
wire \Equal0~5_combout ;
wire \Equal0~6_combout ;
wire \LFSR_32_1|sr[5]~DUPLICATE_q ;
wire \LFSR_32_1|sr[20]~5_combout ;
wire \LFSR_32_1|sr[24]~8_combout ;
wire \LFSR_32_1|sr[25]~6_combout ;
wire \LFSR_32_1|sr[26]~7_combout ;
wire \LFSR_32_1|sr[28]~9_combout ;
wire \LFSR_32_1|sr[28]~DUPLICATE_q ;
wire \LFSR_32_1|sr[29]~10_combout ;
wire \LFSR_32_1|sr[30]~11_combout ;
wire \LFSR_32_1|sr[30]~DUPLICATE_q ;
wire \LFSR_32_1|y~combout ;
wire \LFSR_32_1|sr[0]~DUPLICATE_q ;
wire \LFSR_32_1|sr[1]~2_combout ;
wire \LFSR_32_1|sr[6]~DUPLICATE_q ;
wire \LFSR_32_1|sr[9]~DUPLICATE_q ;
wire \LFSR_32_1|sr[11]~0_combout ;
wire \LFSR_32_1|sr[11]~DUPLICATE_q ;
wire \LFSR_32_1|sr[14]~4_combout ;
wire \LFSR_32_1|sr[16]~1_combout ;
wire \LFSR_32_1|sr[16]~DUPLICATE_q ;
wire \LFSR_32_1|sr[4]~DUPLICATE_q ;
wire \PG_1|LessThan1~2_combout ;
wire \PG_1|LessThan1~3_combout ;
wire \PG_1|LessThan1~0_combout ;
wire \PG_1|LessThan1~1_combout ;
wire \PG_1|pulse_out~5_combout ;
wire \PG_1|pulse_out~1_combout ;
wire \PG_1|pulse_out~2_combout ;
wire \PG_1|pulse_out~3_combout ;
wire \PG_1|pulse_out~4_combout ;
wire \PG_1|LessThan0~0_combout ;
wire \PG_1|pulse_out~0_combout ;
wire \PG_1|pulse_out~6_combout ;
wire \PG_1|pulse_out~10_combout ;
wire \PG_1|pulse_out~q ;
wire \pulse_cnt_1[9]~0_combout ;
wire \Add1~42 ;
wire \Add1~37_sumout ;
wire \Add1~38 ;
wire \Add1~33_sumout ;
wire \Add1~34 ;
wire \Add1~29_sumout ;
wire \Add1~30 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~1_sumout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~45_sumout ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \Add1~50 ;
wire \Add1~121_sumout ;
wire \Add1~122 ;
wire \Add1~117_sumout ;
wire \Add1~118 ;
wire \Add1~113_sumout ;
wire \Add1~114 ;
wire \Add1~109_sumout ;
wire \Add1~110 ;
wire \Add1~105_sumout ;
wire \Add1~106 ;
wire \Add1~101_sumout ;
wire \Add1~102 ;
wire \Add1~97_sumout ;
wire \Add1~98 ;
wire \Add1~93_sumout ;
wire \Add1~94 ;
wire \Add1~125_sumout ;
wire \Add1~126 ;
wire \Add1~89_sumout ;
wire \Add1~90 ;
wire \Add1~85_sumout ;
wire \Add1~86 ;
wire \Add1~81_sumout ;
wire \Add1~82 ;
wire \Add1~77_sumout ;
wire \Add1~78 ;
wire \Add1~73_sumout ;
wire \Add1~74 ;
wire \Add1~69_sumout ;
wire \Add1~70 ;
wire \Add1~65_sumout ;
wire \Add1~66 ;
wire \Add1~61_sumout ;
wire \Add1~62 ;
wire \Add1~57_sumout ;
wire \Add1~58 ;
wire \Add1~53_sumout ;
wire \Equal1~2_combout ;
wire \Equal1~4_combout ;
wire \Equal1~3_combout ;
wire \Equal1~5_combout ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \Equal1~6_combout ;
wire \GPIO_1~72_combout ;
wire \always0~0_combout ;
wire \Add3~41_sumout ;
wire \LFSR_32_3|sr[1]~DUPLICATE_q ;
wire \LFSR_32_3|sr[22]~DUPLICATE_q ;
wire \LFSR_32_3|sr[24]~14_combout ;
wire \LFSR_32_3|sr[25]~10_combout ;
wire \LFSR_32_3|sr[25]~DUPLICATE_q ;
wire \LFSR_32_3|sr[26]~11_combout ;
wire \LFSR_32_3|y~combout ;
wire \LFSR_32_3|sr[2]~1_combout ;
wire \LFSR_32_3|sr[6]~2_combout ;
wire \LFSR_32_3|sr[8]~3_combout ;
wire \LFSR_32_3|sr[10]~4_combout ;
wire \LFSR_32_3|sr[12]~5_combout ;
wire \LFSR_32_3|sr[13]~6_combout ;
wire \LFSR_32_3|sr[14]~7_combout ;
wire \LFSR_32_3|sr[14]~DUPLICATE_q ;
wire \LFSR_32_3|sr[15]~0_combout ;
wire \LFSR_32_3|sr[19]~8_combout ;
wire \LFSR_32_3|sr[20]~9_combout ;
wire \LFSR_32_3|sr[21]~12_combout ;
wire \LFSR_32_3|sr[22]~13_combout ;
wire \PG_3|pulse_out~1_combout ;
wire \PG_3|pulse_out~2_combout ;
wire \PG_3|pulse_out~3_combout ;
wire \PG_3|LessThan1~0_combout ;
wire \PG_3|LessThan1~3_combout ;
wire \PG_3|LessThan1~1_combout ;
wire \LFSR_32_3|sr[9]~DUPLICATE_q ;
wire \PG_3|LessThan1~2_combout ;
wire \PG_3|LessThan1~4_combout ;
wire \PG_3|LessThan0~3_combout ;
wire \PG_3|LessThan0~1_combout ;
wire \PG_3|LessThan0~2_combout ;
wire \PG_3|LessThan0~0_combout ;
wire \PG_3|pulse_out~0_combout ;
wire \PG_3|pulse_out~4_combout ;
wire \PG_3|pulse_out~8_combout ;
wire \PG_3|pulse_out~q ;
wire \pulse_cnt_3[9]~0_combout ;
wire \Add3~42 ;
wire \Add3~37_sumout ;
wire \Add3~38 ;
wire \Add3~33_sumout ;
wire \Add3~34 ;
wire \Add3~29_sumout ;
wire \Add3~30 ;
wire \Add3~25_sumout ;
wire \Add3~26 ;
wire \Add3~21_sumout ;
wire \Add3~22 ;
wire \Add3~17_sumout ;
wire \Add3~18 ;
wire \Add3~13_sumout ;
wire \Add3~14 ;
wire \Add3~9_sumout ;
wire \Add3~10 ;
wire \Add3~1_sumout ;
wire \Add3~2 ;
wire \Add3~5_sumout ;
wire \Add3~6 ;
wire \Add3~53_sumout ;
wire \Add3~54 ;
wire \Add3~49_sumout ;
wire \Add3~50 ;
wire \Add3~121_sumout ;
wire \Add3~122 ;
wire \Add3~117_sumout ;
wire \Add3~118 ;
wire \Add3~113_sumout ;
wire \Add3~114 ;
wire \Add3~109_sumout ;
wire \Add3~110 ;
wire \Add3~105_sumout ;
wire \Add3~106 ;
wire \Add3~101_sumout ;
wire \Add3~102 ;
wire \Add3~45_sumout ;
wire \Add3~46 ;
wire \Add3~93_sumout ;
wire \Add3~94 ;
wire \Add3~125_sumout ;
wire \Add3~126 ;
wire \Add3~57_sumout ;
wire \Add3~58 ;
wire \Add3~61_sumout ;
wire \Add3~62 ;
wire \Add3~65_sumout ;
wire \Add3~66 ;
wire \Add3~69_sumout ;
wire \Add3~70 ;
wire \Add3~73_sumout ;
wire \Add3~74 ;
wire \Add3~77_sumout ;
wire \Add3~78 ;
wire \Add3~81_sumout ;
wire \Add3~82 ;
wire \Add3~85_sumout ;
wire \Add3~86 ;
wire \Add3~89_sumout ;
wire \Add3~90 ;
wire \Add3~97_sumout ;
wire \Equal3~4_combout ;
wire \Equal3~3_combout ;
wire \Equal3~5_combout ;
wire \Equal3~1_combout ;
wire \Equal3~2_combout ;
wire \Equal3~0_combout ;
wire \Equal3~6_combout ;
wire \GPIO_1~73_combout ;
wire \LFSR_32_2|sr[20]~10_combout ;
wire \LFSR_32_2|sr[22]~13_combout ;
wire \LFSR_32_2|sr[24]~DUPLICATE_q ;
wire \LFSR_32_2|sr[25]~11_combout ;
wire \LFSR_32_2|sr[26]~12_combout ;
wire \LFSR_32_2|sr[28]~14_combout ;
wire \LFSR_32_2|y~combout ;
wire \LFSR_32_2|sr[1]~2_combout ;
wire \LFSR_32_2|sr[2]~3_combout ;
wire \LFSR_32_2|sr[3]~1_combout ;
wire \LFSR_32_2|sr[7]~5_combout ;
wire \LFSR_32_2|sr[8]~6_combout ;
wire \LFSR_32_2|sr[10]~7_combout ;
wire \LFSR_32_2|sr[10]~DUPLICATE_q ;
wire \LFSR_32_2|sr[12]~8_combout ;
wire \LFSR_32_2|sr[14]~DUPLICATE_q ;
wire \LFSR_32_2|sr[15]~0_combout ;
wire \LFSR_32_2|sr[18]~9_combout ;
wire \LFSR_32_2|sr[26]~DUPLICATE_q ;
wire \PG_2|pulse_out~5_combout ;
wire \PG_2|pulse_out~1_combout ;
wire \PG_2|pulse_out~2_combout ;
wire \PG_2|pulse_out~3_combout ;
wire \PG_2|LessThan0~0_combout ;
wire \PG_2|pulse_out~4_combout ;
wire \PG_2|pulse_out~0_combout ;
wire \LFSR_32_2|sr[7]~DUPLICATE_q ;
wire \PG_2|LessThan1~3_combout ;
wire \PG_2|LessThan1~0_combout ;
wire \PG_2|LessThan1~2_combout ;
wire \PG_2|LessThan1~1_combout ;
wire \PG_2|pulse_out~6_combout ;
wire \PG_2|pulse_out~10_combout ;
wire \PG_2|pulse_out~q ;
wire \Add2~41_sumout ;
wire \pulse_cnt_2[9]~0_combout ;
wire \Add2~42 ;
wire \Add2~37_sumout ;
wire \Add2~38 ;
wire \Add2~33_sumout ;
wire \Add2~34 ;
wire \Add2~29_sumout ;
wire \Add2~30 ;
wire \Add2~25_sumout ;
wire \Add2~26 ;
wire \Add2~21_sumout ;
wire \Add2~22 ;
wire \Add2~17_sumout ;
wire \Add2~18 ;
wire \Add2~13_sumout ;
wire \Add2~14 ;
wire \Add2~9_sumout ;
wire \Add2~10 ;
wire \Add2~1_sumout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \Add2~6 ;
wire \Add2~121_sumout ;
wire \Add2~122 ;
wire \Add2~49_sumout ;
wire \Add2~50 ;
wire \Add2~117_sumout ;
wire \Add2~118 ;
wire \Add2~113_sumout ;
wire \Add2~114 ;
wire \Add2~109_sumout ;
wire \Add2~110 ;
wire \Add2~105_sumout ;
wire \Add2~106 ;
wire \Add2~101_sumout ;
wire \Add2~102 ;
wire \Add2~97_sumout ;
wire \Equal2~4_combout ;
wire \Add2~98 ;
wire \Add2~93_sumout ;
wire \Add2~94 ;
wire \Add2~89_sumout ;
wire \Add2~90 ;
wire \Add2~125_sumout ;
wire \Add2~126 ;
wire \Add2~85_sumout ;
wire \Add2~86 ;
wire \Add2~81_sumout ;
wire \Add2~82 ;
wire \Add2~77_sumout ;
wire \Add2~78 ;
wire \Add2~73_sumout ;
wire \Equal2~3_combout ;
wire \Equal2~5_combout ;
wire \Add2~74 ;
wire \Add2~69_sumout ;
wire \Add2~70 ;
wire \Add2~45_sumout ;
wire \Equal2~1_combout ;
wire \Add2~46 ;
wire \Add2~65_sumout ;
wire \Add2~66 ;
wire \Add2~61_sumout ;
wire \Add2~62 ;
wire \Add2~57_sumout ;
wire \Add2~58 ;
wire \Add2~53_sumout ;
wire \Equal2~2_combout ;
wire \Equal2~0_combout ;
wire \Equal2~6_combout ;
wire \GPIO_1~74_combout ;
wire \LFSR_32_5|sr[23]~14_combout ;
wire \LFSR_32_5|sr[24]~15_combout ;
wire \LFSR_32_5|sr[25]~10_combout ;
wire \LFSR_32_5|sr[26]~11_combout ;
wire \LFSR_32_5|sr[27]~16_combout ;
wire \LFSR_32_5|sr[27]~DUPLICATE_q ;
wire \LFSR_32_5|sr[28]~17_combout ;
wire \LFSR_32_5|sr[28]~DUPLICATE_q ;
wire \LFSR_32_5|sr[29]~18_combout ;
wire \LFSR_32_5|sr[29]~DUPLICATE_q ;
wire \LFSR_32_5|sr[30]~feeder_combout ;
wire \LFSR_32_5|sr[31]~12_combout ;
wire \LFSR_32_5|y~combout ;
wire \LFSR_32_5|sr[2]~2_combout ;
wire \LFSR_32_5|sr[3]~DUPLICATE_q ;
wire \LFSR_32_5|sr[5]~1_combout ;
wire \LFSR_32_5|sr[5]~DUPLICATE_q ;
wire \LFSR_32_5|sr[6]~5_combout ;
wire \LFSR_32_5|sr[7]~4_combout ;
wire \LFSR_32_5|sr[8]~6_combout ;
wire \LFSR_32_5|sr[12]~feeder_combout ;
wire \LFSR_32_5|sr[14]~7_combout ;
wire \LFSR_32_5|sr[16]~feeder_combout ;
wire \LFSR_32_5|sr[17]~0_combout ;
wire \LFSR_32_5|sr[18]~8_combout ;
wire \LFSR_32_5|sr[20]~9_combout ;
wire \LFSR_32_5|sr[22]~13_combout ;
wire \LFSR_32_5|sr[30]~DUPLICATE_q ;
wire \PG_5|pulse_out~5_combout ;
wire \PG_5|pulse_out~1_combout ;
wire \LFSR_32_5|sr[4]~DUPLICATE_q ;
wire \PG_5|LessThan1~2_combout ;
wire \LFSR_32_5|sr[8]~DUPLICATE_q ;
wire \PG_5|LessThan1~3_combout ;
wire \LFSR_32_5|sr[17]~DUPLICATE_q ;
wire \PG_5|LessThan1~0_combout ;
wire \PG_5|LessThan1~1_combout ;
wire \LFSR_32_5|sr[16]~DUPLICATE_q ;
wire \PG_5|pulse_out~4_combout ;
wire \PG_5|pulse_out~3_combout ;
wire \PG_5|pulse_out~2_combout ;
wire \PG_5|LessThan0~0_combout ;
wire \PG_5|pulse_out~0_combout ;
wire \PG_5|pulse_out~6_combout ;
wire \PG_5|pulse_out~10_combout ;
wire \PG_5|pulse_out~q ;
wire \Add5~41_sumout ;
wire \pulse_cnt_5[6]~0_combout ;
wire \Add5~42 ;
wire \Add5~37_sumout ;
wire \Add5~38 ;
wire \Add5~33_sumout ;
wire \Add5~34 ;
wire \Add5~29_sumout ;
wire \Add5~30 ;
wire \Add5~25_sumout ;
wire \Add5~26 ;
wire \Add5~5_sumout ;
wire \Add5~6 ;
wire \Add5~1_sumout ;
wire \Add5~2 ;
wire \Add5~13_sumout ;
wire \Add5~14 ;
wire \Add5~17_sumout ;
wire \Add5~18 ;
wire \Add5~9_sumout ;
wire \Add5~10 ;
wire \Add5~21_sumout ;
wire \Add5~22 ;
wire \Add5~125_sumout ;
wire \Add5~126 ;
wire \Add5~49_sumout ;
wire \Add5~50 ;
wire \Add5~117_sumout ;
wire \Add5~118 ;
wire \Add5~113_sumout ;
wire \Add5~114 ;
wire \Add5~109_sumout ;
wire \Add5~110 ;
wire \Add5~105_sumout ;
wire \Add5~106 ;
wire \Add5~101_sumout ;
wire \Add5~102 ;
wire \Add5~97_sumout ;
wire \Add5~98 ;
wire \Add5~93_sumout ;
wire \Add5~94 ;
wire \Add5~89_sumout ;
wire \Add5~90 ;
wire \Add5~121_sumout ;
wire \Add5~122 ;
wire \Add5~85_sumout ;
wire \Add5~86 ;
wire \Add5~81_sumout ;
wire \Add5~82 ;
wire \Add5~77_sumout ;
wire \Add5~78 ;
wire \Add5~73_sumout ;
wire \Add5~74 ;
wire \Add5~45_sumout ;
wire \Equal5~1_combout ;
wire \Equal5~4_combout ;
wire \Add5~46 ;
wire \Add5~69_sumout ;
wire \Add5~70 ;
wire \Add5~65_sumout ;
wire \Add5~66 ;
wire \Add5~61_sumout ;
wire \Add5~62 ;
wire \Add5~57_sumout ;
wire \Add5~58 ;
wire \Add5~53_sumout ;
wire \Equal5~2_combout ;
wire \Equal5~5_combout ;
wire \Equal5~0_combout ;
wire \Equal5~3_combout ;
wire \Equal5~6_combout ;
wire \GPIO_1~75_combout ;
wire \Add4~37_sumout ;
wire \LFSR_32_4|sr[24]~13_combout ;
wire \LFSR_32_4|sr[25]~11_combout ;
wire \LFSR_32_4|sr[27]~14_combout ;
wire \LFSR_32_4|sr[28]~15_combout ;
wire \LFSR_32_4|sr[29]~16_combout ;
wire \LFSR_32_4|sr[31]~12_combout ;
wire \LFSR_32_4|y~combout ;
wire \LFSR_32_4|sr[1]~5_combout ;
wire \LFSR_32_4|sr[1]~DUPLICATE_q ;
wire \LFSR_32_4|sr[2]~6_combout ;
wire \LFSR_32_4|sr[2]~DUPLICATE_q ;
wire \LFSR_32_4|sr[3]~4_combout ;
wire \LFSR_32_4|sr[3]~DUPLICATE_q ;
wire \LFSR_32_4|sr[5]~3_combout ;
wire \LFSR_32_4|sr[9]~7_combout ;
wire \LFSR_32_4|sr[11]~0_combout ;
wire \LFSR_32_4|sr[13]~8_combout ;
wire \LFSR_32_4|sr[14]~9_combout ;
wire \LFSR_32_4|sr[15]~1_combout ;
wire \LFSR_32_4|sr[16]~2_combout ;
wire \LFSR_32_4|sr[16]~DUPLICATE_q ;
wire \LFSR_32_4|sr[19]~10_combout ;
wire \LFSR_32_4|sr[19]~DUPLICATE_q ;
wire \PG_4|pulse_out~5_combout ;
wire \PG_4|pulse_out~1_combout ;
wire \PG_4|pulse_out~2_combout ;
wire \PG_4|pulse_out~4_combout ;
wire \PG_4|pulse_out~3_combout ;
wire \LFSR_32_4|sr[12]~DUPLICATE_q ;
wire \PG_4|LessThan0~0_combout ;
wire \PG_4|pulse_out~0_combout ;
wire \PG_4|LessThan1~2_combout ;
wire \PG_4|LessThan1~0_combout ;
wire \PG_4|LessThan1~3_combout ;
wire \PG_4|LessThan1~1_combout ;
wire \PG_4|pulse_out~6_combout ;
wire \PG_4|pulse_out~10_combout ;
wire \PG_4|pulse_out~DUPLICATE_q ;
wire \pulse_cnt_4[8]~0_combout ;
wire \Add4~38 ;
wire \Add4~33_sumout ;
wire \Add4~34 ;
wire \Add4~29_sumout ;
wire \Add4~30 ;
wire \Add4~25_sumout ;
wire \Add4~26 ;
wire \Add4~21_sumout ;
wire \Add4~22 ;
wire \Add4~17_sumout ;
wire \Add4~18 ;
wire \Add4~13_sumout ;
wire \Add4~14 ;
wire \Add4~9_sumout ;
wire \Add4~10 ;
wire \Add4~1_sumout ;
wire \Add4~2 ;
wire \Add4~5_sumout ;
wire \Add4~6 ;
wire \Add4~41_sumout ;
wire \Add4~42 ;
wire \Add4~49_sumout ;
wire \Add4~50 ;
wire \Add4~125_sumout ;
wire \Add4~126 ;
wire \Add4~121_sumout ;
wire \Add4~122 ;
wire \Add4~117_sumout ;
wire \Add4~118 ;
wire \Add4~113_sumout ;
wire \Add4~114 ;
wire \Add4~109_sumout ;
wire \Add4~110 ;
wire \Add4~105_sumout ;
wire \Add4~106 ;
wire \Add4~101_sumout ;
wire \Add4~102 ;
wire \Add4~97_sumout ;
wire \Equal4~4_combout ;
wire \Add4~98 ;
wire \Add4~93_sumout ;
wire \Add4~94 ;
wire \Add4~89_sumout ;
wire \Add4~90 ;
wire \Add4~45_sumout ;
wire \Add4~46 ;
wire \Add4~85_sumout ;
wire \Add4~86 ;
wire \Add4~81_sumout ;
wire \Add4~82 ;
wire \Add4~77_sumout ;
wire \Add4~78 ;
wire \Add4~73_sumout ;
wire \Equal4~3_combout ;
wire \Equal4~1_combout ;
wire \Add4~74 ;
wire \Add4~69_sumout ;
wire \Add4~70 ;
wire \Add4~65_sumout ;
wire \Add4~66 ;
wire \Add4~61_sumout ;
wire \Add4~62 ;
wire \Add4~57_sumout ;
wire \Add4~58 ;
wire \Add4~53_sumout ;
wire \Equal4~2_combout ;
wire \Equal4~5_combout ;
wire \Equal4~0_combout ;
wire \Equal4~6_combout ;
wire \PG_4|pulse_out~q ;
wire \GPIO_1~76_combout ;
wire \Add7~41_sumout ;
wire \LFSR_32_7|sr[22]~13_combout ;
wire \LFSR_32_7|sr[24]~14_combout ;
wire \LFSR_32_7|sr[28]~DUPLICATE_q ;
wire \LFSR_32_7|sr[29]~15_combout ;
wire \LFSR_32_7|sr[30]~16_combout ;
wire \LFSR_32_7|sr[30]~DUPLICATE_q ;
wire \LFSR_32_7|sr[31]~12_combout ;
wire \LFSR_32_7|y~combout ;
wire \LFSR_32_7|sr[1]~4_combout ;
wire \LFSR_32_7|sr[1]~DUPLICATE_q ;
wire \LFSR_32_7|sr[2]~5_combout ;
wire \LFSR_32_7|sr[3]~2_combout ;
wire \LFSR_32_7|sr[4]~3_combout ;
wire \LFSR_32_7|sr[4]~DUPLICATE_q ;
wire \LFSR_32_7|sr[5]~1_combout ;
wire \LFSR_32_7|sr[6]~8_combout ;
wire \LFSR_32_7|sr[9]~7_combout ;
wire \LFSR_32_7|sr[10]~9_combout ;
wire \LFSR_32_7|sr[11]~0_combout ;
wire \LFSR_32_7|sr[14]~10_combout ;
wire \LFSR_32_7|sr[17]~DUPLICATE_q ;
wire \LFSR_32_7|sr[18]~11_combout ;
wire \LFSR_32_7|sr[25]~DUPLICATE_q ;
wire \LFSR_32_7|sr[29]~DUPLICATE_q ;
wire \PG_7|pulse_out~5_combout ;
wire \PG_7|pulse_out~1_combout ;
wire \PG_7|LessThan1~0_combout ;
wire \LFSR_32_7|sr[10]~DUPLICATE_q ;
wire \PG_7|LessThan1~3_combout ;
wire \PG_7|LessThan1~2_combout ;
wire \PG_7|LessThan1~1_combout ;
wire \PG_7|LessThan0~0_combout ;
wire \PG_7|pulse_out~4_combout ;
wire \PG_7|pulse_out~3_combout ;
wire \PG_7|pulse_out~2_combout ;
wire \PG_7|pulse_out~0_combout ;
wire \PG_7|pulse_out~6_combout ;
wire \PG_7|pulse_out~10_combout ;
wire \PG_7|pulse_out~DUPLICATE_q ;
wire \pulse_cnt_7[9]~0_combout ;
wire \Add7~42 ;
wire \Add7~37_sumout ;
wire \Add7~38 ;
wire \Add7~33_sumout ;
wire \Add7~34 ;
wire \Add7~29_sumout ;
wire \Add7~30 ;
wire \Add7~25_sumout ;
wire \Add7~26 ;
wire \Add7~21_sumout ;
wire \Add7~22 ;
wire \Add7~17_sumout ;
wire \Add7~18 ;
wire \Add7~13_sumout ;
wire \Add7~14 ;
wire \Add7~9_sumout ;
wire \Add7~10 ;
wire \Add7~1_sumout ;
wire \Add7~2 ;
wire \Add7~5_sumout ;
wire \Add7~6 ;
wire \Add7~69_sumout ;
wire \Add7~70 ;
wire \Add7~45_sumout ;
wire \Add7~46 ;
wire \Add7~109_sumout ;
wire \Add7~110 ;
wire \Add7~117_sumout ;
wire \Add7~118 ;
wire \Add7~121_sumout ;
wire \Add7~122 ;
wire \Add7~125_sumout ;
wire \Equal7~5_combout ;
wire \Add7~126 ;
wire \Add7~113_sumout ;
wire \Add7~114 ;
wire \Add7~105_sumout ;
wire \Add7~106 ;
wire \Add7~101_sumout ;
wire \Add7~102 ;
wire \Add7~97_sumout ;
wire \Add7~98 ;
wire \Add7~89_sumout ;
wire \Add7~90 ;
wire \Add7~93_sumout ;
wire \Add7~94 ;
wire \Add7~85_sumout ;
wire \Add7~86 ;
wire \Add7~81_sumout ;
wire \Add7~82 ;
wire \Add7~77_sumout ;
wire \Add7~78 ;
wire \Add7~73_sumout ;
wire \Add7~74 ;
wire \Add7~65_sumout ;
wire \Add7~66 ;
wire \Add7~61_sumout ;
wire \Add7~62 ;
wire \Add7~57_sumout ;
wire \Add7~58 ;
wire \Add7~53_sumout ;
wire \Add7~54 ;
wire \Add7~49_sumout ;
wire \Equal7~2_combout ;
wire \Equal7~3_combout ;
wire \Equal7~1_combout ;
wire \Equal7~4_combout ;
wire \Equal7~0_combout ;
wire \Equal7~6_combout ;
wire \PG_7|pulse_out~q ;
wire \GPIO_1~77_combout ;
wire \Add6~41_sumout ;
wire \LFSR_32_6|sr[22]~9_combout ;
wire \LFSR_32_6|sr[23]~10_combout ;
wire \LFSR_32_6|sr[24]~11_combout ;
wire \LFSR_32_6|sr[26]~8_combout ;
wire \LFSR_32_6|sr[27]~12_combout ;
wire \LFSR_32_6|sr[30]~13_combout ;
wire \LFSR_32_6|sr[31]~feeder_combout ;
wire \LFSR_32_6|y~combout ;
wire \LFSR_32_6|sr[3]~3_combout ;
wire \LFSR_32_6|sr[3]~DUPLICATE_q ;
wire \LFSR_32_6|sr[4]~4_combout ;
wire \LFSR_32_6|sr[4]~DUPLICATE_q ;
wire \LFSR_32_6|sr[11]~1_combout ;
wire \LFSR_32_6|sr[11]~DUPLICATE_q ;
wire \LFSR_32_6|sr[12]~6_combout ;
wire \LFSR_32_6|sr[14]~7_combout ;
wire \LFSR_32_6|sr[16]~2_combout ;
wire \LFSR_32_6|sr[17]~0_combout ;
wire \PG_6|LessThan1~3_combout ;
wire \PG_6|LessThan1~2_combout ;
wire \PG_6|LessThan1~0_combout ;
wire \PG_6|LessThan1~1_combout ;
wire \PG_6|pulse_out~3_combout ;
wire \PG_6|pulse_out~2_combout ;
wire \PG_6|LessThan0~0_combout ;
wire \PG_6|pulse_out~4_combout ;
wire \PG_6|pulse_out~0_combout ;
wire \LFSR_32_6|sr[25]~DUPLICATE_q ;
wire \PG_6|pulse_out~5_combout ;
wire \PG_6|pulse_out~1_combout ;
wire \PG_6|pulse_out~6_combout ;
wire \PG_6|pulse_out~10_combout ;
wire \PG_6|pulse_out~q ;
wire \pulse_cnt_6[9]~0_combout ;
wire \Add6~42 ;
wire \Add6~37_sumout ;
wire \Add6~38 ;
wire \Add6~33_sumout ;
wire \Add6~34 ;
wire \Add6~29_sumout ;
wire \Add6~30 ;
wire \Add6~25_sumout ;
wire \Add6~26 ;
wire \Add6~21_sumout ;
wire \Add6~22 ;
wire \Add6~17_sumout ;
wire \Add6~18 ;
wire \Add6~13_sumout ;
wire \Add6~14 ;
wire \Add6~9_sumout ;
wire \Add6~10 ;
wire \Add6~1_sumout ;
wire \Add6~2 ;
wire \Add6~5_sumout ;
wire \Add6~6 ;
wire \Add6~53_sumout ;
wire \Add6~54 ;
wire \Add6~49_sumout ;
wire \Add6~50 ;
wire \Add6~121_sumout ;
wire \Add6~122 ;
wire \Add6~117_sumout ;
wire \Add6~118 ;
wire \Add6~113_sumout ;
wire \Add6~114 ;
wire \Add6~109_sumout ;
wire \Add6~110 ;
wire \Add6~105_sumout ;
wire \Add6~106 ;
wire \Add6~101_sumout ;
wire \Add6~102 ;
wire \Add6~97_sumout ;
wire \Add6~98 ;
wire \Add6~45_sumout ;
wire \Add6~46 ;
wire \Add6~93_sumout ;
wire \Add6~94 ;
wire \Add6~125_sumout ;
wire \Equal6~5_combout ;
wire \Equal6~4_combout ;
wire \Add6~126 ;
wire \Add6~57_sumout ;
wire \Add6~58 ;
wire \Add6~61_sumout ;
wire \Add6~62 ;
wire \Add6~65_sumout ;
wire \Add6~66 ;
wire \Add6~69_sumout ;
wire \Equal6~2_combout ;
wire \Equal6~0_combout ;
wire \Equal6~1_combout ;
wire \Add6~70 ;
wire \Add6~73_sumout ;
wire \Add6~74 ;
wire \Add6~77_sumout ;
wire \Add6~78 ;
wire \Add6~81_sumout ;
wire \Add6~82 ;
wire \Add6~85_sumout ;
wire \Add6~86 ;
wire \Add6~89_sumout ;
wire \Equal6~3_combout ;
wire \Equal6~6_combout ;
wire \GPIO_1~78_combout ;
wire \RS232_SER_0|launch_cnt[1]~DUPLICATE_q ;
wire \RS232_SER_0|Selector4~0_combout ;
wire \RS232_SER_0|Selector3~0_combout ;
wire \RS232_SER_0|Selector7~0_combout ;
wire \RS232_SER_0|Selector6~0_combout ;
wire \RS232_SER_0|Selector5~0_combout ;
wire \RS232_SER_0|Equal0~0_combout ;
wire \RS232_SER_0|Selector9~3_combout ;
wire \RS232_SER_0|tx_fifo_rd_en~q ;
wire \FCR_0|NEDGE1|ff~q ;
wire \FCR_0|rsp_byte_req~0_combout ;
wire \GPIO_1[28]~input_o ;
wire \RS232_DES_0|NEDGE0|ff~q ;
wire \RS232_DES_0|Selector8~2_combout ;
wire \RS232_DES_0|Selector3~0_combout ;
wire \RS232_DES_0|Selector2~0_combout ;
wire \RS232_DES_0|Selector9~1_combout ;
wire \RS232_DES_0|latch_cnt[2]~DUPLICATE_q ;
wire \RS232_DES_0|Selector9~0_combout ;
wire \RS232_DES_0|fsm.S_STOP~DUPLICATE_q ;
wire \RS232_DES_0|fsm.S_SHIFT~q ;
wire \RS232_DES_0|Selector7~1_combout ;
wire \RS232_DES_0|Selector6~0_combout ;
wire \RS232_DES_0|Add1~0_combout ;
wire \RS232_DES_0|Selector5~0_combout ;
wire \RS232_DES_0|Selector8~1_combout ;
wire \RS232_DES_0|Selector9~2_combout ;
wire \RS232_DES_0|fsm.S_START~q ;
wire \RS232_DES_0|latch_cnt[3]~0_combout ;
wire \RS232_DES_0|Selector1~0_combout ;
wire \RS232_DES_0|Add0~0_combout ;
wire \RS232_DES_0|Selector0~0_combout ;
wire \RS232_DES_0|Selector8~0_combout ;
wire \RS232_DES_0|fsm.S_STOP~0_combout ;
wire \RS232_DES_0|fsm.S_STOP~q ;
wire \RS232_DES_0|Selector8~3_combout ;
wire \RS232_DES_0|fsm.00~q ;
wire \RS232_DES_0|Selector4~0_combout ;
wire \RS232_DES_0|Equal2~0_combout ;
wire \RS232_DES_0|Selector10~0_combout ;
wire \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ;
wire \RS232_DES_0|Selector7~0_combout ;
wire \FCR_0|byte_in[2]~DUPLICATE_q ;
wire \RS232_DES_0|rx_fifo_data[1]~DUPLICATE_q ;
wire \FCR_0|byte_in[1]~feeder_combout ;
wire \FCR_0|byte_in[1]~DUPLICATE_q ;
wire \RS232_DES_0|rx_fifo_data[3]~DUPLICATE_q ;
wire \FCR_0|byte_in[0]~DUPLICATE_q ;
wire \FCR_0|WideOr1~0_combout ;
wire \FCR_0|byte_in[5]~feeder_combout ;
wire \FCR_0|byte_in[5]~DUPLICATE_q ;
wire \FCR_0|WideOr1~1_combout ;
wire \FCR_0|parse_state~42_combout ;
wire \FCR_0|parse_state.S_PARSE_PARAM~q ;
wire \FCR_0|parse_state.S_PARSE_ADR_5~feeder_combout ;
wire \FCR_0|parse_state.S_PARSE_ADR_5~q ;
wire \FCR_0|parse_state.S_PARSE_ADR_4~q ;
wire \FCR_0|parse_state.S_PARSE_ADR_3~q ;
wire \FCR_0|parse_state.S_PARSE_ADR_2~q ;
wire \FCR_0|parse_state.S_PARSE_ADR_1~feeder_combout ;
wire \FCR_0|parse_state.S_PARSE_ADR_1~q ;
wire \FCR_0|parse_state.S_PARSE_ADR_0~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_8~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_7~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_6~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_5~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_4~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_3~feeder_combout ;
wire \FCR_0|parse_state.S_PARSE_DATA_3~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_2~feeder_combout ;
wire \FCR_0|parse_state.S_PARSE_DATA_2~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_1~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_0~q ;
wire \FCR_0|Selector30~0_combout ;
wire \FCR_0|parse_state.00000~q ;
wire \FCR_0|parse_done~0_combout ;
wire \FCR_0|parse_done~q ;
wire \FCR_0|Selector49~0_combout ;
wire \FCR_0|PEDGE0|ff~q ;
wire \RS232_DES_0|always0~1_combout ;
wire \RS232_DES_0|rx_fifo_wr_en~q ;
wire \PEDGE_REQ_0|PEDGE_0|ff~q ;
wire \PEDGE_REQ_0|NEDGE_0|ff~q ;
wire \PEDGE_REQ_0|fsm~0_combout ;
wire \PEDGE_REQ_0|fsm~q ;
wire \PEDGE_REQ_0|req~0_combout ;
wire \PEDGE_REQ_0|req~q ;
wire \FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q ;
wire \FCR_0|Selector28~0_combout ;
wire \FCR_0|exe_state.000000~q ;
wire \FCR_0|Selector29~0_combout ;
wire \FCR_0|act[7]~0_combout ;
wire \FCR_0|act[6]~feeder_combout ;
wire \FCR_0|exe_state~17_combout ;
wire \FCR_0|param[7]~0_combout ;
wire \FCR_0|Equal0~1_combout ;
wire \FCR_0|act[0]~DUPLICATE_q ;
wire \FCR_0|param[6]~feeder_combout ;
wire \FCR_0|param[7]~feeder_combout ;
wire \FCR_0|Equal0~0_combout ;
wire \FCR_0|exe_state~19_combout ;
wire \FCR_0|exe_state.S_EXE_GET_VNUM~q ;
wire \FCR_0|Selector27~0_combout ;
wire \FCR_0|exe_state~18_combout ;
wire \FCR_0|exe_state.S_EXE_NOP~q ;
wire \FCR_0|Selector29~1_combout ;
wire \FCR_0|exe_state.S_EXE_DONE~q ;
wire \FCR_0|Selector47~0_combout ;
wire \FCR_0|cmd_state.000~0_combout ;
wire \FCR_0|cmd_state.000~q ;
wire \FCR_0|comb~1_combout ;
wire \FCR_0|Selector48~0_combout ;
wire \FCR_0|cmd_state.S_CMD_PARSE~q ;
wire \FCR_0|always2~1_combout ;
wire \FCR_0|cmd_byte_ack~q ;
wire \FCR_0|NEDGE0|ff~q ;
wire \FCR_0|NEDGE0|y~combout ;
wire \FCR_0|parse_err~0_combout ;
wire \FCR_0|parse_err~q ;
wire \FCR_0|Selector49~1_combout ;
wire \FCR_0|cmd_state.S_CMD_EXE~q ;
wire \FCR_0|Selector50~0_combout ;
wire \FCR_0|cmd_state.S_CMD_RSP~q ;
wire \FCR_0|Selector2~0_combout ;
wire \FCR_0|rsp_state.S_RSP_ACT~q ;
wire \FCR_0|rsp_state.S_RSP_PARAM~feeder_combout ;
wire \FCR_0|NEDGE1|y~combout ;
wire \FCR_0|rsp_state.S_RSP_PARAM~q ;
wire \FCR_0|rsp_state.S_RSP_ADR_5~feeder_combout ;
wire \FCR_0|rsp_state.S_RSP_ADR_5~q ;
wire \FCR_0|rsp_state.S_RSP_ADR_4~q ;
wire \FCR_0|rsp_state.S_RSP_ADR_3~q ;
wire \FCR_0|rsp_state.S_RSP_ADR_2~q ;
wire \FCR_0|rsp_state.S_RSP_ADR_1~q ;
wire \FCR_0|rsp_state.S_RSP_ADR_0~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_8~feeder_combout ;
wire \FCR_0|rsp_state.S_RSP_DATA_8~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_7~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_6~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_5~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_4~feeder_combout ;
wire \FCR_0|rsp_state.S_RSP_DATA_4~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_3~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_2~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_1~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_0~q ;
wire \FCR_0|Selector1~0_combout ;
wire \FCR_0|rsp_state.00000~q ;
wire \FCR_0|rsp_byte_req~q ;
wire \RS232_SER_0|fsm.S_STOP~q ;
wire \RS232_SER_0|fsm.S_SHIFT~q ;
wire \RS232_SER_0|Selector2~0_combout ;
wire \RS232_SER_0|Selector1~0_combout ;
wire \RS232_SER_0|Add1~0_combout ;
wire \RS232_SER_0|Selector0~0_combout ;
wire \RS232_SER_0|always1~0_combout ;
wire \RS232_SER_0|Selector9~2_combout ;
wire \RS232_SER_0|fsm.S_START~q ;
wire \RS232_SER_0|Selector10~0_combout ;
wire \RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ;
wire \RS232_SER_0|Selector11~0_combout ;
wire \RS232_SER_0|fsm.S_STOP~DUPLICATE_q ;
wire \RS232_SER_0|Selector8~2_combout ;
wire \RS232_SER_0|fsm.00~q ;
wire \RS232_SER_0|Selector12~0_combout ;
wire \RS232_SER_0|tx~q ;
wire \CONFIG_IND_0|Add0~65_sumout ;
wire \CONFIG_IND_0|Equal0~1_combout ;
wire \CONFIG_IND_0|Equal0~0_combout ;
wire \CONFIG_IND_0|Add0~2 ;
wire \CONFIG_IND_0|Add0~53_sumout ;
wire \CONFIG_IND_0|Add0~54 ;
wire \CONFIG_IND_0|Add0~61_sumout ;
wire \CONFIG_IND_0|Equal0~2_combout ;
wire \CONFIG_IND_0|Equal0~3_combout ;
wire \CONFIG_IND_0|Equal0~4_combout ;
wire \CONFIG_IND_0|Add0~66 ;
wire \CONFIG_IND_0|Add0~69_sumout ;
wire \CONFIG_IND_0|Add0~70 ;
wire \CONFIG_IND_0|Add0~73_sumout ;
wire \CONFIG_IND_0|Add0~74 ;
wire \CONFIG_IND_0|Add0~77_sumout ;
wire \CONFIG_IND_0|Add0~78 ;
wire \CONFIG_IND_0|Add0~81_sumout ;
wire \CONFIG_IND_0|Add0~82 ;
wire \CONFIG_IND_0|Add0~85_sumout ;
wire \CONFIG_IND_0|Add0~86 ;
wire \CONFIG_IND_0|Add0~89_sumout ;
wire \CONFIG_IND_0|Add0~90 ;
wire \CONFIG_IND_0|Add0~93_sumout ;
wire \CONFIG_IND_0|Add0~94 ;
wire \CONFIG_IND_0|Add0~97_sumout ;
wire \CONFIG_IND_0|Add0~98 ;
wire \CONFIG_IND_0|Add0~29_sumout ;
wire \CONFIG_IND_0|Add0~30 ;
wire \CONFIG_IND_0|Add0~57_sumout ;
wire \CONFIG_IND_0|Add0~58 ;
wire \CONFIG_IND_0|Add0~33_sumout ;
wire \CONFIG_IND_0|Add0~34 ;
wire \CONFIG_IND_0|Add0~37_sumout ;
wire \CONFIG_IND_0|Add0~38 ;
wire \CONFIG_IND_0|Add0~41_sumout ;
wire \CONFIG_IND_0|Add0~42 ;
wire \CONFIG_IND_0|Add0~45_sumout ;
wire \CONFIG_IND_0|Add0~46 ;
wire \CONFIG_IND_0|Add0~49_sumout ;
wire \CONFIG_IND_0|Add0~50 ;
wire \CONFIG_IND_0|Add0~5_sumout ;
wire \CONFIG_IND_0|Add0~6 ;
wire \CONFIG_IND_0|Add0~9_sumout ;
wire \CONFIG_IND_0|Add0~10 ;
wire \CONFIG_IND_0|Add0~13_sumout ;
wire \CONFIG_IND_0|Add0~14 ;
wire \CONFIG_IND_0|Add0~17_sumout ;
wire \CONFIG_IND_0|Add0~18 ;
wire \CONFIG_IND_0|Add0~21_sumout ;
wire \CONFIG_IND_0|Add0~22 ;
wire \CONFIG_IND_0|Add0~25_sumout ;
wire \CONFIG_IND_0|Add0~26 ;
wire \CONFIG_IND_0|Add0~1_sumout ;
wire \CONFIG_IND_0|blink_configed~0_combout ;
wire \CONFIG_IND_0|blink_configed~q ;
wire \LEDR~0_combout ;
wire \LEDR~1_combout ;
wire [1:0] \PLL0_0|pll0_inst|altera_pll_i|outclk_wire ;
wire [1:0] \PLL0_0|pll0_inst|altera_pll_i|locked_wire ;
wire [1:0] \PLL0_0|pll0_inst|altera_pll_i|fboutclk_wire ;
wire [1:0] \RS232_DES_0|SYNC0|ff ;
wire [4:0] \RS232_DES_0|latch_cnt ;
wire [7:0] \FCR_0|byte_in ;
wire [7:0] \FCR_0|act ;
wire [21:0] \DB_0|timer_cnt ;
wire [31:0] pulse_cnt_3;
wire [31:0] \LFSR_32_1|sr ;
wire [24:0] \CONFIG_IND_0|count ;
wire [31:0] \LFSR_32_6|sr ;
wire [31:0] \LFSR_32_0|sr ;
wire [31:0] pulse_cnt_2;
wire [31:0] pulse_cnt_7;
wire [31:0] pulse_cnt_6;
wire [31:0] \LFSR_32_7|sr ;
wire [31:0] pulse_cnt_5;
wire [31:0] \LFSR_32_5|sr ;
wire [31:0] pulse_cnt_4;
wire [31:0] pulse_cnt_0;
wire [4:0] \RS232_SER_0|launch_cnt ;
wire [31:0] \LFSR_32_3|sr ;
wire [2:0] \RS232_DES_0|shift_cnt ;
wire [21:0] \DB_1|timer_cnt ;
wire [31:0] \LFSR_32_4|sr ;
wire [7:0] \RS232_DES_0|rx_fifo_data ;
wire [7:0] \FCR_0|param ;
wire [31:0] \LFSR_32_2|sr ;
wire [31:0] pulse_cnt_1;
wire [2:0] \RS232_SER_0|shift_cnt ;
wire [1:0] \FCR_0|SYNC0|ff ;
wire [1:0] \FCR_0|SYNC1|ff ;

wire [7:0] \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];
assign \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN2  = \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [2];

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N93
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N76
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\CONFIG_IND_0|blink_configed~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\fsm~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\LEDR~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N2
cyclonev_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CLK),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
defparam \SD_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N53
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N36
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N53
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N2
cyclonev_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N19
cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N36
cyclonev_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N42
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N76
cyclonev_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N53
cyclonev_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \CLOCK4_50~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLOCK4_50),
	.obar());
// synopsys translate_off
defparam \CLOCK4_50~output .bus_hold = "false";
defparam \CLOCK4_50~output .open_drain_output = "true";
defparam \CLOCK4_50~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N76
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N19
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N36
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N42
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N59
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N45
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N36
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N62
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N53
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N2
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N2
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N39
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N56
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N39
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N56
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N96
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N79
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N39
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N56
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N22
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N5
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N22
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N22
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N22
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N5
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N19
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N56
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N2
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N53
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N19
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N36
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N53
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N36
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N19
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N2
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N36
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N2
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N76
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N19
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N36
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N19
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N2
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N42
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N53
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N36
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N19
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N19
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N36
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N53
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N5
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N22
cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N5
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N22
cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N93
cyclonev_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CMD),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
defparam \SD_CMD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N53
cyclonev_io_obuf \SD_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[0]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[0]~output .bus_hold = "false";
defparam \SD_DATA[0]~output .open_drain_output = "true";
defparam \SD_DATA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N42
cyclonev_io_obuf \SD_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[1]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[1]~output .bus_hold = "false";
defparam \SD_DATA[1]~output .open_drain_output = "true";
defparam \SD_DATA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N59
cyclonev_io_obuf \SD_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[2]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[2]~output .bus_hold = "false";
defparam \SD_DATA[2]~output .open_drain_output = "true";
defparam \SD_DATA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N76
cyclonev_io_obuf \SD_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[3]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[3]~output .bus_hold = "false";
defparam \SD_DATA[3]~output .open_drain_output = "true";
defparam \SD_DATA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N2
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(\GPIO_1~72_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "false";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(\always0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "false";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N19
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(\GPIO_1~73_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "false";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(\GPIO_1~74_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "false";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N42
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(\GPIO_1~75_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "false";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N19
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(\GPIO_1~76_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "false";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N53
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(\GPIO_1~77_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "false";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N59
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(\GPIO_1~78_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "false";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N59
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N53
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(!\RS232_SER_0|tx~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "false";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\PLL0_0|pll0_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY[0]~input_o ),
	.pfden(gnd),
	.refclkin(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\PLL0_0|pll0_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "400.0 mhz";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 8;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 8;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y0_N1
cyclonev_pll_output_counter \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 4;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 4;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G2
cyclonev_clkena \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N0
cyclonev_lcell_comb \DB_0|Add0~81 (
// Equation(s):
// \DB_0|Add0~81_sumout  = SUM(( \DB_0|timer_cnt [0] ) + ( VCC ) + ( !VCC ))
// \DB_0|Add0~82  = CARRY(( \DB_0|timer_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_0|timer_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~81_sumout ),
	.cout(\DB_0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~81 .extended_lut = "off";
defparam \DB_0|Add0~81 .lut_mask = 64'h0000000000000F0F;
defparam \DB_0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N2
dffeas \DB_0|timer_cnt[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[0] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N3
cyclonev_lcell_comb \DB_0|Add0~85 (
// Equation(s):
// \DB_0|Add0~85_sumout  = SUM(( \DB_0|timer_cnt [1] ) + ( GND ) + ( \DB_0|Add0~82  ))
// \DB_0|Add0~86  = CARRY(( \DB_0|timer_cnt [1] ) + ( GND ) + ( \DB_0|Add0~82  ))

	.dataa(!\DB_0|timer_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~85_sumout ),
	.cout(\DB_0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~85 .extended_lut = "off";
defparam \DB_0|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \DB_0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N5
dffeas \DB_0|timer_cnt[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[1] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N6
cyclonev_lcell_comb \DB_0|Add0~5 (
// Equation(s):
// \DB_0|Add0~5_sumout  = SUM(( \DB_0|timer_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \DB_0|Add0~86  ))
// \DB_0|Add0~6  = CARRY(( \DB_0|timer_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \DB_0|Add0~86  ))

	.dataa(gnd),
	.datab(!\DB_0|timer_cnt[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~5_sumout ),
	.cout(\DB_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~5 .extended_lut = "off";
defparam \DB_0|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \DB_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N8
dffeas \DB_0|timer_cnt[2]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N9
cyclonev_lcell_comb \DB_0|Add0~25 (
// Equation(s):
// \DB_0|Add0~25_sumout  = SUM(( \DB_0|timer_cnt [3] ) + ( GND ) + ( \DB_0|Add0~6  ))
// \DB_0|Add0~26  = CARRY(( \DB_0|timer_cnt [3] ) + ( GND ) + ( \DB_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_0|timer_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~25_sumout ),
	.cout(\DB_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~25 .extended_lut = "off";
defparam \DB_0|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N11
dffeas \DB_0|timer_cnt[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[3] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N12
cyclonev_lcell_comb \DB_0|Add0~29 (
// Equation(s):
// \DB_0|Add0~29_sumout  = SUM(( \DB_0|timer_cnt [4] ) + ( GND ) + ( \DB_0|Add0~26  ))
// \DB_0|Add0~30  = CARRY(( \DB_0|timer_cnt [4] ) + ( GND ) + ( \DB_0|Add0~26  ))

	.dataa(gnd),
	.datab(!\DB_0|timer_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~29_sumout ),
	.cout(\DB_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~29 .extended_lut = "off";
defparam \DB_0|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \DB_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N14
dffeas \DB_0|timer_cnt[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[4] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N15
cyclonev_lcell_comb \DB_0|Add0~33 (
// Equation(s):
// \DB_0|Add0~33_sumout  = SUM(( \DB_0|timer_cnt [5] ) + ( GND ) + ( \DB_0|Add0~30  ))
// \DB_0|Add0~34  = CARRY(( \DB_0|timer_cnt [5] ) + ( GND ) + ( \DB_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_0|timer_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~33_sumout ),
	.cout(\DB_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~33 .extended_lut = "off";
defparam \DB_0|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N17
dffeas \DB_0|timer_cnt[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[5] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N18
cyclonev_lcell_comb \DB_0|Add0~37 (
// Equation(s):
// \DB_0|Add0~37_sumout  = SUM(( \DB_0|timer_cnt [6] ) + ( GND ) + ( \DB_0|Add0~34  ))
// \DB_0|Add0~38  = CARRY(( \DB_0|timer_cnt [6] ) + ( GND ) + ( \DB_0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_0|timer_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~37_sumout ),
	.cout(\DB_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~37 .extended_lut = "off";
defparam \DB_0|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N20
dffeas \DB_0|timer_cnt[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[6] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N21
cyclonev_lcell_comb \DB_0|Add0~41 (
// Equation(s):
// \DB_0|Add0~41_sumout  = SUM(( \DB_0|timer_cnt [7] ) + ( GND ) + ( \DB_0|Add0~38  ))
// \DB_0|Add0~42  = CARRY(( \DB_0|timer_cnt [7] ) + ( GND ) + ( \DB_0|Add0~38  ))

	.dataa(!\DB_0|timer_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~41_sumout ),
	.cout(\DB_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~41 .extended_lut = "off";
defparam \DB_0|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \DB_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N23
dffeas \DB_0|timer_cnt[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[7] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N24
cyclonev_lcell_comb \DB_0|Add0~77 (
// Equation(s):
// \DB_0|Add0~77_sumout  = SUM(( \DB_0|timer_cnt [8] ) + ( GND ) + ( \DB_0|Add0~42  ))
// \DB_0|Add0~78  = CARRY(( \DB_0|timer_cnt [8] ) + ( GND ) + ( \DB_0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_0|timer_cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~77_sumout ),
	.cout(\DB_0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~77 .extended_lut = "off";
defparam \DB_0|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N26
dffeas \DB_0|timer_cnt[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[8] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N27
cyclonev_lcell_comb \DB_0|Add0~73 (
// Equation(s):
// \DB_0|Add0~73_sumout  = SUM(( \DB_0|timer_cnt [9] ) + ( GND ) + ( \DB_0|Add0~78  ))
// \DB_0|Add0~74  = CARRY(( \DB_0|timer_cnt [9] ) + ( GND ) + ( \DB_0|Add0~78  ))

	.dataa(!\DB_0|timer_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~73_sumout ),
	.cout(\DB_0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~73 .extended_lut = "off";
defparam \DB_0|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \DB_0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N29
dffeas \DB_0|timer_cnt[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[9] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N0
cyclonev_lcell_comb \DB_0|Add0~49 (
// Equation(s):
// \DB_0|Add0~49_sumout  = SUM(( \DB_0|timer_cnt [10] ) + ( GND ) + ( \DB_0|Add0~74  ))
// \DB_0|Add0~50  = CARRY(( \DB_0|timer_cnt [10] ) + ( GND ) + ( \DB_0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_0|timer_cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~49_sumout ),
	.cout(\DB_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~49 .extended_lut = "off";
defparam \DB_0|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N2
dffeas \DB_0|timer_cnt[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[10] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N3
cyclonev_lcell_comb \DB_0|Add0~57 (
// Equation(s):
// \DB_0|Add0~57_sumout  = SUM(( \DB_0|timer_cnt [11] ) + ( GND ) + ( \DB_0|Add0~50  ))
// \DB_0|Add0~58  = CARRY(( \DB_0|timer_cnt [11] ) + ( GND ) + ( \DB_0|Add0~50  ))

	.dataa(!\DB_0|timer_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~57_sumout ),
	.cout(\DB_0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~57 .extended_lut = "off";
defparam \DB_0|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \DB_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N5
dffeas \DB_0|timer_cnt[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[11] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N6
cyclonev_lcell_comb \DB_0|Add0~61 (
// Equation(s):
// \DB_0|Add0~61_sumout  = SUM(( \DB_0|timer_cnt [12] ) + ( GND ) + ( \DB_0|Add0~58  ))
// \DB_0|Add0~62  = CARRY(( \DB_0|timer_cnt [12] ) + ( GND ) + ( \DB_0|Add0~58  ))

	.dataa(gnd),
	.datab(!\DB_0|timer_cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~61_sumout ),
	.cout(\DB_0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~61 .extended_lut = "off";
defparam \DB_0|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \DB_0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N8
dffeas \DB_0|timer_cnt[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[12] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N9
cyclonev_lcell_comb \DB_0|Add0~65 (
// Equation(s):
// \DB_0|Add0~65_sumout  = SUM(( \DB_0|timer_cnt [13] ) + ( GND ) + ( \DB_0|Add0~62  ))
// \DB_0|Add0~66  = CARRY(( \DB_0|timer_cnt [13] ) + ( GND ) + ( \DB_0|Add0~62  ))

	.dataa(!\DB_0|timer_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~65_sumout ),
	.cout(\DB_0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~65 .extended_lut = "off";
defparam \DB_0|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \DB_0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N10
dffeas \DB_0|timer_cnt[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[13] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N12
cyclonev_lcell_comb \DB_0|Add0~53 (
// Equation(s):
// \DB_0|Add0~53_sumout  = SUM(( \DB_0|timer_cnt [14] ) + ( GND ) + ( \DB_0|Add0~66  ))
// \DB_0|Add0~54  = CARRY(( \DB_0|timer_cnt [14] ) + ( GND ) + ( \DB_0|Add0~66  ))

	.dataa(gnd),
	.datab(!\DB_0|timer_cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~53_sumout ),
	.cout(\DB_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~53 .extended_lut = "off";
defparam \DB_0|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \DB_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N14
dffeas \DB_0|timer_cnt[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[14] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N15
cyclonev_lcell_comb \DB_0|Add0~69 (
// Equation(s):
// \DB_0|Add0~69_sumout  = SUM(( \DB_0|timer_cnt [15] ) + ( GND ) + ( \DB_0|Add0~54  ))
// \DB_0|Add0~70  = CARRY(( \DB_0|timer_cnt [15] ) + ( GND ) + ( \DB_0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_0|timer_cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~69_sumout ),
	.cout(\DB_0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~69 .extended_lut = "off";
defparam \DB_0|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N16
dffeas \DB_0|timer_cnt[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[15] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N36
cyclonev_lcell_comb \DB_0|Equal0~3 (
// Equation(s):
// \DB_0|Equal0~3_combout  = ( !\DB_0|timer_cnt [0] & ( \DB_0|timer_cnt [8] & ( (!\DB_0|timer_cnt [9] & (!\DB_0|timer_cnt [15] & !\DB_0|timer_cnt [1])) ) ) )

	.dataa(!\DB_0|timer_cnt [9]),
	.datab(!\DB_0|timer_cnt [15]),
	.datac(!\DB_0|timer_cnt [1]),
	.datad(gnd),
	.datae(!\DB_0|timer_cnt [0]),
	.dataf(!\DB_0|timer_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_0|Equal0~3 .extended_lut = "off";
defparam \DB_0|Equal0~3 .lut_mask = 64'h0000000080800000;
defparam \DB_0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N18
cyclonev_lcell_comb \DB_0|Add0~21 (
// Equation(s):
// \DB_0|Add0~21_sumout  = SUM(( \DB_0|timer_cnt [16] ) + ( GND ) + ( \DB_0|Add0~70  ))
// \DB_0|Add0~22  = CARRY(( \DB_0|timer_cnt [16] ) + ( GND ) + ( \DB_0|Add0~70  ))

	.dataa(gnd),
	.datab(!\DB_0|timer_cnt [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~21_sumout ),
	.cout(\DB_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~21 .extended_lut = "off";
defparam \DB_0|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \DB_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N19
dffeas \DB_0|timer_cnt[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[16] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N21
cyclonev_lcell_comb \DB_0|Add0~45 (
// Equation(s):
// \DB_0|Add0~45_sumout  = SUM(( \DB_0|timer_cnt [17] ) + ( GND ) + ( \DB_0|Add0~22  ))
// \DB_0|Add0~46  = CARRY(( \DB_0|timer_cnt [17] ) + ( GND ) + ( \DB_0|Add0~22  ))

	.dataa(!\DB_0|timer_cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~45_sumout ),
	.cout(\DB_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~45 .extended_lut = "off";
defparam \DB_0|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \DB_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N23
dffeas \DB_0|timer_cnt[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[17] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N24
cyclonev_lcell_comb \DB_0|Add0~9 (
// Equation(s):
// \DB_0|Add0~9_sumout  = SUM(( \DB_0|timer_cnt [18] ) + ( GND ) + ( \DB_0|Add0~46  ))
// \DB_0|Add0~10  = CARRY(( \DB_0|timer_cnt [18] ) + ( GND ) + ( \DB_0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_0|timer_cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~9_sumout ),
	.cout(\DB_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~9 .extended_lut = "off";
defparam \DB_0|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N26
dffeas \DB_0|timer_cnt[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[18] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N27
cyclonev_lcell_comb \DB_0|Add0~13 (
// Equation(s):
// \DB_0|Add0~13_sumout  = SUM(( \DB_0|timer_cnt [19] ) + ( GND ) + ( \DB_0|Add0~10  ))
// \DB_0|Add0~14  = CARRY(( \DB_0|timer_cnt [19] ) + ( GND ) + ( \DB_0|Add0~10  ))

	.dataa(!\DB_0|timer_cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~13_sumout ),
	.cout(\DB_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~13 .extended_lut = "off";
defparam \DB_0|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \DB_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N29
dffeas \DB_0|timer_cnt[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[19] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N30
cyclonev_lcell_comb \DB_0|Add0~1 (
// Equation(s):
// \DB_0|Add0~1_sumout  = SUM(( \DB_0|timer_cnt [20] ) + ( GND ) + ( \DB_0|Add0~14  ))
// \DB_0|Add0~2  = CARRY(( \DB_0|timer_cnt [20] ) + ( GND ) + ( \DB_0|Add0~14  ))

	.dataa(gnd),
	.datab(!\DB_0|timer_cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~1_sumout ),
	.cout(\DB_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~1 .extended_lut = "off";
defparam \DB_0|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \DB_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N32
dffeas \DB_0|timer_cnt[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[20] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N48
cyclonev_lcell_comb \DB_0|Equal0~2 (
// Equation(s):
// \DB_0|Equal0~2_combout  = ( \DB_0|timer_cnt [10] & ( !\DB_0|timer_cnt [14] & ( (\DB_0|timer_cnt [13] & (!\DB_0|timer_cnt [12] & !\DB_0|timer_cnt [11])) ) ) )

	.dataa(!\DB_0|timer_cnt [13]),
	.datab(!\DB_0|timer_cnt [12]),
	.datac(!\DB_0|timer_cnt [11]),
	.datad(gnd),
	.datae(!\DB_0|timer_cnt [10]),
	.dataf(!\DB_0|timer_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_0|Equal0~2 .extended_lut = "off";
defparam \DB_0|Equal0~2 .lut_mask = 64'h0000404000000000;
defparam \DB_0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N33
cyclonev_lcell_comb \DB_0|Add0~17 (
// Equation(s):
// \DB_0|Add0~17_sumout  = SUM(( \DB_0|timer_cnt [21] ) + ( GND ) + ( \DB_0|Add0~2  ))

	.dataa(!\DB_0|timer_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_0|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_0|Add0~17 .extended_lut = "off";
defparam \DB_0|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \DB_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N35
dffeas \DB_0|timer_cnt[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[21] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N42
cyclonev_lcell_comb \DB_0|Equal0~0 (
// Equation(s):
// \DB_0|Equal0~0_combout  = ( \DB_0|timer_cnt [18] & ( (!\DB_0|timer_cnt [16] & (\DB_0|timer_cnt [21] & !\DB_0|timer_cnt [19])) ) )

	.dataa(gnd),
	.datab(!\DB_0|timer_cnt [16]),
	.datac(!\DB_0|timer_cnt [21]),
	.datad(!\DB_0|timer_cnt [19]),
	.datae(gnd),
	.dataf(!\DB_0|timer_cnt [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_0|Equal0~0 .extended_lut = "off";
defparam \DB_0|Equal0~0 .lut_mask = 64'h000000000C000C00;
defparam \DB_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N7
dffeas \DB_0|timer_cnt[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[2] .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N22
dffeas \DB_0|timer_cnt[17]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_0|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|timer_cnt[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|timer_cnt[17]~DUPLICATE .is_wysiwyg = "true";
defparam \DB_0|timer_cnt[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N30
cyclonev_lcell_comb \DB_0|Equal0~1 (
// Equation(s):
// \DB_0|Equal0~1_combout  = ( \DB_0|timer_cnt[17]~DUPLICATE_q  & ( !\DB_0|timer_cnt [3] & ( (!\DB_0|timer_cnt [6] & (\DB_0|timer_cnt [5] & (\DB_0|timer_cnt [7] & !\DB_0|timer_cnt [4]))) ) ) )

	.dataa(!\DB_0|timer_cnt [6]),
	.datab(!\DB_0|timer_cnt [5]),
	.datac(!\DB_0|timer_cnt [7]),
	.datad(!\DB_0|timer_cnt [4]),
	.datae(!\DB_0|timer_cnt[17]~DUPLICATE_q ),
	.dataf(!\DB_0|timer_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_0|Equal0~1 .extended_lut = "off";
defparam \DB_0|Equal0~1 .lut_mask = 64'h0000020000000000;
defparam \DB_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N54
cyclonev_lcell_comb \DB_0|Equal0~4 (
// Equation(s):
// \DB_0|Equal0~4_combout  = ( !\DB_0|timer_cnt [2] & ( \DB_0|Equal0~1_combout  & ( (\DB_0|Equal0~3_combout  & (!\DB_0|timer_cnt [20] & (\DB_0|Equal0~2_combout  & \DB_0|Equal0~0_combout ))) ) ) )

	.dataa(!\DB_0|Equal0~3_combout ),
	.datab(!\DB_0|timer_cnt [20]),
	.datac(!\DB_0|Equal0~2_combout ),
	.datad(!\DB_0|Equal0~0_combout ),
	.datae(!\DB_0|timer_cnt [2]),
	.dataf(!\DB_0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_0|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_0|Equal0~4 .extended_lut = "off";
defparam \DB_0|Equal0~4 .lut_mask = 64'h0000000000040000;
defparam \DB_0|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N45
cyclonev_lcell_comb \DB_0|fsm.LATCH~0 (
// Equation(s):
// \DB_0|fsm.LATCH~0_combout  = ( \DB_0|y_reg~q  & ( (!\DB_0|fsm.LATCH~q  & ((\KEY[1]~input_o ))) # (\DB_0|fsm.LATCH~q  & (!\DB_0|Equal0~4_combout )) ) ) # ( !\DB_0|y_reg~q  & ( (!\DB_0|fsm.LATCH~q  & ((!\KEY[1]~input_o ))) # (\DB_0|fsm.LATCH~q  & 
// (!\DB_0|Equal0~4_combout )) ) )

	.dataa(!\DB_0|Equal0~4_combout ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\DB_0|fsm.LATCH~q ),
	.datae(gnd),
	.dataf(!\DB_0|y_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_0|fsm.LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_0|fsm.LATCH~0 .extended_lut = "off";
defparam \DB_0|fsm.LATCH~0 .lut_mask = 64'hF0AAF0AA0FAA0FAA;
defparam \DB_0|fsm.LATCH~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N47
dffeas \DB_0|fsm.LATCH (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|fsm.LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|fsm.LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|fsm.LATCH .is_wysiwyg = "true";
defparam \DB_0|fsm.LATCH .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N39
cyclonev_lcell_comb \DB_0|a_old~0 (
// Equation(s):
// \DB_0|a_old~0_combout  = ( \DB_0|y_reg~q  & ( (\DB_0|a_old~q  & ((!\KEY[1]~input_o ) # (\DB_0|fsm.LATCH~q ))) ) ) # ( !\DB_0|y_reg~q  & ( ((!\KEY[1]~input_o  & !\DB_0|fsm.LATCH~q )) # (\DB_0|a_old~q ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\DB_0|fsm.LATCH~q ),
	.datad(!\DB_0|a_old~q ),
	.datae(gnd),
	.dataf(!\DB_0|y_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_0|a_old~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_0|a_old~0 .extended_lut = "off";
defparam \DB_0|a_old~0 .lut_mask = 64'hA0FFA0FF00AF00AF;
defparam \DB_0|a_old~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N41
dffeas \DB_0|a_old (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|a_old~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|a_old~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|a_old .is_wysiwyg = "true";
defparam \DB_0|a_old .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N36
cyclonev_lcell_comb \DB_0|y_reg~0 (
// Equation(s):
// \DB_0|y_reg~0_combout  = ( \DB_0|a_old~q  & ( ((!\KEY[1]~input_o  & (\DB_0|fsm.LATCH~q  & \DB_0|Equal0~4_combout ))) # (\DB_0|y_reg~q ) ) ) # ( !\DB_0|a_old~q  & ( (\DB_0|y_reg~q  & ((!\KEY[1]~input_o ) # ((!\DB_0|fsm.LATCH~q ) # (!\DB_0|Equal0~4_combout 
// )))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\DB_0|fsm.LATCH~q ),
	.datac(!\DB_0|Equal0~4_combout ),
	.datad(!\DB_0|y_reg~q ),
	.datae(gnd),
	.dataf(!\DB_0|a_old~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_0|y_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_0|y_reg~0 .extended_lut = "off";
defparam \DB_0|y_reg~0 .lut_mask = 64'h00FE00FE02FF02FF;
defparam \DB_0|y_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N38
dffeas \DB_0|y_reg (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_0|y_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_0|y_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DB_0|y_reg .is_wysiwyg = "true";
defparam \DB_0|y_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y40_N5
dffeas fsm(
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm~q ),
	.prn(vcc));
// synopsys translate_off
defparam fsm.is_wysiwyg = "true";
defparam fsm.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N30
cyclonev_lcell_comb \DB_1|Add0~57 (
// Equation(s):
// \DB_1|Add0~57_sumout  = SUM(( \DB_1|timer_cnt [0] ) + ( VCC ) + ( !VCC ))
// \DB_1|Add0~58  = CARRY(( \DB_1|timer_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\DB_1|timer_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~57_sumout ),
	.cout(\DB_1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~57 .extended_lut = "off";
defparam \DB_1|Add0~57 .lut_mask = 64'h0000000000003333;
defparam \DB_1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N32
dffeas \DB_1|timer_cnt[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[0] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N33
cyclonev_lcell_comb \DB_1|Add0~61 (
// Equation(s):
// \DB_1|Add0~61_sumout  = SUM(( \DB_1|timer_cnt [1] ) + ( GND ) + ( \DB_1|Add0~58  ))
// \DB_1|Add0~62  = CARRY(( \DB_1|timer_cnt [1] ) + ( GND ) + ( \DB_1|Add0~58  ))

	.dataa(!\DB_1|timer_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~61_sumout ),
	.cout(\DB_1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~61 .extended_lut = "off";
defparam \DB_1|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \DB_1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N35
dffeas \DB_1|timer_cnt[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[1] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N36
cyclonev_lcell_comb \DB_1|Add0~65 (
// Equation(s):
// \DB_1|Add0~65_sumout  = SUM(( \DB_1|timer_cnt [2] ) + ( GND ) + ( \DB_1|Add0~62  ))
// \DB_1|Add0~66  = CARRY(( \DB_1|timer_cnt [2] ) + ( GND ) + ( \DB_1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~65_sumout ),
	.cout(\DB_1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~65 .extended_lut = "off";
defparam \DB_1|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N38
dffeas \DB_1|timer_cnt[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[2] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N39
cyclonev_lcell_comb \DB_1|Add0~1 (
// Equation(s):
// \DB_1|Add0~1_sumout  = SUM(( \DB_1|timer_cnt[3]~DUPLICATE_q  ) + ( GND ) + ( \DB_1|Add0~66  ))
// \DB_1|Add0~2  = CARRY(( \DB_1|timer_cnt[3]~DUPLICATE_q  ) + ( GND ) + ( \DB_1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~1_sumout ),
	.cout(\DB_1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~1 .extended_lut = "off";
defparam \DB_1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N41
dffeas \DB_1|timer_cnt[3]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N42
cyclonev_lcell_comb \DB_1|Add0~69 (
// Equation(s):
// \DB_1|Add0~69_sumout  = SUM(( \DB_1|timer_cnt [4] ) + ( GND ) + ( \DB_1|Add0~2  ))
// \DB_1|Add0~70  = CARRY(( \DB_1|timer_cnt [4] ) + ( GND ) + ( \DB_1|Add0~2  ))

	.dataa(gnd),
	.datab(!\DB_1|timer_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~69_sumout ),
	.cout(\DB_1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~69 .extended_lut = "off";
defparam \DB_1|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \DB_1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N43
dffeas \DB_1|timer_cnt[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[4] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N45
cyclonev_lcell_comb \DB_1|Add0~73 (
// Equation(s):
// \DB_1|Add0~73_sumout  = SUM(( \DB_1|timer_cnt [5] ) + ( GND ) + ( \DB_1|Add0~70  ))
// \DB_1|Add0~74  = CARRY(( \DB_1|timer_cnt [5] ) + ( GND ) + ( \DB_1|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~73_sumout ),
	.cout(\DB_1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~73 .extended_lut = "off";
defparam \DB_1|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N47
dffeas \DB_1|timer_cnt[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[5] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N48
cyclonev_lcell_comb \DB_1|Add0~77 (
// Equation(s):
// \DB_1|Add0~77_sumout  = SUM(( \DB_1|timer_cnt [6] ) + ( GND ) + ( \DB_1|Add0~74  ))
// \DB_1|Add0~78  = CARRY(( \DB_1|timer_cnt [6] ) + ( GND ) + ( \DB_1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~77_sumout ),
	.cout(\DB_1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~77 .extended_lut = "off";
defparam \DB_1|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N50
dffeas \DB_1|timer_cnt[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[6] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N51
cyclonev_lcell_comb \DB_1|Add0~81 (
// Equation(s):
// \DB_1|Add0~81_sumout  = SUM(( \DB_1|timer_cnt [7] ) + ( GND ) + ( \DB_1|Add0~78  ))
// \DB_1|Add0~82  = CARRY(( \DB_1|timer_cnt [7] ) + ( GND ) + ( \DB_1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~81_sumout ),
	.cout(\DB_1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~81 .extended_lut = "off";
defparam \DB_1|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N52
dffeas \DB_1|timer_cnt[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[7] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N35
dffeas \DB_1|timer_cnt[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[21] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N54
cyclonev_lcell_comb \DB_1|Add0~49 (
// Equation(s):
// \DB_1|Add0~49_sumout  = SUM(( \DB_1|timer_cnt [8] ) + ( GND ) + ( \DB_1|Add0~82  ))
// \DB_1|Add0~50  = CARRY(( \DB_1|timer_cnt [8] ) + ( GND ) + ( \DB_1|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~49_sumout ),
	.cout(\DB_1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~49 .extended_lut = "off";
defparam \DB_1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N56
dffeas \DB_1|timer_cnt[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[8] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N57
cyclonev_lcell_comb \DB_1|Add0~9 (
// Equation(s):
// \DB_1|Add0~9_sumout  = SUM(( \DB_1|timer_cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \DB_1|Add0~50  ))
// \DB_1|Add0~10  = CARRY(( \DB_1|timer_cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \DB_1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~9_sumout ),
	.cout(\DB_1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~9 .extended_lut = "off";
defparam \DB_1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N59
dffeas \DB_1|timer_cnt[9]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[9]~DUPLICATE .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N0
cyclonev_lcell_comb \DB_1|Add0~13 (
// Equation(s):
// \DB_1|Add0~13_sumout  = SUM(( \DB_1|timer_cnt [10] ) + ( GND ) + ( \DB_1|Add0~10  ))
// \DB_1|Add0~14  = CARRY(( \DB_1|timer_cnt [10] ) + ( GND ) + ( \DB_1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~13_sumout ),
	.cout(\DB_1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~13 .extended_lut = "off";
defparam \DB_1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N2
dffeas \DB_1|timer_cnt[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[10] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N3
cyclonev_lcell_comb \DB_1|Add0~45 (
// Equation(s):
// \DB_1|Add0~45_sumout  = SUM(( \DB_1|timer_cnt [11] ) + ( GND ) + ( \DB_1|Add0~14  ))
// \DB_1|Add0~46  = CARRY(( \DB_1|timer_cnt [11] ) + ( GND ) + ( \DB_1|Add0~14  ))

	.dataa(!\DB_1|timer_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~45_sumout ),
	.cout(\DB_1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~45 .extended_lut = "off";
defparam \DB_1|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \DB_1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N5
dffeas \DB_1|timer_cnt[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[11] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N6
cyclonev_lcell_comb \DB_1|Add0~25 (
// Equation(s):
// \DB_1|Add0~25_sumout  = SUM(( \DB_1|timer_cnt [12] ) + ( GND ) + ( \DB_1|Add0~46  ))
// \DB_1|Add0~26  = CARRY(( \DB_1|timer_cnt [12] ) + ( GND ) + ( \DB_1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~25_sumout ),
	.cout(\DB_1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~25 .extended_lut = "off";
defparam \DB_1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N7
dffeas \DB_1|timer_cnt[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[12] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N9
cyclonev_lcell_comb \DB_1|Add0~29 (
// Equation(s):
// \DB_1|Add0~29_sumout  = SUM(( \DB_1|timer_cnt [13] ) + ( GND ) + ( \DB_1|Add0~26  ))
// \DB_1|Add0~30  = CARRY(( \DB_1|timer_cnt [13] ) + ( GND ) + ( \DB_1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~29_sumout ),
	.cout(\DB_1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~29 .extended_lut = "off";
defparam \DB_1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N11
dffeas \DB_1|timer_cnt[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[13] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N12
cyclonev_lcell_comb \DB_1|Add0~33 (
// Equation(s):
// \DB_1|Add0~33_sumout  = SUM(( \DB_1|timer_cnt [14] ) + ( GND ) + ( \DB_1|Add0~30  ))
// \DB_1|Add0~34  = CARRY(( \DB_1|timer_cnt [14] ) + ( GND ) + ( \DB_1|Add0~30  ))

	.dataa(gnd),
	.datab(!\DB_1|timer_cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~33_sumout ),
	.cout(\DB_1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~33 .extended_lut = "off";
defparam \DB_1|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \DB_1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N14
dffeas \DB_1|timer_cnt[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[14] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N15
cyclonev_lcell_comb \DB_1|Add0~37 (
// Equation(s):
// \DB_1|Add0~37_sumout  = SUM(( \DB_1|timer_cnt [15] ) + ( GND ) + ( \DB_1|Add0~34  ))
// \DB_1|Add0~38  = CARRY(( \DB_1|timer_cnt [15] ) + ( GND ) + ( \DB_1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~37_sumout ),
	.cout(\DB_1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~37 .extended_lut = "off";
defparam \DB_1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N16
dffeas \DB_1|timer_cnt[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[15] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N18
cyclonev_lcell_comb \DB_1|Add0~21 (
// Equation(s):
// \DB_1|Add0~21_sumout  = SUM(( \DB_1|timer_cnt [16] ) + ( GND ) + ( \DB_1|Add0~38  ))
// \DB_1|Add0~22  = CARRY(( \DB_1|timer_cnt [16] ) + ( GND ) + ( \DB_1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~21_sumout ),
	.cout(\DB_1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~21 .extended_lut = "off";
defparam \DB_1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N20
dffeas \DB_1|timer_cnt[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[16] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N21
cyclonev_lcell_comb \DB_1|Add0~17 (
// Equation(s):
// \DB_1|Add0~17_sumout  = SUM(( \DB_1|timer_cnt [17] ) + ( GND ) + ( \DB_1|Add0~22  ))
// \DB_1|Add0~18  = CARRY(( \DB_1|timer_cnt [17] ) + ( GND ) + ( \DB_1|Add0~22  ))

	.dataa(!\DB_1|timer_cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~17_sumout ),
	.cout(\DB_1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~17 .extended_lut = "off";
defparam \DB_1|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \DB_1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N23
dffeas \DB_1|timer_cnt[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[17] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N24
cyclonev_lcell_comb \DB_1|Add0~41 (
// Equation(s):
// \DB_1|Add0~41_sumout  = SUM(( \DB_1|timer_cnt [18] ) + ( GND ) + ( \DB_1|Add0~18  ))
// \DB_1|Add0~42  = CARRY(( \DB_1|timer_cnt [18] ) + ( GND ) + ( \DB_1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~41_sumout ),
	.cout(\DB_1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~41 .extended_lut = "off";
defparam \DB_1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N26
dffeas \DB_1|timer_cnt[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[18] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N27
cyclonev_lcell_comb \DB_1|Add0~5 (
// Equation(s):
// \DB_1|Add0~5_sumout  = SUM(( \DB_1|timer_cnt [19] ) + ( GND ) + ( \DB_1|Add0~42  ))
// \DB_1|Add0~6  = CARRY(( \DB_1|timer_cnt [19] ) + ( GND ) + ( \DB_1|Add0~42  ))

	.dataa(!\DB_1|timer_cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~5_sumout ),
	.cout(\DB_1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~5 .extended_lut = "off";
defparam \DB_1|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \DB_1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N29
dffeas \DB_1|timer_cnt[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[19] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N30
cyclonev_lcell_comb \DB_1|Add0~53 (
// Equation(s):
// \DB_1|Add0~53_sumout  = SUM(( \DB_1|timer_cnt [20] ) + ( GND ) + ( \DB_1|Add0~6  ))
// \DB_1|Add0~54  = CARRY(( \DB_1|timer_cnt [20] ) + ( GND ) + ( \DB_1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_1|timer_cnt [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~53_sumout ),
	.cout(\DB_1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~53 .extended_lut = "off";
defparam \DB_1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DB_1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N31
dffeas \DB_1|timer_cnt[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[20] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N33
cyclonev_lcell_comb \DB_1|Add0~85 (
// Equation(s):
// \DB_1|Add0~85_sumout  = SUM(( \DB_1|timer_cnt [21] ) + ( GND ) + ( \DB_1|Add0~54  ))

	.dataa(!\DB_1|timer_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DB_1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DB_1|Add0~85_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_1|Add0~85 .extended_lut = "off";
defparam \DB_1|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \DB_1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N34
dffeas \DB_1|timer_cnt[21]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[21]~DUPLICATE .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N6
cyclonev_lcell_comb \DB_1|Equal0~3 (
// Equation(s):
// \DB_1|Equal0~3_combout  = ( \DB_1|timer_cnt [5] & ( \DB_1|timer_cnt[21]~DUPLICATE_q  & ( (\DB_1|timer_cnt [7] & (!\DB_1|timer_cnt [6] & !\DB_1|timer_cnt [4])) ) ) )

	.dataa(gnd),
	.datab(!\DB_1|timer_cnt [7]),
	.datac(!\DB_1|timer_cnt [6]),
	.datad(!\DB_1|timer_cnt [4]),
	.datae(!\DB_1|timer_cnt [5]),
	.dataf(!\DB_1|timer_cnt[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_1|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_1|Equal0~3 .extended_lut = "off";
defparam \DB_1|Equal0~3 .lut_mask = 64'h0000000000003000;
defparam \DB_1|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N58
dffeas \DB_1|timer_cnt[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[9] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N42
cyclonev_lcell_comb \DB_1|Equal0~0 (
// Equation(s):
// \DB_1|Equal0~0_combout  = ( !\DB_1|timer_cnt [16] & ( (!\DB_1|timer_cnt [9] & (\DB_1|timer_cnt [10] & \DB_1|timer_cnt [17])) ) )

	.dataa(gnd),
	.datab(!\DB_1|timer_cnt [9]),
	.datac(!\DB_1|timer_cnt [10]),
	.datad(!\DB_1|timer_cnt [17]),
	.datae(gnd),
	.dataf(!\DB_1|timer_cnt [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_1|Equal0~0 .extended_lut = "off";
defparam \DB_1|Equal0~0 .lut_mask = 64'h000C000C00000000;
defparam \DB_1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N48
cyclonev_lcell_comb \DB_1|Equal0~1 (
// Equation(s):
// \DB_1|Equal0~1_combout  = ( !\DB_1|timer_cnt [11] & ( !\DB_1|timer_cnt [14] & ( (\DB_1|timer_cnt [18] & (\DB_1|timer_cnt [13] & (!\DB_1|timer_cnt [12] & !\DB_1|timer_cnt [15]))) ) ) )

	.dataa(!\DB_1|timer_cnt [18]),
	.datab(!\DB_1|timer_cnt [13]),
	.datac(!\DB_1|timer_cnt [12]),
	.datad(!\DB_1|timer_cnt [15]),
	.datae(!\DB_1|timer_cnt [11]),
	.dataf(!\DB_1|timer_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_1|Equal0~1 .extended_lut = "off";
defparam \DB_1|Equal0~1 .lut_mask = 64'h1000000000000000;
defparam \DB_1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N0
cyclonev_lcell_comb \DB_1|Equal0~2 (
// Equation(s):
// \DB_1|Equal0~2_combout  = ( !\DB_1|timer_cnt [2] & ( !\DB_1|timer_cnt [1] & ( (\DB_1|timer_cnt [8] & (!\DB_1|timer_cnt [0] & !\DB_1|timer_cnt [20])) ) ) )

	.dataa(!\DB_1|timer_cnt [8]),
	.datab(!\DB_1|timer_cnt [0]),
	.datac(!\DB_1|timer_cnt [20]),
	.datad(gnd),
	.datae(!\DB_1|timer_cnt [2]),
	.dataf(!\DB_1|timer_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_1|Equal0~2 .extended_lut = "off";
defparam \DB_1|Equal0~2 .lut_mask = 64'h4040000000000000;
defparam \DB_1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N40
dffeas \DB_1|timer_cnt[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DB_1|fsm.LATCH~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|timer_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|timer_cnt[3] .is_wysiwyg = "true";
defparam \DB_1|timer_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N54
cyclonev_lcell_comb \DB_1|Equal0~4 (
// Equation(s):
// \DB_1|Equal0~4_combout  = ( !\DB_1|timer_cnt [19] & ( !\DB_1|timer_cnt [3] & ( (\DB_1|Equal0~3_combout  & (\DB_1|Equal0~0_combout  & (\DB_1|Equal0~1_combout  & \DB_1|Equal0~2_combout ))) ) ) )

	.dataa(!\DB_1|Equal0~3_combout ),
	.datab(!\DB_1|Equal0~0_combout ),
	.datac(!\DB_1|Equal0~1_combout ),
	.datad(!\DB_1|Equal0~2_combout ),
	.datae(!\DB_1|timer_cnt [19]),
	.dataf(!\DB_1|timer_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_1|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_1|Equal0~4 .extended_lut = "off";
defparam \DB_1|Equal0~4 .lut_mask = 64'h0001000000000000;
defparam \DB_1|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N45
cyclonev_lcell_comb \DB_1|fsm.LATCH~0 (
// Equation(s):
// \DB_1|fsm.LATCH~0_combout  = ( \DB_1|y_reg~q  & ( (!\DB_1|fsm.LATCH~q  & ((\KEY[2]~input_o ))) # (\DB_1|fsm.LATCH~q  & (!\DB_1|Equal0~4_combout )) ) ) # ( !\DB_1|y_reg~q  & ( (!\DB_1|fsm.LATCH~q  & ((!\KEY[2]~input_o ))) # (\DB_1|fsm.LATCH~q  & 
// (!\DB_1|Equal0~4_combout )) ) )

	.dataa(!\DB_1|Equal0~4_combout ),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(!\DB_1|fsm.LATCH~q ),
	.datae(gnd),
	.dataf(!\DB_1|y_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_1|fsm.LATCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_1|fsm.LATCH~0 .extended_lut = "off";
defparam \DB_1|fsm.LATCH~0 .lut_mask = 64'hF0AAF0AA0FAA0FAA;
defparam \DB_1|fsm.LATCH~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N47
dffeas \DB_1|fsm.LATCH (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|fsm.LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|fsm.LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|fsm.LATCH .is_wysiwyg = "true";
defparam \DB_1|fsm.LATCH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N39
cyclonev_lcell_comb \DB_1|a_old~0 (
// Equation(s):
// \DB_1|a_old~0_combout  = ( \DB_1|y_reg~q  & ( (\DB_1|a_old~q  & ((!\KEY[2]~input_o ) # (\DB_1|fsm.LATCH~q ))) ) ) # ( !\DB_1|y_reg~q  & ( ((!\KEY[2]~input_o  & !\DB_1|fsm.LATCH~q )) # (\DB_1|a_old~q ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\DB_1|fsm.LATCH~q ),
	.datac(gnd),
	.datad(!\DB_1|a_old~q ),
	.datae(gnd),
	.dataf(!\DB_1|y_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_1|a_old~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_1|a_old~0 .extended_lut = "off";
defparam \DB_1|a_old~0 .lut_mask = 64'h88FF88FF00BB00BB;
defparam \DB_1|a_old~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N40
dffeas \DB_1|a_old (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|a_old~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|a_old~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|a_old .is_wysiwyg = "true";
defparam \DB_1|a_old .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N36
cyclonev_lcell_comb \DB_1|y_reg~0 (
// Equation(s):
// \DB_1|y_reg~0_combout  = ( \DB_1|a_old~q  & ( ((!\KEY[2]~input_o  & (\DB_1|fsm.LATCH~q  & \DB_1|Equal0~4_combout ))) # (\DB_1|y_reg~q ) ) ) # ( !\DB_1|a_old~q  & ( (\DB_1|y_reg~q  & ((!\KEY[2]~input_o ) # ((!\DB_1|fsm.LATCH~q ) # (!\DB_1|Equal0~4_combout 
// )))) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\DB_1|fsm.LATCH~q ),
	.datac(!\DB_1|Equal0~4_combout ),
	.datad(!\DB_1|y_reg~q ),
	.datae(gnd),
	.dataf(!\DB_1|a_old~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB_1|y_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB_1|y_reg~0 .extended_lut = "off";
defparam \DB_1|y_reg~0 .lut_mask = 64'h00FE00FE02FF02FF;
defparam \DB_1|y_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N38
dffeas \DB_1|y_reg (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DB_1|y_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DB_1|y_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DB_1|y_reg .is_wysiwyg = "true";
defparam \DB_1|y_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N3
cyclonev_lcell_comb \fsm~0 (
// Equation(s):
// \fsm~0_combout  = ( \fsm~q  & ( \DB_1|y_reg~q  & ( !\DB_0|y_reg~q  ) ) ) # ( !\fsm~q  & ( \DB_1|y_reg~q  ) ) # ( \fsm~q  & ( !\DB_1|y_reg~q  & ( !\DB_0|y_reg~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DB_0|y_reg~q ),
	.datad(gnd),
	.datae(!\fsm~q ),
	.dataf(!\DB_1|y_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm~0 .extended_lut = "off";
defparam \fsm~0 .lut_mask = 64'h0000F0F0FFFFF0F0;
defparam \fsm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y40_N4
dffeas \fsm~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm~DUPLICATE .is_wysiwyg = "true";
defparam \fsm~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N0
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( pulse_cnt_1[0] ) + ( VCC ) + ( !VCC ))
// \Add1~42  = CARRY(( pulse_cnt_1[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N12
cyclonev_lcell_comb \pulse_cnt_0~0 (
// Equation(s):
// \pulse_cnt_0~0_combout  = ( \DB_0|y_reg~q  & ( \fsm~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DB_0|y_reg~q ),
	.dataf(!\fsm~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pulse_cnt_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pulse_cnt_0~0 .extended_lut = "off";
defparam \pulse_cnt_0~0 .lut_mask = 64'h000000000000FFFF;
defparam \pulse_cnt_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N0
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( pulse_cnt_0[0] ) + ( VCC ) + ( !VCC ))
// \Add0~118  = CARRY(( pulse_cnt_0[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y2_N1
cyclonev_pll_output_counter \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN2 ),
	.tclk0(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 1;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "200.0 mhz";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 2;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N42
cyclonev_lcell_comb \LFSR_32_0|sr[27]~11 (
// Equation(s):
// \LFSR_32_0|sr[27]~11_combout  = !\LFSR_32_0|sr [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_0|sr [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[27]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[27]~11 .extended_lut = "off";
defparam \LFSR_32_0|sr[27]~11 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_0|sr[27]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N44
dffeas \LFSR_32_0|sr[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[27]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[27] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N45
cyclonev_lcell_comb \LFSR_32_0|sr[28]~12 (
// Equation(s):
// \LFSR_32_0|sr[28]~12_combout  = !\LFSR_32_0|sr [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_0|sr [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[28]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[28]~12 .extended_lut = "off";
defparam \LFSR_32_0|sr[28]~12 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_0|sr[28]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N46
dffeas \LFSR_32_0|sr[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[28]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[28] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N18
cyclonev_lcell_comb \LFSR_32_0|sr[29]~13 (
// Equation(s):
// \LFSR_32_0|sr[29]~13_combout  = ( !\LFSR_32_0|sr [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[29]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[29]~13 .extended_lut = "off";
defparam \LFSR_32_0|sr[29]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_0|sr[29]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N19
dffeas \LFSR_32_0|sr[29]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[29]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[29]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N21
cyclonev_lcell_comb \LFSR_32_0|sr[30]~14 (
// Equation(s):
// \LFSR_32_0|sr[30]~14_combout  = ( !\LFSR_32_0|sr[29]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[30]~14 .extended_lut = "off";
defparam \LFSR_32_0|sr[30]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_0|sr[30]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N23
dffeas \LFSR_32_0|sr[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[30]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[30] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N8
dffeas \LFSR_32_0|sr[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[31] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N48
cyclonev_lcell_comb \LFSR_32_0|y (
// Equation(s):
// \LFSR_32_0|y~combout  = ( \LFSR_32_0|sr [6] & ( !\LFSR_32_0|sr [31] $ (!\LFSR_32_0|sr [5] $ (!\LFSR_32_0|sr [1])) ) ) # ( !\LFSR_32_0|sr [6] & ( !\LFSR_32_0|sr [31] $ (!\LFSR_32_0|sr [5] $ (\LFSR_32_0|sr [1])) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_0|sr [31]),
	.datac(!\LFSR_32_0|sr [5]),
	.datad(!\LFSR_32_0|sr [1]),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|y .extended_lut = "off";
defparam \LFSR_32_0|y .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \LFSR_32_0|y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N50
dffeas \LFSR_32_0|sr[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|y~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[0] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N40
dffeas \LFSR_32_0|sr[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[1] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N44
dffeas \LFSR_32_0|sr[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[2] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N27
cyclonev_lcell_comb \LFSR_32_0|sr[3]~2 (
// Equation(s):
// \LFSR_32_0|sr[3]~2_combout  = ( !\LFSR_32_0|sr [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[3]~2 .extended_lut = "off";
defparam \LFSR_32_0|sr[3]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_0|sr[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N29
dffeas \LFSR_32_0|sr[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[3] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N4
dffeas \LFSR_32_0|sr[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[4] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N20
dffeas \LFSR_32_0|sr[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[5] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N51
cyclonev_lcell_comb \LFSR_32_0|sr[6]~4 (
// Equation(s):
// \LFSR_32_0|sr[6]~4_combout  = !\LFSR_32_0|sr [5]

	.dataa(!\LFSR_32_0|sr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[6]~4 .extended_lut = "off";
defparam \LFSR_32_0|sr[6]~4 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \LFSR_32_0|sr[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N52
dffeas \LFSR_32_0|sr[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[6] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N56
dffeas \LFSR_32_0|sr[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[7] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N51
cyclonev_lcell_comb \LFSR_32_0|sr[8]~5 (
// Equation(s):
// \LFSR_32_0|sr[8]~5_combout  = ( !\LFSR_32_0|sr [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[8]~5 .extended_lut = "off";
defparam \LFSR_32_0|sr[8]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_0|sr[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N52
dffeas \LFSR_32_0|sr[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[8]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[8] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N12
cyclonev_lcell_comb \LFSR_32_0|sr[9]~3 (
// Equation(s):
// \LFSR_32_0|sr[9]~3_combout  = ( !\LFSR_32_0|sr [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[9]~3 .extended_lut = "off";
defparam \LFSR_32_0|sr[9]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_0|sr[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N14
dffeas \LFSR_32_0|sr[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[9]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[9] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N38
dffeas \LFSR_32_0|sr[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[10] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N9
cyclonev_lcell_comb \LFSR_32_0|sr[11]~0 (
// Equation(s):
// \LFSR_32_0|sr[11]~0_combout  = ( !\LFSR_32_0|sr [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[11]~0 .extended_lut = "off";
defparam \LFSR_32_0|sr[11]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_0|sr[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N11
dffeas \LFSR_32_0|sr[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[11]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[11] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N6
cyclonev_lcell_comb \LFSR_32_0|sr[12]~6 (
// Equation(s):
// \LFSR_32_0|sr[12]~6_combout  = ( !\LFSR_32_0|sr [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[12]~6 .extended_lut = "off";
defparam \LFSR_32_0|sr[12]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_0|sr[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N47
dffeas \LFSR_32_0|sr[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr[12]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[12] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N26
dffeas \LFSR_32_0|sr[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[13] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N22
dffeas \LFSR_32_0|sr[14]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[14]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N15
cyclonev_lcell_comb \LFSR_32_0|sr[15]~1 (
// Equation(s):
// \LFSR_32_0|sr[15]~1_combout  = ( !\LFSR_32_0|sr[14]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[15]~1 .extended_lut = "off";
defparam \LFSR_32_0|sr[15]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_0|sr[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N17
dffeas \LFSR_32_0|sr[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[15] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N35
dffeas \LFSR_32_0|sr[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[16] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N32
dffeas \LFSR_32_0|sr[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[17] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y41_N32
dffeas \LFSR_32_0|sr[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[18] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N15
cyclonev_lcell_comb \LFSR_32_0|sr[19]~7 (
// Equation(s):
// \LFSR_32_0|sr[19]~7_combout  = !\LFSR_32_0|sr [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_0|sr [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[19]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[19]~7 .extended_lut = "off";
defparam \LFSR_32_0|sr[19]~7 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_0|sr[19]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N17
dffeas \LFSR_32_0|sr[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[19]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[19] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N24
cyclonev_lcell_comb \LFSR_32_0|sr[20]~8 (
// Equation(s):
// \LFSR_32_0|sr[20]~8_combout  = ( !\LFSR_32_0|sr [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[20]~8 .extended_lut = "off";
defparam \LFSR_32_0|sr[20]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_0|sr[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N25
dffeas \LFSR_32_0|sr[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[20]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[20] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y41_N10
dffeas \LFSR_32_0|sr[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[21] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y41_N2
dffeas \LFSR_32_0|sr[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[22] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N48
cyclonev_lcell_comb \LFSR_32_0|sr[23]~10 (
// Equation(s):
// \LFSR_32_0|sr[23]~10_combout  = !\LFSR_32_0|sr [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_0|sr [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[23]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[23]~10 .extended_lut = "off";
defparam \LFSR_32_0|sr[23]~10 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_0|sr[23]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N49
dffeas \LFSR_32_0|sr[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[23]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[23] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y41_N8
dffeas \LFSR_32_0|sr[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[24] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N27
cyclonev_lcell_comb \LFSR_32_0|sr[25]~9 (
// Equation(s):
// \LFSR_32_0|sr[25]~9_combout  = ( !\LFSR_32_0|sr [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_0|sr[25]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_0|sr[25]~9 .extended_lut = "off";
defparam \LFSR_32_0|sr[25]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_0|sr[25]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N28
dffeas \LFSR_32_0|sr[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[25]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[25] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y41_N5
dffeas \LFSR_32_0|sr[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[26] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y41_N20
dffeas \LFSR_32_0|sr[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[29]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[29] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N6
cyclonev_lcell_comb \PG_0|pulse_out~5 (
// Equation(s):
// \PG_0|pulse_out~5_combout  = ( !\LFSR_32_0|sr [23] & ( !\LFSR_32_0|sr [24] & ( (!\LFSR_32_0|sr [29] & (!\LFSR_32_0|sr [27] & (\LFSR_32_0|sr [30] & \LFSR_32_0|sr [28]))) ) ) )

	.dataa(!\LFSR_32_0|sr [29]),
	.datab(!\LFSR_32_0|sr [27]),
	.datac(!\LFSR_32_0|sr [30]),
	.datad(!\LFSR_32_0|sr [28]),
	.datae(!\LFSR_32_0|sr [23]),
	.dataf(!\LFSR_32_0|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_0|pulse_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_0|pulse_out~5 .extended_lut = "off";
defparam \PG_0|pulse_out~5 .lut_mask = 64'h0008000000000000;
defparam \PG_0|pulse_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N0
cyclonev_lcell_comb \PG_0|pulse_out~1 (
// Equation(s):
// \PG_0|pulse_out~1_combout  = ( \LFSR_32_0|sr [21] & ( \LFSR_32_0|sr [25] & ( (!\LFSR_32_0|sr [26]) # (((!\LFSR_32_0|sr [22]) # (!\PG_0|pulse_out~5_combout )) # (\LFSR_32_0|sr [31])) ) ) ) # ( !\LFSR_32_0|sr [21] & ( \LFSR_32_0|sr [25] ) ) # ( 
// \LFSR_32_0|sr [21] & ( !\LFSR_32_0|sr [25] ) ) # ( !\LFSR_32_0|sr [21] & ( !\LFSR_32_0|sr [25] ) )

	.dataa(!\LFSR_32_0|sr [26]),
	.datab(!\LFSR_32_0|sr [31]),
	.datac(!\LFSR_32_0|sr [22]),
	.datad(!\PG_0|pulse_out~5_combout ),
	.datae(!\LFSR_32_0|sr [21]),
	.dataf(!\LFSR_32_0|sr [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_0|pulse_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_0|pulse_out~1 .extended_lut = "off";
defparam \PG_0|pulse_out~1 .lut_mask = 64'hFFFFFFFFFFFFFFFB;
defparam \PG_0|pulse_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N28
dffeas \LFSR_32_0|sr[3]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_0|sr[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N36
cyclonev_lcell_comb \PG_0|pulse_out~2 (
// Equation(s):
// \PG_0|pulse_out~2_combout  = ( \LFSR_32_0|sr [2] & ( \LFSR_32_0|sr [0] & ( !\LFSR_32_0|sr [5] ) ) ) # ( !\LFSR_32_0|sr [2] & ( \LFSR_32_0|sr [0] & ( (!\LFSR_32_0|sr [5] & ((!\LFSR_32_0|sr [4]) # (!\LFSR_32_0|sr[3]~DUPLICATE_q ))) ) ) ) # ( \LFSR_32_0|sr 
// [2] & ( !\LFSR_32_0|sr [0] & ( (!\LFSR_32_0|sr [5] & ((!\LFSR_32_0|sr [4]) # ((!\LFSR_32_0|sr[3]~DUPLICATE_q ) # (\LFSR_32_0|sr [1])))) ) ) ) # ( !\LFSR_32_0|sr [2] & ( !\LFSR_32_0|sr [0] & ( (!\LFSR_32_0|sr [5] & ((!\LFSR_32_0|sr [4]) # 
// (!\LFSR_32_0|sr[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\LFSR_32_0|sr [4]),
	.datab(!\LFSR_32_0|sr[3]~DUPLICATE_q ),
	.datac(!\LFSR_32_0|sr [5]),
	.datad(!\LFSR_32_0|sr [1]),
	.datae(!\LFSR_32_0|sr [2]),
	.dataf(!\LFSR_32_0|sr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_0|pulse_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_0|pulse_out~2 .extended_lut = "off";
defparam \PG_0|pulse_out~2 .lut_mask = 64'hE0E0E0F0E0E0F0F0;
defparam \PG_0|pulse_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N18
cyclonev_lcell_comb \PG_0|pulse_out~3 (
// Equation(s):
// \PG_0|pulse_out~3_combout  = ( \LFSR_32_0|sr [8] & ( \LFSR_32_0|sr [6] & ( (\LFSR_32_0|sr [11] & ((!\LFSR_32_0|sr [10]) # (!\LFSR_32_0|sr [9]))) ) ) ) # ( !\LFSR_32_0|sr [8] & ( \LFSR_32_0|sr [6] & ( (\LFSR_32_0|sr [11] & !\LFSR_32_0|sr [10]) ) ) ) # ( 
// \LFSR_32_0|sr [8] & ( !\LFSR_32_0|sr [6] & ( (\LFSR_32_0|sr [11] & ((!\LFSR_32_0|sr [10]) # (!\LFSR_32_0|sr [9]))) ) ) ) # ( !\LFSR_32_0|sr [8] & ( !\LFSR_32_0|sr [6] & ( (\LFSR_32_0|sr [11] & ((!\LFSR_32_0|sr [10]) # ((!\LFSR_32_0|sr [7] & !\LFSR_32_0|sr 
// [9])))) ) ) )

	.dataa(!\LFSR_32_0|sr [7]),
	.datab(!\LFSR_32_0|sr [11]),
	.datac(!\LFSR_32_0|sr [10]),
	.datad(!\LFSR_32_0|sr [9]),
	.datae(!\LFSR_32_0|sr [8]),
	.dataf(!\LFSR_32_0|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_0|pulse_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_0|pulse_out~3 .extended_lut = "off";
defparam \PG_0|pulse_out~3 .lut_mask = 64'h3230333030303330;
defparam \PG_0|pulse_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N33
cyclonev_lcell_comb \PG_0|LessThan0~0 (
// Equation(s):
// \PG_0|LessThan0~0_combout  = ( \LFSR_32_0|sr[14]~DUPLICATE_q  & ( (\LFSR_32_0|sr [12] & \LFSR_32_0|sr [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_0|sr [12]),
	.datad(!\LFSR_32_0|sr [13]),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_0|LessThan0~0 .extended_lut = "off";
defparam \PG_0|LessThan0~0 .lut_mask = 64'h00000000000F000F;
defparam \PG_0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N30
cyclonev_lcell_comb \PG_0|pulse_out~4 (
// Equation(s):
// \PG_0|pulse_out~4_combout  = ( \LFSR_32_0|sr [15] & ( \LFSR_32_0|sr [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_0|sr [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_0|pulse_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_0|pulse_out~4 .extended_lut = "off";
defparam \PG_0|pulse_out~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \PG_0|pulse_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N0
cyclonev_lcell_comb \PG_0|pulse_out~0 (
// Equation(s):
// \PG_0|pulse_out~0_combout  = ( \PG_0|LessThan0~0_combout  & ( \PG_0|pulse_out~4_combout  & ( (\PG_0|pulse_out~3_combout  & ((!\LFSR_32_0|sr [10]) # ((!\PG_0|pulse_out~2_combout ) # (\LFSR_32_0|sr [8])))) ) ) ) # ( !\PG_0|LessThan0~0_combout  & ( 
// \PG_0|pulse_out~4_combout  ) )

	.dataa(!\LFSR_32_0|sr [10]),
	.datab(!\PG_0|pulse_out~2_combout ),
	.datac(!\LFSR_32_0|sr [8]),
	.datad(!\PG_0|pulse_out~3_combout ),
	.datae(!\PG_0|LessThan0~0_combout ),
	.dataf(!\PG_0|pulse_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_0|pulse_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_0|pulse_out~0 .extended_lut = "off";
defparam \PG_0|pulse_out~0 .lut_mask = 64'h00000000FFFF00EF;
defparam \PG_0|pulse_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N23
dffeas \LFSR_32_0|sr[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_0|sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_0|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_0|sr[14] .is_wysiwyg = "true";
defparam \LFSR_32_0|sr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N24
cyclonev_lcell_comb \PG_0|LessThan1~0 (
// Equation(s):
// \PG_0|LessThan1~0_combout  = ( !\LFSR_32_0|sr [13] & ( (\LFSR_32_0|sr [17] & (!\LFSR_32_0|sr [14] & !\LFSR_32_0|sr [12])) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_0|sr [17]),
	.datac(!\LFSR_32_0|sr [14]),
	.datad(!\LFSR_32_0|sr [12]),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_0|LessThan1~0 .extended_lut = "off";
defparam \PG_0|LessThan1~0 .lut_mask = 64'h3000300000000000;
defparam \PG_0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N42
cyclonev_lcell_comb \PG_0|LessThan1~2 (
// Equation(s):
// \PG_0|LessThan1~2_combout  = ( \LFSR_32_0|sr [2] & ( \LFSR_32_0|sr [6] & ( (!\LFSR_32_0|sr [5]) # ((!\LFSR_32_0|sr [4] & !\LFSR_32_0|sr[3]~DUPLICATE_q )) ) ) ) # ( !\LFSR_32_0|sr [2] & ( \LFSR_32_0|sr [6] & ( (!\LFSR_32_0|sr [5]) # ((!\LFSR_32_0|sr [4] & 
// (\LFSR_32_0|sr [1] & !\LFSR_32_0|sr[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\LFSR_32_0|sr [4]),
	.datab(!\LFSR_32_0|sr [1]),
	.datac(!\LFSR_32_0|sr [5]),
	.datad(!\LFSR_32_0|sr[3]~DUPLICATE_q ),
	.datae(!\LFSR_32_0|sr [2]),
	.dataf(!\LFSR_32_0|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_0|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_0|LessThan1~2 .extended_lut = "off";
defparam \PG_0|LessThan1~2 .lut_mask = 64'h00000000F2F0FAF0;
defparam \PG_0|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N12
cyclonev_lcell_comb \PG_0|LessThan1~3 (
// Equation(s):
// \PG_0|LessThan1~3_combout  = ( \LFSR_32_0|sr [9] & ( (!\LFSR_32_0|sr [11] & (\LFSR_32_0|sr [10] & !\LFSR_32_0|sr [8])) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_0|sr [11]),
	.datac(!\LFSR_32_0|sr [10]),
	.datad(!\LFSR_32_0|sr [8]),
	.datae(gnd),
	.dataf(!\LFSR_32_0|sr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_0|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_0|LessThan1~3 .extended_lut = "off";
defparam \PG_0|LessThan1~3 .lut_mask = 64'h000000000C000C00;
defparam \PG_0|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N54
cyclonev_lcell_comb \PG_0|LessThan1~1 (
// Equation(s):
// \PG_0|LessThan1~1_combout  = ( !\LFSR_32_0|sr [7] & ( \PG_0|LessThan1~3_combout  & ( (\LFSR_32_0|sr [16] & (\LFSR_32_0|sr [15] & (\PG_0|LessThan1~0_combout  & !\PG_0|LessThan1~2_combout ))) ) ) ) # ( \LFSR_32_0|sr [7] & ( !\PG_0|LessThan1~3_combout  & ( 
// (\LFSR_32_0|sr [16] & (\LFSR_32_0|sr [15] & \PG_0|LessThan1~0_combout )) ) ) ) # ( !\LFSR_32_0|sr [7] & ( !\PG_0|LessThan1~3_combout  & ( (\LFSR_32_0|sr [16] & (\LFSR_32_0|sr [15] & \PG_0|LessThan1~0_combout )) ) ) )

	.dataa(!\LFSR_32_0|sr [16]),
	.datab(!\LFSR_32_0|sr [15]),
	.datac(!\PG_0|LessThan1~0_combout ),
	.datad(!\PG_0|LessThan1~2_combout ),
	.datae(!\LFSR_32_0|sr [7]),
	.dataf(!\PG_0|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_0|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_0|LessThan1~1 .extended_lut = "off";
defparam \PG_0|LessThan1~1 .lut_mask = 64'h0101010101000000;
defparam \PG_0|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N30
cyclonev_lcell_comb \PG_0|pulse_out~6 (
// Equation(s):
// \PG_0|pulse_out~6_combout  = ( !\LFSR_32_0|sr [20] & ( (((!\PG_0|LessThan1~1_combout  & (\LFSR_32_0|sr [19] & !\LFSR_32_0|sr [18])))) # (\PG_0|pulse_out~1_combout ) ) ) # ( \LFSR_32_0|sr [20] & ( ((!\LFSR_32_0|sr [19] & (\LFSR_32_0|sr [18] & 
// ((\LFSR_32_0|sr [17]) # (\PG_0|pulse_out~0_combout ))))) # (\PG_0|pulse_out~1_combout ) ) )

	.dataa(!\PG_0|pulse_out~1_combout ),
	.datab(!\PG_0|pulse_out~0_combout ),
	.datac(!\LFSR_32_0|sr [17]),
	.datad(!\LFSR_32_0|sr [19]),
	.datae(!\LFSR_32_0|sr [20]),
	.dataf(!\LFSR_32_0|sr [18]),
	.datag(!\PG_0|LessThan1~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_0|pulse_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_0|pulse_out~6 .extended_lut = "on";
defparam \PG_0|pulse_out~6 .lut_mask = 64'h55F5555555557F55;
defparam \PG_0|pulse_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N39
cyclonev_lcell_comb \PG_0|pulse_out~10 (
// Equation(s):
// \PG_0|pulse_out~10_combout  = ( !\PG_0|pulse_out~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_0|pulse_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_0|pulse_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_0|pulse_out~10 .extended_lut = "off";
defparam \PG_0|pulse_out~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PG_0|pulse_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N41
dffeas \PG_0|pulse_out (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\PG_0|pulse_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PG_0|pulse_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PG_0|pulse_out .is_wysiwyg = "true";
defparam \PG_0|pulse_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N36
cyclonev_lcell_comb \pulse_cnt_0[6]~1 (
// Equation(s):
// \pulse_cnt_0[6]~1_combout  = ( \PG_0|pulse_out~q  & ( (\fsm~DUPLICATE_q  & ((!\Equal0~6_combout ) # (\DB_0|y_reg~q ))) ) ) # ( !\PG_0|pulse_out~q  & ( (\fsm~DUPLICATE_q  & \DB_0|y_reg~q ) ) )

	.dataa(!\fsm~DUPLICATE_q ),
	.datab(!\Equal0~6_combout ),
	.datac(!\DB_0|y_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_0|pulse_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pulse_cnt_0[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pulse_cnt_0[6]~1 .extended_lut = "off";
defparam \pulse_cnt_0[6]~1 .lut_mask = 64'h0505050545454545;
defparam \pulse_cnt_0[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N2
dffeas \pulse_cnt_0[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[0] .is_wysiwyg = "true";
defparam \pulse_cnt_0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N3
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( pulse_cnt_0[1] ) + ( GND ) + ( \Add0~118  ))
// \Add0~114  = CARRY(( pulse_cnt_0[1] ) + ( GND ) + ( \Add0~118  ))

	.dataa(!pulse_cnt_0[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N5
dffeas \pulse_cnt_0[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[1] .is_wysiwyg = "true";
defparam \pulse_cnt_0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N6
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( pulse_cnt_0[2] ) + ( GND ) + ( \Add0~114  ))
// \Add0~110  = CARRY(( pulse_cnt_0[2] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(!pulse_cnt_0[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N8
dffeas \pulse_cnt_0[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[2] .is_wysiwyg = "true";
defparam \pulse_cnt_0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N9
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( pulse_cnt_0[3] ) + ( GND ) + ( \Add0~110  ))
// \Add0~106  = CARRY(( pulse_cnt_0[3] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N11
dffeas \pulse_cnt_0[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[3] .is_wysiwyg = "true";
defparam \pulse_cnt_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N12
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( pulse_cnt_0[4] ) + ( GND ) + ( \Add0~106  ))
// \Add0~102  = CARRY(( pulse_cnt_0[4] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(!pulse_cnt_0[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N14
dffeas \pulse_cnt_0[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[4] .is_wysiwyg = "true";
defparam \pulse_cnt_0[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N15
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( pulse_cnt_0[5] ) + ( GND ) + ( \Add0~102  ))
// \Add0~86  = CARRY(( pulse_cnt_0[5] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N17
dffeas \pulse_cnt_0[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[5] .is_wysiwyg = "true";
defparam \pulse_cnt_0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N18
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( pulse_cnt_0[6] ) + ( GND ) + ( \Add0~86  ))
// \Add0~82  = CARRY(( pulse_cnt_0[6] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N20
dffeas \pulse_cnt_0[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[6] .is_wysiwyg = "true";
defparam \pulse_cnt_0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N21
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( pulse_cnt_0[7] ) + ( GND ) + ( \Add0~82  ))
// \Add0~94  = CARRY(( pulse_cnt_0[7] ) + ( GND ) + ( \Add0~82  ))

	.dataa(!pulse_cnt_0[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N23
dffeas \pulse_cnt_0[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[7] .is_wysiwyg = "true";
defparam \pulse_cnt_0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N24
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( pulse_cnt_0[8] ) + ( GND ) + ( \Add0~94  ))
// \Add0~90  = CARRY(( pulse_cnt_0[8] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N26
dffeas \pulse_cnt_0[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[8] .is_wysiwyg = "true";
defparam \pulse_cnt_0[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N27
cyclonev_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_sumout  = SUM(( pulse_cnt_0[9] ) + ( GND ) + ( \Add0~90  ))
// \Add0~122  = CARRY(( pulse_cnt_0[9] ) + ( GND ) + ( \Add0~90  ))

	.dataa(!pulse_cnt_0[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~121_sumout ),
	.cout(\Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Add0~121 .extended_lut = "off";
defparam \Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N29
dffeas \pulse_cnt_0[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[9] .is_wysiwyg = "true";
defparam \pulse_cnt_0[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N30
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( pulse_cnt_0[10] ) + ( GND ) + ( \Add0~122  ))
// \Add0~98  = CARRY(( pulse_cnt_0[10] ) + ( GND ) + ( \Add0~122  ))

	.dataa(gnd),
	.datab(!pulse_cnt_0[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N32
dffeas \pulse_cnt_0[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[10] .is_wysiwyg = "true";
defparam \pulse_cnt_0[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N33
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( pulse_cnt_0[11] ) + ( GND ) + ( \Add0~98  ))
// \Add0~74  = CARRY(( pulse_cnt_0[11] ) + ( GND ) + ( \Add0~98  ))

	.dataa(!pulse_cnt_0[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N35
dffeas \pulse_cnt_0[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[11] .is_wysiwyg = "true";
defparam \pulse_cnt_0[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N36
cyclonev_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~125_sumout  = SUM(( pulse_cnt_0[12] ) + ( GND ) + ( \Add0~74  ))
// \Add0~126  = CARRY(( pulse_cnt_0[12] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~125_sumout ),
	.cout(\Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \Add0~125 .extended_lut = "off";
defparam \Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N38
dffeas \pulse_cnt_0[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[12] .is_wysiwyg = "true";
defparam \pulse_cnt_0[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N39
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( pulse_cnt_0[13] ) + ( GND ) + ( \Add0~126  ))
// \Add0~30  = CARRY(( pulse_cnt_0[13] ) + ( GND ) + ( \Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N41
dffeas \pulse_cnt_0[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[13] .is_wysiwyg = "true";
defparam \pulse_cnt_0[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N42
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( pulse_cnt_0[14] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( pulse_cnt_0[14] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!pulse_cnt_0[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N44
dffeas \pulse_cnt_0[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[14] .is_wysiwyg = "true";
defparam \pulse_cnt_0[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( pulse_cnt_0[15] ) + ( GND ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( pulse_cnt_0[15] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N47
dffeas \pulse_cnt_0[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[15] .is_wysiwyg = "true";
defparam \pulse_cnt_0[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N48
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( pulse_cnt_0[16] ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( pulse_cnt_0[16] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N50
dffeas \pulse_cnt_0[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[16] .is_wysiwyg = "true";
defparam \pulse_cnt_0[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N51
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( pulse_cnt_0[17] ) + ( GND ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( pulse_cnt_0[17] ) + ( GND ) + ( \Add0~18  ))

	.dataa(!pulse_cnt_0[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N53
dffeas \pulse_cnt_0[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[17] .is_wysiwyg = "true";
defparam \pulse_cnt_0[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N54
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( pulse_cnt_0[18] ) + ( GND ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( pulse_cnt_0[18] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N56
dffeas \pulse_cnt_0[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[18] .is_wysiwyg = "true";
defparam \pulse_cnt_0[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N57
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( pulse_cnt_0[19] ) + ( GND ) + ( \Add0~10  ))
// \Add0~54  = CARRY(( pulse_cnt_0[19] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N59
dffeas \pulse_cnt_0[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[19] .is_wysiwyg = "true";
defparam \pulse_cnt_0[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N0
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( pulse_cnt_0[20] ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( pulse_cnt_0[20] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N2
dffeas \pulse_cnt_0[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[20] .is_wysiwyg = "true";
defparam \pulse_cnt_0[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( pulse_cnt_0[21] ) + ( GND ) + ( \Add0~50  ))
// \Add0~6  = CARRY(( pulse_cnt_0[21] ) + ( GND ) + ( \Add0~50  ))

	.dataa(!pulse_cnt_0[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N5
dffeas \pulse_cnt_0[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[21] .is_wysiwyg = "true";
defparam \pulse_cnt_0[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N6
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( pulse_cnt_0[22] ) + ( GND ) + ( \Add0~6  ))
// \Add0~46  = CARRY(( pulse_cnt_0[22] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!pulse_cnt_0[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N8
dffeas \pulse_cnt_0[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[22] .is_wysiwyg = "true";
defparam \pulse_cnt_0[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N9
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( pulse_cnt_0[23] ) + ( GND ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( pulse_cnt_0[23] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N11
dffeas \pulse_cnt_0[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[23] .is_wysiwyg = "true";
defparam \pulse_cnt_0[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N12
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( pulse_cnt_0[24] ) + ( GND ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( pulse_cnt_0[24] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(!pulse_cnt_0[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N14
dffeas \pulse_cnt_0[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[24] .is_wysiwyg = "true";
defparam \pulse_cnt_0[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N15
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( pulse_cnt_0[25] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( pulse_cnt_0[25] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N17
dffeas \pulse_cnt_0[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[25] .is_wysiwyg = "true";
defparam \pulse_cnt_0[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N18
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( pulse_cnt_0[26] ) + ( GND ) + ( \Add0~34  ))
// \Add0~78  = CARRY(( pulse_cnt_0[26] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N20
dffeas \pulse_cnt_0[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[26] .is_wysiwyg = "true";
defparam \pulse_cnt_0[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N21
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( pulse_cnt_0[27] ) + ( GND ) + ( \Add0~78  ))
// \Add0~70  = CARRY(( pulse_cnt_0[27] ) + ( GND ) + ( \Add0~78  ))

	.dataa(!pulse_cnt_0[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N23
dffeas \pulse_cnt_0[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[27] .is_wysiwyg = "true";
defparam \pulse_cnt_0[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N24
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( pulse_cnt_0[28] ) + ( GND ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( pulse_cnt_0[28] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_0[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N26
dffeas \pulse_cnt_0[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[28] .is_wysiwyg = "true";
defparam \pulse_cnt_0[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N27
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( pulse_cnt_0[29] ) + ( GND ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( pulse_cnt_0[29] ) + ( GND ) + ( \Add0~66  ))

	.dataa(!pulse_cnt_0[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N29
dffeas \pulse_cnt_0[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[29] .is_wysiwyg = "true";
defparam \pulse_cnt_0[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N30
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( pulse_cnt_0[30] ) + ( GND ) + ( \Add0~62  ))
// \Add0~58  = CARRY(( pulse_cnt_0[30] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(!pulse_cnt_0[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N32
dffeas \pulse_cnt_0[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[30] .is_wysiwyg = "true";
defparam \pulse_cnt_0[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N33
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( pulse_cnt_0[31] ) + ( GND ) + ( \Add0~58  ))

	.dataa(!pulse_cnt_0[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N35
dffeas \pulse_cnt_0[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_0[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_0[31] .is_wysiwyg = "true";
defparam \pulse_cnt_0[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N36
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( pulse_cnt_0[21] & ( pulse_cnt_0[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pulse_cnt_0[21]),
	.dataf(!pulse_cnt_0[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h000000000000FFFF;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N6
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( pulse_cnt_0[5] & ( pulse_cnt_0[6] & ( (pulse_cnt_0[7] & (pulse_cnt_0[4] & (pulse_cnt_0[10] & pulse_cnt_0[8]))) ) ) )

	.dataa(!pulse_cnt_0[7]),
	.datab(!pulse_cnt_0[4]),
	.datac(!pulse_cnt_0[10]),
	.datad(!pulse_cnt_0[8]),
	.datae(!pulse_cnt_0[5]),
	.dataf(!pulse_cnt_0[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h0000000000000001;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N42
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( pulse_cnt_0[20] & ( pulse_cnt_0[19] & ( (pulse_cnt_0[25] & (pulse_cnt_0[24] & (pulse_cnt_0[22] & pulse_cnt_0[23]))) ) ) )

	.dataa(!pulse_cnt_0[25]),
	.datab(!pulse_cnt_0[24]),
	.datac(!pulse_cnt_0[22]),
	.datad(!pulse_cnt_0[23]),
	.datae(!pulse_cnt_0[20]),
	.dataf(!pulse_cnt_0[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N30
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( pulse_cnt_0[16] & ( pulse_cnt_0[13] & ( (pulse_cnt_0[17] & (pulse_cnt_0[14] & (pulse_cnt_0[15] & pulse_cnt_0[18]))) ) ) )

	.dataa(!pulse_cnt_0[17]),
	.datab(!pulse_cnt_0[14]),
	.datac(!pulse_cnt_0[15]),
	.datad(!pulse_cnt_0[18]),
	.datae(!pulse_cnt_0[16]),
	.dataf(!pulse_cnt_0[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N48
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( pulse_cnt_0[28] & ( pulse_cnt_0[26] & ( (pulse_cnt_0[29] & (pulse_cnt_0[30] & (pulse_cnt_0[27] & pulse_cnt_0[11]))) ) ) )

	.dataa(!pulse_cnt_0[29]),
	.datab(!pulse_cnt_0[30]),
	.datac(!pulse_cnt_0[27]),
	.datad(!pulse_cnt_0[11]),
	.datae(!pulse_cnt_0[28]),
	.dataf(!pulse_cnt_0[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h0000000000000001;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N15
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( pulse_cnt_0[1] & ( pulse_cnt_0[9] & ( (pulse_cnt_0[2] & (pulse_cnt_0[3] & (pulse_cnt_0[12] & pulse_cnt_0[0]))) ) ) )

	.dataa(!pulse_cnt_0[2]),
	.datab(!pulse_cnt_0[3]),
	.datac(!pulse_cnt_0[12]),
	.datad(!pulse_cnt_0[0]),
	.datae(!pulse_cnt_0[1]),
	.dataf(!pulse_cnt_0[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h0000000000000001;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N48
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( \Equal0~3_combout  & ( \Equal0~5_combout  & ( (\Equal0~0_combout  & (\Equal0~4_combout  & (\Equal0~2_combout  & \Equal0~1_combout ))) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\Equal0~4_combout ),
	.datac(!\Equal0~2_combout ),
	.datad(!\Equal0~1_combout ),
	.datae(!\Equal0~3_combout ),
	.dataf(!\Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y39_N5
dffeas \LFSR_32_1|sr[5]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[5]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N32
dffeas \LFSR_32_1|sr[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[19] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N42
cyclonev_lcell_comb \LFSR_32_1|sr[20]~5 (
// Equation(s):
// \LFSR_32_1|sr[20]~5_combout  = ( !\LFSR_32_1|sr [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_1|sr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_1|sr[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_1|sr[20]~5 .extended_lut = "off";
defparam \LFSR_32_1|sr[20]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_1|sr[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N43
dffeas \LFSR_32_1|sr[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|sr[20]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[20] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N13
dffeas \LFSR_32_1|sr[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[21] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N11
dffeas \LFSR_32_1|sr[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[22] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y39_N49
dffeas \LFSR_32_1|sr[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[23] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N54
cyclonev_lcell_comb \LFSR_32_1|sr[24]~8 (
// Equation(s):
// \LFSR_32_1|sr[24]~8_combout  = ( !\LFSR_32_1|sr [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_1|sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_1|sr[24]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_1|sr[24]~8 .extended_lut = "off";
defparam \LFSR_32_1|sr[24]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_1|sr[24]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N55
dffeas \LFSR_32_1|sr[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|sr[24]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[24] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N51
cyclonev_lcell_comb \LFSR_32_1|sr[25]~6 (
// Equation(s):
// \LFSR_32_1|sr[25]~6_combout  = ( !\LFSR_32_1|sr [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LFSR_32_1|sr [24]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_1|sr[25]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_1|sr[25]~6 .extended_lut = "off";
defparam \LFSR_32_1|sr[25]~6 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \LFSR_32_1|sr[25]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N53
dffeas \LFSR_32_1|sr[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|sr[25]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[25] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N57
cyclonev_lcell_comb \LFSR_32_1|sr[26]~7 (
// Equation(s):
// \LFSR_32_1|sr[26]~7_combout  = ( !\LFSR_32_1|sr [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_1|sr [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_1|sr[26]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_1|sr[26]~7 .extended_lut = "off";
defparam \LFSR_32_1|sr[26]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_1|sr[26]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N58
dffeas \LFSR_32_1|sr[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|sr[26]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[26] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y39_N49
dffeas \LFSR_32_1|sr[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[27] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N54
cyclonev_lcell_comb \LFSR_32_1|sr[28]~9 (
// Equation(s):
// \LFSR_32_1|sr[28]~9_combout  = !\LFSR_32_1|sr [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LFSR_32_1|sr [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_1|sr[28]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_1|sr[28]~9 .extended_lut = "off";
defparam \LFSR_32_1|sr[28]~9 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \LFSR_32_1|sr[28]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N55
dffeas \LFSR_32_1|sr[28]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|sr[28]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[28]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N57
cyclonev_lcell_comb \LFSR_32_1|sr[29]~10 (
// Equation(s):
// \LFSR_32_1|sr[29]~10_combout  = ( !\LFSR_32_1|sr[28]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_1|sr[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_1|sr[29]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_1|sr[29]~10 .extended_lut = "off";
defparam \LFSR_32_1|sr[29]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_1|sr[29]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N59
dffeas \LFSR_32_1|sr[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|sr[29]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[29] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N45
cyclonev_lcell_comb \LFSR_32_1|sr[30]~11 (
// Equation(s):
// \LFSR_32_1|sr[30]~11_combout  = ( !\LFSR_32_1|sr [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_1|sr [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_1|sr[30]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_1|sr[30]~11 .extended_lut = "off";
defparam \LFSR_32_1|sr[30]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_1|sr[30]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N47
dffeas \LFSR_32_1|sr[30]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|sr[30]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[30]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y39_N52
dffeas \LFSR_32_1|sr[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr[30]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[31] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N40
dffeas \LFSR_32_1|sr[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[6] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N39
cyclonev_lcell_comb \LFSR_32_1|y (
// Equation(s):
// \LFSR_32_1|y~combout  = ( \LFSR_32_1|sr [6] & ( !\LFSR_32_1|sr[5]~DUPLICATE_q  $ (!\LFSR_32_1|sr [1] $ (\LFSR_32_1|sr [31])) ) ) # ( !\LFSR_32_1|sr [6] & ( !\LFSR_32_1|sr[5]~DUPLICATE_q  $ (!\LFSR_32_1|sr [1] $ (!\LFSR_32_1|sr [31])) ) )

	.dataa(!\LFSR_32_1|sr[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\LFSR_32_1|sr [1]),
	.datad(!\LFSR_32_1|sr [31]),
	.datae(gnd),
	.dataf(!\LFSR_32_1|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_1|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_1|y .extended_lut = "off";
defparam \LFSR_32_1|y .lut_mask = 64'hA55AA55A5AA55AA5;
defparam \LFSR_32_1|y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N41
dffeas \LFSR_32_1|sr[0]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|y~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y39_N18
cyclonev_lcell_comb \LFSR_32_1|sr[1]~2 (
// Equation(s):
// \LFSR_32_1|sr[1]~2_combout  = ( !\LFSR_32_1|sr[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_1|sr[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_1|sr[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_1|sr[1]~2 .extended_lut = "off";
defparam \LFSR_32_1|sr[1]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_1|sr[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y39_N20
dffeas \LFSR_32_1|sr[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|sr[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[1] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N52
dffeas \LFSR_32_1|sr[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[2] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N38
dffeas \LFSR_32_1|sr[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[3] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N16
dffeas \LFSR_32_1|sr[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[4] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N4
dffeas \LFSR_32_1|sr[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[5] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N41
dffeas \LFSR_32_1|sr[6]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[6]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N56
dffeas \LFSR_32_1|sr[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[7] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N2
dffeas \LFSR_32_1|sr[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[8] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N58
dffeas \LFSR_32_1|sr[9]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[9]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N26
dffeas \LFSR_32_1|sr[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr[9]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[10] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y39_N45
cyclonev_lcell_comb \LFSR_32_1|sr[11]~0 (
// Equation(s):
// \LFSR_32_1|sr[11]~0_combout  = ( !\LFSR_32_1|sr [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_1|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_1|sr[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_1|sr[11]~0 .extended_lut = "off";
defparam \LFSR_32_1|sr[11]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_1|sr[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y39_N29
dffeas \LFSR_32_1|sr[11]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr[11]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[11]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N23
dffeas \LFSR_32_1|sr[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr[11]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[12] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N44
dffeas \LFSR_32_1|sr[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[13] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N36
cyclonev_lcell_comb \LFSR_32_1|sr[14]~4 (
// Equation(s):
// \LFSR_32_1|sr[14]~4_combout  = ( !\LFSR_32_1|sr [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_1|sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_1|sr[14]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_1|sr[14]~4 .extended_lut = "off";
defparam \LFSR_32_1|sr[14]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_1|sr[14]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N38
dffeas \LFSR_32_1|sr[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|sr[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[14] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y38_N56
dffeas \LFSR_32_1|sr[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[15] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N33
cyclonev_lcell_comb \LFSR_32_1|sr[16]~1 (
// Equation(s):
// \LFSR_32_1|sr[16]~1_combout  = ( !\LFSR_32_1|sr [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_1|sr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_1|sr[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_1|sr[16]~1 .extended_lut = "off";
defparam \LFSR_32_1|sr[16]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_1|sr[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N34
dffeas \LFSR_32_1|sr[16]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|sr[16]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[16]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N50
dffeas \LFSR_32_1|sr[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr[16]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[17] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N34
dffeas \LFSR_32_1|sr[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[18] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N17
dffeas \LFSR_32_1|sr[4]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y39_N48
cyclonev_lcell_comb \PG_1|LessThan1~2 (
// Equation(s):
// \PG_1|LessThan1~2_combout  = ( \LFSR_32_1|sr [2] & ( \LFSR_32_1|sr [1] & ( (\LFSR_32_1|sr[6]~DUPLICATE_q  & (((\LFSR_32_1|sr [3] & \LFSR_32_1|sr[4]~DUPLICATE_q )) # (\LFSR_32_1|sr[5]~DUPLICATE_q ))) ) ) ) # ( !\LFSR_32_1|sr [2] & ( \LFSR_32_1|sr [1] & ( 
// (\LFSR_32_1|sr[6]~DUPLICATE_q  & (((\LFSR_32_1|sr [3] & \LFSR_32_1|sr[4]~DUPLICATE_q )) # (\LFSR_32_1|sr[5]~DUPLICATE_q ))) ) ) ) # ( \LFSR_32_1|sr [2] & ( !\LFSR_32_1|sr [1] & ( (\LFSR_32_1|sr[6]~DUPLICATE_q  & (((\LFSR_32_1|sr [3] & 
// \LFSR_32_1|sr[4]~DUPLICATE_q )) # (\LFSR_32_1|sr[5]~DUPLICATE_q ))) ) ) ) # ( !\LFSR_32_1|sr [2] & ( !\LFSR_32_1|sr [1] & ( (\LFSR_32_1|sr[5]~DUPLICATE_q  & \LFSR_32_1|sr[6]~DUPLICATE_q ) ) ) )

	.dataa(!\LFSR_32_1|sr[5]~DUPLICATE_q ),
	.datab(!\LFSR_32_1|sr[6]~DUPLICATE_q ),
	.datac(!\LFSR_32_1|sr [3]),
	.datad(!\LFSR_32_1|sr[4]~DUPLICATE_q ),
	.datae(!\LFSR_32_1|sr [2]),
	.dataf(!\LFSR_32_1|sr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_1|LessThan1~2 .extended_lut = "off";
defparam \PG_1|LessThan1~2 .lut_mask = 64'h1111111311131113;
defparam \PG_1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y39_N28
dffeas \LFSR_32_1|sr[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr[11]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[11] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y39_N59
dffeas \LFSR_32_1|sr[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_1|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[9] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y39_N9
cyclonev_lcell_comb \PG_1|LessThan1~3 (
// Equation(s):
// \PG_1|LessThan1~3_combout  = ( \LFSR_32_1|sr [10] & ( (\LFSR_32_1|sr [8] & (!\LFSR_32_1|sr [11] & \LFSR_32_1|sr [9])) ) )

	.dataa(!\LFSR_32_1|sr [8]),
	.datab(!\LFSR_32_1|sr [11]),
	.datac(!\LFSR_32_1|sr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_1|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_1|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_1|LessThan1~3 .extended_lut = "off";
defparam \PG_1|LessThan1~3 .lut_mask = 64'h0000000004040404;
defparam \PG_1|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y39_N42
cyclonev_lcell_comb \PG_1|LessThan1~0 (
// Equation(s):
// \PG_1|LessThan1~0_combout  = ( !\LFSR_32_1|sr [14] & ( (\LFSR_32_1|sr [17] & (\LFSR_32_1|sr [13] & \LFSR_32_1|sr [12])) ) )

	.dataa(!\LFSR_32_1|sr [17]),
	.datab(gnd),
	.datac(!\LFSR_32_1|sr [13]),
	.datad(!\LFSR_32_1|sr [12]),
	.datae(gnd),
	.dataf(!\LFSR_32_1|sr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_1|LessThan1~0 .extended_lut = "off";
defparam \PG_1|LessThan1~0 .lut_mask = 64'h0005000500000000;
defparam \PG_1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y39_N54
cyclonev_lcell_comb \PG_1|LessThan1~1 (
// Equation(s):
// \PG_1|LessThan1~1_combout  = ( \LFSR_32_1|sr [7] & ( \PG_1|LessThan1~0_combout  & ( (!\PG_1|LessThan1~3_combout  & (\LFSR_32_1|sr[16]~DUPLICATE_q  & !\LFSR_32_1|sr [15])) ) ) ) # ( !\LFSR_32_1|sr [7] & ( \PG_1|LessThan1~0_combout  & ( 
// (\LFSR_32_1|sr[16]~DUPLICATE_q  & (!\LFSR_32_1|sr [15] & ((!\PG_1|LessThan1~2_combout ) # (!\PG_1|LessThan1~3_combout )))) ) ) )

	.dataa(!\PG_1|LessThan1~2_combout ),
	.datab(!\PG_1|LessThan1~3_combout ),
	.datac(!\LFSR_32_1|sr[16]~DUPLICATE_q ),
	.datad(!\LFSR_32_1|sr [15]),
	.datae(!\LFSR_32_1|sr [7]),
	.dataf(!\PG_1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_1|LessThan1~1 .extended_lut = "off";
defparam \PG_1|LessThan1~1 .lut_mask = 64'h000000000E000C00;
defparam \PG_1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N56
dffeas \LFSR_32_1|sr[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|sr[28]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[28] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y39_N46
dffeas \LFSR_32_1|sr[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|sr[30]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[30] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N48
cyclonev_lcell_comb \PG_1|pulse_out~5 (
// Equation(s):
// \PG_1|pulse_out~5_combout  = ( !\LFSR_32_1|sr [23] & ( !\LFSR_32_1|sr [30] & ( (!\LFSR_32_1|sr [28] & (\LFSR_32_1|sr [29] & (\LFSR_32_1|sr [24] & \LFSR_32_1|sr [27]))) ) ) )

	.dataa(!\LFSR_32_1|sr [28]),
	.datab(!\LFSR_32_1|sr [29]),
	.datac(!\LFSR_32_1|sr [24]),
	.datad(!\LFSR_32_1|sr [27]),
	.datae(!\LFSR_32_1|sr [23]),
	.dataf(!\LFSR_32_1|sr [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_1|pulse_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_1|pulse_out~5 .extended_lut = "off";
defparam \PG_1|pulse_out~5 .lut_mask = 64'h0002000000000000;
defparam \PG_1|pulse_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y39_N12
cyclonev_lcell_comb \PG_1|pulse_out~1 (
// Equation(s):
// \PG_1|pulse_out~1_combout  = ( \LFSR_32_1|sr [21] & ( \PG_1|pulse_out~5_combout  ) ) # ( !\LFSR_32_1|sr [21] & ( \PG_1|pulse_out~5_combout  & ( (!\LFSR_32_1|sr [31]) # ((!\LFSR_32_1|sr [26]) # ((\LFSR_32_1|sr [22]) # (\LFSR_32_1|sr [25]))) ) ) ) # ( 
// \LFSR_32_1|sr [21] & ( !\PG_1|pulse_out~5_combout  ) ) # ( !\LFSR_32_1|sr [21] & ( !\PG_1|pulse_out~5_combout  ) )

	.dataa(!\LFSR_32_1|sr [31]),
	.datab(!\LFSR_32_1|sr [26]),
	.datac(!\LFSR_32_1|sr [25]),
	.datad(!\LFSR_32_1|sr [22]),
	.datae(!\LFSR_32_1|sr [21]),
	.dataf(!\PG_1|pulse_out~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_1|pulse_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_1|pulse_out~1 .extended_lut = "off";
defparam \PG_1|pulse_out~1 .lut_mask = 64'hFFFFFFFFEFFFFFFF;
defparam \PG_1|pulse_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N40
dffeas \LFSR_32_1|sr[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|y~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[0] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y39_N36
cyclonev_lcell_comb \PG_1|pulse_out~2 (
// Equation(s):
// \PG_1|pulse_out~2_combout  = ( \LFSR_32_1|sr [2] & ( \LFSR_32_1|sr [5] & ( (((!\LFSR_32_1|sr [0]) # (\LFSR_32_1|sr [3])) # (\LFSR_32_1|sr[4]~DUPLICATE_q )) # (\LFSR_32_1|sr [1]) ) ) ) # ( !\LFSR_32_1|sr [2] & ( \LFSR_32_1|sr [5] & ( (\LFSR_32_1|sr [3]) # 
// (\LFSR_32_1|sr[4]~DUPLICATE_q ) ) ) )

	.dataa(!\LFSR_32_1|sr [1]),
	.datab(!\LFSR_32_1|sr[4]~DUPLICATE_q ),
	.datac(!\LFSR_32_1|sr [3]),
	.datad(!\LFSR_32_1|sr [0]),
	.datae(!\LFSR_32_1|sr [2]),
	.dataf(!\LFSR_32_1|sr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_1|pulse_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_1|pulse_out~2 .extended_lut = "off";
defparam \PG_1|pulse_out~2 .lut_mask = 64'h000000003F3FFF7F;
defparam \PG_1|pulse_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y39_N0
cyclonev_lcell_comb \PG_1|pulse_out~3 (
// Equation(s):
// \PG_1|pulse_out~3_combout  = ( \LFSR_32_1|sr [7] & ( \LFSR_32_1|sr [11] & ( (!\LFSR_32_1|sr [10]) # ((!\LFSR_32_1|sr [9] & !\LFSR_32_1|sr [8])) ) ) ) # ( !\LFSR_32_1|sr [7] & ( \LFSR_32_1|sr [11] & ( (!\LFSR_32_1|sr [10]) # ((!\LFSR_32_1|sr [9] & 
// ((!\LFSR_32_1|sr [8]) # (!\LFSR_32_1|sr[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\LFSR_32_1|sr [10]),
	.datab(!\LFSR_32_1|sr [9]),
	.datac(!\LFSR_32_1|sr [8]),
	.datad(!\LFSR_32_1|sr[6]~DUPLICATE_q ),
	.datae(!\LFSR_32_1|sr [7]),
	.dataf(!\LFSR_32_1|sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_1|pulse_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_1|pulse_out~3 .extended_lut = "off";
defparam \PG_1|pulse_out~3 .lut_mask = 64'h00000000EEEAEAEA;
defparam \PG_1|pulse_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N35
dffeas \LFSR_32_1|sr[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_1|sr[16]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_1|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_1|sr[16] .is_wysiwyg = "true";
defparam \LFSR_32_1|sr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N54
cyclonev_lcell_comb \PG_1|pulse_out~4 (
// Equation(s):
// \PG_1|pulse_out~4_combout  = ( !\LFSR_32_1|sr [15] & ( \LFSR_32_1|sr [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LFSR_32_1|sr [15]),
	.dataf(!\LFSR_32_1|sr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_1|pulse_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_1|pulse_out~4 .extended_lut = "off";
defparam \PG_1|pulse_out~4 .lut_mask = 64'h00000000FFFF0000;
defparam \PG_1|pulse_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y39_N21
cyclonev_lcell_comb \PG_1|LessThan0~0 (
// Equation(s):
// \PG_1|LessThan0~0_combout  = ( \LFSR_32_1|sr [14] & ( (!\LFSR_32_1|sr [13] & !\LFSR_32_1|sr [12]) ) )

	.dataa(!\LFSR_32_1|sr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LFSR_32_1|sr [12]),
	.datae(gnd),
	.dataf(!\LFSR_32_1|sr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_1|LessThan0~0 .extended_lut = "off";
defparam \PG_1|LessThan0~0 .lut_mask = 64'h00000000AA00AA00;
defparam \PG_1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y39_N24
cyclonev_lcell_comb \PG_1|pulse_out~0 (
// Equation(s):
// \PG_1|pulse_out~0_combout  = ( \LFSR_32_1|sr [10] & ( \PG_1|LessThan0~0_combout  & ( (\PG_1|pulse_out~3_combout  & (\PG_1|pulse_out~4_combout  & ((!\LFSR_32_1|sr [8]) # (!\PG_1|pulse_out~2_combout )))) ) ) ) # ( !\LFSR_32_1|sr [10] & ( 
// \PG_1|LessThan0~0_combout  & ( (\PG_1|pulse_out~3_combout  & \PG_1|pulse_out~4_combout ) ) ) ) # ( \LFSR_32_1|sr [10] & ( !\PG_1|LessThan0~0_combout  & ( \PG_1|pulse_out~4_combout  ) ) ) # ( !\LFSR_32_1|sr [10] & ( !\PG_1|LessThan0~0_combout  & ( 
// \PG_1|pulse_out~4_combout  ) ) )

	.dataa(!\LFSR_32_1|sr [8]),
	.datab(!\PG_1|pulse_out~2_combout ),
	.datac(!\PG_1|pulse_out~3_combout ),
	.datad(!\PG_1|pulse_out~4_combout ),
	.datae(!\LFSR_32_1|sr [10]),
	.dataf(!\PG_1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_1|pulse_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_1|pulse_out~0 .extended_lut = "off";
defparam \PG_1|pulse_out~0 .lut_mask = 64'h00FF00FF000F000E;
defparam \PG_1|pulse_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y39_N30
cyclonev_lcell_comb \PG_1|pulse_out~6 (
// Equation(s):
// \PG_1|pulse_out~6_combout  = ( !\LFSR_32_1|sr [20] & ( ((\LFSR_32_1|sr [18] & (\LFSR_32_1|sr [19] & ((\PG_1|pulse_out~0_combout ) # (\LFSR_32_1|sr [17]))))) # (\PG_1|pulse_out~1_combout ) ) ) # ( \LFSR_32_1|sr [20] & ( ((!\LFSR_32_1|sr [18] & 
// (!\LFSR_32_1|sr [19] & (!\PG_1|LessThan1~1_combout )))) # (\PG_1|pulse_out~1_combout ) ) )

	.dataa(!\LFSR_32_1|sr [18]),
	.datab(!\LFSR_32_1|sr [19]),
	.datac(!\PG_1|LessThan1~1_combout ),
	.datad(!\PG_1|pulse_out~1_combout ),
	.datae(!\LFSR_32_1|sr [20]),
	.dataf(!\PG_1|pulse_out~0_combout ),
	.datag(!\LFSR_32_1|sr [17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_1|pulse_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_1|pulse_out~6 .extended_lut = "on";
defparam \PG_1|pulse_out~6 .lut_mask = 64'h01FF80FF11FF80FF;
defparam \PG_1|pulse_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y39_N6
cyclonev_lcell_comb \PG_1|pulse_out~10 (
// Equation(s):
// \PG_1|pulse_out~10_combout  = ( !\PG_1|pulse_out~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_1|pulse_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_1|pulse_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_1|pulse_out~10 .extended_lut = "off";
defparam \PG_1|pulse_out~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PG_1|pulse_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y39_N7
dffeas \PG_1|pulse_out (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\PG_1|pulse_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PG_1|pulse_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PG_1|pulse_out .is_wysiwyg = "true";
defparam \PG_1|pulse_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N36
cyclonev_lcell_comb \pulse_cnt_1[9]~0 (
// Equation(s):
// \pulse_cnt_1[9]~0_combout  = ( \PG_1|pulse_out~q  & ( (\fsm~q  & ((!\Equal0~6_combout ) # (\DB_0|y_reg~q ))) ) ) # ( !\PG_1|pulse_out~q  & ( (\DB_0|y_reg~q  & \fsm~q ) ) )

	.dataa(gnd),
	.datab(!\Equal0~6_combout ),
	.datac(!\DB_0|y_reg~q ),
	.datad(!\fsm~q ),
	.datae(gnd),
	.dataf(!\PG_1|pulse_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pulse_cnt_1[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pulse_cnt_1[9]~0 .extended_lut = "off";
defparam \pulse_cnt_1[9]~0 .lut_mask = 64'h000F000F00CF00CF;
defparam \pulse_cnt_1[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N2
dffeas \pulse_cnt_1[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[0] .is_wysiwyg = "true";
defparam \pulse_cnt_1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N3
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( pulse_cnt_1[1] ) + ( GND ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( pulse_cnt_1[1] ) + ( GND ) + ( \Add1~42  ))

	.dataa(!pulse_cnt_1[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N5
dffeas \pulse_cnt_1[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[1] .is_wysiwyg = "true";
defparam \pulse_cnt_1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N6
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( pulse_cnt_1[2] ) + ( GND ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( pulse_cnt_1[2] ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!pulse_cnt_1[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N8
dffeas \pulse_cnt_1[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[2] .is_wysiwyg = "true";
defparam \pulse_cnt_1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N9
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( pulse_cnt_1[3] ) + ( GND ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( pulse_cnt_1[3] ) + ( GND ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N11
dffeas \pulse_cnt_1[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[3] .is_wysiwyg = "true";
defparam \pulse_cnt_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N12
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( pulse_cnt_1[4] ) + ( GND ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( pulse_cnt_1[4] ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(!pulse_cnt_1[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N14
dffeas \pulse_cnt_1[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[4] .is_wysiwyg = "true";
defparam \pulse_cnt_1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N15
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( pulse_cnt_1[5] ) + ( GND ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( pulse_cnt_1[5] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N17
dffeas \pulse_cnt_1[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[5] .is_wysiwyg = "true";
defparam \pulse_cnt_1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N18
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( pulse_cnt_1[6] ) + ( GND ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( pulse_cnt_1[6] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N20
dffeas \pulse_cnt_1[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[6] .is_wysiwyg = "true";
defparam \pulse_cnt_1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N21
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( pulse_cnt_1[7] ) + ( GND ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( pulse_cnt_1[7] ) + ( GND ) + ( \Add1~18  ))

	.dataa(!pulse_cnt_1[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N23
dffeas \pulse_cnt_1[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[7] .is_wysiwyg = "true";
defparam \pulse_cnt_1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N24
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( pulse_cnt_1[8] ) + ( GND ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( pulse_cnt_1[8] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N26
dffeas \pulse_cnt_1[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[8] .is_wysiwyg = "true";
defparam \pulse_cnt_1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N27
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( pulse_cnt_1[9] ) + ( GND ) + ( \Add1~10  ))
// \Add1~2  = CARRY(( pulse_cnt_1[9] ) + ( GND ) + ( \Add1~10  ))

	.dataa(!pulse_cnt_1[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N29
dffeas \pulse_cnt_1[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[9] .is_wysiwyg = "true";
defparam \pulse_cnt_1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N30
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( pulse_cnt_1[10] ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( pulse_cnt_1[10] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(!pulse_cnt_1[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N32
dffeas \pulse_cnt_1[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[10] .is_wysiwyg = "true";
defparam \pulse_cnt_1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N33
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( pulse_cnt_1[11] ) + ( GND ) + ( \Add1~6  ))
// \Add1~46  = CARRY(( pulse_cnt_1[11] ) + ( GND ) + ( \Add1~6  ))

	.dataa(!pulse_cnt_1[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N35
dffeas \pulse_cnt_1[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[11] .is_wysiwyg = "true";
defparam \pulse_cnt_1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N36
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( pulse_cnt_1[12] ) + ( GND ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( pulse_cnt_1[12] ) + ( GND ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N38
dffeas \pulse_cnt_1[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[12] .is_wysiwyg = "true";
defparam \pulse_cnt_1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N39
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( pulse_cnt_1[13] ) + ( GND ) + ( \Add1~50  ))
// \Add1~122  = CARRY(( pulse_cnt_1[13] ) + ( GND ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N41
dffeas \pulse_cnt_1[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[13] .is_wysiwyg = "true";
defparam \pulse_cnt_1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N42
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( pulse_cnt_1[14] ) + ( GND ) + ( \Add1~122  ))
// \Add1~118  = CARRY(( pulse_cnt_1[14] ) + ( GND ) + ( \Add1~122  ))

	.dataa(gnd),
	.datab(!pulse_cnt_1[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N44
dffeas \pulse_cnt_1[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~117_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[14] .is_wysiwyg = "true";
defparam \pulse_cnt_1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N45
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( pulse_cnt_1[15] ) + ( GND ) + ( \Add1~118  ))
// \Add1~114  = CARRY(( pulse_cnt_1[15] ) + ( GND ) + ( \Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N47
dffeas \pulse_cnt_1[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~113_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[15] .is_wysiwyg = "true";
defparam \pulse_cnt_1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N48
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( pulse_cnt_1[16] ) + ( GND ) + ( \Add1~114  ))
// \Add1~110  = CARRY(( pulse_cnt_1[16] ) + ( GND ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N50
dffeas \pulse_cnt_1[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~109_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[16] .is_wysiwyg = "true";
defparam \pulse_cnt_1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N51
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( pulse_cnt_1[17] ) + ( GND ) + ( \Add1~110  ))
// \Add1~106  = CARRY(( pulse_cnt_1[17] ) + ( GND ) + ( \Add1~110  ))

	.dataa(!pulse_cnt_1[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N53
dffeas \pulse_cnt_1[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~105_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[17] .is_wysiwyg = "true";
defparam \pulse_cnt_1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N54
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( pulse_cnt_1[18] ) + ( GND ) + ( \Add1~106  ))
// \Add1~102  = CARRY(( pulse_cnt_1[18] ) + ( GND ) + ( \Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N56
dffeas \pulse_cnt_1[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~101_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[18] .is_wysiwyg = "true";
defparam \pulse_cnt_1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N57
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( pulse_cnt_1[19] ) + ( GND ) + ( \Add1~102  ))
// \Add1~98  = CARRY(( pulse_cnt_1[19] ) + ( GND ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N59
dffeas \pulse_cnt_1[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~97_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[19] .is_wysiwyg = "true";
defparam \pulse_cnt_1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N0
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( pulse_cnt_1[20] ) + ( GND ) + ( \Add1~98  ))
// \Add1~94  = CARRY(( pulse_cnt_1[20] ) + ( GND ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N2
dffeas \pulse_cnt_1[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~93_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[20] .is_wysiwyg = "true";
defparam \pulse_cnt_1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N3
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( pulse_cnt_1[21] ) + ( GND ) + ( \Add1~94  ))
// \Add1~126  = CARRY(( pulse_cnt_1[21] ) + ( GND ) + ( \Add1~94  ))

	.dataa(!pulse_cnt_1[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N5
dffeas \pulse_cnt_1[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~125_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[21] .is_wysiwyg = "true";
defparam \pulse_cnt_1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N6
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( pulse_cnt_1[22] ) + ( GND ) + ( \Add1~126  ))
// \Add1~90  = CARRY(( pulse_cnt_1[22] ) + ( GND ) + ( \Add1~126  ))

	.dataa(gnd),
	.datab(!pulse_cnt_1[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N8
dffeas \pulse_cnt_1[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~89_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[22] .is_wysiwyg = "true";
defparam \pulse_cnt_1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N9
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( pulse_cnt_1[23] ) + ( GND ) + ( \Add1~90  ))
// \Add1~86  = CARRY(( pulse_cnt_1[23] ) + ( GND ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N11
dffeas \pulse_cnt_1[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~85_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[23] .is_wysiwyg = "true";
defparam \pulse_cnt_1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N12
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( pulse_cnt_1[24] ) + ( GND ) + ( \Add1~86  ))
// \Add1~82  = CARRY(( pulse_cnt_1[24] ) + ( GND ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(!pulse_cnt_1[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N14
dffeas \pulse_cnt_1[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[24] .is_wysiwyg = "true";
defparam \pulse_cnt_1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N15
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( pulse_cnt_1[25] ) + ( GND ) + ( \Add1~82  ))
// \Add1~78  = CARRY(( pulse_cnt_1[25] ) + ( GND ) + ( \Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N17
dffeas \pulse_cnt_1[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[25] .is_wysiwyg = "true";
defparam \pulse_cnt_1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N18
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( pulse_cnt_1[26] ) + ( GND ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( pulse_cnt_1[26] ) + ( GND ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N20
dffeas \pulse_cnt_1[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~73_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[26] .is_wysiwyg = "true";
defparam \pulse_cnt_1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N21
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( pulse_cnt_1[27] ) + ( GND ) + ( \Add1~74  ))
// \Add1~70  = CARRY(( pulse_cnt_1[27] ) + ( GND ) + ( \Add1~74  ))

	.dataa(!pulse_cnt_1[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N23
dffeas \pulse_cnt_1[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[27] .is_wysiwyg = "true";
defparam \pulse_cnt_1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N24
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( pulse_cnt_1[28] ) + ( GND ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( pulse_cnt_1[28] ) + ( GND ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_1[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N26
dffeas \pulse_cnt_1[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[28] .is_wysiwyg = "true";
defparam \pulse_cnt_1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N27
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( pulse_cnt_1[29] ) + ( GND ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( pulse_cnt_1[29] ) + ( GND ) + ( \Add1~66  ))

	.dataa(!pulse_cnt_1[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N29
dffeas \pulse_cnt_1[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[29] .is_wysiwyg = "true";
defparam \pulse_cnt_1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N30
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( pulse_cnt_1[30] ) + ( GND ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( pulse_cnt_1[30] ) + ( GND ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(!pulse_cnt_1[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N32
dffeas \pulse_cnt_1[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[30] .is_wysiwyg = "true";
defparam \pulse_cnt_1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N33
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( pulse_cnt_1[31] ) + ( GND ) + ( \Add1~58  ))

	.dataa(!pulse_cnt_1[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y39_N35
dffeas \pulse_cnt_1[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_1[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_1[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_1[31] .is_wysiwyg = "true";
defparam \pulse_cnt_1[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N18
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( pulse_cnt_1[29] & ( pulse_cnt_1[12] & ( (pulse_cnt_1[30] & (pulse_cnt_1[28] & (pulse_cnt_1[31] & pulse_cnt_1[27]))) ) ) )

	.dataa(!pulse_cnt_1[30]),
	.datab(!pulse_cnt_1[28]),
	.datac(!pulse_cnt_1[31]),
	.datad(!pulse_cnt_1[27]),
	.datae(!pulse_cnt_1[29]),
	.dataf(!pulse_cnt_1[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h0000000000000001;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N30
cyclonev_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = ( pulse_cnt_1[17] & ( pulse_cnt_1[18] & ( (pulse_cnt_1[14] & (pulse_cnt_1[16] & (pulse_cnt_1[15] & pulse_cnt_1[19]))) ) ) )

	.dataa(!pulse_cnt_1[14]),
	.datab(!pulse_cnt_1[16]),
	.datac(!pulse_cnt_1[15]),
	.datad(!pulse_cnt_1[19]),
	.datae(!pulse_cnt_1[17]),
	.dataf(!pulse_cnt_1[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~4 .extended_lut = "off";
defparam \Equal1~4 .lut_mask = 64'h0000000000000001;
defparam \Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N24
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( pulse_cnt_1[25] & ( pulse_cnt_1[22] & ( (pulse_cnt_1[20] & (pulse_cnt_1[23] & (pulse_cnt_1[24] & pulse_cnt_1[26]))) ) ) )

	.dataa(!pulse_cnt_1[20]),
	.datab(!pulse_cnt_1[23]),
	.datac(!pulse_cnt_1[24]),
	.datad(!pulse_cnt_1[26]),
	.datae(!pulse_cnt_1[25]),
	.dataf(!pulse_cnt_1[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h0000000000000001;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N6
cyclonev_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = ( pulse_cnt_1[21] & ( pulse_cnt_1[13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pulse_cnt_1[21]),
	.dataf(!pulse_cnt_1[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~5 .extended_lut = "off";
defparam \Equal1~5 .lut_mask = 64'h000000000000FFFF;
defparam \Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N36
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( pulse_cnt_1[8] & ( pulse_cnt_1[5] & ( (pulse_cnt_1[6] & (pulse_cnt_1[9] & (pulse_cnt_1[7] & pulse_cnt_1[10]))) ) ) )

	.dataa(!pulse_cnt_1[6]),
	.datab(!pulse_cnt_1[9]),
	.datac(!pulse_cnt_1[7]),
	.datad(!pulse_cnt_1[10]),
	.datae(!pulse_cnt_1[8]),
	.dataf(!pulse_cnt_1[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000000000000001;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N42
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( pulse_cnt_1[2] & ( pulse_cnt_1[1] & ( (pulse_cnt_1[3] & (pulse_cnt_1[0] & (pulse_cnt_1[11] & pulse_cnt_1[4]))) ) ) )

	.dataa(!pulse_cnt_1[3]),
	.datab(!pulse_cnt_1[0]),
	.datac(!pulse_cnt_1[11]),
	.datad(!pulse_cnt_1[4]),
	.datae(!pulse_cnt_1[2]),
	.dataf(!pulse_cnt_1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h0000000000000001;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N12
cyclonev_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = ( \Equal1~0_combout  & ( \Equal1~1_combout  & ( (\Equal1~2_combout  & (\Equal1~4_combout  & (\Equal1~3_combout  & \Equal1~5_combout ))) ) ) )

	.dataa(!\Equal1~2_combout ),
	.datab(!\Equal1~4_combout ),
	.datac(!\Equal1~3_combout ),
	.datad(!\Equal1~5_combout ),
	.datae(!\Equal1~0_combout ),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~6 .extended_lut = "off";
defparam \Equal1~6 .lut_mask = 64'h0000000000000001;
defparam \Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y41_N0
cyclonev_lcell_comb \GPIO_1~72 (
// Equation(s):
// \GPIO_1~72_combout  = ( \PG_1|pulse_out~q  & ( (\fsm~DUPLICATE_q  & !\Equal1~6_combout ) ) )

	.dataa(!\fsm~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Equal1~6_combout ),
	.datad(gnd),
	.datae(!\PG_1|pulse_out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GPIO_1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GPIO_1~72 .extended_lut = "off";
defparam \GPIO_1~72 .lut_mask = 64'h0000505000005050;
defparam \GPIO_1~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y41_N54
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( !\Equal0~6_combout  & ( (\PG_0|pulse_out~q  & \fsm~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\PG_0|pulse_out~q ),
	.datac(gnd),
	.datad(!\fsm~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'h0033003300000000;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N0
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( pulse_cnt_3[0] ) + ( VCC ) + ( !VCC ))
// \Add3~42  = CARRY(( pulse_cnt_3[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N5
dffeas \LFSR_32_3|sr[1]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N8
dffeas \LFSR_32_3|sr[22]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[22]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[22]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N14
dffeas \LFSR_32_3|sr[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr[22]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[23] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N57
cyclonev_lcell_comb \LFSR_32_3|sr[24]~14 (
// Equation(s):
// \LFSR_32_3|sr[24]~14_combout  = ( !\LFSR_32_3|sr [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[24]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[24]~14 .extended_lut = "off";
defparam \LFSR_32_3|sr[24]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_3|sr[24]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N58
dffeas \LFSR_32_3|sr[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[24]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[24] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N18
cyclonev_lcell_comb \LFSR_32_3|sr[25]~10 (
// Equation(s):
// \LFSR_32_3|sr[25]~10_combout  = ( !\LFSR_32_3|sr [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[25]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[25]~10 .extended_lut = "off";
defparam \LFSR_32_3|sr[25]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_3|sr[25]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y35_N20
dffeas \LFSR_32_3|sr[25]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[25]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[25]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N3
cyclonev_lcell_comb \LFSR_32_3|sr[26]~11 (
// Equation(s):
// \LFSR_32_3|sr[26]~11_combout  = !\LFSR_32_3|sr[25]~DUPLICATE_q 

	.dataa(!\LFSR_32_3|sr[25]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[26]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[26]~11 .extended_lut = "off";
defparam \LFSR_32_3|sr[26]~11 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \LFSR_32_3|sr[26]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y35_N38
dffeas \LFSR_32_3|sr[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr[26]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[26] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N2
dffeas \LFSR_32_3|sr[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[27] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N50
dffeas \LFSR_32_3|sr[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[28] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N55
dffeas \LFSR_32_3|sr[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[29] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N38
dffeas \LFSR_32_3|sr[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[30] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N25
dffeas \LFSR_32_3|sr[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[31] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N9
cyclonev_lcell_comb \LFSR_32_3|y (
// Equation(s):
// \LFSR_32_3|y~combout  = ( \LFSR_32_3|sr [31] & ( !\LFSR_32_3|sr [5] $ (!\LFSR_32_3|sr [6] $ (!\LFSR_32_3|sr[1]~DUPLICATE_q )) ) ) # ( !\LFSR_32_3|sr [31] & ( !\LFSR_32_3|sr [5] $ (!\LFSR_32_3|sr [6] $ (\LFSR_32_3|sr[1]~DUPLICATE_q )) ) )

	.dataa(!\LFSR_32_3|sr [5]),
	.datab(gnd),
	.datac(!\LFSR_32_3|sr [6]),
	.datad(!\LFSR_32_3|sr[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|y .extended_lut = "off";
defparam \LFSR_32_3|y .lut_mask = 64'h5AA55AA5A55AA55A;
defparam \LFSR_32_3|y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N11
dffeas \LFSR_32_3|sr[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|y~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[0] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N4
dffeas \LFSR_32_3|sr[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[1] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N57
cyclonev_lcell_comb \LFSR_32_3|sr[2]~1 (
// Equation(s):
// \LFSR_32_3|sr[2]~1_combout  = ( !\LFSR_32_3|sr [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[2]~1 .extended_lut = "off";
defparam \LFSR_32_3|sr[2]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_3|sr[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y35_N58
dffeas \LFSR_32_3|sr[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[2] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N23
dffeas \LFSR_32_3|sr[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[3] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N29
dffeas \LFSR_32_3|sr[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[4] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y35_N53
dffeas \LFSR_32_3|sr[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[5] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N45
cyclonev_lcell_comb \LFSR_32_3|sr[6]~2 (
// Equation(s):
// \LFSR_32_3|sr[6]~2_combout  = !\LFSR_32_3|sr [5]

	.dataa(!\LFSR_32_3|sr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[6]~2 .extended_lut = "off";
defparam \LFSR_32_3|sr[6]~2 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \LFSR_32_3|sr[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N47
dffeas \LFSR_32_3|sr[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[6] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y35_N5
dffeas \LFSR_32_3|sr[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[7] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N54
cyclonev_lcell_comb \LFSR_32_3|sr[8]~3 (
// Equation(s):
// \LFSR_32_3|sr[8]~3_combout  = !\LFSR_32_3|sr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_3|sr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[8]~3 .extended_lut = "off";
defparam \LFSR_32_3|sr[8]~3 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_3|sr[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y35_N56
dffeas \LFSR_32_3|sr[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[8] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y35_N34
dffeas \LFSR_32_3|sr[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[9] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N51
cyclonev_lcell_comb \LFSR_32_3|sr[10]~4 (
// Equation(s):
// \LFSR_32_3|sr[10]~4_combout  = !\LFSR_32_3|sr [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LFSR_32_3|sr [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[10]~4 .extended_lut = "off";
defparam \LFSR_32_3|sr[10]~4 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \LFSR_32_3|sr[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N52
dffeas \LFSR_32_3|sr[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[10]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[10] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y35_N11
dffeas \LFSR_32_3|sr[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[11] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N39
cyclonev_lcell_comb \LFSR_32_3|sr[12]~5 (
// Equation(s):
// \LFSR_32_3|sr[12]~5_combout  = ( !\LFSR_32_3|sr [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[12]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[12]~5 .extended_lut = "off";
defparam \LFSR_32_3|sr[12]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_3|sr[12]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y35_N41
dffeas \LFSR_32_3|sr[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[12]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[12] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N15
cyclonev_lcell_comb \LFSR_32_3|sr[13]~6 (
// Equation(s):
// \LFSR_32_3|sr[13]~6_combout  = ( !\LFSR_32_3|sr [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[13]~6 .extended_lut = "off";
defparam \LFSR_32_3|sr[13]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_3|sr[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y35_N17
dffeas \LFSR_32_3|sr[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[13]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[13] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N21
cyclonev_lcell_comb \LFSR_32_3|sr[14]~7 (
// Equation(s):
// \LFSR_32_3|sr[14]~7_combout  = ( !\LFSR_32_3|sr [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[14]~7 .extended_lut = "off";
defparam \LFSR_32_3|sr[14]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_3|sr[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y35_N22
dffeas \LFSR_32_3|sr[14]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[14]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N6
cyclonev_lcell_comb \LFSR_32_3|sr[15]~0 (
// Equation(s):
// \LFSR_32_3|sr[15]~0_combout  = ( !\LFSR_32_3|sr[14]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[15]~0 .extended_lut = "off";
defparam \LFSR_32_3|sr[15]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_3|sr[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y35_N7
dffeas \LFSR_32_3|sr[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[15] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y35_N44
dffeas \LFSR_32_3|sr[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[16] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y35_N2
dffeas \LFSR_32_3|sr[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[17] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N32
dffeas \LFSR_32_3|sr[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[18] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N27
cyclonev_lcell_comb \LFSR_32_3|sr[19]~8 (
// Equation(s):
// \LFSR_32_3|sr[19]~8_combout  = !\LFSR_32_3|sr [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_3|sr [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[19]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[19]~8 .extended_lut = "off";
defparam \LFSR_32_3|sr[19]~8 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_3|sr[19]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N44
dffeas \LFSR_32_3|sr[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr[19]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[19] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y36_N3
cyclonev_lcell_comb \LFSR_32_3|sr[20]~9 (
// Equation(s):
// \LFSR_32_3|sr[20]~9_combout  = ( !\LFSR_32_3|sr [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[20]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[20]~9 .extended_lut = "off";
defparam \LFSR_32_3|sr[20]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_3|sr[20]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y36_N4
dffeas \LFSR_32_3|sr[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[20]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[20] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N15
cyclonev_lcell_comb \LFSR_32_3|sr[21]~12 (
// Equation(s):
// \LFSR_32_3|sr[21]~12_combout  = !\LFSR_32_3|sr [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LFSR_32_3|sr [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[21]~12 .extended_lut = "off";
defparam \LFSR_32_3|sr[21]~12 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \LFSR_32_3|sr[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N16
dffeas \LFSR_32_3|sr[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[21]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[21] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N6
cyclonev_lcell_comb \LFSR_32_3|sr[22]~13 (
// Equation(s):
// \LFSR_32_3|sr[22]~13_combout  = ( !\LFSR_32_3|sr [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_3|sr[22]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_3|sr[22]~13 .extended_lut = "off";
defparam \LFSR_32_3|sr[22]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_3|sr[22]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N7
dffeas \LFSR_32_3|sr[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[22]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[22] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N36
cyclonev_lcell_comb \PG_3|pulse_out~1 (
// Equation(s):
// \PG_3|pulse_out~1_combout  = ( \LFSR_32_3|sr [21] & ( (!\LFSR_32_3|sr [22] & (!\LFSR_32_3|sr [23] & \LFSR_32_3|sr [24])) ) )

	.dataa(!\LFSR_32_3|sr [22]),
	.datab(!\LFSR_32_3|sr [23]),
	.datac(!\LFSR_32_3|sr [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|pulse_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|pulse_out~1 .extended_lut = "off";
defparam \PG_3|pulse_out~1 .lut_mask = 64'h0000000008080808;
defparam \PG_3|pulse_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N48
cyclonev_lcell_comb \PG_3|pulse_out~2 (
// Equation(s):
// \PG_3|pulse_out~2_combout  = ( \LFSR_32_3|sr [28] & ( (\LFSR_32_3|sr [29] & (\LFSR_32_3|sr [30] & \LFSR_32_3|sr [27])) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_3|sr [29]),
	.datac(!\LFSR_32_3|sr [30]),
	.datad(!\LFSR_32_3|sr [27]),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|pulse_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|pulse_out~2 .extended_lut = "off";
defparam \PG_3|pulse_out~2 .lut_mask = 64'h0000000000030003;
defparam \PG_3|pulse_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y35_N19
dffeas \LFSR_32_3|sr[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[25]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[25] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N24
cyclonev_lcell_comb \PG_3|pulse_out~3 (
// Equation(s):
// \PG_3|pulse_out~3_combout  = ( \LFSR_32_3|sr [25] ) # ( !\LFSR_32_3|sr [25] & ( (!\PG_3|pulse_out~1_combout ) # ((!\LFSR_32_3|sr [26]) # ((!\PG_3|pulse_out~2_combout ) # (\LFSR_32_3|sr [31]))) ) )

	.dataa(!\PG_3|pulse_out~1_combout ),
	.datab(!\LFSR_32_3|sr [26]),
	.datac(!\PG_3|pulse_out~2_combout ),
	.datad(!\LFSR_32_3|sr [31]),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|pulse_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|pulse_out~3 .extended_lut = "off";
defparam \PG_3|pulse_out~3 .lut_mask = 64'hFEFFFEFFFFFFFFFF;
defparam \PG_3|pulse_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N42
cyclonev_lcell_comb \PG_3|LessThan1~0 (
// Equation(s):
// \PG_3|LessThan1~0_combout  = ( !\LFSR_32_3|sr [16] & ( !\LFSR_32_3|sr [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LFSR_32_3|sr [15]),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|LessThan1~0 .extended_lut = "off";
defparam \PG_3|LessThan1~0 .lut_mask = 64'hFF00FF0000000000;
defparam \PG_3|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N30
cyclonev_lcell_comb \PG_3|LessThan1~3 (
// Equation(s):
// \PG_3|LessThan1~3_combout  = ( !\LFSR_32_3|sr [17] & ( !\LFSR_32_3|sr [13] & ( (\LFSR_32_3|sr [12] & \LFSR_32_3|sr[14]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_3|sr [12]),
	.datac(gnd),
	.datad(!\LFSR_32_3|sr[14]~DUPLICATE_q ),
	.datae(!\LFSR_32_3|sr [17]),
	.dataf(!\LFSR_32_3|sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|LessThan1~3 .extended_lut = "off";
defparam \PG_3|LessThan1~3 .lut_mask = 64'h0033000000000000;
defparam \PG_3|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N42
cyclonev_lcell_comb \PG_3|LessThan1~1 (
// Equation(s):
// \PG_3|LessThan1~1_combout  = ( \LFSR_32_3|sr [1] & ( (\LFSR_32_3|sr [5] & ((\LFSR_32_3|sr [3]) # (\LFSR_32_3|sr [4]))) ) ) # ( !\LFSR_32_3|sr [1] & ( (\LFSR_32_3|sr [5] & (((\LFSR_32_3|sr [3]) # (\LFSR_32_3|sr [4])) # (\LFSR_32_3|sr [2]))) ) )

	.dataa(!\LFSR_32_3|sr [5]),
	.datab(!\LFSR_32_3|sr [2]),
	.datac(!\LFSR_32_3|sr [4]),
	.datad(!\LFSR_32_3|sr [3]),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|LessThan1~1 .extended_lut = "off";
defparam \PG_3|LessThan1~1 .lut_mask = 64'h1555155505550555;
defparam \PG_3|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y35_N35
dffeas \LFSR_32_3|sr[9]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_3|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[9]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N9
cyclonev_lcell_comb \PG_3|LessThan1~2 (
// Equation(s):
// \PG_3|LessThan1~2_combout  = ( !\LFSR_32_3|sr[9]~DUPLICATE_q  & ( (!\LFSR_32_3|sr [8] & (\LFSR_32_3|sr [11] & \LFSR_32_3|sr [10])) ) )

	.dataa(!\LFSR_32_3|sr [8]),
	.datab(gnd),
	.datac(!\LFSR_32_3|sr [11]),
	.datad(!\LFSR_32_3|sr [10]),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|LessThan1~2 .extended_lut = "off";
defparam \PG_3|LessThan1~2 .lut_mask = 64'h000A000A00000000;
defparam \PG_3|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N18
cyclonev_lcell_comb \PG_3|LessThan1~4 (
// Equation(s):
// \PG_3|LessThan1~4_combout  = ( \PG_3|LessThan1~1_combout  & ( \PG_3|LessThan1~2_combout  & ( (\PG_3|LessThan1~0_combout  & (!\LFSR_32_3|sr [7] & \PG_3|LessThan1~3_combout )) ) ) ) # ( !\PG_3|LessThan1~1_combout  & ( \PG_3|LessThan1~2_combout  & ( 
// (!\LFSR_32_3|sr [6] & (\PG_3|LessThan1~0_combout  & (!\LFSR_32_3|sr [7] & \PG_3|LessThan1~3_combout ))) ) ) ) # ( \PG_3|LessThan1~1_combout  & ( !\PG_3|LessThan1~2_combout  & ( (\PG_3|LessThan1~0_combout  & \PG_3|LessThan1~3_combout ) ) ) ) # ( 
// !\PG_3|LessThan1~1_combout  & ( !\PG_3|LessThan1~2_combout  & ( (\PG_3|LessThan1~0_combout  & \PG_3|LessThan1~3_combout ) ) ) )

	.dataa(!\LFSR_32_3|sr [6]),
	.datab(!\PG_3|LessThan1~0_combout ),
	.datac(!\LFSR_32_3|sr [7]),
	.datad(!\PG_3|LessThan1~3_combout ),
	.datae(!\PG_3|LessThan1~1_combout ),
	.dataf(!\PG_3|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|LessThan1~4 .extended_lut = "off";
defparam \PG_3|LessThan1~4 .lut_mask = 64'h0033003300200030;
defparam \PG_3|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y35_N23
dffeas \LFSR_32_3|sr[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_3|sr[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_3|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_3|sr[14] .is_wysiwyg = "true";
defparam \LFSR_32_3|sr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N0
cyclonev_lcell_comb \PG_3|LessThan0~3 (
// Equation(s):
// \PG_3|LessThan0~3_combout  = (\LFSR_32_3|sr [13] & (!\LFSR_32_3|sr [12] & !\LFSR_32_3|sr [14]))

	.dataa(gnd),
	.datab(!\LFSR_32_3|sr [13]),
	.datac(!\LFSR_32_3|sr [12]),
	.datad(!\LFSR_32_3|sr [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|LessThan0~3 .extended_lut = "off";
defparam \PG_3|LessThan0~3 .lut_mask = 64'h3000300030003000;
defparam \PG_3|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N36
cyclonev_lcell_comb \PG_3|LessThan0~1 (
// Equation(s):
// \PG_3|LessThan0~1_combout  = ( !\LFSR_32_3|sr [6] & ( (!\LFSR_32_3|sr [7] & \LFSR_32_3|sr[9]~DUPLICATE_q ) ) )

	.dataa(!\LFSR_32_3|sr [7]),
	.datab(gnd),
	.datac(!\LFSR_32_3|sr[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|LessThan0~1 .extended_lut = "off";
defparam \PG_3|LessThan0~1 .lut_mask = 64'h0A0A0A0A00000000;
defparam \PG_3|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N45
cyclonev_lcell_comb \PG_3|LessThan0~2 (
// Equation(s):
// \PG_3|LessThan0~2_combout  = ( \LFSR_32_3|sr[9]~DUPLICATE_q  & ( (!\LFSR_32_3|sr [8] & \LFSR_32_3|sr [10]) ) ) # ( !\LFSR_32_3|sr[9]~DUPLICATE_q  & ( \LFSR_32_3|sr [10] ) )

	.dataa(!\LFSR_32_3|sr [8]),
	.datab(gnd),
	.datac(!\LFSR_32_3|sr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_3|sr[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|LessThan0~2 .extended_lut = "off";
defparam \PG_3|LessThan0~2 .lut_mask = 64'h0F0F0F0F0A0A0A0A;
defparam \PG_3|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N0
cyclonev_lcell_comb \PG_3|LessThan0~0 (
// Equation(s):
// \PG_3|LessThan0~0_combout  = ( \LFSR_32_3|sr [4] & ( \LFSR_32_3|sr [0] & ( (!\LFSR_32_3|sr [5] & ((!\LFSR_32_3|sr [3]) # (!\LFSR_32_3|sr [2]))) ) ) ) # ( !\LFSR_32_3|sr [4] & ( \LFSR_32_3|sr [0] & ( !\LFSR_32_3|sr [5] ) ) ) # ( \LFSR_32_3|sr [4] & ( 
// !\LFSR_32_3|sr [0] & ( (!\LFSR_32_3|sr [5] & ((!\LFSR_32_3|sr [3]) # ((\LFSR_32_3|sr [1] & !\LFSR_32_3|sr [2])))) ) ) ) # ( !\LFSR_32_3|sr [4] & ( !\LFSR_32_3|sr [0] & ( !\LFSR_32_3|sr [5] ) ) )

	.dataa(!\LFSR_32_3|sr [3]),
	.datab(!\LFSR_32_3|sr [1]),
	.datac(!\LFSR_32_3|sr [5]),
	.datad(!\LFSR_32_3|sr [2]),
	.datae(!\LFSR_32_3|sr [4]),
	.dataf(!\LFSR_32_3|sr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|LessThan0~0 .extended_lut = "off";
defparam \PG_3|LessThan0~0 .lut_mask = 64'hF0F0B0A0F0F0F0A0;
defparam \PG_3|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y35_N24
cyclonev_lcell_comb \PG_3|pulse_out~0 (
// Equation(s):
// \PG_3|pulse_out~0_combout  = ( \PG_3|LessThan0~2_combout  & ( \PG_3|LessThan0~0_combout  & ( (!\PG_3|LessThan0~3_combout  & \PG_3|LessThan1~0_combout ) ) ) ) # ( !\PG_3|LessThan0~2_combout  & ( \PG_3|LessThan0~0_combout  & ( (\PG_3|LessThan1~0_combout  & 
// ((!\PG_3|LessThan0~3_combout ) # (!\LFSR_32_3|sr [11]))) ) ) ) # ( \PG_3|LessThan0~2_combout  & ( !\PG_3|LessThan0~0_combout  & ( (\PG_3|LessThan1~0_combout  & ((!\PG_3|LessThan0~3_combout ) # ((!\LFSR_32_3|sr [11] & \PG_3|LessThan0~1_combout )))) ) ) ) # 
// ( !\PG_3|LessThan0~2_combout  & ( !\PG_3|LessThan0~0_combout  & ( (\PG_3|LessThan1~0_combout  & ((!\PG_3|LessThan0~3_combout ) # (!\LFSR_32_3|sr [11]))) ) ) )

	.dataa(!\PG_3|LessThan0~3_combout ),
	.datab(!\LFSR_32_3|sr [11]),
	.datac(!\PG_3|LessThan0~1_combout ),
	.datad(!\PG_3|LessThan1~0_combout ),
	.datae(!\PG_3|LessThan0~2_combout ),
	.dataf(!\PG_3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|pulse_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|pulse_out~0 .extended_lut = "off";
defparam \PG_3|pulse_out~0 .lut_mask = 64'h00EE00AE00EE00AA;
defparam \PG_3|pulse_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N30
cyclonev_lcell_comb \PG_3|pulse_out~4 (
// Equation(s):
// \PG_3|pulse_out~4_combout  = ( !\LFSR_32_3|sr [20] & ( ((!\LFSR_32_3|sr [18] & (\LFSR_32_3|sr [19] & ((!\LFSR_32_3|sr [17]) # (\PG_3|pulse_out~0_combout ))))) # (\PG_3|pulse_out~3_combout ) ) ) # ( \LFSR_32_3|sr [20] & ( ((\LFSR_32_3|sr [18] & 
// (!\PG_3|LessThan1~4_combout  & ((!\LFSR_32_3|sr [19]))))) # (\PG_3|pulse_out~3_combout ) ) )

	.dataa(!\PG_3|pulse_out~3_combout ),
	.datab(!\LFSR_32_3|sr [18]),
	.datac(!\PG_3|LessThan1~4_combout ),
	.datad(!\PG_3|pulse_out~0_combout ),
	.datae(!\LFSR_32_3|sr [20]),
	.dataf(!\LFSR_32_3|sr [19]),
	.datag(!\LFSR_32_3|sr [17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|pulse_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|pulse_out~4 .extended_lut = "on";
defparam \PG_3|pulse_out~4 .lut_mask = 64'h55557575D5DD5555;
defparam \PG_3|pulse_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N39
cyclonev_lcell_comb \PG_3|pulse_out~8 (
// Equation(s):
// \PG_3|pulse_out~8_combout  = ( !\PG_3|pulse_out~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_3|pulse_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_3|pulse_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_3|pulse_out~8 .extended_lut = "off";
defparam \PG_3|pulse_out~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PG_3|pulse_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N41
dffeas \PG_3|pulse_out (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\PG_3|pulse_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PG_3|pulse_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PG_3|pulse_out .is_wysiwyg = "true";
defparam \PG_3|pulse_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y35_N12
cyclonev_lcell_comb \pulse_cnt_3[9]~0 (
// Equation(s):
// \pulse_cnt_3[9]~0_combout  = ( \PG_3|pulse_out~q  & ( (\fsm~DUPLICATE_q  & ((!\Equal0~6_combout ) # (\DB_0|y_reg~q ))) ) ) # ( !\PG_3|pulse_out~q  & ( (\fsm~DUPLICATE_q  & \DB_0|y_reg~q ) ) )

	.dataa(!\fsm~DUPLICATE_q ),
	.datab(!\DB_0|y_reg~q ),
	.datac(!\Equal0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_3|pulse_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pulse_cnt_3[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pulse_cnt_3[9]~0 .extended_lut = "off";
defparam \pulse_cnt_3[9]~0 .lut_mask = 64'h1111111151515151;
defparam \pulse_cnt_3[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N2
dffeas \pulse_cnt_3[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~41_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[0] .is_wysiwyg = "true";
defparam \pulse_cnt_3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N3
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( pulse_cnt_3[1] ) + ( GND ) + ( \Add3~42  ))
// \Add3~38  = CARRY(( pulse_cnt_3[1] ) + ( GND ) + ( \Add3~42  ))

	.dataa(!pulse_cnt_3[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N5
dffeas \pulse_cnt_3[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~37_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[1] .is_wysiwyg = "true";
defparam \pulse_cnt_3[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N6
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( pulse_cnt_3[2] ) + ( GND ) + ( \Add3~38  ))
// \Add3~34  = CARRY(( pulse_cnt_3[2] ) + ( GND ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(!pulse_cnt_3[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N8
dffeas \pulse_cnt_3[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~33_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[2] .is_wysiwyg = "true";
defparam \pulse_cnt_3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N9
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( pulse_cnt_3[3] ) + ( GND ) + ( \Add3~34  ))
// \Add3~30  = CARRY(( pulse_cnt_3[3] ) + ( GND ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N11
dffeas \pulse_cnt_3[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~29_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[3] .is_wysiwyg = "true";
defparam \pulse_cnt_3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N12
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( pulse_cnt_3[4] ) + ( GND ) + ( \Add3~30  ))
// \Add3~26  = CARRY(( pulse_cnt_3[4] ) + ( GND ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(!pulse_cnt_3[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N14
dffeas \pulse_cnt_3[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~25_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[4] .is_wysiwyg = "true";
defparam \pulse_cnt_3[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N15
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( pulse_cnt_3[5] ) + ( GND ) + ( \Add3~26  ))
// \Add3~22  = CARRY(( pulse_cnt_3[5] ) + ( GND ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N17
dffeas \pulse_cnt_3[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~21_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[5] .is_wysiwyg = "true";
defparam \pulse_cnt_3[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N18
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( pulse_cnt_3[6] ) + ( GND ) + ( \Add3~22  ))
// \Add3~18  = CARRY(( pulse_cnt_3[6] ) + ( GND ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N20
dffeas \pulse_cnt_3[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~17_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[6] .is_wysiwyg = "true";
defparam \pulse_cnt_3[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N21
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( pulse_cnt_3[7] ) + ( GND ) + ( \Add3~18  ))
// \Add3~14  = CARRY(( pulse_cnt_3[7] ) + ( GND ) + ( \Add3~18  ))

	.dataa(!pulse_cnt_3[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N23
dffeas \pulse_cnt_3[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~13_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[7] .is_wysiwyg = "true";
defparam \pulse_cnt_3[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N24
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( pulse_cnt_3[8] ) + ( GND ) + ( \Add3~14  ))
// \Add3~10  = CARRY(( pulse_cnt_3[8] ) + ( GND ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N26
dffeas \pulse_cnt_3[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~9_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[8] .is_wysiwyg = "true";
defparam \pulse_cnt_3[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N27
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( pulse_cnt_3[9] ) + ( GND ) + ( \Add3~10  ))
// \Add3~2  = CARRY(( pulse_cnt_3[9] ) + ( GND ) + ( \Add3~10  ))

	.dataa(!pulse_cnt_3[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N29
dffeas \pulse_cnt_3[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~1_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[9] .is_wysiwyg = "true";
defparam \pulse_cnt_3[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N30
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( pulse_cnt_3[10] ) + ( GND ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( pulse_cnt_3[10] ) + ( GND ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(!pulse_cnt_3[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N32
dffeas \pulse_cnt_3[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~5_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[10] .is_wysiwyg = "true";
defparam \pulse_cnt_3[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N33
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( pulse_cnt_3[11] ) + ( GND ) + ( \Add3~6  ))
// \Add3~54  = CARRY(( pulse_cnt_3[11] ) + ( GND ) + ( \Add3~6  ))

	.dataa(!pulse_cnt_3[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N35
dffeas \pulse_cnt_3[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~53_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[11] .is_wysiwyg = "true";
defparam \pulse_cnt_3[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N36
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( pulse_cnt_3[12] ) + ( GND ) + ( \Add3~54  ))
// \Add3~50  = CARRY(( pulse_cnt_3[12] ) + ( GND ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N38
dffeas \pulse_cnt_3[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~49_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[12] .is_wysiwyg = "true";
defparam \pulse_cnt_3[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N39
cyclonev_lcell_comb \Add3~121 (
// Equation(s):
// \Add3~121_sumout  = SUM(( pulse_cnt_3[13] ) + ( GND ) + ( \Add3~50  ))
// \Add3~122  = CARRY(( pulse_cnt_3[13] ) + ( GND ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~121_sumout ),
	.cout(\Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \Add3~121 .extended_lut = "off";
defparam \Add3~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N41
dffeas \pulse_cnt_3[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~121_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[13] .is_wysiwyg = "true";
defparam \pulse_cnt_3[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N42
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( pulse_cnt_3[14] ) + ( GND ) + ( \Add3~122  ))
// \Add3~118  = CARRY(( pulse_cnt_3[14] ) + ( GND ) + ( \Add3~122  ))

	.dataa(gnd),
	.datab(!pulse_cnt_3[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N44
dffeas \pulse_cnt_3[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~117_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[14] .is_wysiwyg = "true";
defparam \pulse_cnt_3[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N45
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( pulse_cnt_3[15] ) + ( GND ) + ( \Add3~118  ))
// \Add3~114  = CARRY(( pulse_cnt_3[15] ) + ( GND ) + ( \Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N47
dffeas \pulse_cnt_3[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~113_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[15] .is_wysiwyg = "true";
defparam \pulse_cnt_3[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N48
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( pulse_cnt_3[16] ) + ( GND ) + ( \Add3~114  ))
// \Add3~110  = CARRY(( pulse_cnt_3[16] ) + ( GND ) + ( \Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N50
dffeas \pulse_cnt_3[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~109_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[16] .is_wysiwyg = "true";
defparam \pulse_cnt_3[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N51
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( pulse_cnt_3[17] ) + ( GND ) + ( \Add3~110  ))
// \Add3~106  = CARRY(( pulse_cnt_3[17] ) + ( GND ) + ( \Add3~110  ))

	.dataa(!pulse_cnt_3[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N53
dffeas \pulse_cnt_3[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~105_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[17] .is_wysiwyg = "true";
defparam \pulse_cnt_3[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N54
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( pulse_cnt_3[18] ) + ( GND ) + ( \Add3~106  ))
// \Add3~102  = CARRY(( pulse_cnt_3[18] ) + ( GND ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N56
dffeas \pulse_cnt_3[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~101_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[18] .is_wysiwyg = "true";
defparam \pulse_cnt_3[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N57
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( pulse_cnt_3[19] ) + ( GND ) + ( \Add3~102  ))
// \Add3~46  = CARRY(( pulse_cnt_3[19] ) + ( GND ) + ( \Add3~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N59
dffeas \pulse_cnt_3[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~45_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[19] .is_wysiwyg = "true";
defparam \pulse_cnt_3[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N0
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( pulse_cnt_3[20] ) + ( GND ) + ( \Add3~46  ))
// \Add3~94  = CARRY(( pulse_cnt_3[20] ) + ( GND ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N2
dffeas \pulse_cnt_3[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~93_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[20] .is_wysiwyg = "true";
defparam \pulse_cnt_3[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N3
cyclonev_lcell_comb \Add3~125 (
// Equation(s):
// \Add3~125_sumout  = SUM(( pulse_cnt_3[21] ) + ( GND ) + ( \Add3~94  ))
// \Add3~126  = CARRY(( pulse_cnt_3[21] ) + ( GND ) + ( \Add3~94  ))

	.dataa(!pulse_cnt_3[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~125_sumout ),
	.cout(\Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \Add3~125 .extended_lut = "off";
defparam \Add3~125 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N5
dffeas \pulse_cnt_3[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~125_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[21] .is_wysiwyg = "true";
defparam \pulse_cnt_3[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N6
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( pulse_cnt_3[22] ) + ( GND ) + ( \Add3~126  ))
// \Add3~58  = CARRY(( pulse_cnt_3[22] ) + ( GND ) + ( \Add3~126  ))

	.dataa(gnd),
	.datab(!pulse_cnt_3[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N8
dffeas \pulse_cnt_3[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~57_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[22] .is_wysiwyg = "true";
defparam \pulse_cnt_3[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N9
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( pulse_cnt_3[23] ) + ( GND ) + ( \Add3~58  ))
// \Add3~62  = CARRY(( pulse_cnt_3[23] ) + ( GND ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N11
dffeas \pulse_cnt_3[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~61_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[23] .is_wysiwyg = "true";
defparam \pulse_cnt_3[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N12
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( pulse_cnt_3[24] ) + ( GND ) + ( \Add3~62  ))
// \Add3~66  = CARRY(( pulse_cnt_3[24] ) + ( GND ) + ( \Add3~62  ))

	.dataa(gnd),
	.datab(!pulse_cnt_3[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N14
dffeas \pulse_cnt_3[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~65_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[24] .is_wysiwyg = "true";
defparam \pulse_cnt_3[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N15
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( pulse_cnt_3[25] ) + ( GND ) + ( \Add3~66  ))
// \Add3~70  = CARRY(( pulse_cnt_3[25] ) + ( GND ) + ( \Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N17
dffeas \pulse_cnt_3[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~69_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[25] .is_wysiwyg = "true";
defparam \pulse_cnt_3[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N18
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( pulse_cnt_3[26] ) + ( GND ) + ( \Add3~70  ))
// \Add3~74  = CARRY(( pulse_cnt_3[26] ) + ( GND ) + ( \Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N20
dffeas \pulse_cnt_3[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~73_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[26] .is_wysiwyg = "true";
defparam \pulse_cnt_3[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N21
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( pulse_cnt_3[27] ) + ( GND ) + ( \Add3~74  ))
// \Add3~78  = CARRY(( pulse_cnt_3[27] ) + ( GND ) + ( \Add3~74  ))

	.dataa(!pulse_cnt_3[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N23
dffeas \pulse_cnt_3[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~77_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[27] .is_wysiwyg = "true";
defparam \pulse_cnt_3[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N24
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( pulse_cnt_3[28] ) + ( GND ) + ( \Add3~78  ))
// \Add3~82  = CARRY(( pulse_cnt_3[28] ) + ( GND ) + ( \Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_3[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N26
dffeas \pulse_cnt_3[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~81_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[28] .is_wysiwyg = "true";
defparam \pulse_cnt_3[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N27
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( pulse_cnt_3[29] ) + ( GND ) + ( \Add3~82  ))
// \Add3~86  = CARRY(( pulse_cnt_3[29] ) + ( GND ) + ( \Add3~82  ))

	.dataa(!pulse_cnt_3[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N29
dffeas \pulse_cnt_3[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~85_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[29] .is_wysiwyg = "true";
defparam \pulse_cnt_3[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N30
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( pulse_cnt_3[30] ) + ( GND ) + ( \Add3~86  ))
// \Add3~90  = CARRY(( pulse_cnt_3[30] ) + ( GND ) + ( \Add3~86  ))

	.dataa(gnd),
	.datab(!pulse_cnt_3[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N32
dffeas \pulse_cnt_3[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~89_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[30] .is_wysiwyg = "true";
defparam \pulse_cnt_3[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N33
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( pulse_cnt_3[31] ) + ( GND ) + ( \Add3~90  ))

	.dataa(!pulse_cnt_3[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N35
dffeas \pulse_cnt_3[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~97_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_3[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_3[31] .is_wysiwyg = "true";
defparam \pulse_cnt_3[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y36_N42
cyclonev_lcell_comb \Equal3~4 (
// Equation(s):
// \Equal3~4_combout  = ( pulse_cnt_3[31] & ( pulse_cnt_3[14] & ( (pulse_cnt_3[16] & (pulse_cnt_3[18] & (pulse_cnt_3[17] & pulse_cnt_3[15]))) ) ) )

	.dataa(!pulse_cnt_3[16]),
	.datab(!pulse_cnt_3[18]),
	.datac(!pulse_cnt_3[17]),
	.datad(!pulse_cnt_3[15]),
	.datae(!pulse_cnt_3[31]),
	.dataf(!pulse_cnt_3[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~4 .extended_lut = "off";
defparam \Equal3~4 .lut_mask = 64'h0000000000000001;
defparam \Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N42
cyclonev_lcell_comb \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = ( pulse_cnt_3[27] & ( pulse_cnt_3[26] & ( (pulse_cnt_3[20] & (pulse_cnt_3[30] & (pulse_cnt_3[28] & pulse_cnt_3[29]))) ) ) )

	.dataa(!pulse_cnt_3[20]),
	.datab(!pulse_cnt_3[30]),
	.datac(!pulse_cnt_3[28]),
	.datad(!pulse_cnt_3[29]),
	.datae(!pulse_cnt_3[27]),
	.dataf(!pulse_cnt_3[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~3 .extended_lut = "off";
defparam \Equal3~3 .lut_mask = 64'h0000000000000001;
defparam \Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y36_N51
cyclonev_lcell_comb \Equal3~5 (
// Equation(s):
// \Equal3~5_combout  = ( pulse_cnt_3[13] & ( pulse_cnt_3[21] ) )

	.dataa(!pulse_cnt_3[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pulse_cnt_3[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~5 .extended_lut = "off";
defparam \Equal3~5 .lut_mask = 64'h0000555500005555;
defparam \Equal3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y36_N6
cyclonev_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = ( pulse_cnt_3[1] & ( pulse_cnt_3[2] & ( (pulse_cnt_3[0] & (pulse_cnt_3[3] & (pulse_cnt_3[4] & pulse_cnt_3[19]))) ) ) )

	.dataa(!pulse_cnt_3[0]),
	.datab(!pulse_cnt_3[3]),
	.datac(!pulse_cnt_3[4]),
	.datad(!pulse_cnt_3[19]),
	.datae(!pulse_cnt_3[1]),
	.dataf(!pulse_cnt_3[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~1 .extended_lut = "off";
defparam \Equal3~1 .lut_mask = 64'h0000000000000001;
defparam \Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N36
cyclonev_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = ( pulse_cnt_3[11] & ( pulse_cnt_3[22] & ( (pulse_cnt_3[25] & (pulse_cnt_3[23] & (pulse_cnt_3[12] & pulse_cnt_3[24]))) ) ) )

	.dataa(!pulse_cnt_3[25]),
	.datab(!pulse_cnt_3[23]),
	.datac(!pulse_cnt_3[12]),
	.datad(!pulse_cnt_3[24]),
	.datae(!pulse_cnt_3[11]),
	.dataf(!pulse_cnt_3[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~2 .extended_lut = "off";
defparam \Equal3~2 .lut_mask = 64'h0000000000000001;
defparam \Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y36_N30
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( pulse_cnt_3[5] & ( pulse_cnt_3[8] & ( (pulse_cnt_3[7] & (pulse_cnt_3[9] & (pulse_cnt_3[10] & pulse_cnt_3[6]))) ) ) )

	.dataa(!pulse_cnt_3[7]),
	.datab(!pulse_cnt_3[9]),
	.datac(!pulse_cnt_3[10]),
	.datad(!pulse_cnt_3[6]),
	.datae(!pulse_cnt_3[5]),
	.dataf(!pulse_cnt_3[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h0000000000000001;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N48
cyclonev_lcell_comb \Equal3~6 (
// Equation(s):
// \Equal3~6_combout  = ( \Equal3~2_combout  & ( \Equal3~0_combout  & ( (\Equal3~4_combout  & (\Equal3~3_combout  & (\Equal3~5_combout  & \Equal3~1_combout ))) ) ) )

	.dataa(!\Equal3~4_combout ),
	.datab(!\Equal3~3_combout ),
	.datac(!\Equal3~5_combout ),
	.datad(!\Equal3~1_combout ),
	.datae(!\Equal3~2_combout ),
	.dataf(!\Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~6 .extended_lut = "off";
defparam \Equal3~6 .lut_mask = 64'h0000000000000001;
defparam \Equal3~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y41_N39
cyclonev_lcell_comb \GPIO_1~73 (
// Equation(s):
// \GPIO_1~73_combout  = ( \fsm~DUPLICATE_q  & ( (!\Equal3~6_combout  & \PG_3|pulse_out~q ) ) )

	.dataa(gnd),
	.datab(!\Equal3~6_combout ),
	.datac(!\PG_3|pulse_out~q ),
	.datad(gnd),
	.datae(!\fsm~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GPIO_1~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GPIO_1~73 .extended_lut = "off";
defparam \GPIO_1~73 .lut_mask = 64'h00000C0C00000C0C;
defparam \GPIO_1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y39_N32
dffeas \LFSR_32_2|sr[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[19] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y39_N45
cyclonev_lcell_comb \LFSR_32_2|sr[20]~10 (
// Equation(s):
// \LFSR_32_2|sr[20]~10_combout  = ( !\LFSR_32_2|sr [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[20]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[20]~10 .extended_lut = "off";
defparam \LFSR_32_2|sr[20]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_2|sr[20]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N46
dffeas \LFSR_32_2|sr[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[20]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[20] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N34
dffeas \LFSR_32_2|sr[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[21] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y39_N30
cyclonev_lcell_comb \LFSR_32_2|sr[22]~13 (
// Equation(s):
// \LFSR_32_2|sr[22]~13_combout  = ( !\LFSR_32_2|sr [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[22]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[22]~13 .extended_lut = "off";
defparam \LFSR_32_2|sr[22]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_2|sr[22]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N32
dffeas \LFSR_32_2|sr[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[22]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[22] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N58
dffeas \LFSR_32_2|sr[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[23] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N41
dffeas \LFSR_32_2|sr[24]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[24]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y39_N51
cyclonev_lcell_comb \LFSR_32_2|sr[25]~11 (
// Equation(s):
// \LFSR_32_2|sr[25]~11_combout  = ( !\LFSR_32_2|sr[24]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[25]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[25]~11 .extended_lut = "off";
defparam \LFSR_32_2|sr[25]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_2|sr[25]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N52
dffeas \LFSR_32_2|sr[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[25]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[25] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y39_N42
cyclonev_lcell_comb \LFSR_32_2|sr[26]~12 (
// Equation(s):
// \LFSR_32_2|sr[26]~12_combout  = ( !\LFSR_32_2|sr [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[26]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[26]~12 .extended_lut = "off";
defparam \LFSR_32_2|sr[26]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_2|sr[26]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N43
dffeas \LFSR_32_2|sr[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[26]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[26] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N16
dffeas \LFSR_32_2|sr[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[27] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y39_N12
cyclonev_lcell_comb \LFSR_32_2|sr[28]~14 (
// Equation(s):
// \LFSR_32_2|sr[28]~14_combout  = ( !\LFSR_32_2|sr [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[28]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[28]~14 .extended_lut = "off";
defparam \LFSR_32_2|sr[28]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_2|sr[28]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N14
dffeas \LFSR_32_2|sr[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[28]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[28] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N49
dffeas \LFSR_32_2|sr[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[29] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N38
dffeas \LFSR_32_2|sr[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[30] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N55
dffeas \LFSR_32_2|sr[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[31] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N45
cyclonev_lcell_comb \LFSR_32_2|y (
// Equation(s):
// \LFSR_32_2|y~combout  = ( \LFSR_32_2|sr [31] & ( !\LFSR_32_2|sr [5] $ (!\LFSR_32_2|sr [6] $ (!\LFSR_32_2|sr [1])) ) ) # ( !\LFSR_32_2|sr [31] & ( !\LFSR_32_2|sr [5] $ (!\LFSR_32_2|sr [6] $ (\LFSR_32_2|sr [1])) ) )

	.dataa(!\LFSR_32_2|sr [5]),
	.datab(gnd),
	.datac(!\LFSR_32_2|sr [6]),
	.datad(!\LFSR_32_2|sr [1]),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|y .extended_lut = "off";
defparam \LFSR_32_2|y .lut_mask = 64'h5AA55AA5A55AA55A;
defparam \LFSR_32_2|y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y39_N46
dffeas \LFSR_32_2|sr[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|y~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[0] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N12
cyclonev_lcell_comb \LFSR_32_2|sr[1]~2 (
// Equation(s):
// \LFSR_32_2|sr[1]~2_combout  = !\LFSR_32_2|sr [0]

	.dataa(gnd),
	.datab(!\LFSR_32_2|sr [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[1]~2 .extended_lut = "off";
defparam \LFSR_32_2|sr[1]~2 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \LFSR_32_2|sr[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y39_N5
dffeas \LFSR_32_2|sr[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[1] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N18
cyclonev_lcell_comb \LFSR_32_2|sr[2]~3 (
// Equation(s):
// \LFSR_32_2|sr[2]~3_combout  = ( !\LFSR_32_2|sr [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[2]~3 .extended_lut = "off";
defparam \LFSR_32_2|sr[2]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_2|sr[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y39_N20
dffeas \LFSR_32_2|sr[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[2] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N0
cyclonev_lcell_comb \LFSR_32_2|sr[3]~1 (
// Equation(s):
// \LFSR_32_2|sr[3]~1_combout  = !\LFSR_32_2|sr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_2|sr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[3]~1 .extended_lut = "off";
defparam \LFSR_32_2|sr[3]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_2|sr[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y39_N2
dffeas \LFSR_32_2|sr[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[3] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y39_N38
dffeas \LFSR_32_2|sr[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[4] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y39_N26
dffeas \LFSR_32_2|sr[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[5] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y39_N41
dffeas \LFSR_32_2|sr[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[6] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N15
cyclonev_lcell_comb \LFSR_32_2|sr[7]~5 (
// Equation(s):
// \LFSR_32_2|sr[7]~5_combout  = ( !\LFSR_32_2|sr [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[7]~5 .extended_lut = "off";
defparam \LFSR_32_2|sr[7]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_2|sr[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N17
dffeas \LFSR_32_2|sr[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[7] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N18
cyclonev_lcell_comb \LFSR_32_2|sr[8]~6 (
// Equation(s):
// \LFSR_32_2|sr[8]~6_combout  = ( !\LFSR_32_2|sr [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[8]~6 .extended_lut = "off";
defparam \LFSR_32_2|sr[8]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_2|sr[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N19
dffeas \LFSR_32_2|sr[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[8]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[8] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y39_N38
dffeas \LFSR_32_2|sr[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[9] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N33
cyclonev_lcell_comb \LFSR_32_2|sr[10]~7 (
// Equation(s):
// \LFSR_32_2|sr[10]~7_combout  = ( !\LFSR_32_2|sr [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[10]~7 .extended_lut = "off";
defparam \LFSR_32_2|sr[10]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_2|sr[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N34
dffeas \LFSR_32_2|sr[10]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[10]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[10]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y39_N8
dffeas \LFSR_32_2|sr[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr[10]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[11] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N42
cyclonev_lcell_comb \LFSR_32_2|sr[12]~8 (
// Equation(s):
// \LFSR_32_2|sr[12]~8_combout  = ( !\LFSR_32_2|sr [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[12]~8 .extended_lut = "off";
defparam \LFSR_32_2|sr[12]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_2|sr[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y39_N44
dffeas \LFSR_32_2|sr[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[12]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[12] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y39_N17
dffeas \LFSR_32_2|sr[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[13] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y39_N28
dffeas \LFSR_32_2|sr[14]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[14]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y39_N0
cyclonev_lcell_comb \LFSR_32_2|sr[15]~0 (
// Equation(s):
// \LFSR_32_2|sr[15]~0_combout  = ( !\LFSR_32_2|sr[14]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LFSR_32_2|sr[14]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[15]~0 .extended_lut = "off";
defparam \LFSR_32_2|sr[15]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \LFSR_32_2|sr[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N2
dffeas \LFSR_32_2|sr[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[15] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y39_N23
dffeas \LFSR_32_2|sr[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[16] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y39_N14
dffeas \LFSR_32_2|sr[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[17] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y39_N9
cyclonev_lcell_comb \LFSR_32_2|sr[18]~9 (
// Equation(s):
// \LFSR_32_2|sr[18]~9_combout  = ( !\LFSR_32_2|sr [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_2|sr[18]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_2|sr[18]~9 .extended_lut = "off";
defparam \LFSR_32_2|sr[18]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_2|sr[18]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N11
dffeas \LFSR_32_2|sr[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[18]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[18] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N44
dffeas \LFSR_32_2|sr[26]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[26]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[26]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N40
dffeas \LFSR_32_2|sr[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[24] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y39_N36
cyclonev_lcell_comb \PG_2|pulse_out~5 (
// Equation(s):
// \PG_2|pulse_out~5_combout  = ( \LFSR_32_2|sr [29] & ( !\LFSR_32_2|sr [23] & ( (\LFSR_32_2|sr [30] & (\LFSR_32_2|sr [28] & (!\LFSR_32_2|sr [24] & !\LFSR_32_2|sr [27]))) ) ) )

	.dataa(!\LFSR_32_2|sr [30]),
	.datab(!\LFSR_32_2|sr [28]),
	.datac(!\LFSR_32_2|sr [24]),
	.datad(!\LFSR_32_2|sr [27]),
	.datae(!\LFSR_32_2|sr [29]),
	.dataf(!\LFSR_32_2|sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_2|pulse_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_2|pulse_out~5 .extended_lut = "off";
defparam \PG_2|pulse_out~5 .lut_mask = 64'h0000100000000000;
defparam \PG_2|pulse_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y39_N54
cyclonev_lcell_comb \PG_2|pulse_out~1 (
// Equation(s):
// \PG_2|pulse_out~1_combout  = ( \LFSR_32_2|sr [31] & ( \LFSR_32_2|sr [22] ) ) # ( !\LFSR_32_2|sr [31] & ( \LFSR_32_2|sr [22] ) ) # ( \LFSR_32_2|sr [31] & ( !\LFSR_32_2|sr [22] ) ) # ( !\LFSR_32_2|sr [31] & ( !\LFSR_32_2|sr [22] & ( (!\LFSR_32_2|sr [25]) # 
// (((!\LFSR_32_2|sr [21]) # (!\PG_2|pulse_out~5_combout )) # (\LFSR_32_2|sr[26]~DUPLICATE_q )) ) ) )

	.dataa(!\LFSR_32_2|sr [25]),
	.datab(!\LFSR_32_2|sr[26]~DUPLICATE_q ),
	.datac(!\LFSR_32_2|sr [21]),
	.datad(!\PG_2|pulse_out~5_combout ),
	.datae(!\LFSR_32_2|sr [31]),
	.dataf(!\LFSR_32_2|sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_2|pulse_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_2|pulse_out~1 .extended_lut = "off";
defparam \PG_2|pulse_out~1 .lut_mask = 64'hFFFBFFFFFFFFFFFF;
defparam \PG_2|pulse_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N24
cyclonev_lcell_comb \PG_2|pulse_out~2 (
// Equation(s):
// \PG_2|pulse_out~2_combout  = ( \LFSR_32_2|sr [4] & ( \LFSR_32_2|sr [5] ) ) # ( !\LFSR_32_2|sr [4] & ( \LFSR_32_2|sr [5] & ( ((!\LFSR_32_2|sr [2] & ((!\LFSR_32_2|sr [0]) # (\LFSR_32_2|sr [1])))) # (\LFSR_32_2|sr [3]) ) ) )

	.dataa(!\LFSR_32_2|sr [2]),
	.datab(!\LFSR_32_2|sr [0]),
	.datac(!\LFSR_32_2|sr [3]),
	.datad(!\LFSR_32_2|sr [1]),
	.datae(!\LFSR_32_2|sr [4]),
	.dataf(!\LFSR_32_2|sr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_2|pulse_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_2|pulse_out~2 .extended_lut = "off";
defparam \PG_2|pulse_out~2 .lut_mask = 64'h000000008FAFFFFF;
defparam \PG_2|pulse_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N35
dffeas \LFSR_32_2|sr[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[10]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[10] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N36
cyclonev_lcell_comb \PG_2|pulse_out~3 (
// Equation(s):
// \PG_2|pulse_out~3_combout  = ( \LFSR_32_2|sr [11] & ( \LFSR_32_2|sr [6] & ( ((!\LFSR_32_2|sr [9] & !\LFSR_32_2|sr [8])) # (\LFSR_32_2|sr [10]) ) ) ) # ( \LFSR_32_2|sr [11] & ( !\LFSR_32_2|sr [6] & ( ((!\LFSR_32_2|sr [9] & ((!\LFSR_32_2|sr [8]) # 
// (\LFSR_32_2|sr [7])))) # (\LFSR_32_2|sr [10]) ) ) )

	.dataa(!\LFSR_32_2|sr [9]),
	.datab(!\LFSR_32_2|sr [7]),
	.datac(!\LFSR_32_2|sr [10]),
	.datad(!\LFSR_32_2|sr [8]),
	.datae(!\LFSR_32_2|sr [11]),
	.dataf(!\LFSR_32_2|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_2|pulse_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_2|pulse_out~3 .extended_lut = "off";
defparam \PG_2|pulse_out~3 .lut_mask = 64'h0000AF2F0000AF0F;
defparam \PG_2|pulse_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y39_N29
dffeas \LFSR_32_2|sr[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_2|sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[14] .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N15
cyclonev_lcell_comb \PG_2|LessThan0~0 (
// Equation(s):
// \PG_2|LessThan0~0_combout  = ( \LFSR_32_2|sr [12] & ( (\LFSR_32_2|sr [14] & \LFSR_32_2|sr [13]) ) )

	.dataa(!\LFSR_32_2|sr [14]),
	.datab(gnd),
	.datac(!\LFSR_32_2|sr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_2|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_2|LessThan0~0 .extended_lut = "off";
defparam \PG_2|LessThan0~0 .lut_mask = 64'h0000000005050505;
defparam \PG_2|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N21
cyclonev_lcell_comb \PG_2|pulse_out~4 (
// Equation(s):
// \PG_2|pulse_out~4_combout  = (\LFSR_32_2|sr [16] & \LFSR_32_2|sr [15])

	.dataa(!\LFSR_32_2|sr [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LFSR_32_2|sr [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_2|pulse_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_2|pulse_out~4 .extended_lut = "off";
defparam \PG_2|pulse_out~4 .lut_mask = 64'h0055005500550055;
defparam \PG_2|pulse_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N48
cyclonev_lcell_comb \PG_2|pulse_out~0 (
// Equation(s):
// \PG_2|pulse_out~0_combout  = ( \PG_2|LessThan0~0_combout  & ( \PG_2|pulse_out~4_combout  & ( (\PG_2|pulse_out~3_combout  & ((!\PG_2|pulse_out~2_combout ) # ((!\LFSR_32_2|sr [8]) # (\LFSR_32_2|sr[10]~DUPLICATE_q )))) ) ) ) # ( !\PG_2|LessThan0~0_combout  & 
// ( \PG_2|pulse_out~4_combout  ) )

	.dataa(!\PG_2|pulse_out~2_combout ),
	.datab(!\LFSR_32_2|sr[10]~DUPLICATE_q ),
	.datac(!\PG_2|pulse_out~3_combout ),
	.datad(!\LFSR_32_2|sr [8]),
	.datae(!\PG_2|LessThan0~0_combout ),
	.dataf(!\PG_2|pulse_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_2|pulse_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_2|pulse_out~0 .extended_lut = "off";
defparam \PG_2|pulse_out~0 .lut_mask = 64'h00000000FFFF0F0B;
defparam \PG_2|pulse_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N16
dffeas \LFSR_32_2|sr[7]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_2|sr[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_2|sr[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_2|sr[7]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_2|sr[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N6
cyclonev_lcell_comb \PG_2|LessThan1~3 (
// Equation(s):
// \PG_2|LessThan1~3_combout  = ( !\LFSR_32_2|sr [11] & ( (\LFSR_32_2|sr [8] & (\LFSR_32_2|sr [9] & !\LFSR_32_2|sr[10]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_2|sr [8]),
	.datac(!\LFSR_32_2|sr [9]),
	.datad(!\LFSR_32_2|sr[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_2|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_2|LessThan1~3 .extended_lut = "off";
defparam \PG_2|LessThan1~3 .lut_mask = 64'h0300030000000000;
defparam \PG_2|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N3
cyclonev_lcell_comb \PG_2|LessThan1~0 (
// Equation(s):
// \PG_2|LessThan1~0_combout  = ( \LFSR_32_2|sr [17] & ( (!\LFSR_32_2|sr [14] & (!\LFSR_32_2|sr [12] & !\LFSR_32_2|sr [13])) ) )

	.dataa(!\LFSR_32_2|sr [14]),
	.datab(!\LFSR_32_2|sr [12]),
	.datac(!\LFSR_32_2|sr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_2|sr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_2|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_2|LessThan1~0 .extended_lut = "off";
defparam \PG_2|LessThan1~0 .lut_mask = 64'h0000000080808080;
defparam \PG_2|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N39
cyclonev_lcell_comb \PG_2|LessThan1~2 (
// Equation(s):
// \PG_2|LessThan1~2_combout  = ( \LFSR_32_2|sr [3] & ( \LFSR_32_2|sr [5] & ( \LFSR_32_2|sr [6] ) ) ) # ( !\LFSR_32_2|sr [3] & ( \LFSR_32_2|sr [5] & ( \LFSR_32_2|sr [6] ) ) ) # ( \LFSR_32_2|sr [3] & ( !\LFSR_32_2|sr [5] & ( (\LFSR_32_2|sr [6] & 
// (\LFSR_32_2|sr [4] & ((!\LFSR_32_2|sr [2]) # (\LFSR_32_2|sr [1])))) ) ) )

	.dataa(!\LFSR_32_2|sr [2]),
	.datab(!\LFSR_32_2|sr [6]),
	.datac(!\LFSR_32_2|sr [1]),
	.datad(!\LFSR_32_2|sr [4]),
	.datae(!\LFSR_32_2|sr [3]),
	.dataf(!\LFSR_32_2|sr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_2|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_2|LessThan1~2 .extended_lut = "off";
defparam \PG_2|LessThan1~2 .lut_mask = 64'h0000002333333333;
defparam \PG_2|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N54
cyclonev_lcell_comb \PG_2|LessThan1~1 (
// Equation(s):
// \PG_2|LessThan1~1_combout  = ( \PG_2|LessThan1~0_combout  & ( \PG_2|LessThan1~2_combout  & ( (\LFSR_32_2|sr [15] & (\LFSR_32_2|sr [16] & !\PG_2|LessThan1~3_combout )) ) ) ) # ( \PG_2|LessThan1~0_combout  & ( !\PG_2|LessThan1~2_combout  & ( (\LFSR_32_2|sr 
// [15] & (\LFSR_32_2|sr [16] & ((!\PG_2|LessThan1~3_combout ) # (\LFSR_32_2|sr[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\LFSR_32_2|sr [15]),
	.datab(!\LFSR_32_2|sr[7]~DUPLICATE_q ),
	.datac(!\LFSR_32_2|sr [16]),
	.datad(!\PG_2|LessThan1~3_combout ),
	.datae(!\PG_2|LessThan1~0_combout ),
	.dataf(!\PG_2|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_2|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_2|LessThan1~1 .extended_lut = "off";
defparam \PG_2|LessThan1~1 .lut_mask = 64'h0000050100000500;
defparam \PG_2|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N30
cyclonev_lcell_comb \PG_2|pulse_out~6 (
// Equation(s):
// \PG_2|pulse_out~6_combout  = ( !\LFSR_32_2|sr [20] & ( ((\LFSR_32_2|sr [18] & (\LFSR_32_2|sr [19] & (!\PG_2|LessThan1~1_combout )))) # (\PG_2|pulse_out~1_combout ) ) ) # ( \LFSR_32_2|sr [20] & ( ((!\LFSR_32_2|sr [18] & (!\LFSR_32_2|sr [19] & 
// ((\PG_2|pulse_out~0_combout ) # (\LFSR_32_2|sr [17]))))) # (\PG_2|pulse_out~1_combout ) ) )

	.dataa(!\LFSR_32_2|sr [18]),
	.datab(!\LFSR_32_2|sr [19]),
	.datac(!\LFSR_32_2|sr [17]),
	.datad(!\PG_2|pulse_out~1_combout ),
	.datae(!\LFSR_32_2|sr [20]),
	.dataf(!\PG_2|pulse_out~0_combout ),
	.datag(!\PG_2|LessThan1~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_2|pulse_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_2|pulse_out~6 .extended_lut = "on";
defparam \PG_2|pulse_out~6 .lut_mask = 64'h10FF08FF10FF88FF;
defparam \PG_2|pulse_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y39_N9
cyclonev_lcell_comb \PG_2|pulse_out~10 (
// Equation(s):
// \PG_2|pulse_out~10_combout  = ( !\PG_2|pulse_out~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_2|pulse_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_2|pulse_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_2|pulse_out~10 .extended_lut = "off";
defparam \PG_2|pulse_out~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PG_2|pulse_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y39_N10
dffeas \PG_2|pulse_out (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\PG_2|pulse_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PG_2|pulse_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PG_2|pulse_out .is_wysiwyg = "true";
defparam \PG_2|pulse_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N0
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( pulse_cnt_2[0] ) + ( VCC ) + ( !VCC ))
// \Add2~42  = CARRY(( pulse_cnt_2[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000000000000F0F;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N30
cyclonev_lcell_comb \pulse_cnt_2[9]~0 (
// Equation(s):
// \pulse_cnt_2[9]~0_combout  = ( \PG_2|pulse_out~q  & ( (\fsm~DUPLICATE_q  & ((!\Equal0~6_combout ) # (\DB_0|y_reg~q ))) ) ) # ( !\PG_2|pulse_out~q  & ( (\fsm~DUPLICATE_q  & \DB_0|y_reg~q ) ) )

	.dataa(!\Equal0~6_combout ),
	.datab(!\fsm~DUPLICATE_q ),
	.datac(!\DB_0|y_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_2|pulse_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pulse_cnt_2[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pulse_cnt_2[9]~0 .extended_lut = "off";
defparam \pulse_cnt_2[9]~0 .lut_mask = 64'h0303030323232323;
defparam \pulse_cnt_2[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N2
dffeas \pulse_cnt_2[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[0] .is_wysiwyg = "true";
defparam \pulse_cnt_2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N3
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( pulse_cnt_2[1] ) + ( GND ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( pulse_cnt_2[1] ) + ( GND ) + ( \Add2~42  ))

	.dataa(!pulse_cnt_2[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N5
dffeas \pulse_cnt_2[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[1] .is_wysiwyg = "true";
defparam \pulse_cnt_2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N6
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( pulse_cnt_2[2] ) + ( GND ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( pulse_cnt_2[2] ) + ( GND ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(!pulse_cnt_2[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N8
dffeas \pulse_cnt_2[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[2] .is_wysiwyg = "true";
defparam \pulse_cnt_2[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N9
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( pulse_cnt_2[3] ) + ( GND ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( pulse_cnt_2[3] ) + ( GND ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N11
dffeas \pulse_cnt_2[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[3] .is_wysiwyg = "true";
defparam \pulse_cnt_2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N12
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( pulse_cnt_2[4] ) + ( GND ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( pulse_cnt_2[4] ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(!pulse_cnt_2[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N14
dffeas \pulse_cnt_2[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[4] .is_wysiwyg = "true";
defparam \pulse_cnt_2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N15
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( pulse_cnt_2[5] ) + ( GND ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( pulse_cnt_2[5] ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N17
dffeas \pulse_cnt_2[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[5] .is_wysiwyg = "true";
defparam \pulse_cnt_2[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N18
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( pulse_cnt_2[6] ) + ( GND ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( pulse_cnt_2[6] ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N20
dffeas \pulse_cnt_2[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[6] .is_wysiwyg = "true";
defparam \pulse_cnt_2[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N21
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( pulse_cnt_2[7] ) + ( GND ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( pulse_cnt_2[7] ) + ( GND ) + ( \Add2~18  ))

	.dataa(!pulse_cnt_2[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N23
dffeas \pulse_cnt_2[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[7] .is_wysiwyg = "true";
defparam \pulse_cnt_2[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N24
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( pulse_cnt_2[8] ) + ( GND ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( pulse_cnt_2[8] ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N26
dffeas \pulse_cnt_2[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[8] .is_wysiwyg = "true";
defparam \pulse_cnt_2[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N27
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( pulse_cnt_2[9] ) + ( GND ) + ( \Add2~10  ))
// \Add2~2  = CARRY(( pulse_cnt_2[9] ) + ( GND ) + ( \Add2~10  ))

	.dataa(!pulse_cnt_2[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N29
dffeas \pulse_cnt_2[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[9] .is_wysiwyg = "true";
defparam \pulse_cnt_2[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N30
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( pulse_cnt_2[10] ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( pulse_cnt_2[10] ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(!pulse_cnt_2[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N32
dffeas \pulse_cnt_2[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[10] .is_wysiwyg = "true";
defparam \pulse_cnt_2[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N33
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( pulse_cnt_2[11] ) + ( GND ) + ( \Add2~6  ))
// \Add2~122  = CARRY(( pulse_cnt_2[11] ) + ( GND ) + ( \Add2~6  ))

	.dataa(!pulse_cnt_2[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N35
dffeas \pulse_cnt_2[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~121_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[11] .is_wysiwyg = "true";
defparam \pulse_cnt_2[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N36
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( pulse_cnt_2[12] ) + ( GND ) + ( \Add2~122  ))
// \Add2~50  = CARRY(( pulse_cnt_2[12] ) + ( GND ) + ( \Add2~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N38
dffeas \pulse_cnt_2[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[12] .is_wysiwyg = "true";
defparam \pulse_cnt_2[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N39
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( pulse_cnt_2[13] ) + ( GND ) + ( \Add2~50  ))
// \Add2~118  = CARRY(( pulse_cnt_2[13] ) + ( GND ) + ( \Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N41
dffeas \pulse_cnt_2[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~117_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[13] .is_wysiwyg = "true";
defparam \pulse_cnt_2[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N42
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( pulse_cnt_2[14] ) + ( GND ) + ( \Add2~118  ))
// \Add2~114  = CARRY(( pulse_cnt_2[14] ) + ( GND ) + ( \Add2~118  ))

	.dataa(gnd),
	.datab(!pulse_cnt_2[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N44
dffeas \pulse_cnt_2[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~113_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[14] .is_wysiwyg = "true";
defparam \pulse_cnt_2[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N45
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( pulse_cnt_2[15] ) + ( GND ) + ( \Add2~114  ))
// \Add2~110  = CARRY(( pulse_cnt_2[15] ) + ( GND ) + ( \Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N47
dffeas \pulse_cnt_2[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~109_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[15] .is_wysiwyg = "true";
defparam \pulse_cnt_2[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N48
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( pulse_cnt_2[16] ) + ( GND ) + ( \Add2~110  ))
// \Add2~106  = CARRY(( pulse_cnt_2[16] ) + ( GND ) + ( \Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N50
dffeas \pulse_cnt_2[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~105_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[16] .is_wysiwyg = "true";
defparam \pulse_cnt_2[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N51
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( pulse_cnt_2[17] ) + ( GND ) + ( \Add2~106  ))
// \Add2~102  = CARRY(( pulse_cnt_2[17] ) + ( GND ) + ( \Add2~106  ))

	.dataa(!pulse_cnt_2[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N53
dffeas \pulse_cnt_2[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~101_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[17] .is_wysiwyg = "true";
defparam \pulse_cnt_2[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N54
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( pulse_cnt_2[18] ) + ( GND ) + ( \Add2~102  ))
// \Add2~98  = CARRY(( pulse_cnt_2[18] ) + ( GND ) + ( \Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N56
dffeas \pulse_cnt_2[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~97_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[18] .is_wysiwyg = "true";
defparam \pulse_cnt_2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y38_N12
cyclonev_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = ( pulse_cnt_2[15] & ( pulse_cnt_2[13] & ( (pulse_cnt_2[16] & (pulse_cnt_2[18] & (pulse_cnt_2[17] & pulse_cnt_2[14]))) ) ) )

	.dataa(!pulse_cnt_2[16]),
	.datab(!pulse_cnt_2[18]),
	.datac(!pulse_cnt_2[17]),
	.datad(!pulse_cnt_2[14]),
	.datae(!pulse_cnt_2[15]),
	.dataf(!pulse_cnt_2[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~4 .extended_lut = "off";
defparam \Equal2~4 .lut_mask = 64'h0000000000000001;
defparam \Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y38_N57
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( pulse_cnt_2[19] ) + ( GND ) + ( \Add2~98  ))
// \Add2~94  = CARRY(( pulse_cnt_2[19] ) + ( GND ) + ( \Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N59
dffeas \pulse_cnt_2[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~93_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[19] .is_wysiwyg = "true";
defparam \pulse_cnt_2[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N0
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( pulse_cnt_2[20] ) + ( GND ) + ( \Add2~94  ))
// \Add2~90  = CARRY(( pulse_cnt_2[20] ) + ( GND ) + ( \Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y37_N2
dffeas \pulse_cnt_2[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~89_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[20] .is_wysiwyg = "true";
defparam \pulse_cnt_2[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N3
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( pulse_cnt_2[21] ) + ( GND ) + ( \Add2~90  ))
// \Add2~126  = CARRY(( pulse_cnt_2[21] ) + ( GND ) + ( \Add2~90  ))

	.dataa(!pulse_cnt_2[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y37_N5
dffeas \pulse_cnt_2[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~125_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[21] .is_wysiwyg = "true";
defparam \pulse_cnt_2[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N6
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( pulse_cnt_2[22] ) + ( GND ) + ( \Add2~126  ))
// \Add2~86  = CARRY(( pulse_cnt_2[22] ) + ( GND ) + ( \Add2~126  ))

	.dataa(gnd),
	.datab(!pulse_cnt_2[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y37_N8
dffeas \pulse_cnt_2[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~85_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[22] .is_wysiwyg = "true";
defparam \pulse_cnt_2[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N9
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( pulse_cnt_2[23] ) + ( GND ) + ( \Add2~86  ))
// \Add2~82  = CARRY(( pulse_cnt_2[23] ) + ( GND ) + ( \Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y37_N11
dffeas \pulse_cnt_2[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~81_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[23] .is_wysiwyg = "true";
defparam \pulse_cnt_2[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N12
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( pulse_cnt_2[24] ) + ( GND ) + ( \Add2~82  ))
// \Add2~78  = CARRY(( pulse_cnt_2[24] ) + ( GND ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(!pulse_cnt_2[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y37_N14
dffeas \pulse_cnt_2[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~77_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[24] .is_wysiwyg = "true";
defparam \pulse_cnt_2[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N15
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( pulse_cnt_2[25] ) + ( GND ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( pulse_cnt_2[25] ) + ( GND ) + ( \Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y37_N17
dffeas \pulse_cnt_2[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~73_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[25] .is_wysiwyg = "true";
defparam \pulse_cnt_2[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N42
cyclonev_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = ( pulse_cnt_2[20] & ( pulse_cnt_2[25] & ( (pulse_cnt_2[22] & (pulse_cnt_2[24] & (pulse_cnt_2[19] & pulse_cnt_2[23]))) ) ) )

	.dataa(!pulse_cnt_2[22]),
	.datab(!pulse_cnt_2[24]),
	.datac(!pulse_cnt_2[19]),
	.datad(!pulse_cnt_2[23]),
	.datae(!pulse_cnt_2[20]),
	.dataf(!pulse_cnt_2[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~3 .extended_lut = "off";
defparam \Equal2~3 .lut_mask = 64'h0000000000000001;
defparam \Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N48
cyclonev_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = ( pulse_cnt_2[21] & ( pulse_cnt_2[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pulse_cnt_2[21]),
	.dataf(!pulse_cnt_2[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~5 .extended_lut = "off";
defparam \Equal2~5 .lut_mask = 64'h000000000000FFFF;
defparam \Equal2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N18
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( pulse_cnt_2[26] ) + ( GND ) + ( \Add2~74  ))
// \Add2~70  = CARRY(( pulse_cnt_2[26] ) + ( GND ) + ( \Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y37_N20
dffeas \pulse_cnt_2[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~69_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[26] .is_wysiwyg = "true";
defparam \pulse_cnt_2[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N21
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( pulse_cnt_2[27] ) + ( GND ) + ( \Add2~70  ))
// \Add2~46  = CARRY(( pulse_cnt_2[27] ) + ( GND ) + ( \Add2~70  ))

	.dataa(!pulse_cnt_2[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y37_N23
dffeas \pulse_cnt_2[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[27] .is_wysiwyg = "true";
defparam \pulse_cnt_2[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y38_N6
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( pulse_cnt_2[0] & ( pulse_cnt_2[27] & ( (pulse_cnt_2[4] & (pulse_cnt_2[3] & (pulse_cnt_2[1] & pulse_cnt_2[2]))) ) ) )

	.dataa(!pulse_cnt_2[4]),
	.datab(!pulse_cnt_2[3]),
	.datac(!pulse_cnt_2[1]),
	.datad(!pulse_cnt_2[2]),
	.datae(!pulse_cnt_2[0]),
	.dataf(!pulse_cnt_2[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0000000000000001;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N24
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( pulse_cnt_2[28] ) + ( GND ) + ( \Add2~46  ))
// \Add2~66  = CARRY(( pulse_cnt_2[28] ) + ( GND ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_2[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y37_N26
dffeas \pulse_cnt_2[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~65_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[28] .is_wysiwyg = "true";
defparam \pulse_cnt_2[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N27
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( pulse_cnt_2[29] ) + ( GND ) + ( \Add2~66  ))
// \Add2~62  = CARRY(( pulse_cnt_2[29] ) + ( GND ) + ( \Add2~66  ))

	.dataa(!pulse_cnt_2[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y37_N29
dffeas \pulse_cnt_2[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~61_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[29] .is_wysiwyg = "true";
defparam \pulse_cnt_2[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N30
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( pulse_cnt_2[30] ) + ( GND ) + ( \Add2~62  ))
// \Add2~58  = CARRY(( pulse_cnt_2[30] ) + ( GND ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(!pulse_cnt_2[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y37_N32
dffeas \pulse_cnt_2[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~57_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[30] .is_wysiwyg = "true";
defparam \pulse_cnt_2[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N33
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( pulse_cnt_2[31] ) + ( GND ) + ( \Add2~58  ))

	.dataa(!pulse_cnt_2[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y37_N35
dffeas \pulse_cnt_2[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_2[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_2[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_2[31] .is_wysiwyg = "true";
defparam \pulse_cnt_2[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N36
cyclonev_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ( pulse_cnt_2[29] & ( pulse_cnt_2[31] & ( (pulse_cnt_2[26] & (pulse_cnt_2[30] & (pulse_cnt_2[28] & pulse_cnt_2[12]))) ) ) )

	.dataa(!pulse_cnt_2[26]),
	.datab(!pulse_cnt_2[30]),
	.datac(!pulse_cnt_2[28]),
	.datad(!pulse_cnt_2[12]),
	.datae(!pulse_cnt_2[29]),
	.dataf(!pulse_cnt_2[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~2 .extended_lut = "off";
defparam \Equal2~2 .lut_mask = 64'h0000000000000001;
defparam \Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y38_N30
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( pulse_cnt_2[7] & ( pulse_cnt_2[5] & ( (pulse_cnt_2[8] & (pulse_cnt_2[9] & (pulse_cnt_2[10] & pulse_cnt_2[6]))) ) ) )

	.dataa(!pulse_cnt_2[8]),
	.datab(!pulse_cnt_2[9]),
	.datac(!pulse_cnt_2[10]),
	.datad(!pulse_cnt_2[6]),
	.datae(!pulse_cnt_2[7]),
	.dataf(!pulse_cnt_2[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h0000000000000001;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y37_N54
cyclonev_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = ( \Equal2~2_combout  & ( \Equal2~0_combout  & ( (\Equal2~4_combout  & (\Equal2~3_combout  & (\Equal2~5_combout  & \Equal2~1_combout ))) ) ) )

	.dataa(!\Equal2~4_combout ),
	.datab(!\Equal2~3_combout ),
	.datac(!\Equal2~5_combout ),
	.datad(!\Equal2~1_combout ),
	.datae(!\Equal2~2_combout ),
	.dataf(!\Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~6 .extended_lut = "off";
defparam \Equal2~6 .lut_mask = 64'h0000000000000001;
defparam \Equal2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y41_N42
cyclonev_lcell_comb \GPIO_1~74 (
// Equation(s):
// \GPIO_1~74_combout  = ( \fsm~DUPLICATE_q  & ( !\Equal2~6_combout  & ( \PG_2|pulse_out~q  ) ) )

	.dataa(gnd),
	.datab(!\PG_2|pulse_out~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fsm~DUPLICATE_q ),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GPIO_1~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GPIO_1~74 .extended_lut = "off";
defparam \GPIO_1~74 .lut_mask = 64'h0000333300000000;
defparam \GPIO_1~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y37_N39
cyclonev_lcell_comb \LFSR_32_5|sr[23]~14 (
// Equation(s):
// \LFSR_32_5|sr[23]~14_combout  = ( !\LFSR_32_5|sr [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[23]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[23]~14 .extended_lut = "off";
defparam \LFSR_32_5|sr[23]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[23]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N41
dffeas \LFSR_32_5|sr[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[23]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[23] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y37_N36
cyclonev_lcell_comb \LFSR_32_5|sr[24]~15 (
// Equation(s):
// \LFSR_32_5|sr[24]~15_combout  = ( !\LFSR_32_5|sr [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[24]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[24]~15 .extended_lut = "off";
defparam \LFSR_32_5|sr[24]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[24]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N37
dffeas \LFSR_32_5|sr[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[24]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[24] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y37_N0
cyclonev_lcell_comb \LFSR_32_5|sr[25]~10 (
// Equation(s):
// \LFSR_32_5|sr[25]~10_combout  = ( !\LFSR_32_5|sr [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[25]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[25]~10 .extended_lut = "off";
defparam \LFSR_32_5|sr[25]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[25]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N1
dffeas \LFSR_32_5|sr[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[25]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[25] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y37_N3
cyclonev_lcell_comb \LFSR_32_5|sr[26]~11 (
// Equation(s):
// \LFSR_32_5|sr[26]~11_combout  = ( !\LFSR_32_5|sr [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[26]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[26]~11 .extended_lut = "off";
defparam \LFSR_32_5|sr[26]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[26]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N4
dffeas \LFSR_32_5|sr[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[26]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[26] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y37_N12
cyclonev_lcell_comb \LFSR_32_5|sr[27]~16 (
// Equation(s):
// \LFSR_32_5|sr[27]~16_combout  = ( !\LFSR_32_5|sr [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[27]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[27]~16 .extended_lut = "off";
defparam \LFSR_32_5|sr[27]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[27]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N13
dffeas \LFSR_32_5|sr[27]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[27]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[27]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y37_N18
cyclonev_lcell_comb \LFSR_32_5|sr[28]~17 (
// Equation(s):
// \LFSR_32_5|sr[28]~17_combout  = ( !\LFSR_32_5|sr[27]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[28]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[28]~17 .extended_lut = "off";
defparam \LFSR_32_5|sr[28]~17 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[28]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N19
dffeas \LFSR_32_5|sr[28]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[28]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[28]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y37_N21
cyclonev_lcell_comb \LFSR_32_5|sr[29]~18 (
// Equation(s):
// \LFSR_32_5|sr[29]~18_combout  = ( !\LFSR_32_5|sr[28]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[29]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[29]~18 .extended_lut = "off";
defparam \LFSR_32_5|sr[29]~18 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[29]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N22
dffeas \LFSR_32_5|sr[29]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[29]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[29]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y37_N54
cyclonev_lcell_comb \LFSR_32_5|sr[30]~feeder (
// Equation(s):
// \LFSR_32_5|sr[30]~feeder_combout  = ( \LFSR_32_5|sr[29]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[30]~feeder .extended_lut = "off";
defparam \LFSR_32_5|sr[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LFSR_32_5|sr[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N55
dffeas \LFSR_32_5|sr[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[30] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N33
cyclonev_lcell_comb \LFSR_32_5|sr[31]~12 (
// Equation(s):
// \LFSR_32_5|sr[31]~12_combout  = ( !\LFSR_32_5|sr [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[31]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[31]~12 .extended_lut = "off";
defparam \LFSR_32_5|sr[31]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[31]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N34
dffeas \LFSR_32_5|sr[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[31]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[31] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N12
cyclonev_lcell_comb \LFSR_32_5|y (
// Equation(s):
// \LFSR_32_5|y~combout  = ( \LFSR_32_5|sr [31] & ( !\LFSR_32_5|sr [6] $ (!\LFSR_32_5|sr[5]~DUPLICATE_q  $ (!\LFSR_32_5|sr [1])) ) ) # ( !\LFSR_32_5|sr [31] & ( !\LFSR_32_5|sr [6] $ (!\LFSR_32_5|sr[5]~DUPLICATE_q  $ (\LFSR_32_5|sr [1])) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_5|sr [6]),
	.datac(!\LFSR_32_5|sr[5]~DUPLICATE_q ),
	.datad(!\LFSR_32_5|sr [1]),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|y .extended_lut = "off";
defparam \LFSR_32_5|y .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \LFSR_32_5|y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N13
dffeas \LFSR_32_5|sr[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|y~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[0] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N10
dffeas \LFSR_32_5|sr[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_5|sr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[1] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N15
cyclonev_lcell_comb \LFSR_32_5|sr[2]~2 (
// Equation(s):
// \LFSR_32_5|sr[2]~2_combout  = !\LFSR_32_5|sr [1]

	.dataa(!\LFSR_32_5|sr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[2]~2 .extended_lut = "off";
defparam \LFSR_32_5|sr[2]~2 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \LFSR_32_5|sr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N38
dffeas \LFSR_32_5|sr[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_5|sr[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[2] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N26
dffeas \LFSR_32_5|sr[3]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_5|sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N1
dffeas \LFSR_32_5|sr[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_5|sr[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[4] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N45
cyclonev_lcell_comb \LFSR_32_5|sr[5]~1 (
// Equation(s):
// \LFSR_32_5|sr[5]~1_combout  = ( !\LFSR_32_5|sr [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[5]~1 .extended_lut = "off";
defparam \LFSR_32_5|sr[5]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N46
dffeas \LFSR_32_5|sr[5]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[5]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N42
cyclonev_lcell_comb \LFSR_32_5|sr[6]~5 (
// Equation(s):
// \LFSR_32_5|sr[6]~5_combout  = !\LFSR_32_5|sr[5]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_5|sr[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[6]~5 .extended_lut = "off";
defparam \LFSR_32_5|sr[6]~5 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_5|sr[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N44
dffeas \LFSR_32_5|sr[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[6] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N0
cyclonev_lcell_comb \LFSR_32_5|sr[7]~4 (
// Equation(s):
// \LFSR_32_5|sr[7]~4_combout  = ( !\LFSR_32_5|sr [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[7]~4 .extended_lut = "off";
defparam \LFSR_32_5|sr[7]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N1
dffeas \LFSR_32_5|sr[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[7]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[7] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N6
cyclonev_lcell_comb \LFSR_32_5|sr[8]~6 (
// Equation(s):
// \LFSR_32_5|sr[8]~6_combout  = ( !\LFSR_32_5|sr [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[8]~6 .extended_lut = "off";
defparam \LFSR_32_5|sr[8]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N7
dffeas \LFSR_32_5|sr[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[8]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[8] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N47
dffeas \LFSR_32_5|sr[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_5|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[9] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N8
dffeas \LFSR_32_5|sr[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_5|sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[10] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N17
dffeas \LFSR_32_5|sr[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_5|sr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[11] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y38_N9
cyclonev_lcell_comb \LFSR_32_5|sr[12]~feeder (
// Equation(s):
// \LFSR_32_5|sr[12]~feeder_combout  = ( \LFSR_32_5|sr [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[12]~feeder .extended_lut = "off";
defparam \LFSR_32_5|sr[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LFSR_32_5|sr[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y38_N11
dffeas \LFSR_32_5|sr[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[12] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y38_N13
dffeas \LFSR_32_5|sr[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_5|sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[13] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y38_N18
cyclonev_lcell_comb \LFSR_32_5|sr[14]~7 (
// Equation(s):
// \LFSR_32_5|sr[14]~7_combout  = ( !\LFSR_32_5|sr [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[14]~7 .extended_lut = "off";
defparam \LFSR_32_5|sr[14]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y38_N20
dffeas \LFSR_32_5|sr[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[14] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N20
dffeas \LFSR_32_5|sr[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_5|sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[15] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N36
cyclonev_lcell_comb \LFSR_32_5|sr[16]~feeder (
// Equation(s):
// \LFSR_32_5|sr[16]~feeder_combout  = ( \LFSR_32_5|sr [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[16]~feeder .extended_lut = "off";
defparam \LFSR_32_5|sr[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LFSR_32_5|sr[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N37
dffeas \LFSR_32_5|sr[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[16] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y38_N0
cyclonev_lcell_comb \LFSR_32_5|sr[17]~0 (
// Equation(s):
// \LFSR_32_5|sr[17]~0_combout  = ( !\LFSR_32_5|sr [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[17]~0 .extended_lut = "off";
defparam \LFSR_32_5|sr[17]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y38_N1
dffeas \LFSR_32_5|sr[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[17]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[17] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N18
cyclonev_lcell_comb \LFSR_32_5|sr[18]~8 (
// Equation(s):
// \LFSR_32_5|sr[18]~8_combout  = ( !\LFSR_32_5|sr [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[18]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[18]~8 .extended_lut = "off";
defparam \LFSR_32_5|sr[18]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[18]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N19
dffeas \LFSR_32_5|sr[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[18]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[18] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N32
dffeas \LFSR_32_5|sr[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_5|sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[19] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N45
cyclonev_lcell_comb \LFSR_32_5|sr[20]~9 (
// Equation(s):
// \LFSR_32_5|sr[20]~9_combout  = ( !\LFSR_32_5|sr [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LFSR_32_5|sr [19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[20]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[20]~9 .extended_lut = "off";
defparam \LFSR_32_5|sr[20]~9 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \LFSR_32_5|sr[20]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N47
dffeas \LFSR_32_5|sr[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[20]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[20] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N56
dffeas \LFSR_32_5|sr[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_5|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[21] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N51
cyclonev_lcell_comb \LFSR_32_5|sr[22]~13 (
// Equation(s):
// \LFSR_32_5|sr[22]~13_combout  = ( !\LFSR_32_5|sr [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_5|sr[22]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_5|sr[22]~13 .extended_lut = "off";
defparam \LFSR_32_5|sr[22]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_5|sr[22]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N52
dffeas \LFSR_32_5|sr[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[22]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[22] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N20
dffeas \LFSR_32_5|sr[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[28]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[28] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N14
dffeas \LFSR_32_5|sr[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[27]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[27] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N23
dffeas \LFSR_32_5|sr[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[29]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[29] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N56
dffeas \LFSR_32_5|sr[30]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[30]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y37_N33
cyclonev_lcell_comb \PG_5|pulse_out~5 (
// Equation(s):
// \PG_5|pulse_out~5_combout  = ( !\LFSR_32_5|sr[30]~DUPLICATE_q  & ( \LFSR_32_5|sr [24] & ( (\LFSR_32_5|sr [28] & (!\LFSR_32_5|sr [27] & (!\LFSR_32_5|sr [23] & !\LFSR_32_5|sr [29]))) ) ) )

	.dataa(!\LFSR_32_5|sr [28]),
	.datab(!\LFSR_32_5|sr [27]),
	.datac(!\LFSR_32_5|sr [23]),
	.datad(!\LFSR_32_5|sr [29]),
	.datae(!\LFSR_32_5|sr[30]~DUPLICATE_q ),
	.dataf(!\LFSR_32_5|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_5|pulse_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_5|pulse_out~5 .extended_lut = "off";
defparam \PG_5|pulse_out~5 .lut_mask = 64'h0000000040000000;
defparam \PG_5|pulse_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N54
cyclonev_lcell_comb \PG_5|pulse_out~1 (
// Equation(s):
// \PG_5|pulse_out~1_combout  = ( \LFSR_32_5|sr [21] & ( \PG_5|pulse_out~5_combout  ) ) # ( !\LFSR_32_5|sr [21] & ( \PG_5|pulse_out~5_combout  & ( (!\LFSR_32_5|sr [22]) # ((!\LFSR_32_5|sr [26]) # ((\LFSR_32_5|sr [25]) # (\LFSR_32_5|sr [31]))) ) ) ) # ( 
// \LFSR_32_5|sr [21] & ( !\PG_5|pulse_out~5_combout  ) ) # ( !\LFSR_32_5|sr [21] & ( !\PG_5|pulse_out~5_combout  ) )

	.dataa(!\LFSR_32_5|sr [22]),
	.datab(!\LFSR_32_5|sr [26]),
	.datac(!\LFSR_32_5|sr [31]),
	.datad(!\LFSR_32_5|sr [25]),
	.datae(!\LFSR_32_5|sr [21]),
	.dataf(!\PG_5|pulse_out~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_5|pulse_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_5|pulse_out~1 .extended_lut = "off";
defparam \PG_5|pulse_out~1 .lut_mask = 64'hFFFFFFFFEFFFFFFF;
defparam \PG_5|pulse_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N25
dffeas \LFSR_32_5|sr[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_5|sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[3] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N2
dffeas \LFSR_32_5|sr[4]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_5|sr[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N27
cyclonev_lcell_comb \PG_5|LessThan1~2 (
// Equation(s):
// \PG_5|LessThan1~2_combout  = ( \LFSR_32_5|sr [1] & ( \LFSR_32_5|sr [2] & ( (\LFSR_32_5|sr [6] & ((!\LFSR_32_5|sr[5]~DUPLICATE_q ) # ((\LFSR_32_5|sr [3] & \LFSR_32_5|sr[4]~DUPLICATE_q )))) ) ) ) # ( !\LFSR_32_5|sr [1] & ( \LFSR_32_5|sr [2] & ( 
// (\LFSR_32_5|sr [6] & ((!\LFSR_32_5|sr[5]~DUPLICATE_q ) # ((\LFSR_32_5|sr [3] & \LFSR_32_5|sr[4]~DUPLICATE_q )))) ) ) ) # ( \LFSR_32_5|sr [1] & ( !\LFSR_32_5|sr [2] & ( (!\LFSR_32_5|sr[5]~DUPLICATE_q  & \LFSR_32_5|sr [6]) ) ) ) # ( !\LFSR_32_5|sr [1] & ( 
// !\LFSR_32_5|sr [2] & ( (\LFSR_32_5|sr [6] & ((!\LFSR_32_5|sr[5]~DUPLICATE_q ) # ((\LFSR_32_5|sr [3] & \LFSR_32_5|sr[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\LFSR_32_5|sr[5]~DUPLICATE_q ),
	.datab(!\LFSR_32_5|sr [3]),
	.datac(!\LFSR_32_5|sr [6]),
	.datad(!\LFSR_32_5|sr[4]~DUPLICATE_q ),
	.datae(!\LFSR_32_5|sr [1]),
	.dataf(!\LFSR_32_5|sr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_5|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_5|LessThan1~2 .extended_lut = "off";
defparam \PG_5|LessThan1~2 .lut_mask = 64'h0A0B0A0A0A0B0A0B;
defparam \PG_5|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N8
dffeas \LFSR_32_5|sr[8]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[8]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[8]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N36
cyclonev_lcell_comb \PG_5|LessThan1~3 (
// Equation(s):
// \PG_5|LessThan1~3_combout  = ( \LFSR_32_5|sr [11] & ( (\LFSR_32_5|sr[8]~DUPLICATE_q  & (\LFSR_32_5|sr [9] & \LFSR_32_5|sr [10])) ) )

	.dataa(!\LFSR_32_5|sr[8]~DUPLICATE_q ),
	.datab(!\LFSR_32_5|sr [9]),
	.datac(!\LFSR_32_5|sr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_5|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_5|LessThan1~3 .extended_lut = "off";
defparam \PG_5|LessThan1~3 .lut_mask = 64'h0000000001010101;
defparam \PG_5|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y38_N2
dffeas \LFSR_32_5|sr[17]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[17]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[17]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y38_N30
cyclonev_lcell_comb \PG_5|LessThan1~0 (
// Equation(s):
// \PG_5|LessThan1~0_combout  = ( !\LFSR_32_5|sr[17]~DUPLICATE_q  & ( !\LFSR_32_5|sr [13] & ( (\LFSR_32_5|sr [14] & !\LFSR_32_5|sr [12]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_5|sr [14]),
	.datad(!\LFSR_32_5|sr [12]),
	.datae(!\LFSR_32_5|sr[17]~DUPLICATE_q ),
	.dataf(!\LFSR_32_5|sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_5|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_5|LessThan1~0 .extended_lut = "off";
defparam \PG_5|LessThan1~0 .lut_mask = 64'h0F00000000000000;
defparam \PG_5|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N21
cyclonev_lcell_comb \PG_5|LessThan1~1 (
// Equation(s):
// \PG_5|LessThan1~1_combout  = ( \PG_5|LessThan1~3_combout  & ( \PG_5|LessThan1~0_combout  & ( (!\PG_5|LessThan1~2_combout  & (\LFSR_32_5|sr [16] & (\LFSR_32_5|sr [7] & \LFSR_32_5|sr [15]))) ) ) ) # ( !\PG_5|LessThan1~3_combout  & ( 
// \PG_5|LessThan1~0_combout  & ( (\LFSR_32_5|sr [16] & \LFSR_32_5|sr [15]) ) ) )

	.dataa(!\PG_5|LessThan1~2_combout ),
	.datab(!\LFSR_32_5|sr [16]),
	.datac(!\LFSR_32_5|sr [7]),
	.datad(!\LFSR_32_5|sr [15]),
	.datae(!\PG_5|LessThan1~3_combout ),
	.dataf(!\PG_5|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_5|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_5|LessThan1~1 .extended_lut = "off";
defparam \PG_5|LessThan1~1 .lut_mask = 64'h0000000000330002;
defparam \PG_5|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N38
dffeas \LFSR_32_5|sr[16]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[16]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N24
cyclonev_lcell_comb \PG_5|pulse_out~4 (
// Equation(s):
// \PG_5|pulse_out~4_combout  = ( \LFSR_32_5|sr[16]~DUPLICATE_q  & ( \LFSR_32_5|sr [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LFSR_32_5|sr[16]~DUPLICATE_q ),
	.dataf(!\LFSR_32_5|sr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_5|pulse_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_5|pulse_out~4 .extended_lut = "off";
defparam \PG_5|pulse_out~4 .lut_mask = 64'h000000000000FFFF;
defparam \PG_5|pulse_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N6
cyclonev_lcell_comb \PG_5|pulse_out~3 (
// Equation(s):
// \PG_5|pulse_out~3_combout  = ( \LFSR_32_5|sr [9] & ( \LFSR_32_5|sr [6] & ( (!\LFSR_32_5|sr [10] & !\LFSR_32_5|sr [11]) ) ) ) # ( !\LFSR_32_5|sr [9] & ( \LFSR_32_5|sr [6] & ( (!\LFSR_32_5|sr [11] & ((!\LFSR_32_5|sr [10]) # (!\LFSR_32_5|sr[8]~DUPLICATE_q 
// ))) ) ) ) # ( \LFSR_32_5|sr [9] & ( !\LFSR_32_5|sr [6] & ( (!\LFSR_32_5|sr [10] & !\LFSR_32_5|sr [11]) ) ) ) # ( !\LFSR_32_5|sr [9] & ( !\LFSR_32_5|sr [6] & ( (!\LFSR_32_5|sr [11] & ((!\LFSR_32_5|sr [10]) # ((!\LFSR_32_5|sr[8]~DUPLICATE_q ) # 
// (\LFSR_32_5|sr [7])))) ) ) )

	.dataa(!\LFSR_32_5|sr [10]),
	.datab(!\LFSR_32_5|sr [7]),
	.datac(!\LFSR_32_5|sr[8]~DUPLICATE_q ),
	.datad(!\LFSR_32_5|sr [11]),
	.datae(!\LFSR_32_5|sr [9]),
	.dataf(!\LFSR_32_5|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_5|pulse_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_5|pulse_out~3 .extended_lut = "off";
defparam \PG_5|pulse_out~3 .lut_mask = 64'hFB00AA00FA00AA00;
defparam \PG_5|pulse_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N47
dffeas \LFSR_32_5|sr[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_5|sr[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_5|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_5|sr[5] .is_wysiwyg = "true";
defparam \LFSR_32_5|sr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N3
cyclonev_lcell_comb \PG_5|pulse_out~2 (
// Equation(s):
// \PG_5|pulse_out~2_combout  = ( \LFSR_32_5|sr [1] & ( \LFSR_32_5|sr[3]~DUPLICATE_q  & ( !\LFSR_32_5|sr [5] ) ) ) # ( !\LFSR_32_5|sr [1] & ( \LFSR_32_5|sr[3]~DUPLICATE_q  & ( !\LFSR_32_5|sr [5] ) ) ) # ( \LFSR_32_5|sr [1] & ( !\LFSR_32_5|sr[3]~DUPLICATE_q  
// & ( (!\LFSR_32_5|sr [5] & (((!\LFSR_32_5|sr [0] & \LFSR_32_5|sr [2])) # (\LFSR_32_5|sr[4]~DUPLICATE_q ))) ) ) ) # ( !\LFSR_32_5|sr [1] & ( !\LFSR_32_5|sr[3]~DUPLICATE_q  & ( (!\LFSR_32_5|sr [5] & ((\LFSR_32_5|sr [2]) # (\LFSR_32_5|sr[4]~DUPLICATE_q ))) ) 
// ) )

	.dataa(!\LFSR_32_5|sr[4]~DUPLICATE_q ),
	.datab(!\LFSR_32_5|sr [5]),
	.datac(!\LFSR_32_5|sr [0]),
	.datad(!\LFSR_32_5|sr [2]),
	.datae(!\LFSR_32_5|sr [1]),
	.dataf(!\LFSR_32_5|sr[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_5|pulse_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_5|pulse_out~2 .extended_lut = "off";
defparam \PG_5|pulse_out~2 .lut_mask = 64'h44CC44C4CCCCCCCC;
defparam \PG_5|pulse_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y38_N24
cyclonev_lcell_comb \PG_5|LessThan0~0 (
// Equation(s):
// \PG_5|LessThan0~0_combout  = ( \LFSR_32_5|sr [13] & ( (\LFSR_32_5|sr [12] & !\LFSR_32_5|sr [14]) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_5|sr [12]),
	.datac(!\LFSR_32_5|sr [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_5|sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_5|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_5|LessThan0~0 .extended_lut = "off";
defparam \PG_5|LessThan0~0 .lut_mask = 64'h0000000030303030;
defparam \PG_5|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N48
cyclonev_lcell_comb \PG_5|pulse_out~0 (
// Equation(s):
// \PG_5|pulse_out~0_combout  = ( \PG_5|pulse_out~2_combout  & ( \PG_5|LessThan0~0_combout  & ( (\PG_5|pulse_out~4_combout  & (\PG_5|pulse_out~3_combout  & ((!\LFSR_32_5|sr[8]~DUPLICATE_q ) # (!\LFSR_32_5|sr [10])))) ) ) ) # ( !\PG_5|pulse_out~2_combout  & ( 
// \PG_5|LessThan0~0_combout  & ( (\PG_5|pulse_out~4_combout  & \PG_5|pulse_out~3_combout ) ) ) ) # ( \PG_5|pulse_out~2_combout  & ( !\PG_5|LessThan0~0_combout  & ( \PG_5|pulse_out~4_combout  ) ) ) # ( !\PG_5|pulse_out~2_combout  & ( 
// !\PG_5|LessThan0~0_combout  & ( \PG_5|pulse_out~4_combout  ) ) )

	.dataa(!\LFSR_32_5|sr[8]~DUPLICATE_q ),
	.datab(!\PG_5|pulse_out~4_combout ),
	.datac(!\LFSR_32_5|sr [10]),
	.datad(!\PG_5|pulse_out~3_combout ),
	.datae(!\PG_5|pulse_out~2_combout ),
	.dataf(!\PG_5|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_5|pulse_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_5|pulse_out~0 .extended_lut = "off";
defparam \PG_5|pulse_out~0 .lut_mask = 64'h3333333300330032;
defparam \PG_5|pulse_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N30
cyclonev_lcell_comb \PG_5|pulse_out~6 (
// Equation(s):
// \PG_5|pulse_out~6_combout  = ( !\LFSR_32_5|sr [20] & ( ((\LFSR_32_5|sr [18] & (\LFSR_32_5|sr [19] & ((!\LFSR_32_5|sr [17]) # (\PG_5|pulse_out~0_combout ))))) # (\PG_5|pulse_out~1_combout ) ) ) # ( \LFSR_32_5|sr [20] & ( ((!\LFSR_32_5|sr [18] & 
// (!\PG_5|LessThan1~1_combout  & ((!\LFSR_32_5|sr [19]))))) # (\PG_5|pulse_out~1_combout ) ) )

	.dataa(!\PG_5|pulse_out~1_combout ),
	.datab(!\LFSR_32_5|sr [18]),
	.datac(!\PG_5|LessThan1~1_combout ),
	.datad(!\PG_5|pulse_out~0_combout ),
	.datae(!\LFSR_32_5|sr [20]),
	.dataf(!\LFSR_32_5|sr [19]),
	.datag(!\LFSR_32_5|sr [17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_5|pulse_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_5|pulse_out~6 .extended_lut = "on";
defparam \PG_5|pulse_out~6 .lut_mask = 64'h5555D5D575775555;
defparam \PG_5|pulse_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N39
cyclonev_lcell_comb \PG_5|pulse_out~10 (
// Equation(s):
// \PG_5|pulse_out~10_combout  = ( !\PG_5|pulse_out~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_5|pulse_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_5|pulse_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_5|pulse_out~10 .extended_lut = "off";
defparam \PG_5|pulse_out~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PG_5|pulse_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N41
dffeas \PG_5|pulse_out (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\PG_5|pulse_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PG_5|pulse_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PG_5|pulse_out .is_wysiwyg = "true";
defparam \PG_5|pulse_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N0
cyclonev_lcell_comb \Add5~41 (
// Equation(s):
// \Add5~41_sumout  = SUM(( pulse_cnt_5[0] ) + ( VCC ) + ( !VCC ))
// \Add5~42  = CARRY(( pulse_cnt_5[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~41_sumout ),
	.cout(\Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \Add5~41 .extended_lut = "off";
defparam \Add5~41 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N30
cyclonev_lcell_comb \pulse_cnt_5[6]~0 (
// Equation(s):
// \pulse_cnt_5[6]~0_combout  = ( \PG_5|pulse_out~q  & ( (\fsm~DUPLICATE_q  & ((!\Equal0~6_combout ) # (\DB_0|y_reg~q ))) ) ) # ( !\PG_5|pulse_out~q  & ( (\fsm~DUPLICATE_q  & \DB_0|y_reg~q ) ) )

	.dataa(!\fsm~DUPLICATE_q ),
	.datab(!\DB_0|y_reg~q ),
	.datac(!\Equal0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_5|pulse_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pulse_cnt_5[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pulse_cnt_5[6]~0 .extended_lut = "off";
defparam \pulse_cnt_5[6]~0 .lut_mask = 64'h1111111151515151;
defparam \pulse_cnt_5[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N2
dffeas \pulse_cnt_5[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~41_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[0] .is_wysiwyg = "true";
defparam \pulse_cnt_5[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N3
cyclonev_lcell_comb \Add5~37 (
// Equation(s):
// \Add5~37_sumout  = SUM(( pulse_cnt_5[1] ) + ( GND ) + ( \Add5~42  ))
// \Add5~38  = CARRY(( pulse_cnt_5[1] ) + ( GND ) + ( \Add5~42  ))

	.dataa(!pulse_cnt_5[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~37_sumout ),
	.cout(\Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \Add5~37 .extended_lut = "off";
defparam \Add5~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N5
dffeas \pulse_cnt_5[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~37_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[1] .is_wysiwyg = "true";
defparam \pulse_cnt_5[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N6
cyclonev_lcell_comb \Add5~33 (
// Equation(s):
// \Add5~33_sumout  = SUM(( pulse_cnt_5[2] ) + ( GND ) + ( \Add5~38  ))
// \Add5~34  = CARRY(( pulse_cnt_5[2] ) + ( GND ) + ( \Add5~38  ))

	.dataa(gnd),
	.datab(!pulse_cnt_5[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~33_sumout ),
	.cout(\Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \Add5~33 .extended_lut = "off";
defparam \Add5~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N8
dffeas \pulse_cnt_5[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~33_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[2] .is_wysiwyg = "true";
defparam \pulse_cnt_5[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N9
cyclonev_lcell_comb \Add5~29 (
// Equation(s):
// \Add5~29_sumout  = SUM(( pulse_cnt_5[3] ) + ( GND ) + ( \Add5~34  ))
// \Add5~30  = CARRY(( pulse_cnt_5[3] ) + ( GND ) + ( \Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~29_sumout ),
	.cout(\Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \Add5~29 .extended_lut = "off";
defparam \Add5~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N11
dffeas \pulse_cnt_5[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~29_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[3] .is_wysiwyg = "true";
defparam \pulse_cnt_5[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N12
cyclonev_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_sumout  = SUM(( pulse_cnt_5[4] ) + ( GND ) + ( \Add5~30  ))
// \Add5~26  = CARRY(( pulse_cnt_5[4] ) + ( GND ) + ( \Add5~30  ))

	.dataa(gnd),
	.datab(!pulse_cnt_5[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~25_sumout ),
	.cout(\Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \Add5~25 .extended_lut = "off";
defparam \Add5~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N14
dffeas \pulse_cnt_5[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~25_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[4] .is_wysiwyg = "true";
defparam \pulse_cnt_5[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N15
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( pulse_cnt_5[5] ) + ( GND ) + ( \Add5~26  ))
// \Add5~6  = CARRY(( pulse_cnt_5[5] ) + ( GND ) + ( \Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(\Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N17
dffeas \pulse_cnt_5[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~5_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[5] .is_wysiwyg = "true";
defparam \pulse_cnt_5[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N18
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( pulse_cnt_5[6] ) + ( GND ) + ( \Add5~6  ))
// \Add5~2  = CARRY(( pulse_cnt_5[6] ) + ( GND ) + ( \Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(\Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N20
dffeas \pulse_cnt_5[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~1_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[6] .is_wysiwyg = "true";
defparam \pulse_cnt_5[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N21
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( pulse_cnt_5[7] ) + ( GND ) + ( \Add5~2  ))
// \Add5~14  = CARRY(( pulse_cnt_5[7] ) + ( GND ) + ( \Add5~2  ))

	.dataa(!pulse_cnt_5[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N23
dffeas \pulse_cnt_5[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~13_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[7] .is_wysiwyg = "true";
defparam \pulse_cnt_5[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N24
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( pulse_cnt_5[8] ) + ( GND ) + ( \Add5~14  ))
// \Add5~18  = CARRY(( pulse_cnt_5[8] ) + ( GND ) + ( \Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N26
dffeas \pulse_cnt_5[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~17_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[8] .is_wysiwyg = "true";
defparam \pulse_cnt_5[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N27
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( pulse_cnt_5[9] ) + ( GND ) + ( \Add5~18  ))
// \Add5~10  = CARRY(( pulse_cnt_5[9] ) + ( GND ) + ( \Add5~18  ))

	.dataa(!pulse_cnt_5[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(\Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N29
dffeas \pulse_cnt_5[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~9_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[9] .is_wysiwyg = "true";
defparam \pulse_cnt_5[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N30
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( pulse_cnt_5[10] ) + ( GND ) + ( \Add5~10  ))
// \Add5~22  = CARRY(( pulse_cnt_5[10] ) + ( GND ) + ( \Add5~10  ))

	.dataa(gnd),
	.datab(!pulse_cnt_5[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N32
dffeas \pulse_cnt_5[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~21_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[10] .is_wysiwyg = "true";
defparam \pulse_cnt_5[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N33
cyclonev_lcell_comb \Add5~125 (
// Equation(s):
// \Add5~125_sumout  = SUM(( pulse_cnt_5[11] ) + ( GND ) + ( \Add5~22  ))
// \Add5~126  = CARRY(( pulse_cnt_5[11] ) + ( GND ) + ( \Add5~22  ))

	.dataa(!pulse_cnt_5[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~125_sumout ),
	.cout(\Add5~126 ),
	.shareout());
// synopsys translate_off
defparam \Add5~125 .extended_lut = "off";
defparam \Add5~125 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N35
dffeas \pulse_cnt_5[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~125_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[11] .is_wysiwyg = "true";
defparam \pulse_cnt_5[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N36
cyclonev_lcell_comb \Add5~49 (
// Equation(s):
// \Add5~49_sumout  = SUM(( pulse_cnt_5[12] ) + ( GND ) + ( \Add5~126  ))
// \Add5~50  = CARRY(( pulse_cnt_5[12] ) + ( GND ) + ( \Add5~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~49_sumout ),
	.cout(\Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \Add5~49 .extended_lut = "off";
defparam \Add5~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N38
dffeas \pulse_cnt_5[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~49_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[12] .is_wysiwyg = "true";
defparam \pulse_cnt_5[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N39
cyclonev_lcell_comb \Add5~117 (
// Equation(s):
// \Add5~117_sumout  = SUM(( pulse_cnt_5[13] ) + ( GND ) + ( \Add5~50  ))
// \Add5~118  = CARRY(( pulse_cnt_5[13] ) + ( GND ) + ( \Add5~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~117_sumout ),
	.cout(\Add5~118 ),
	.shareout());
// synopsys translate_off
defparam \Add5~117 .extended_lut = "off";
defparam \Add5~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N41
dffeas \pulse_cnt_5[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~117_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[13] .is_wysiwyg = "true";
defparam \pulse_cnt_5[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N42
cyclonev_lcell_comb \Add5~113 (
// Equation(s):
// \Add5~113_sumout  = SUM(( pulse_cnt_5[14] ) + ( GND ) + ( \Add5~118  ))
// \Add5~114  = CARRY(( pulse_cnt_5[14] ) + ( GND ) + ( \Add5~118  ))

	.dataa(gnd),
	.datab(!pulse_cnt_5[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~113_sumout ),
	.cout(\Add5~114 ),
	.shareout());
// synopsys translate_off
defparam \Add5~113 .extended_lut = "off";
defparam \Add5~113 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N44
dffeas \pulse_cnt_5[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~113_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[14] .is_wysiwyg = "true";
defparam \pulse_cnt_5[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N45
cyclonev_lcell_comb \Add5~109 (
// Equation(s):
// \Add5~109_sumout  = SUM(( pulse_cnt_5[15] ) + ( GND ) + ( \Add5~114  ))
// \Add5~110  = CARRY(( pulse_cnt_5[15] ) + ( GND ) + ( \Add5~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~109_sumout ),
	.cout(\Add5~110 ),
	.shareout());
// synopsys translate_off
defparam \Add5~109 .extended_lut = "off";
defparam \Add5~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N47
dffeas \pulse_cnt_5[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~109_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[15] .is_wysiwyg = "true";
defparam \pulse_cnt_5[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N48
cyclonev_lcell_comb \Add5~105 (
// Equation(s):
// \Add5~105_sumout  = SUM(( pulse_cnt_5[16] ) + ( GND ) + ( \Add5~110  ))
// \Add5~106  = CARRY(( pulse_cnt_5[16] ) + ( GND ) + ( \Add5~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~105_sumout ),
	.cout(\Add5~106 ),
	.shareout());
// synopsys translate_off
defparam \Add5~105 .extended_lut = "off";
defparam \Add5~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N50
dffeas \pulse_cnt_5[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~105_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[16] .is_wysiwyg = "true";
defparam \pulse_cnt_5[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N51
cyclonev_lcell_comb \Add5~101 (
// Equation(s):
// \Add5~101_sumout  = SUM(( pulse_cnt_5[17] ) + ( GND ) + ( \Add5~106  ))
// \Add5~102  = CARRY(( pulse_cnt_5[17] ) + ( GND ) + ( \Add5~106  ))

	.dataa(!pulse_cnt_5[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~101_sumout ),
	.cout(\Add5~102 ),
	.shareout());
// synopsys translate_off
defparam \Add5~101 .extended_lut = "off";
defparam \Add5~101 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N53
dffeas \pulse_cnt_5[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~101_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[17] .is_wysiwyg = "true";
defparam \pulse_cnt_5[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N54
cyclonev_lcell_comb \Add5~97 (
// Equation(s):
// \Add5~97_sumout  = SUM(( pulse_cnt_5[18] ) + ( GND ) + ( \Add5~102  ))
// \Add5~98  = CARRY(( pulse_cnt_5[18] ) + ( GND ) + ( \Add5~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~97_sumout ),
	.cout(\Add5~98 ),
	.shareout());
// synopsys translate_off
defparam \Add5~97 .extended_lut = "off";
defparam \Add5~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N56
dffeas \pulse_cnt_5[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~97_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[18] .is_wysiwyg = "true";
defparam \pulse_cnt_5[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N57
cyclonev_lcell_comb \Add5~93 (
// Equation(s):
// \Add5~93_sumout  = SUM(( pulse_cnt_5[19] ) + ( GND ) + ( \Add5~98  ))
// \Add5~94  = CARRY(( pulse_cnt_5[19] ) + ( GND ) + ( \Add5~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~93_sumout ),
	.cout(\Add5~94 ),
	.shareout());
// synopsys translate_off
defparam \Add5~93 .extended_lut = "off";
defparam \Add5~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N59
dffeas \pulse_cnt_5[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~93_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[19] .is_wysiwyg = "true";
defparam \pulse_cnt_5[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N0
cyclonev_lcell_comb \Add5~89 (
// Equation(s):
// \Add5~89_sumout  = SUM(( pulse_cnt_5[20] ) + ( GND ) + ( \Add5~94  ))
// \Add5~90  = CARRY(( pulse_cnt_5[20] ) + ( GND ) + ( \Add5~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~89_sumout ),
	.cout(\Add5~90 ),
	.shareout());
// synopsys translate_off
defparam \Add5~89 .extended_lut = "off";
defparam \Add5~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N2
dffeas \pulse_cnt_5[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~89_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[20] .is_wysiwyg = "true";
defparam \pulse_cnt_5[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N3
cyclonev_lcell_comb \Add5~121 (
// Equation(s):
// \Add5~121_sumout  = SUM(( pulse_cnt_5[21] ) + ( GND ) + ( \Add5~90  ))
// \Add5~122  = CARRY(( pulse_cnt_5[21] ) + ( GND ) + ( \Add5~90  ))

	.dataa(!pulse_cnt_5[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~121_sumout ),
	.cout(\Add5~122 ),
	.shareout());
// synopsys translate_off
defparam \Add5~121 .extended_lut = "off";
defparam \Add5~121 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N5
dffeas \pulse_cnt_5[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~121_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[21] .is_wysiwyg = "true";
defparam \pulse_cnt_5[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N6
cyclonev_lcell_comb \Add5~85 (
// Equation(s):
// \Add5~85_sumout  = SUM(( pulse_cnt_5[22] ) + ( GND ) + ( \Add5~122  ))
// \Add5~86  = CARRY(( pulse_cnt_5[22] ) + ( GND ) + ( \Add5~122  ))

	.dataa(gnd),
	.datab(!pulse_cnt_5[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~85_sumout ),
	.cout(\Add5~86 ),
	.shareout());
// synopsys translate_off
defparam \Add5~85 .extended_lut = "off";
defparam \Add5~85 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N8
dffeas \pulse_cnt_5[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~85_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[22] .is_wysiwyg = "true";
defparam \pulse_cnt_5[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N9
cyclonev_lcell_comb \Add5~81 (
// Equation(s):
// \Add5~81_sumout  = SUM(( pulse_cnt_5[23] ) + ( GND ) + ( \Add5~86  ))
// \Add5~82  = CARRY(( pulse_cnt_5[23] ) + ( GND ) + ( \Add5~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~81_sumout ),
	.cout(\Add5~82 ),
	.shareout());
// synopsys translate_off
defparam \Add5~81 .extended_lut = "off";
defparam \Add5~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N11
dffeas \pulse_cnt_5[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~81_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[23] .is_wysiwyg = "true";
defparam \pulse_cnt_5[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N12
cyclonev_lcell_comb \Add5~77 (
// Equation(s):
// \Add5~77_sumout  = SUM(( pulse_cnt_5[24] ) + ( GND ) + ( \Add5~82  ))
// \Add5~78  = CARRY(( pulse_cnt_5[24] ) + ( GND ) + ( \Add5~82  ))

	.dataa(gnd),
	.datab(!pulse_cnt_5[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~77_sumout ),
	.cout(\Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \Add5~77 .extended_lut = "off";
defparam \Add5~77 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N14
dffeas \pulse_cnt_5[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~77_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[24] .is_wysiwyg = "true";
defparam \pulse_cnt_5[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N15
cyclonev_lcell_comb \Add5~73 (
// Equation(s):
// \Add5~73_sumout  = SUM(( pulse_cnt_5[25] ) + ( GND ) + ( \Add5~78  ))
// \Add5~74  = CARRY(( pulse_cnt_5[25] ) + ( GND ) + ( \Add5~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~73_sumout ),
	.cout(\Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \Add5~73 .extended_lut = "off";
defparam \Add5~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N17
dffeas \pulse_cnt_5[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~73_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[25] .is_wysiwyg = "true";
defparam \pulse_cnt_5[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N18
cyclonev_lcell_comb \Add5~45 (
// Equation(s):
// \Add5~45_sumout  = SUM(( pulse_cnt_5[26] ) + ( GND ) + ( \Add5~74  ))
// \Add5~46  = CARRY(( pulse_cnt_5[26] ) + ( GND ) + ( \Add5~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~45_sumout ),
	.cout(\Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \Add5~45 .extended_lut = "off";
defparam \Add5~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N20
dffeas \pulse_cnt_5[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~45_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[26] .is_wysiwyg = "true";
defparam \pulse_cnt_5[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y41_N6
cyclonev_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = ( pulse_cnt_5[26] & ( pulse_cnt_5[1] & ( (pulse_cnt_5[0] & (pulse_cnt_5[4] & (pulse_cnt_5[3] & pulse_cnt_5[2]))) ) ) )

	.dataa(!pulse_cnt_5[0]),
	.datab(!pulse_cnt_5[4]),
	.datac(!pulse_cnt_5[3]),
	.datad(!pulse_cnt_5[2]),
	.datae(!pulse_cnt_5[26]),
	.dataf(!pulse_cnt_5[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~1 .extended_lut = "off";
defparam \Equal5~1 .lut_mask = 64'h0000000000000001;
defparam \Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N6
cyclonev_lcell_comb \Equal5~4 (
// Equation(s):
// \Equal5~4_combout  = ( pulse_cnt_5[17] & ( pulse_cnt_5[15] & ( (pulse_cnt_5[13] & (pulse_cnt_5[18] & (pulse_cnt_5[14] & pulse_cnt_5[16]))) ) ) )

	.dataa(!pulse_cnt_5[13]),
	.datab(!pulse_cnt_5[18]),
	.datac(!pulse_cnt_5[14]),
	.datad(!pulse_cnt_5[16]),
	.datae(!pulse_cnt_5[17]),
	.dataf(!pulse_cnt_5[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~4 .extended_lut = "off";
defparam \Equal5~4 .lut_mask = 64'h0000000000000001;
defparam \Equal5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N21
cyclonev_lcell_comb \Add5~69 (
// Equation(s):
// \Add5~69_sumout  = SUM(( pulse_cnt_5[27] ) + ( GND ) + ( \Add5~46  ))
// \Add5~70  = CARRY(( pulse_cnt_5[27] ) + ( GND ) + ( \Add5~46  ))

	.dataa(!pulse_cnt_5[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~69_sumout ),
	.cout(\Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \Add5~69 .extended_lut = "off";
defparam \Add5~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N23
dffeas \pulse_cnt_5[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~69_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[27] .is_wysiwyg = "true";
defparam \pulse_cnt_5[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N24
cyclonev_lcell_comb \Add5~65 (
// Equation(s):
// \Add5~65_sumout  = SUM(( pulse_cnt_5[28] ) + ( GND ) + ( \Add5~70  ))
// \Add5~66  = CARRY(( pulse_cnt_5[28] ) + ( GND ) + ( \Add5~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~65_sumout ),
	.cout(\Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \Add5~65 .extended_lut = "off";
defparam \Add5~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N26
dffeas \pulse_cnt_5[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~65_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[28] .is_wysiwyg = "true";
defparam \pulse_cnt_5[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N27
cyclonev_lcell_comb \Add5~61 (
// Equation(s):
// \Add5~61_sumout  = SUM(( pulse_cnt_5[29] ) + ( GND ) + ( \Add5~66  ))
// \Add5~62  = CARRY(( pulse_cnt_5[29] ) + ( GND ) + ( \Add5~66  ))

	.dataa(!pulse_cnt_5[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~61_sumout ),
	.cout(\Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \Add5~61 .extended_lut = "off";
defparam \Add5~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N29
dffeas \pulse_cnt_5[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~61_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[29] .is_wysiwyg = "true";
defparam \pulse_cnt_5[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N30
cyclonev_lcell_comb \Add5~57 (
// Equation(s):
// \Add5~57_sumout  = SUM(( pulse_cnt_5[30] ) + ( GND ) + ( \Add5~62  ))
// \Add5~58  = CARRY(( pulse_cnt_5[30] ) + ( GND ) + ( \Add5~62  ))

	.dataa(gnd),
	.datab(!pulse_cnt_5[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~57_sumout ),
	.cout(\Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \Add5~57 .extended_lut = "off";
defparam \Add5~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N32
dffeas \pulse_cnt_5[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~57_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[30] .is_wysiwyg = "true";
defparam \pulse_cnt_5[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N33
cyclonev_lcell_comb \Add5~53 (
// Equation(s):
// \Add5~53_sumout  = SUM(( pulse_cnt_5[31] ) + ( GND ) + ( \Add5~58  ))

	.dataa(!pulse_cnt_5[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~53 .extended_lut = "off";
defparam \Add5~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N35
dffeas \pulse_cnt_5[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~53_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_5[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_5[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_5[31] .is_wysiwyg = "true";
defparam \pulse_cnt_5[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N36
cyclonev_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = ( pulse_cnt_5[27] & ( pulse_cnt_5[31] & ( (pulse_cnt_5[28] & (pulse_cnt_5[30] & (pulse_cnt_5[29] & pulse_cnt_5[12]))) ) ) )

	.dataa(!pulse_cnt_5[28]),
	.datab(!pulse_cnt_5[30]),
	.datac(!pulse_cnt_5[29]),
	.datad(!pulse_cnt_5[12]),
	.datae(!pulse_cnt_5[27]),
	.dataf(!pulse_cnt_5[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~2 .extended_lut = "off";
defparam \Equal5~2 .lut_mask = 64'h0000000000000001;
defparam \Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N15
cyclonev_lcell_comb \Equal5~5 (
// Equation(s):
// \Equal5~5_combout  = ( pulse_cnt_5[11] & ( pulse_cnt_5[21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_5[21]),
	.datad(gnd),
	.datae(!pulse_cnt_5[11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~5 .extended_lut = "off";
defparam \Equal5~5 .lut_mask = 64'h00000F0F00000F0F;
defparam \Equal5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y41_N30
cyclonev_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ( pulse_cnt_5[9] & ( pulse_cnt_5[5] & ( (pulse_cnt_5[6] & (pulse_cnt_5[10] & (pulse_cnt_5[7] & pulse_cnt_5[8]))) ) ) )

	.dataa(!pulse_cnt_5[6]),
	.datab(!pulse_cnt_5[10]),
	.datac(!pulse_cnt_5[7]),
	.datad(!pulse_cnt_5[8]),
	.datae(!pulse_cnt_5[9]),
	.dataf(!pulse_cnt_5[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~0 .extended_lut = "off";
defparam \Equal5~0 .lut_mask = 64'h0000000000000001;
defparam \Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N42
cyclonev_lcell_comb \Equal5~3 (
// Equation(s):
// \Equal5~3_combout  = ( pulse_cnt_5[20] & ( pulse_cnt_5[19] & ( (pulse_cnt_5[25] & (pulse_cnt_5[24] & (pulse_cnt_5[22] & pulse_cnt_5[23]))) ) ) )

	.dataa(!pulse_cnt_5[25]),
	.datab(!pulse_cnt_5[24]),
	.datac(!pulse_cnt_5[22]),
	.datad(!pulse_cnt_5[23]),
	.datae(!pulse_cnt_5[20]),
	.dataf(!pulse_cnt_5[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~3 .extended_lut = "off";
defparam \Equal5~3 .lut_mask = 64'h0000000000000001;
defparam \Equal5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N48
cyclonev_lcell_comb \Equal5~6 (
// Equation(s):
// \Equal5~6_combout  = ( \Equal5~0_combout  & ( \Equal5~3_combout  & ( (\Equal5~1_combout  & (\Equal5~4_combout  & (\Equal5~2_combout  & \Equal5~5_combout ))) ) ) )

	.dataa(!\Equal5~1_combout ),
	.datab(!\Equal5~4_combout ),
	.datac(!\Equal5~2_combout ),
	.datad(!\Equal5~5_combout ),
	.datae(!\Equal5~0_combout ),
	.dataf(!\Equal5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~6 .extended_lut = "off";
defparam \Equal5~6 .lut_mask = 64'h0000000000000001;
defparam \Equal5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N57
cyclonev_lcell_comb \GPIO_1~75 (
// Equation(s):
// \GPIO_1~75_combout  = ( !\Equal5~6_combout  & ( (\fsm~q  & \PG_5|pulse_out~q ) ) )

	.dataa(!\fsm~q ),
	.datab(gnd),
	.datac(!\PG_5|pulse_out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GPIO_1~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GPIO_1~75 .extended_lut = "off";
defparam \GPIO_1~75 .lut_mask = 64'h0505050500000000;
defparam \GPIO_1~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N0
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( pulse_cnt_4[0] ) + ( VCC ) + ( !VCC ))
// \Add4~38  = CARRY(( pulse_cnt_4[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000000000000F0F;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N47
dffeas \LFSR_32_4|sr[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[22] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N5
dffeas \LFSR_32_4|sr[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[23] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N48
cyclonev_lcell_comb \LFSR_32_4|sr[24]~13 (
// Equation(s):
// \LFSR_32_4|sr[24]~13_combout  = ( !\LFSR_32_4|sr [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[24]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[24]~13 .extended_lut = "off";
defparam \LFSR_32_4|sr[24]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[24]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N50
dffeas \LFSR_32_4|sr[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[24]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[24] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N57
cyclonev_lcell_comb \LFSR_32_4|sr[25]~11 (
// Equation(s):
// \LFSR_32_4|sr[25]~11_combout  = ( !\LFSR_32_4|sr [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[25]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[25]~11 .extended_lut = "off";
defparam \LFSR_32_4|sr[25]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[25]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N59
dffeas \LFSR_32_4|sr[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[25]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[25] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N2
dffeas \LFSR_32_4|sr[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[26] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N51
cyclonev_lcell_comb \LFSR_32_4|sr[27]~14 (
// Equation(s):
// \LFSR_32_4|sr[27]~14_combout  = ( !\LFSR_32_4|sr [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[27]~14 .extended_lut = "off";
defparam \LFSR_32_4|sr[27]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N52
dffeas \LFSR_32_4|sr[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[27]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[27] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N24
cyclonev_lcell_comb \LFSR_32_4|sr[28]~15 (
// Equation(s):
// \LFSR_32_4|sr[28]~15_combout  = ( !\LFSR_32_4|sr [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[28]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[28]~15 .extended_lut = "off";
defparam \LFSR_32_4|sr[28]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[28]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N25
dffeas \LFSR_32_4|sr[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[28]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[28] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N27
cyclonev_lcell_comb \LFSR_32_4|sr[29]~16 (
// Equation(s):
// \LFSR_32_4|sr[29]~16_combout  = ( !\LFSR_32_4|sr [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[29]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[29]~16 .extended_lut = "off";
defparam \LFSR_32_4|sr[29]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[29]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N29
dffeas \LFSR_32_4|sr[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[29]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[29] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N44
dffeas \LFSR_32_4|sr[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[30] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N9
cyclonev_lcell_comb \LFSR_32_4|sr[31]~12 (
// Equation(s):
// \LFSR_32_4|sr[31]~12_combout  = ( !\LFSR_32_4|sr [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[31]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[31]~12 .extended_lut = "off";
defparam \LFSR_32_4|sr[31]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[31]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N11
dffeas \LFSR_32_4|sr[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[31]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[31] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y39_N16
dffeas \LFSR_32_4|sr[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[1] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N30
cyclonev_lcell_comb \LFSR_32_4|y (
// Equation(s):
// \LFSR_32_4|y~combout  = ( \LFSR_32_4|sr [1] & ( !\LFSR_32_4|sr [6] $ (!\LFSR_32_4|sr [31] $ (!\LFSR_32_4|sr [5])) ) ) # ( !\LFSR_32_4|sr [1] & ( !\LFSR_32_4|sr [6] $ (!\LFSR_32_4|sr [31] $ (\LFSR_32_4|sr [5])) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_4|sr [6]),
	.datac(!\LFSR_32_4|sr [31]),
	.datad(!\LFSR_32_4|sr [5]),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|y .extended_lut = "off";
defparam \LFSR_32_4|y .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \LFSR_32_4|y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y39_N32
dffeas \LFSR_32_4|sr[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|y~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[0] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N15
cyclonev_lcell_comb \LFSR_32_4|sr[1]~5 (
// Equation(s):
// \LFSR_32_4|sr[1]~5_combout  = !\LFSR_32_4|sr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_4|sr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[1]~5 .extended_lut = "off";
defparam \LFSR_32_4|sr[1]~5 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_4|sr[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y39_N17
dffeas \LFSR_32_4|sr[1]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N24
cyclonev_lcell_comb \LFSR_32_4|sr[2]~6 (
// Equation(s):
// \LFSR_32_4|sr[2]~6_combout  = ( !\LFSR_32_4|sr[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[2]~6 .extended_lut = "off";
defparam \LFSR_32_4|sr[2]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y39_N25
dffeas \LFSR_32_4|sr[2]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[2]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N12
cyclonev_lcell_comb \LFSR_32_4|sr[3]~4 (
// Equation(s):
// \LFSR_32_4|sr[3]~4_combout  = ( !\LFSR_32_4|sr[2]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[3]~4 .extended_lut = "off";
defparam \LFSR_32_4|sr[3]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y39_N14
dffeas \LFSR_32_4|sr[3]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y39_N50
dffeas \LFSR_32_4|sr[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[4] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N9
cyclonev_lcell_comb \LFSR_32_4|sr[5]~3 (
// Equation(s):
// \LFSR_32_4|sr[5]~3_combout  = ( !\LFSR_32_4|sr [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[5]~3 .extended_lut = "off";
defparam \LFSR_32_4|sr[5]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y39_N10
dffeas \LFSR_32_4|sr[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[5] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y39_N44
dffeas \LFSR_32_4|sr[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[6] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y39_N38
dffeas \LFSR_32_4|sr[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[7] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y39_N8
dffeas \LFSR_32_4|sr[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[8] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N0
cyclonev_lcell_comb \LFSR_32_4|sr[9]~7 (
// Equation(s):
// \LFSR_32_4|sr[9]~7_combout  = !\LFSR_32_4|sr [8]

	.dataa(gnd),
	.datab(!\LFSR_32_4|sr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[9]~7 .extended_lut = "off";
defparam \LFSR_32_4|sr[9]~7 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \LFSR_32_4|sr[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y39_N29
dffeas \LFSR_32_4|sr[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr[9]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[9] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y39_N20
dffeas \LFSR_32_4|sr[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[10] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N6
cyclonev_lcell_comb \LFSR_32_4|sr[11]~0 (
// Equation(s):
// \LFSR_32_4|sr[11]~0_combout  = ( !\LFSR_32_4|sr [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[11]~0 .extended_lut = "off";
defparam \LFSR_32_4|sr[11]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y39_N2
dffeas \LFSR_32_4|sr[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr[11]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[11] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y39_N52
dffeas \LFSR_32_4|sr[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[12] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N18
cyclonev_lcell_comb \LFSR_32_4|sr[13]~8 (
// Equation(s):
// \LFSR_32_4|sr[13]~8_combout  = ( !\LFSR_32_4|sr [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[13]~8 .extended_lut = "off";
defparam \LFSR_32_4|sr[13]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N20
dffeas \LFSR_32_4|sr[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[13]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[13] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y40_N57
cyclonev_lcell_comb \LFSR_32_4|sr[14]~9 (
// Equation(s):
// \LFSR_32_4|sr[14]~9_combout  = ( !\LFSR_32_4|sr [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LFSR_32_4|sr [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[14]~9 .extended_lut = "off";
defparam \LFSR_32_4|sr[14]~9 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \LFSR_32_4|sr[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N58
dffeas \LFSR_32_4|sr[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[14]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[14] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y40_N15
cyclonev_lcell_comb \LFSR_32_4|sr[15]~1 (
// Equation(s):
// \LFSR_32_4|sr[15]~1_combout  = ( !\LFSR_32_4|sr [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[15]~1 .extended_lut = "off";
defparam \LFSR_32_4|sr[15]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N16
dffeas \LFSR_32_4|sr[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[15] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y40_N18
cyclonev_lcell_comb \LFSR_32_4|sr[16]~2 (
// Equation(s):
// \LFSR_32_4|sr[16]~2_combout  = ( !\LFSR_32_4|sr [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[16]~2 .extended_lut = "off";
defparam \LFSR_32_4|sr[16]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N19
dffeas \LFSR_32_4|sr[16]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[16]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[16]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y39_N5
dffeas \LFSR_32_4|sr[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr[16]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[17] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N32
dffeas \LFSR_32_4|sr[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[18] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N54
cyclonev_lcell_comb \LFSR_32_4|sr[19]~10 (
// Equation(s):
// \LFSR_32_4|sr[19]~10_combout  = ( !\LFSR_32_4|sr [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_4|sr[19]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_4|sr[19]~10 .extended_lut = "off";
defparam \LFSR_32_4|sr[19]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_4|sr[19]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N56
dffeas \LFSR_32_4|sr[19]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[19]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[19]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N23
dffeas \LFSR_32_4|sr[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr[19]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[20] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N8
dffeas \LFSR_32_4|sr[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[21] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N42
cyclonev_lcell_comb \PG_4|pulse_out~5 (
// Equation(s):
// \PG_4|pulse_out~5_combout  = ( !\LFSR_32_4|sr [29] & ( \LFSR_32_4|sr [23] & ( (!\LFSR_32_4|sr [24] & (!\LFSR_32_4|sr [27] & (\LFSR_32_4|sr [28] & !\LFSR_32_4|sr [30]))) ) ) )

	.dataa(!\LFSR_32_4|sr [24]),
	.datab(!\LFSR_32_4|sr [27]),
	.datac(!\LFSR_32_4|sr [28]),
	.datad(!\LFSR_32_4|sr [30]),
	.datae(!\LFSR_32_4|sr [29]),
	.dataf(!\LFSR_32_4|sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_4|pulse_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_4|pulse_out~5 .extended_lut = "off";
defparam \PG_4|pulse_out~5 .lut_mask = 64'h0000000008000000;
defparam \PG_4|pulse_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N0
cyclonev_lcell_comb \PG_4|pulse_out~1 (
// Equation(s):
// \PG_4|pulse_out~1_combout  = ( \LFSR_32_4|sr [25] & ( \LFSR_32_4|sr [22] & ( (!\LFSR_32_4|sr [21]) # (((!\LFSR_32_4|sr [26]) # (!\PG_4|pulse_out~5_combout )) # (\LFSR_32_4|sr [31])) ) ) ) # ( !\LFSR_32_4|sr [25] & ( \LFSR_32_4|sr [22] ) ) # ( 
// \LFSR_32_4|sr [25] & ( !\LFSR_32_4|sr [22] ) ) # ( !\LFSR_32_4|sr [25] & ( !\LFSR_32_4|sr [22] ) )

	.dataa(!\LFSR_32_4|sr [21]),
	.datab(!\LFSR_32_4|sr [31]),
	.datac(!\LFSR_32_4|sr [26]),
	.datad(!\PG_4|pulse_out~5_combout ),
	.datae(!\LFSR_32_4|sr [25]),
	.dataf(!\LFSR_32_4|sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_4|pulse_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_4|pulse_out~1 .extended_lut = "off";
defparam \PG_4|pulse_out~1 .lut_mask = 64'hFFFFFFFFFFFFFFFB;
defparam \PG_4|pulse_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y39_N13
dffeas \LFSR_32_4|sr[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[3] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N48
cyclonev_lcell_comb \PG_4|pulse_out~2 (
// Equation(s):
// \PG_4|pulse_out~2_combout  = ( \LFSR_32_4|sr [3] & ( \LFSR_32_4|sr [5] & ( (!\LFSR_32_4|sr [4]) # ((\LFSR_32_4|sr[2]~DUPLICATE_q  & ((!\LFSR_32_4|sr[1]~DUPLICATE_q ) # (\LFSR_32_4|sr [0])))) ) ) ) # ( !\LFSR_32_4|sr [3] & ( \LFSR_32_4|sr [5] ) )

	.dataa(!\LFSR_32_4|sr [4]),
	.datab(!\LFSR_32_4|sr[1]~DUPLICATE_q ),
	.datac(!\LFSR_32_4|sr[2]~DUPLICATE_q ),
	.datad(!\LFSR_32_4|sr [0]),
	.datae(!\LFSR_32_4|sr [3]),
	.dataf(!\LFSR_32_4|sr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_4|pulse_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_4|pulse_out~2 .extended_lut = "off";
defparam \PG_4|pulse_out~2 .lut_mask = 64'h00000000FFFFAEAF;
defparam \PG_4|pulse_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N20
dffeas \LFSR_32_4|sr[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[16]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[16] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y40_N42
cyclonev_lcell_comb \PG_4|pulse_out~4 (
// Equation(s):
// \PG_4|pulse_out~4_combout  = ( \LFSR_32_4|sr [15] & ( !\LFSR_32_4|sr [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_4|sr [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_4|pulse_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_4|pulse_out~4 .extended_lut = "off";
defparam \PG_4|pulse_out~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \PG_4|pulse_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N21
cyclonev_lcell_comb \PG_4|pulse_out~3 (
// Equation(s):
// \PG_4|pulse_out~3_combout  = ( !\LFSR_32_4|sr [11] & ( \LFSR_32_4|sr [9] & ( (!\LFSR_32_4|sr [8]) # (((!\LFSR_32_4|sr [7] & !\LFSR_32_4|sr [6])) # (\LFSR_32_4|sr [10])) ) ) ) # ( !\LFSR_32_4|sr [11] & ( !\LFSR_32_4|sr [9] & ( \LFSR_32_4|sr [10] ) ) )

	.dataa(!\LFSR_32_4|sr [7]),
	.datab(!\LFSR_32_4|sr [8]),
	.datac(!\LFSR_32_4|sr [6]),
	.datad(!\LFSR_32_4|sr [10]),
	.datae(!\LFSR_32_4|sr [11]),
	.dataf(!\LFSR_32_4|sr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_4|pulse_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_4|pulse_out~3 .extended_lut = "off";
defparam \PG_4|pulse_out~3 .lut_mask = 64'h00FF0000ECFF0000;
defparam \PG_4|pulse_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y39_N53
dffeas \LFSR_32_4|sr[12]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_4|sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[12]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N33
cyclonev_lcell_comb \PG_4|LessThan0~0 (
// Equation(s):
// \PG_4|LessThan0~0_combout  = ( \LFSR_32_4|sr [14] & ( (\LFSR_32_4|sr[12]~DUPLICATE_q  & !\LFSR_32_4|sr [13]) ) )

	.dataa(!\LFSR_32_4|sr[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\LFSR_32_4|sr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_4|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_4|LessThan0~0 .extended_lut = "off";
defparam \PG_4|LessThan0~0 .lut_mask = 64'h0000000050505050;
defparam \PG_4|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N42
cyclonev_lcell_comb \PG_4|pulse_out~0 (
// Equation(s):
// \PG_4|pulse_out~0_combout  = ( \PG_4|pulse_out~3_combout  & ( \PG_4|LessThan0~0_combout  & ( (\PG_4|pulse_out~4_combout  & (((!\LFSR_32_4|sr [8]) # (!\PG_4|pulse_out~2_combout )) # (\LFSR_32_4|sr [10]))) ) ) ) # ( \PG_4|pulse_out~3_combout  & ( 
// !\PG_4|LessThan0~0_combout  & ( \PG_4|pulse_out~4_combout  ) ) ) # ( !\PG_4|pulse_out~3_combout  & ( !\PG_4|LessThan0~0_combout  & ( \PG_4|pulse_out~4_combout  ) ) )

	.dataa(!\LFSR_32_4|sr [10]),
	.datab(!\LFSR_32_4|sr [8]),
	.datac(!\PG_4|pulse_out~2_combout ),
	.datad(!\PG_4|pulse_out~4_combout ),
	.datae(!\PG_4|pulse_out~3_combout ),
	.dataf(!\PG_4|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_4|pulse_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_4|pulse_out~0 .extended_lut = "off";
defparam \PG_4|pulse_out~0 .lut_mask = 64'h00FF00FF000000FD;
defparam \PG_4|pulse_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N55
dffeas \LFSR_32_4|sr[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[19]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[19] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y39_N26
dffeas \LFSR_32_4|sr[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_4|sr[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_4|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_4|sr[2] .is_wysiwyg = "true";
defparam \LFSR_32_4|sr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N54
cyclonev_lcell_comb \PG_4|LessThan1~2 (
// Equation(s):
// \PG_4|LessThan1~2_combout  = ( \LFSR_32_4|sr [3] & ( \LFSR_32_4|sr [5] & ( \LFSR_32_4|sr [6] ) ) ) # ( !\LFSR_32_4|sr [3] & ( \LFSR_32_4|sr [5] & ( \LFSR_32_4|sr [6] ) ) ) # ( !\LFSR_32_4|sr [3] & ( !\LFSR_32_4|sr [5] & ( (!\LFSR_32_4|sr [4] & 
// (\LFSR_32_4|sr [6] & ((!\LFSR_32_4|sr[1]~DUPLICATE_q ) # (\LFSR_32_4|sr [2])))) ) ) )

	.dataa(!\LFSR_32_4|sr [2]),
	.datab(!\LFSR_32_4|sr[1]~DUPLICATE_q ),
	.datac(!\LFSR_32_4|sr [4]),
	.datad(!\LFSR_32_4|sr [6]),
	.datae(!\LFSR_32_4|sr [3]),
	.dataf(!\LFSR_32_4|sr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_4|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_4|LessThan1~2 .extended_lut = "off";
defparam \PG_4|LessThan1~2 .lut_mask = 64'h00D0000000FF00FF;
defparam \PG_4|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N3
cyclonev_lcell_comb \PG_4|LessThan1~0 (
// Equation(s):
// \PG_4|LessThan1~0_combout  = ( !\LFSR_32_4|sr [14] & ( (!\LFSR_32_4|sr[12]~DUPLICATE_q  & (\LFSR_32_4|sr [13] & !\LFSR_32_4|sr [17])) ) )

	.dataa(!\LFSR_32_4|sr[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\LFSR_32_4|sr [13]),
	.datad(!\LFSR_32_4|sr [17]),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_4|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_4|LessThan1~0 .extended_lut = "off";
defparam \PG_4|LessThan1~0 .lut_mask = 64'h0A000A0000000000;
defparam \PG_4|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N27
cyclonev_lcell_comb \PG_4|LessThan1~3 (
// Equation(s):
// \PG_4|LessThan1~3_combout  = ( !\LFSR_32_4|sr [10] & ( (\LFSR_32_4|sr [11] & (\LFSR_32_4|sr [8] & !\LFSR_32_4|sr [9])) ) )

	.dataa(!\LFSR_32_4|sr [11]),
	.datab(gnd),
	.datac(!\LFSR_32_4|sr [8]),
	.datad(!\LFSR_32_4|sr [9]),
	.datae(gnd),
	.dataf(!\LFSR_32_4|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_4|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_4|LessThan1~3 .extended_lut = "off";
defparam \PG_4|LessThan1~3 .lut_mask = 64'h0500050000000000;
defparam \PG_4|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N39
cyclonev_lcell_comb \PG_4|LessThan1~1 (
// Equation(s):
// \PG_4|LessThan1~1_combout  = ( \PG_4|LessThan1~0_combout  & ( \PG_4|LessThan1~3_combout  & ( (!\PG_4|LessThan1~2_combout  & (!\LFSR_32_4|sr[16]~DUPLICATE_q  & (\LFSR_32_4|sr [15] & !\LFSR_32_4|sr [7]))) ) ) ) # ( \PG_4|LessThan1~0_combout  & ( 
// !\PG_4|LessThan1~3_combout  & ( (!\LFSR_32_4|sr[16]~DUPLICATE_q  & \LFSR_32_4|sr [15]) ) ) )

	.dataa(!\PG_4|LessThan1~2_combout ),
	.datab(!\LFSR_32_4|sr[16]~DUPLICATE_q ),
	.datac(!\LFSR_32_4|sr [15]),
	.datad(!\LFSR_32_4|sr [7]),
	.datae(!\PG_4|LessThan1~0_combout ),
	.dataf(!\PG_4|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_4|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_4|LessThan1~1 .extended_lut = "off";
defparam \PG_4|LessThan1~1 .lut_mask = 64'h00000C0C00000800;
defparam \PG_4|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N30
cyclonev_lcell_comb \PG_4|pulse_out~6 (
// Equation(s):
// \PG_4|pulse_out~6_combout  = ( !\LFSR_32_4|sr [20] & ( (((!\PG_4|LessThan1~1_combout  & (!\LFSR_32_4|sr [19] & \LFSR_32_4|sr [18])))) # (\PG_4|pulse_out~1_combout ) ) ) # ( \LFSR_32_4|sr [20] & ( ((\LFSR_32_4|sr [19] & (!\LFSR_32_4|sr [18] & 
// ((!\LFSR_32_4|sr [17]) # (\PG_4|pulse_out~0_combout ))))) # (\PG_4|pulse_out~1_combout ) ) )

	.dataa(!\PG_4|pulse_out~1_combout ),
	.datab(!\PG_4|pulse_out~0_combout ),
	.datac(!\LFSR_32_4|sr [17]),
	.datad(!\LFSR_32_4|sr [19]),
	.datae(!\LFSR_32_4|sr [20]),
	.dataf(!\LFSR_32_4|sr [18]),
	.datag(!\PG_4|LessThan1~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_4|pulse_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_4|pulse_out~6 .extended_lut = "on";
defparam \PG_4|pulse_out~6 .lut_mask = 64'h555555F7F5555555;
defparam \PG_4|pulse_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N15
cyclonev_lcell_comb \PG_4|pulse_out~10 (
// Equation(s):
// \PG_4|pulse_out~10_combout  = ( !\PG_4|pulse_out~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_4|pulse_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_4|pulse_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_4|pulse_out~10 .extended_lut = "off";
defparam \PG_4|pulse_out~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PG_4|pulse_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N17
dffeas \PG_4|pulse_out~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\PG_4|pulse_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PG_4|pulse_out~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PG_4|pulse_out~DUPLICATE .is_wysiwyg = "true";
defparam \PG_4|pulse_out~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N12
cyclonev_lcell_comb \pulse_cnt_4[8]~0 (
// Equation(s):
// \pulse_cnt_4[8]~0_combout  = ( \PG_4|pulse_out~DUPLICATE_q  & ( (\fsm~DUPLICATE_q  & ((!\Equal0~6_combout ) # (\DB_0|y_reg~q ))) ) ) # ( !\PG_4|pulse_out~DUPLICATE_q  & ( (\DB_0|y_reg~q  & \fsm~DUPLICATE_q ) ) )

	.dataa(!\DB_0|y_reg~q ),
	.datab(!\Equal0~6_combout ),
	.datac(!\fsm~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_4|pulse_out~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pulse_cnt_4[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pulse_cnt_4[8]~0 .extended_lut = "off";
defparam \pulse_cnt_4[8]~0 .lut_mask = 64'h050505050D0D0D0D;
defparam \pulse_cnt_4[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N2
dffeas \pulse_cnt_4[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~37_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[0] .is_wysiwyg = "true";
defparam \pulse_cnt_4[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N3
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( pulse_cnt_4[1] ) + ( GND ) + ( \Add4~38  ))
// \Add4~34  = CARRY(( pulse_cnt_4[1] ) + ( GND ) + ( \Add4~38  ))

	.dataa(!pulse_cnt_4[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N5
dffeas \pulse_cnt_4[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~33_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[1] .is_wysiwyg = "true";
defparam \pulse_cnt_4[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N6
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( pulse_cnt_4[2] ) + ( GND ) + ( \Add4~34  ))
// \Add4~30  = CARRY(( pulse_cnt_4[2] ) + ( GND ) + ( \Add4~34  ))

	.dataa(gnd),
	.datab(!pulse_cnt_4[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N8
dffeas \pulse_cnt_4[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~29_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[2] .is_wysiwyg = "true";
defparam \pulse_cnt_4[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N9
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( pulse_cnt_4[3] ) + ( GND ) + ( \Add4~30  ))
// \Add4~26  = CARRY(( pulse_cnt_4[3] ) + ( GND ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N11
dffeas \pulse_cnt_4[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~25_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[3] .is_wysiwyg = "true";
defparam \pulse_cnt_4[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N12
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( pulse_cnt_4[4] ) + ( GND ) + ( \Add4~26  ))
// \Add4~22  = CARRY(( pulse_cnt_4[4] ) + ( GND ) + ( \Add4~26  ))

	.dataa(gnd),
	.datab(!pulse_cnt_4[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N14
dffeas \pulse_cnt_4[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~21_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[4] .is_wysiwyg = "true";
defparam \pulse_cnt_4[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N15
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( pulse_cnt_4[5] ) + ( GND ) + ( \Add4~22  ))
// \Add4~18  = CARRY(( pulse_cnt_4[5] ) + ( GND ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N17
dffeas \pulse_cnt_4[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~17_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[5] .is_wysiwyg = "true";
defparam \pulse_cnt_4[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N18
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( pulse_cnt_4[6] ) + ( GND ) + ( \Add4~18  ))
// \Add4~14  = CARRY(( pulse_cnt_4[6] ) + ( GND ) + ( \Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N20
dffeas \pulse_cnt_4[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~13_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[6] .is_wysiwyg = "true";
defparam \pulse_cnt_4[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N21
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( pulse_cnt_4[7] ) + ( GND ) + ( \Add4~14  ))
// \Add4~10  = CARRY(( pulse_cnt_4[7] ) + ( GND ) + ( \Add4~14  ))

	.dataa(!pulse_cnt_4[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N23
dffeas \pulse_cnt_4[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~9_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[7] .is_wysiwyg = "true";
defparam \pulse_cnt_4[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N24
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( pulse_cnt_4[8] ) + ( GND ) + ( \Add4~10  ))
// \Add4~2  = CARRY(( pulse_cnt_4[8] ) + ( GND ) + ( \Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N26
dffeas \pulse_cnt_4[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~1_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[8] .is_wysiwyg = "true";
defparam \pulse_cnt_4[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N27
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( pulse_cnt_4[9] ) + ( GND ) + ( \Add4~2  ))
// \Add4~6  = CARRY(( pulse_cnt_4[9] ) + ( GND ) + ( \Add4~2  ))

	.dataa(!pulse_cnt_4[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N29
dffeas \pulse_cnt_4[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~5_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[9] .is_wysiwyg = "true";
defparam \pulse_cnt_4[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N30
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( pulse_cnt_4[10] ) + ( GND ) + ( \Add4~6  ))
// \Add4~42  = CARRY(( pulse_cnt_4[10] ) + ( GND ) + ( \Add4~6  ))

	.dataa(gnd),
	.datab(!pulse_cnt_4[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N32
dffeas \pulse_cnt_4[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~41_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[10] .is_wysiwyg = "true";
defparam \pulse_cnt_4[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N33
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( pulse_cnt_4[11] ) + ( GND ) + ( \Add4~42  ))
// \Add4~50  = CARRY(( pulse_cnt_4[11] ) + ( GND ) + ( \Add4~42  ))

	.dataa(!pulse_cnt_4[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N35
dffeas \pulse_cnt_4[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~49_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[11] .is_wysiwyg = "true";
defparam \pulse_cnt_4[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N36
cyclonev_lcell_comb \Add4~125 (
// Equation(s):
// \Add4~125_sumout  = SUM(( pulse_cnt_4[12] ) + ( GND ) + ( \Add4~50  ))
// \Add4~126  = CARRY(( pulse_cnt_4[12] ) + ( GND ) + ( \Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~125_sumout ),
	.cout(\Add4~126 ),
	.shareout());
// synopsys translate_off
defparam \Add4~125 .extended_lut = "off";
defparam \Add4~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N38
dffeas \pulse_cnt_4[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~125_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[12] .is_wysiwyg = "true";
defparam \pulse_cnt_4[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N39
cyclonev_lcell_comb \Add4~121 (
// Equation(s):
// \Add4~121_sumout  = SUM(( pulse_cnt_4[13] ) + ( GND ) + ( \Add4~126  ))
// \Add4~122  = CARRY(( pulse_cnt_4[13] ) + ( GND ) + ( \Add4~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~121_sumout ),
	.cout(\Add4~122 ),
	.shareout());
// synopsys translate_off
defparam \Add4~121 .extended_lut = "off";
defparam \Add4~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N41
dffeas \pulse_cnt_4[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~121_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[13] .is_wysiwyg = "true";
defparam \pulse_cnt_4[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N42
cyclonev_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( pulse_cnt_4[14] ) + ( GND ) + ( \Add4~122  ))
// \Add4~118  = CARRY(( pulse_cnt_4[14] ) + ( GND ) + ( \Add4~122  ))

	.dataa(gnd),
	.datab(!pulse_cnt_4[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(\Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N44
dffeas \pulse_cnt_4[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~117_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[14] .is_wysiwyg = "true";
defparam \pulse_cnt_4[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N45
cyclonev_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( pulse_cnt_4[15] ) + ( GND ) + ( \Add4~118  ))
// \Add4~114  = CARRY(( pulse_cnt_4[15] ) + ( GND ) + ( \Add4~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N47
dffeas \pulse_cnt_4[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~113_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[15] .is_wysiwyg = "true";
defparam \pulse_cnt_4[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N48
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( pulse_cnt_4[16] ) + ( GND ) + ( \Add4~114  ))
// \Add4~110  = CARRY(( pulse_cnt_4[16] ) + ( GND ) + ( \Add4~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N50
dffeas \pulse_cnt_4[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~109_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[16] .is_wysiwyg = "true";
defparam \pulse_cnt_4[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N51
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( pulse_cnt_4[17] ) + ( GND ) + ( \Add4~110  ))
// \Add4~106  = CARRY(( pulse_cnt_4[17] ) + ( GND ) + ( \Add4~110  ))

	.dataa(!pulse_cnt_4[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N53
dffeas \pulse_cnt_4[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~105_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[17] .is_wysiwyg = "true";
defparam \pulse_cnt_4[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N54
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( pulse_cnt_4[18] ) + ( GND ) + ( \Add4~106  ))
// \Add4~102  = CARRY(( pulse_cnt_4[18] ) + ( GND ) + ( \Add4~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N56
dffeas \pulse_cnt_4[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~101_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[18] .is_wysiwyg = "true";
defparam \pulse_cnt_4[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y38_N57
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( pulse_cnt_4[19] ) + ( GND ) + ( \Add4~102  ))
// \Add4~98  = CARRY(( pulse_cnt_4[19] ) + ( GND ) + ( \Add4~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N59
dffeas \pulse_cnt_4[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~97_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[19] .is_wysiwyg = "true";
defparam \pulse_cnt_4[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y40_N6
cyclonev_lcell_comb \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = ( pulse_cnt_4[16] & ( pulse_cnt_4[14] & ( (pulse_cnt_4[18] & (pulse_cnt_4[17] & (pulse_cnt_4[19] & pulse_cnt_4[15]))) ) ) )

	.dataa(!pulse_cnt_4[18]),
	.datab(!pulse_cnt_4[17]),
	.datac(!pulse_cnt_4[19]),
	.datad(!pulse_cnt_4[15]),
	.datae(!pulse_cnt_4[16]),
	.dataf(!pulse_cnt_4[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~4 .extended_lut = "off";
defparam \Equal4~4 .lut_mask = 64'h0000000000000001;
defparam \Equal4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N0
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( pulse_cnt_4[20] ) + ( GND ) + ( \Add4~98  ))
// \Add4~94  = CARRY(( pulse_cnt_4[20] ) + ( GND ) + ( \Add4~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N2
dffeas \pulse_cnt_4[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~93_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[20] .is_wysiwyg = "true";
defparam \pulse_cnt_4[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N3
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( pulse_cnt_4[21] ) + ( GND ) + ( \Add4~94  ))
// \Add4~90  = CARRY(( pulse_cnt_4[21] ) + ( GND ) + ( \Add4~94  ))

	.dataa(!pulse_cnt_4[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N5
dffeas \pulse_cnt_4[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~89_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[21] .is_wysiwyg = "true";
defparam \pulse_cnt_4[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N6
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( pulse_cnt_4[22] ) + ( GND ) + ( \Add4~90  ))
// \Add4~46  = CARRY(( pulse_cnt_4[22] ) + ( GND ) + ( \Add4~90  ))

	.dataa(gnd),
	.datab(!pulse_cnt_4[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N8
dffeas \pulse_cnt_4[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~45_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[22] .is_wysiwyg = "true";
defparam \pulse_cnt_4[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N9
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( pulse_cnt_4[23] ) + ( GND ) + ( \Add4~46  ))
// \Add4~86  = CARRY(( pulse_cnt_4[23] ) + ( GND ) + ( \Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N11
dffeas \pulse_cnt_4[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~85_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[23] .is_wysiwyg = "true";
defparam \pulse_cnt_4[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N12
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( pulse_cnt_4[24] ) + ( GND ) + ( \Add4~86  ))
// \Add4~82  = CARRY(( pulse_cnt_4[24] ) + ( GND ) + ( \Add4~86  ))

	.dataa(gnd),
	.datab(!pulse_cnt_4[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N14
dffeas \pulse_cnt_4[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~81_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[24] .is_wysiwyg = "true";
defparam \pulse_cnt_4[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N15
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( pulse_cnt_4[25] ) + ( GND ) + ( \Add4~82  ))
// \Add4~78  = CARRY(( pulse_cnt_4[25] ) + ( GND ) + ( \Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N17
dffeas \pulse_cnt_4[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~77_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[25] .is_wysiwyg = "true";
defparam \pulse_cnt_4[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N18
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( pulse_cnt_4[26] ) + ( GND ) + ( \Add4~78  ))
// \Add4~74  = CARRY(( pulse_cnt_4[26] ) + ( GND ) + ( \Add4~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(\Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N20
dffeas \pulse_cnt_4[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~73_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[26] .is_wysiwyg = "true";
defparam \pulse_cnt_4[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N42
cyclonev_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = ( pulse_cnt_4[21] & ( pulse_cnt_4[25] & ( (pulse_cnt_4[26] & (pulse_cnt_4[23] & (pulse_cnt_4[20] & pulse_cnt_4[24]))) ) ) )

	.dataa(!pulse_cnt_4[26]),
	.datab(!pulse_cnt_4[23]),
	.datac(!pulse_cnt_4[20]),
	.datad(!pulse_cnt_4[24]),
	.datae(!pulse_cnt_4[21]),
	.dataf(!pulse_cnt_4[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~3 .extended_lut = "off";
defparam \Equal4~3 .lut_mask = 64'h0000000000000001;
defparam \Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y39_N39
cyclonev_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = ( pulse_cnt_4[22] & ( pulse_cnt_4[10] & ( (pulse_cnt_4[3] & (pulse_cnt_4[2] & (pulse_cnt_4[0] & pulse_cnt_4[1]))) ) ) )

	.dataa(!pulse_cnt_4[3]),
	.datab(!pulse_cnt_4[2]),
	.datac(!pulse_cnt_4[0]),
	.datad(!pulse_cnt_4[1]),
	.datae(!pulse_cnt_4[22]),
	.dataf(!pulse_cnt_4[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~1 .extended_lut = "off";
defparam \Equal4~1 .lut_mask = 64'h0000000000000001;
defparam \Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N21
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( pulse_cnt_4[27] ) + ( GND ) + ( \Add4~74  ))
// \Add4~70  = CARRY(( pulse_cnt_4[27] ) + ( GND ) + ( \Add4~74  ))

	.dataa(!pulse_cnt_4[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N23
dffeas \pulse_cnt_4[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~69_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[27] .is_wysiwyg = "true";
defparam \pulse_cnt_4[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N24
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( pulse_cnt_4[28] ) + ( GND ) + ( \Add4~70  ))
// \Add4~66  = CARRY(( pulse_cnt_4[28] ) + ( GND ) + ( \Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_4[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N26
dffeas \pulse_cnt_4[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~65_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[28] .is_wysiwyg = "true";
defparam \pulse_cnt_4[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N27
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( pulse_cnt_4[29] ) + ( GND ) + ( \Add4~66  ))
// \Add4~62  = CARRY(( pulse_cnt_4[29] ) + ( GND ) + ( \Add4~66  ))

	.dataa(!pulse_cnt_4[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N29
dffeas \pulse_cnt_4[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~61_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[29] .is_wysiwyg = "true";
defparam \pulse_cnt_4[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N30
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( pulse_cnt_4[30] ) + ( GND ) + ( \Add4~62  ))
// \Add4~58  = CARRY(( pulse_cnt_4[30] ) + ( GND ) + ( \Add4~62  ))

	.dataa(gnd),
	.datab(!pulse_cnt_4[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N32
dffeas \pulse_cnt_4[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~57_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[30] .is_wysiwyg = "true";
defparam \pulse_cnt_4[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N33
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( pulse_cnt_4[31] ) + ( GND ) + ( \Add4~58  ))

	.dataa(!pulse_cnt_4[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N35
dffeas \pulse_cnt_4[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~53_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_4[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_4[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_4[31] .is_wysiwyg = "true";
defparam \pulse_cnt_4[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N39
cyclonev_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = ( pulse_cnt_4[27] & ( pulse_cnt_4[31] & ( (pulse_cnt_4[29] & (pulse_cnt_4[11] & (pulse_cnt_4[30] & pulse_cnt_4[28]))) ) ) )

	.dataa(!pulse_cnt_4[29]),
	.datab(!pulse_cnt_4[11]),
	.datac(!pulse_cnt_4[30]),
	.datad(!pulse_cnt_4[28]),
	.datae(!pulse_cnt_4[27]),
	.dataf(!pulse_cnt_4[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~2 .extended_lut = "off";
defparam \Equal4~2 .lut_mask = 64'h0000000000000001;
defparam \Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y38_N3
cyclonev_lcell_comb \Equal4~5 (
// Equation(s):
// \Equal4~5_combout  = ( pulse_cnt_4[12] & ( pulse_cnt_4[13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pulse_cnt_4[12]),
	.dataf(!pulse_cnt_4[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~5 .extended_lut = "off";
defparam \Equal4~5 .lut_mask = 64'h000000000000FFFF;
defparam \Equal4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y40_N0
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( pulse_cnt_4[4] & ( pulse_cnt_4[5] & ( (pulse_cnt_4[8] & (pulse_cnt_4[9] & (pulse_cnt_4[6] & pulse_cnt_4[7]))) ) ) )

	.dataa(!pulse_cnt_4[8]),
	.datab(!pulse_cnt_4[9]),
	.datac(!pulse_cnt_4[6]),
	.datad(!pulse_cnt_4[7]),
	.datae(!pulse_cnt_4[4]),
	.dataf(!pulse_cnt_4[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h0000000000000001;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y37_N48
cyclonev_lcell_comb \Equal4~6 (
// Equation(s):
// \Equal4~6_combout  = ( \Equal4~5_combout  & ( \Equal4~0_combout  & ( (\Equal4~4_combout  & (\Equal4~3_combout  & (\Equal4~1_combout  & \Equal4~2_combout ))) ) ) )

	.dataa(!\Equal4~4_combout ),
	.datab(!\Equal4~3_combout ),
	.datac(!\Equal4~1_combout ),
	.datad(!\Equal4~2_combout ),
	.datae(!\Equal4~5_combout ),
	.dataf(!\Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~6 .extended_lut = "off";
defparam \Equal4~6 .lut_mask = 64'h0000000000000001;
defparam \Equal4~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N16
dffeas \PG_4|pulse_out (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\PG_4|pulse_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PG_4|pulse_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PG_4|pulse_out .is_wysiwyg = "true";
defparam \PG_4|pulse_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N54
cyclonev_lcell_comb \GPIO_1~76 (
// Equation(s):
// \GPIO_1~76_combout  = ( \PG_4|pulse_out~q  & ( (\fsm~q  & !\Equal4~6_combout ) ) )

	.dataa(!\fsm~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal4~6_combout ),
	.datae(gnd),
	.dataf(!\PG_4|pulse_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GPIO_1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GPIO_1~76 .extended_lut = "off";
defparam \GPIO_1~76 .lut_mask = 64'h0000000055005500;
defparam \GPIO_1~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N0
cyclonev_lcell_comb \Add7~41 (
// Equation(s):
// \Add7~41_sumout  = SUM(( pulse_cnt_7[0] ) + ( VCC ) + ( !VCC ))
// \Add7~42  = CARRY(( pulse_cnt_7[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~41_sumout ),
	.cout(\Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \Add7~41 .extended_lut = "off";
defparam \Add7~41 .lut_mask = 64'h0000000000000F0F;
defparam \Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y39_N32
dffeas \LFSR_32_7|sr[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[19] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y39_N14
dffeas \LFSR_32_7|sr[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[20] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N37
dffeas \LFSR_32_7|sr[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[21] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N51
cyclonev_lcell_comb \LFSR_32_7|sr[22]~13 (
// Equation(s):
// \LFSR_32_7|sr[22]~13_combout  = ( !\LFSR_32_7|sr [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_7|sr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[22]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[22]~13 .extended_lut = "off";
defparam \LFSR_32_7|sr[22]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_7|sr[22]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y39_N53
dffeas \LFSR_32_7|sr[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[22]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[22] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N44
dffeas \LFSR_32_7|sr[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[23] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N21
cyclonev_lcell_comb \LFSR_32_7|sr[24]~14 (
// Equation(s):
// \LFSR_32_7|sr[24]~14_combout  = ( !\LFSR_32_7|sr [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_7|sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[24]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[24]~14 .extended_lut = "off";
defparam \LFSR_32_7|sr[24]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_7|sr[24]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y39_N22
dffeas \LFSR_32_7|sr[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[24]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[24] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N50
dffeas \LFSR_32_7|sr[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[25] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N29
dffeas \LFSR_32_7|sr[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[26] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N41
dffeas \LFSR_32_7|sr[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[27] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N46
dffeas \LFSR_32_7|sr[28]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[28]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N30
cyclonev_lcell_comb \LFSR_32_7|sr[29]~15 (
// Equation(s):
// \LFSR_32_7|sr[29]~15_combout  = ( !\LFSR_32_7|sr[28]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_7|sr[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[29]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[29]~15 .extended_lut = "off";
defparam \LFSR_32_7|sr[29]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_7|sr[29]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y39_N31
dffeas \LFSR_32_7|sr[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[29]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[29] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N18
cyclonev_lcell_comb \LFSR_32_7|sr[30]~16 (
// Equation(s):
// \LFSR_32_7|sr[30]~16_combout  = ( !\LFSR_32_7|sr [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_7|sr [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[30]~16 .extended_lut = "off";
defparam \LFSR_32_7|sr[30]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_7|sr[30]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y39_N19
dffeas \LFSR_32_7|sr[30]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[30]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[30]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N33
cyclonev_lcell_comb \LFSR_32_7|sr[31]~12 (
// Equation(s):
// \LFSR_32_7|sr[31]~12_combout  = ( !\LFSR_32_7|sr[30]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_7|sr[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[31]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[31]~12 .extended_lut = "off";
defparam \LFSR_32_7|sr[31]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_7|sr[31]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y39_N35
dffeas \LFSR_32_7|sr[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[31]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[31] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N16
dffeas \LFSR_32_7|sr[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[1] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N12
cyclonev_lcell_comb \LFSR_32_7|y (
// Equation(s):
// \LFSR_32_7|y~combout  = ( \LFSR_32_7|sr [1] & ( !\LFSR_32_7|sr [5] $ (!\LFSR_32_7|sr [31] $ (\LFSR_32_7|sr [6])) ) ) # ( !\LFSR_32_7|sr [1] & ( !\LFSR_32_7|sr [5] $ (!\LFSR_32_7|sr [31] $ (!\LFSR_32_7|sr [6])) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_7|sr [5]),
	.datac(!\LFSR_32_7|sr [31]),
	.datad(!\LFSR_32_7|sr [6]),
	.datae(gnd),
	.dataf(!\LFSR_32_7|sr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|y .extended_lut = "off";
defparam \LFSR_32_7|y .lut_mask = 64'hC33CC33C3CC33CC3;
defparam \LFSR_32_7|y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y39_N14
dffeas \LFSR_32_7|sr[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|y~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[0] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N15
cyclonev_lcell_comb \LFSR_32_7|sr[1]~4 (
// Equation(s):
// \LFSR_32_7|sr[1]~4_combout  = !\LFSR_32_7|sr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LFSR_32_7|sr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[1]~4 .extended_lut = "off";
defparam \LFSR_32_7|sr[1]~4 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \LFSR_32_7|sr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y39_N17
dffeas \LFSR_32_7|sr[1]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N3
cyclonev_lcell_comb \LFSR_32_7|sr[2]~5 (
// Equation(s):
// \LFSR_32_7|sr[2]~5_combout  = !\LFSR_32_7|sr[1]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_7|sr[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[2]~5 .extended_lut = "off";
defparam \LFSR_32_7|sr[2]~5 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_7|sr[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y39_N5
dffeas \LFSR_32_7|sr[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[2] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N0
cyclonev_lcell_comb \LFSR_32_7|sr[3]~2 (
// Equation(s):
// \LFSR_32_7|sr[3]~2_combout  = !\LFSR_32_7|sr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_7|sr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[3]~2 .extended_lut = "off";
defparam \LFSR_32_7|sr[3]~2 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_7|sr[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y39_N1
dffeas \LFSR_32_7|sr[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[3] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N9
cyclonev_lcell_comb \LFSR_32_7|sr[4]~3 (
// Equation(s):
// \LFSR_32_7|sr[4]~3_combout  = ( !\LFSR_32_7|sr [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LFSR_32_7|sr [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[4]~3 .extended_lut = "off";
defparam \LFSR_32_7|sr[4]~3 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \LFSR_32_7|sr[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y39_N10
dffeas \LFSR_32_7|sr[4]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N51
cyclonev_lcell_comb \LFSR_32_7|sr[5]~1 (
// Equation(s):
// \LFSR_32_7|sr[5]~1_combout  = ( !\LFSR_32_7|sr[4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_7|sr[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[5]~1 .extended_lut = "off";
defparam \LFSR_32_7|sr[5]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_7|sr[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y39_N47
dffeas \LFSR_32_7|sr[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[5] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N15
cyclonev_lcell_comb \LFSR_32_7|sr[6]~8 (
// Equation(s):
// \LFSR_32_7|sr[6]~8_combout  = !\LFSR_32_7|sr [5]

	.dataa(!\LFSR_32_7|sr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[6]~8 .extended_lut = "off";
defparam \LFSR_32_7|sr[6]~8 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \LFSR_32_7|sr[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y39_N17
dffeas \LFSR_32_7|sr[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[6]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[6] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y39_N50
dffeas \LFSR_32_7|sr[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[7] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y39_N20
dffeas \LFSR_32_7|sr[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[8] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N18
cyclonev_lcell_comb \LFSR_32_7|sr[9]~7 (
// Equation(s):
// \LFSR_32_7|sr[9]~7_combout  = !\LFSR_32_7|sr [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LFSR_32_7|sr [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[9]~7 .extended_lut = "off";
defparam \LFSR_32_7|sr[9]~7 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \LFSR_32_7|sr[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y39_N41
dffeas \LFSR_32_7|sr[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr[9]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[9] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N57
cyclonev_lcell_comb \LFSR_32_7|sr[10]~9 (
// Equation(s):
// \LFSR_32_7|sr[10]~9_combout  = ( !\LFSR_32_7|sr [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_7|sr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[10]~9 .extended_lut = "off";
defparam \LFSR_32_7|sr[10]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_7|sr[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y39_N58
dffeas \LFSR_32_7|sr[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[10]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[10] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y37_N0
cyclonev_lcell_comb \LFSR_32_7|sr[11]~0 (
// Equation(s):
// \LFSR_32_7|sr[11]~0_combout  = ( !\LFSR_32_7|sr [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LFSR_32_7|sr [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[11]~0 .extended_lut = "off";
defparam \LFSR_32_7|sr[11]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \LFSR_32_7|sr[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y37_N1
dffeas \LFSR_32_7|sr[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[11]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[11] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y39_N5
dffeas \LFSR_32_7|sr[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[12] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y39_N44
dffeas \LFSR_32_7|sr[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[13] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N21
cyclonev_lcell_comb \LFSR_32_7|sr[14]~10 (
// Equation(s):
// \LFSR_32_7|sr[14]~10_combout  = !\LFSR_32_7|sr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_7|sr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[14]~10 .extended_lut = "off";
defparam \LFSR_32_7|sr[14]~10 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_7|sr[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y39_N22
dffeas \LFSR_32_7|sr[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[14] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y39_N25
dffeas \LFSR_32_7|sr[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[15] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y39_N2
dffeas \LFSR_32_7|sr[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[16] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y39_N53
dffeas \LFSR_32_7|sr[17]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[17]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N12
cyclonev_lcell_comb \LFSR_32_7|sr[18]~11 (
// Equation(s):
// \LFSR_32_7|sr[18]~11_combout  = ( !\LFSR_32_7|sr[17]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_7|sr[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_7|sr[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_7|sr[18]~11 .extended_lut = "off";
defparam \LFSR_32_7|sr[18]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_7|sr[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y39_N56
dffeas \LFSR_32_7|sr[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr[18]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[18] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N49
dffeas \LFSR_32_7|sr[25]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[25]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N47
dffeas \LFSR_32_7|sr[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[28] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N20
dffeas \LFSR_32_7|sr[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[30]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[30] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N32
dffeas \LFSR_32_7|sr[29]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[29]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[29]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N42
cyclonev_lcell_comb \PG_7|pulse_out~5 (
// Equation(s):
// \PG_7|pulse_out~5_combout  = ( \LFSR_32_7|sr [23] & ( !\LFSR_32_7|sr [27] & ( (!\LFSR_32_7|sr [24] & (!\LFSR_32_7|sr [28] & (!\LFSR_32_7|sr [30] & \LFSR_32_7|sr[29]~DUPLICATE_q ))) ) ) )

	.dataa(!\LFSR_32_7|sr [24]),
	.datab(!\LFSR_32_7|sr [28]),
	.datac(!\LFSR_32_7|sr [30]),
	.datad(!\LFSR_32_7|sr[29]~DUPLICATE_q ),
	.datae(!\LFSR_32_7|sr [23]),
	.dataf(!\LFSR_32_7|sr [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_7|pulse_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_7|pulse_out~5 .extended_lut = "off";
defparam \PG_7|pulse_out~5 .lut_mask = 64'h0000008000000000;
defparam \PG_7|pulse_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N36
cyclonev_lcell_comb \PG_7|pulse_out~1 (
// Equation(s):
// \PG_7|pulse_out~1_combout  = ( \LFSR_32_7|sr [21] & ( \LFSR_32_7|sr [31] ) ) # ( !\LFSR_32_7|sr [21] & ( \LFSR_32_7|sr [31] ) ) # ( \LFSR_32_7|sr [21] & ( !\LFSR_32_7|sr [31] ) ) # ( !\LFSR_32_7|sr [21] & ( !\LFSR_32_7|sr [31] & ( (((!\LFSR_32_7|sr [22]) 
// # (!\PG_7|pulse_out~5_combout )) # (\LFSR_32_7|sr[25]~DUPLICATE_q )) # (\LFSR_32_7|sr [26]) ) ) )

	.dataa(!\LFSR_32_7|sr [26]),
	.datab(!\LFSR_32_7|sr[25]~DUPLICATE_q ),
	.datac(!\LFSR_32_7|sr [22]),
	.datad(!\PG_7|pulse_out~5_combout ),
	.datae(!\LFSR_32_7|sr [21]),
	.dataf(!\LFSR_32_7|sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_7|pulse_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_7|pulse_out~1 .extended_lut = "off";
defparam \PG_7|pulse_out~1 .lut_mask = 64'hFFF7FFFFFFFFFFFF;
defparam \PG_7|pulse_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N6
cyclonev_lcell_comb \PG_7|LessThan1~0 (
// Equation(s):
// \PG_7|LessThan1~0_combout  = ( \LFSR_32_7|sr [14] & ( (!\LFSR_32_7|sr [13] & (\LFSR_32_7|sr[17]~DUPLICATE_q  & !\LFSR_32_7|sr [12])) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_7|sr [13]),
	.datac(!\LFSR_32_7|sr[17]~DUPLICATE_q ),
	.datad(!\LFSR_32_7|sr [12]),
	.datae(gnd),
	.dataf(!\LFSR_32_7|sr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_7|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_7|LessThan1~0 .extended_lut = "off";
defparam \PG_7|LessThan1~0 .lut_mask = 64'h000000000C000C00;
defparam \PG_7|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y39_N59
dffeas \LFSR_32_7|sr[10]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[10]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[10]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N0
cyclonev_lcell_comb \PG_7|LessThan1~3 (
// Equation(s):
// \PG_7|LessThan1~3_combout  = ( \LFSR_32_7|sr [11] & ( (\LFSR_32_7|sr [9] & (!\LFSR_32_7|sr [8] & !\LFSR_32_7|sr[10]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_7|sr [9]),
	.datac(!\LFSR_32_7|sr [8]),
	.datad(!\LFSR_32_7|sr[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LFSR_32_7|sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_7|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_7|LessThan1~3 .extended_lut = "off";
defparam \PG_7|LessThan1~3 .lut_mask = 64'h0000000030003000;
defparam \PG_7|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y39_N11
dffeas \LFSR_32_7|sr[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_7|sr[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[4] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N27
cyclonev_lcell_comb \PG_7|LessThan1~2 (
// Equation(s):
// \PG_7|LessThan1~2_combout  = ( !\LFSR_32_7|sr [6] & ( \LFSR_32_7|sr [5] ) ) # ( !\LFSR_32_7|sr [6] & ( !\LFSR_32_7|sr [5] & ( (!\LFSR_32_7|sr [4] & (\LFSR_32_7|sr [3] & ((!\LFSR_32_7|sr [2]) # (\LFSR_32_7|sr[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\LFSR_32_7|sr [2]),
	.datab(!\LFSR_32_7|sr [4]),
	.datac(!\LFSR_32_7|sr[1]~DUPLICATE_q ),
	.datad(!\LFSR_32_7|sr [3]),
	.datae(!\LFSR_32_7|sr [6]),
	.dataf(!\LFSR_32_7|sr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_7|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_7|LessThan1~2 .extended_lut = "off";
defparam \PG_7|LessThan1~2 .lut_mask = 64'h008C0000FFFF0000;
defparam \PG_7|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N27
cyclonev_lcell_comb \PG_7|LessThan1~1 (
// Equation(s):
// \PG_7|LessThan1~1_combout  = ( !\PG_7|LessThan1~3_combout  & ( \PG_7|LessThan1~2_combout  & ( (\LFSR_32_7|sr [16] & (\LFSR_32_7|sr [15] & \PG_7|LessThan1~0_combout )) ) ) ) # ( \PG_7|LessThan1~3_combout  & ( !\PG_7|LessThan1~2_combout  & ( (\LFSR_32_7|sr 
// [16] & (\LFSR_32_7|sr [15] & (\PG_7|LessThan1~0_combout  & \LFSR_32_7|sr [7]))) ) ) ) # ( !\PG_7|LessThan1~3_combout  & ( !\PG_7|LessThan1~2_combout  & ( (\LFSR_32_7|sr [16] & (\LFSR_32_7|sr [15] & \PG_7|LessThan1~0_combout )) ) ) )

	.dataa(!\LFSR_32_7|sr [16]),
	.datab(!\LFSR_32_7|sr [15]),
	.datac(!\PG_7|LessThan1~0_combout ),
	.datad(!\LFSR_32_7|sr [7]),
	.datae(!\PG_7|LessThan1~3_combout ),
	.dataf(!\PG_7|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_7|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_7|LessThan1~1 .extended_lut = "off";
defparam \PG_7|LessThan1~1 .lut_mask = 64'h0101000101010000;
defparam \PG_7|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N54
cyclonev_lcell_comb \PG_7|LessThan0~0 (
// Equation(s):
// \PG_7|LessThan0~0_combout  = ( !\LFSR_32_7|sr [14] & ( (\LFSR_32_7|sr [13] & \LFSR_32_7|sr [12]) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_7|sr [13]),
	.datac(!\LFSR_32_7|sr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_7|sr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_7|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_7|LessThan0~0 .extended_lut = "off";
defparam \PG_7|LessThan0~0 .lut_mask = 64'h0303030300000000;
defparam \PG_7|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N3
cyclonev_lcell_comb \PG_7|pulse_out~4 (
// Equation(s):
// \PG_7|pulse_out~4_combout  = ( \LFSR_32_7|sr [15] & ( \LFSR_32_7|sr [16] ) )

	.dataa(!\LFSR_32_7|sr [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_7|sr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_7|pulse_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_7|pulse_out~4 .extended_lut = "off";
defparam \PG_7|pulse_out~4 .lut_mask = 64'h0000000055555555;
defparam \PG_7|pulse_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N48
cyclonev_lcell_comb \PG_7|pulse_out~3 (
// Equation(s):
// \PG_7|pulse_out~3_combout  = ( \LFSR_32_7|sr [6] & ( !\LFSR_32_7|sr [11] & ( ((!\LFSR_32_7|sr [9] & ((\LFSR_32_7|sr [7]) # (\LFSR_32_7|sr [8])))) # (\LFSR_32_7|sr[10]~DUPLICATE_q ) ) ) ) # ( !\LFSR_32_7|sr [6] & ( !\LFSR_32_7|sr [11] & ( ((\LFSR_32_7|sr 
// [8] & !\LFSR_32_7|sr [9])) # (\LFSR_32_7|sr[10]~DUPLICATE_q ) ) ) )

	.dataa(!\LFSR_32_7|sr [8]),
	.datab(!\LFSR_32_7|sr [9]),
	.datac(!\LFSR_32_7|sr [7]),
	.datad(!\LFSR_32_7|sr[10]~DUPLICATE_q ),
	.datae(!\LFSR_32_7|sr [6]),
	.dataf(!\LFSR_32_7|sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_7|pulse_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_7|pulse_out~3 .extended_lut = "off";
defparam \PG_7|pulse_out~3 .lut_mask = 64'h44FF4CFF00000000;
defparam \PG_7|pulse_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N54
cyclonev_lcell_comb \PG_7|pulse_out~2 (
// Equation(s):
// \PG_7|pulse_out~2_combout  = ( \LFSR_32_7|sr [2] & ( \LFSR_32_7|sr [4] & ( (\LFSR_32_7|sr [3] & \LFSR_32_7|sr [5]) ) ) ) # ( !\LFSR_32_7|sr [2] & ( \LFSR_32_7|sr [4] & ( (\LFSR_32_7|sr [5] & (((!\LFSR_32_7|sr [0]) # (\LFSR_32_7|sr[1]~DUPLICATE_q )) # 
// (\LFSR_32_7|sr [3]))) ) ) ) # ( \LFSR_32_7|sr [2] & ( !\LFSR_32_7|sr [4] & ( \LFSR_32_7|sr [5] ) ) ) # ( !\LFSR_32_7|sr [2] & ( !\LFSR_32_7|sr [4] & ( \LFSR_32_7|sr [5] ) ) )

	.dataa(!\LFSR_32_7|sr [3]),
	.datab(!\LFSR_32_7|sr [5]),
	.datac(!\LFSR_32_7|sr [0]),
	.datad(!\LFSR_32_7|sr[1]~DUPLICATE_q ),
	.datae(!\LFSR_32_7|sr [2]),
	.dataf(!\LFSR_32_7|sr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_7|pulse_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_7|pulse_out~2 .extended_lut = "off";
defparam \PG_7|pulse_out~2 .lut_mask = 64'h3333333331331111;
defparam \PG_7|pulse_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N36
cyclonev_lcell_comb \PG_7|pulse_out~0 (
// Equation(s):
// \PG_7|pulse_out~0_combout  = ( \PG_7|pulse_out~3_combout  & ( \PG_7|pulse_out~2_combout  & ( (\PG_7|pulse_out~4_combout  & (((!\PG_7|LessThan0~0_combout ) # (\LFSR_32_7|sr[10]~DUPLICATE_q )) # (\LFSR_32_7|sr [8]))) ) ) ) # ( !\PG_7|pulse_out~3_combout  & 
// ( \PG_7|pulse_out~2_combout  & ( (!\PG_7|LessThan0~0_combout  & \PG_7|pulse_out~4_combout ) ) ) ) # ( \PG_7|pulse_out~3_combout  & ( !\PG_7|pulse_out~2_combout  & ( \PG_7|pulse_out~4_combout  ) ) ) # ( !\PG_7|pulse_out~3_combout  & ( 
// !\PG_7|pulse_out~2_combout  & ( (!\PG_7|LessThan0~0_combout  & \PG_7|pulse_out~4_combout ) ) ) )

	.dataa(!\LFSR_32_7|sr [8]),
	.datab(!\LFSR_32_7|sr[10]~DUPLICATE_q ),
	.datac(!\PG_7|LessThan0~0_combout ),
	.datad(!\PG_7|pulse_out~4_combout ),
	.datae(!\PG_7|pulse_out~3_combout ),
	.dataf(!\PG_7|pulse_out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_7|pulse_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_7|pulse_out~0 .extended_lut = "off";
defparam \PG_7|pulse_out~0 .lut_mask = 64'h00F000FF00F000F7;
defparam \PG_7|pulse_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y39_N52
dffeas \LFSR_32_7|sr[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_7|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_7|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_7|sr[17] .is_wysiwyg = "true";
defparam \LFSR_32_7|sr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N30
cyclonev_lcell_comb \PG_7|pulse_out~6 (
// Equation(s):
// \PG_7|pulse_out~6_combout  = ( !\LFSR_32_7|sr [20] & ( ((!\LFSR_32_7|sr [18] & (!\LFSR_32_7|sr [19] & ((\PG_7|pulse_out~0_combout ) # (\LFSR_32_7|sr [17]))))) # (\PG_7|pulse_out~1_combout ) ) ) # ( \LFSR_32_7|sr [20] & ( ((\LFSR_32_7|sr [18] & 
// (!\PG_7|LessThan1~1_combout  & ((\LFSR_32_7|sr [19]))))) # (\PG_7|pulse_out~1_combout ) ) )

	.dataa(!\LFSR_32_7|sr [18]),
	.datab(!\PG_7|pulse_out~1_combout ),
	.datac(!\PG_7|LessThan1~1_combout ),
	.datad(!\PG_7|pulse_out~0_combout ),
	.datae(!\LFSR_32_7|sr [20]),
	.dataf(!\LFSR_32_7|sr [19]),
	.datag(!\LFSR_32_7|sr [17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_7|pulse_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_7|pulse_out~6 .extended_lut = "on";
defparam \PG_7|pulse_out~6 .lut_mask = 64'h3BBB333333337373;
defparam \PG_7|pulse_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N9
cyclonev_lcell_comb \PG_7|pulse_out~10 (
// Equation(s):
// \PG_7|pulse_out~10_combout  = ( !\PG_7|pulse_out~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_7|pulse_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_7|pulse_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_7|pulse_out~10 .extended_lut = "off";
defparam \PG_7|pulse_out~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PG_7|pulse_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y39_N11
dffeas \PG_7|pulse_out~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\PG_7|pulse_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PG_7|pulse_out~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PG_7|pulse_out~DUPLICATE .is_wysiwyg = "true";
defparam \PG_7|pulse_out~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N42
cyclonev_lcell_comb \pulse_cnt_7[9]~0 (
// Equation(s):
// \pulse_cnt_7[9]~0_combout  = ( \PG_7|pulse_out~DUPLICATE_q  & ( (\fsm~DUPLICATE_q  & ((!\Equal0~6_combout ) # (\DB_0|y_reg~q ))) ) ) # ( !\PG_7|pulse_out~DUPLICATE_q  & ( (\fsm~DUPLICATE_q  & \DB_0|y_reg~q ) ) )

	.dataa(!\fsm~DUPLICATE_q ),
	.datab(!\Equal0~6_combout ),
	.datac(!\DB_0|y_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_7|pulse_out~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pulse_cnt_7[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pulse_cnt_7[9]~0 .extended_lut = "off";
defparam \pulse_cnt_7[9]~0 .lut_mask = 64'h0505050545454545;
defparam \pulse_cnt_7[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N2
dffeas \pulse_cnt_7[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~41_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[0] .is_wysiwyg = "true";
defparam \pulse_cnt_7[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N3
cyclonev_lcell_comb \Add7~37 (
// Equation(s):
// \Add7~37_sumout  = SUM(( pulse_cnt_7[1] ) + ( GND ) + ( \Add7~42  ))
// \Add7~38  = CARRY(( pulse_cnt_7[1] ) + ( GND ) + ( \Add7~42  ))

	.dataa(!pulse_cnt_7[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~37_sumout ),
	.cout(\Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \Add7~37 .extended_lut = "off";
defparam \Add7~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N5
dffeas \pulse_cnt_7[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~37_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[1] .is_wysiwyg = "true";
defparam \pulse_cnt_7[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N6
cyclonev_lcell_comb \Add7~33 (
// Equation(s):
// \Add7~33_sumout  = SUM(( pulse_cnt_7[2] ) + ( GND ) + ( \Add7~38  ))
// \Add7~34  = CARRY(( pulse_cnt_7[2] ) + ( GND ) + ( \Add7~38  ))

	.dataa(gnd),
	.datab(!pulse_cnt_7[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~33_sumout ),
	.cout(\Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \Add7~33 .extended_lut = "off";
defparam \Add7~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N8
dffeas \pulse_cnt_7[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~33_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[2] .is_wysiwyg = "true";
defparam \pulse_cnt_7[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N9
cyclonev_lcell_comb \Add7~29 (
// Equation(s):
// \Add7~29_sumout  = SUM(( pulse_cnt_7[3] ) + ( GND ) + ( \Add7~34  ))
// \Add7~30  = CARRY(( pulse_cnt_7[3] ) + ( GND ) + ( \Add7~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~29_sumout ),
	.cout(\Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \Add7~29 .extended_lut = "off";
defparam \Add7~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N11
dffeas \pulse_cnt_7[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~29_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[3] .is_wysiwyg = "true";
defparam \pulse_cnt_7[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N12
cyclonev_lcell_comb \Add7~25 (
// Equation(s):
// \Add7~25_sumout  = SUM(( pulse_cnt_7[4] ) + ( GND ) + ( \Add7~30  ))
// \Add7~26  = CARRY(( pulse_cnt_7[4] ) + ( GND ) + ( \Add7~30  ))

	.dataa(gnd),
	.datab(!pulse_cnt_7[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~25_sumout ),
	.cout(\Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \Add7~25 .extended_lut = "off";
defparam \Add7~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N14
dffeas \pulse_cnt_7[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~25_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[4] .is_wysiwyg = "true";
defparam \pulse_cnt_7[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N15
cyclonev_lcell_comb \Add7~21 (
// Equation(s):
// \Add7~21_sumout  = SUM(( pulse_cnt_7[5] ) + ( GND ) + ( \Add7~26  ))
// \Add7~22  = CARRY(( pulse_cnt_7[5] ) + ( GND ) + ( \Add7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~21_sumout ),
	.cout(\Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \Add7~21 .extended_lut = "off";
defparam \Add7~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N17
dffeas \pulse_cnt_7[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~21_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[5] .is_wysiwyg = "true";
defparam \pulse_cnt_7[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N18
cyclonev_lcell_comb \Add7~17 (
// Equation(s):
// \Add7~17_sumout  = SUM(( pulse_cnt_7[6] ) + ( GND ) + ( \Add7~22  ))
// \Add7~18  = CARRY(( pulse_cnt_7[6] ) + ( GND ) + ( \Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~17_sumout ),
	.cout(\Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \Add7~17 .extended_lut = "off";
defparam \Add7~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N20
dffeas \pulse_cnt_7[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~17_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[6] .is_wysiwyg = "true";
defparam \pulse_cnt_7[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N21
cyclonev_lcell_comb \Add7~13 (
// Equation(s):
// \Add7~13_sumout  = SUM(( pulse_cnt_7[7] ) + ( GND ) + ( \Add7~18  ))
// \Add7~14  = CARRY(( pulse_cnt_7[7] ) + ( GND ) + ( \Add7~18  ))

	.dataa(!pulse_cnt_7[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~13_sumout ),
	.cout(\Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \Add7~13 .extended_lut = "off";
defparam \Add7~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N23
dffeas \pulse_cnt_7[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~13_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[7] .is_wysiwyg = "true";
defparam \pulse_cnt_7[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N24
cyclonev_lcell_comb \Add7~9 (
// Equation(s):
// \Add7~9_sumout  = SUM(( pulse_cnt_7[8] ) + ( GND ) + ( \Add7~14  ))
// \Add7~10  = CARRY(( pulse_cnt_7[8] ) + ( GND ) + ( \Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~9_sumout ),
	.cout(\Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \Add7~9 .extended_lut = "off";
defparam \Add7~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N26
dffeas \pulse_cnt_7[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~9_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[8] .is_wysiwyg = "true";
defparam \pulse_cnt_7[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N27
cyclonev_lcell_comb \Add7~1 (
// Equation(s):
// \Add7~1_sumout  = SUM(( pulse_cnt_7[9] ) + ( GND ) + ( \Add7~10  ))
// \Add7~2  = CARRY(( pulse_cnt_7[9] ) + ( GND ) + ( \Add7~10  ))

	.dataa(!pulse_cnt_7[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~1_sumout ),
	.cout(\Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \Add7~1 .extended_lut = "off";
defparam \Add7~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N29
dffeas \pulse_cnt_7[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~1_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[9] .is_wysiwyg = "true";
defparam \pulse_cnt_7[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N30
cyclonev_lcell_comb \Add7~5 (
// Equation(s):
// \Add7~5_sumout  = SUM(( pulse_cnt_7[10] ) + ( GND ) + ( \Add7~2  ))
// \Add7~6  = CARRY(( pulse_cnt_7[10] ) + ( GND ) + ( \Add7~2  ))

	.dataa(gnd),
	.datab(!pulse_cnt_7[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~5_sumout ),
	.cout(\Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \Add7~5 .extended_lut = "off";
defparam \Add7~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N32
dffeas \pulse_cnt_7[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~5_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[10] .is_wysiwyg = "true";
defparam \pulse_cnt_7[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N33
cyclonev_lcell_comb \Add7~69 (
// Equation(s):
// \Add7~69_sumout  = SUM(( pulse_cnt_7[11] ) + ( GND ) + ( \Add7~6  ))
// \Add7~70  = CARRY(( pulse_cnt_7[11] ) + ( GND ) + ( \Add7~6  ))

	.dataa(!pulse_cnt_7[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~69_sumout ),
	.cout(\Add7~70 ),
	.shareout());
// synopsys translate_off
defparam \Add7~69 .extended_lut = "off";
defparam \Add7~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N35
dffeas \pulse_cnt_7[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~69_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[11] .is_wysiwyg = "true";
defparam \pulse_cnt_7[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N36
cyclonev_lcell_comb \Add7~45 (
// Equation(s):
// \Add7~45_sumout  = SUM(( pulse_cnt_7[12] ) + ( GND ) + ( \Add7~70  ))
// \Add7~46  = CARRY(( pulse_cnt_7[12] ) + ( GND ) + ( \Add7~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~45_sumout ),
	.cout(\Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \Add7~45 .extended_lut = "off";
defparam \Add7~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N38
dffeas \pulse_cnt_7[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~45_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[12] .is_wysiwyg = "true";
defparam \pulse_cnt_7[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N39
cyclonev_lcell_comb \Add7~109 (
// Equation(s):
// \Add7~109_sumout  = SUM(( pulse_cnt_7[13] ) + ( GND ) + ( \Add7~46  ))
// \Add7~110  = CARRY(( pulse_cnt_7[13] ) + ( GND ) + ( \Add7~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~109_sumout ),
	.cout(\Add7~110 ),
	.shareout());
// synopsys translate_off
defparam \Add7~109 .extended_lut = "off";
defparam \Add7~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N41
dffeas \pulse_cnt_7[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~109_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[13] .is_wysiwyg = "true";
defparam \pulse_cnt_7[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N42
cyclonev_lcell_comb \Add7~117 (
// Equation(s):
// \Add7~117_sumout  = SUM(( pulse_cnt_7[14] ) + ( GND ) + ( \Add7~110  ))
// \Add7~118  = CARRY(( pulse_cnt_7[14] ) + ( GND ) + ( \Add7~110  ))

	.dataa(gnd),
	.datab(!pulse_cnt_7[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~117_sumout ),
	.cout(\Add7~118 ),
	.shareout());
// synopsys translate_off
defparam \Add7~117 .extended_lut = "off";
defparam \Add7~117 .lut_mask = 64'h0000FFFF00003333;
defparam \Add7~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N44
dffeas \pulse_cnt_7[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~117_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[14] .is_wysiwyg = "true";
defparam \pulse_cnt_7[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N45
cyclonev_lcell_comb \Add7~121 (
// Equation(s):
// \Add7~121_sumout  = SUM(( pulse_cnt_7[15] ) + ( GND ) + ( \Add7~118  ))
// \Add7~122  = CARRY(( pulse_cnt_7[15] ) + ( GND ) + ( \Add7~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~121_sumout ),
	.cout(\Add7~122 ),
	.shareout());
// synopsys translate_off
defparam \Add7~121 .extended_lut = "off";
defparam \Add7~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N47
dffeas \pulse_cnt_7[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~121_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[15] .is_wysiwyg = "true";
defparam \pulse_cnt_7[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N48
cyclonev_lcell_comb \Add7~125 (
// Equation(s):
// \Add7~125_sumout  = SUM(( pulse_cnt_7[16] ) + ( GND ) + ( \Add7~122  ))
// \Add7~126  = CARRY(( pulse_cnt_7[16] ) + ( GND ) + ( \Add7~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~125_sumout ),
	.cout(\Add7~126 ),
	.shareout());
// synopsys translate_off
defparam \Add7~125 .extended_lut = "off";
defparam \Add7~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N50
dffeas \pulse_cnt_7[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~125_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[16] .is_wysiwyg = "true";
defparam \pulse_cnt_7[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N36
cyclonev_lcell_comb \Equal7~5 (
// Equation(s):
// \Equal7~5_combout  = ( pulse_cnt_7[16] & ( pulse_cnt_7[15] ) )

	.dataa(gnd),
	.datab(!pulse_cnt_7[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!pulse_cnt_7[16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~5 .extended_lut = "off";
defparam \Equal7~5 .lut_mask = 64'h0000333300003333;
defparam \Equal7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N51
cyclonev_lcell_comb \Add7~113 (
// Equation(s):
// \Add7~113_sumout  = SUM(( pulse_cnt_7[17] ) + ( GND ) + ( \Add7~126  ))
// \Add7~114  = CARRY(( pulse_cnt_7[17] ) + ( GND ) + ( \Add7~126  ))

	.dataa(!pulse_cnt_7[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~113_sumout ),
	.cout(\Add7~114 ),
	.shareout());
// synopsys translate_off
defparam \Add7~113 .extended_lut = "off";
defparam \Add7~113 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N53
dffeas \pulse_cnt_7[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~113_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[17] .is_wysiwyg = "true";
defparam \pulse_cnt_7[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N54
cyclonev_lcell_comb \Add7~105 (
// Equation(s):
// \Add7~105_sumout  = SUM(( pulse_cnt_7[18] ) + ( GND ) + ( \Add7~114  ))
// \Add7~106  = CARRY(( pulse_cnt_7[18] ) + ( GND ) + ( \Add7~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~105_sumout ),
	.cout(\Add7~106 ),
	.shareout());
// synopsys translate_off
defparam \Add7~105 .extended_lut = "off";
defparam \Add7~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N56
dffeas \pulse_cnt_7[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~105_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[18] .is_wysiwyg = "true";
defparam \pulse_cnt_7[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N57
cyclonev_lcell_comb \Add7~101 (
// Equation(s):
// \Add7~101_sumout  = SUM(( pulse_cnt_7[19] ) + ( GND ) + ( \Add7~106  ))
// \Add7~102  = CARRY(( pulse_cnt_7[19] ) + ( GND ) + ( \Add7~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~101_sumout ),
	.cout(\Add7~102 ),
	.shareout());
// synopsys translate_off
defparam \Add7~101 .extended_lut = "off";
defparam \Add7~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N59
dffeas \pulse_cnt_7[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~101_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[19] .is_wysiwyg = "true";
defparam \pulse_cnt_7[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N0
cyclonev_lcell_comb \Add7~97 (
// Equation(s):
// \Add7~97_sumout  = SUM(( pulse_cnt_7[20] ) + ( GND ) + ( \Add7~102  ))
// \Add7~98  = CARRY(( pulse_cnt_7[20] ) + ( GND ) + ( \Add7~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~97_sumout ),
	.cout(\Add7~98 ),
	.shareout());
// synopsys translate_off
defparam \Add7~97 .extended_lut = "off";
defparam \Add7~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N2
dffeas \pulse_cnt_7[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~97_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[20] .is_wysiwyg = "true";
defparam \pulse_cnt_7[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N3
cyclonev_lcell_comb \Add7~89 (
// Equation(s):
// \Add7~89_sumout  = SUM(( pulse_cnt_7[21] ) + ( GND ) + ( \Add7~98  ))
// \Add7~90  = CARRY(( pulse_cnt_7[21] ) + ( GND ) + ( \Add7~98  ))

	.dataa(!pulse_cnt_7[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~89_sumout ),
	.cout(\Add7~90 ),
	.shareout());
// synopsys translate_off
defparam \Add7~89 .extended_lut = "off";
defparam \Add7~89 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N5
dffeas \pulse_cnt_7[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~89_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[21] .is_wysiwyg = "true";
defparam \pulse_cnt_7[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N6
cyclonev_lcell_comb \Add7~93 (
// Equation(s):
// \Add7~93_sumout  = SUM(( pulse_cnt_7[22] ) + ( GND ) + ( \Add7~90  ))
// \Add7~94  = CARRY(( pulse_cnt_7[22] ) + ( GND ) + ( \Add7~90  ))

	.dataa(gnd),
	.datab(!pulse_cnt_7[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~93_sumout ),
	.cout(\Add7~94 ),
	.shareout());
// synopsys translate_off
defparam \Add7~93 .extended_lut = "off";
defparam \Add7~93 .lut_mask = 64'h0000FFFF00003333;
defparam \Add7~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N8
dffeas \pulse_cnt_7[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~93_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[22] .is_wysiwyg = "true";
defparam \pulse_cnt_7[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N9
cyclonev_lcell_comb \Add7~85 (
// Equation(s):
// \Add7~85_sumout  = SUM(( pulse_cnt_7[23] ) + ( GND ) + ( \Add7~94  ))
// \Add7~86  = CARRY(( pulse_cnt_7[23] ) + ( GND ) + ( \Add7~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~85_sumout ),
	.cout(\Add7~86 ),
	.shareout());
// synopsys translate_off
defparam \Add7~85 .extended_lut = "off";
defparam \Add7~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N11
dffeas \pulse_cnt_7[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~85_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[23] .is_wysiwyg = "true";
defparam \pulse_cnt_7[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N12
cyclonev_lcell_comb \Add7~81 (
// Equation(s):
// \Add7~81_sumout  = SUM(( pulse_cnt_7[24] ) + ( GND ) + ( \Add7~86  ))
// \Add7~82  = CARRY(( pulse_cnt_7[24] ) + ( GND ) + ( \Add7~86  ))

	.dataa(gnd),
	.datab(!pulse_cnt_7[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~81_sumout ),
	.cout(\Add7~82 ),
	.shareout());
// synopsys translate_off
defparam \Add7~81 .extended_lut = "off";
defparam \Add7~81 .lut_mask = 64'h0000FFFF00003333;
defparam \Add7~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N14
dffeas \pulse_cnt_7[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~81_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[24] .is_wysiwyg = "true";
defparam \pulse_cnt_7[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N15
cyclonev_lcell_comb \Add7~77 (
// Equation(s):
// \Add7~77_sumout  = SUM(( pulse_cnt_7[25] ) + ( GND ) + ( \Add7~82  ))
// \Add7~78  = CARRY(( pulse_cnt_7[25] ) + ( GND ) + ( \Add7~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~77_sumout ),
	.cout(\Add7~78 ),
	.shareout());
// synopsys translate_off
defparam \Add7~77 .extended_lut = "off";
defparam \Add7~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N17
dffeas \pulse_cnt_7[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~77_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[25] .is_wysiwyg = "true";
defparam \pulse_cnt_7[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N18
cyclonev_lcell_comb \Add7~73 (
// Equation(s):
// \Add7~73_sumout  = SUM(( pulse_cnt_7[26] ) + ( GND ) + ( \Add7~78  ))
// \Add7~74  = CARRY(( pulse_cnt_7[26] ) + ( GND ) + ( \Add7~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~73_sumout ),
	.cout(\Add7~74 ),
	.shareout());
// synopsys translate_off
defparam \Add7~73 .extended_lut = "off";
defparam \Add7~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N20
dffeas \pulse_cnt_7[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~73_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[26] .is_wysiwyg = "true";
defparam \pulse_cnt_7[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N21
cyclonev_lcell_comb \Add7~65 (
// Equation(s):
// \Add7~65_sumout  = SUM(( pulse_cnt_7[27] ) + ( GND ) + ( \Add7~74  ))
// \Add7~66  = CARRY(( pulse_cnt_7[27] ) + ( GND ) + ( \Add7~74  ))

	.dataa(!pulse_cnt_7[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~65_sumout ),
	.cout(\Add7~66 ),
	.shareout());
// synopsys translate_off
defparam \Add7~65 .extended_lut = "off";
defparam \Add7~65 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N23
dffeas \pulse_cnt_7[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~65_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[27] .is_wysiwyg = "true";
defparam \pulse_cnt_7[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N24
cyclonev_lcell_comb \Add7~61 (
// Equation(s):
// \Add7~61_sumout  = SUM(( pulse_cnt_7[28] ) + ( GND ) + ( \Add7~66  ))
// \Add7~62  = CARRY(( pulse_cnt_7[28] ) + ( GND ) + ( \Add7~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_7[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~61_sumout ),
	.cout(\Add7~62 ),
	.shareout());
// synopsys translate_off
defparam \Add7~61 .extended_lut = "off";
defparam \Add7~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N26
dffeas \pulse_cnt_7[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~61_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[28] .is_wysiwyg = "true";
defparam \pulse_cnt_7[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N27
cyclonev_lcell_comb \Add7~57 (
// Equation(s):
// \Add7~57_sumout  = SUM(( pulse_cnt_7[29] ) + ( GND ) + ( \Add7~62  ))
// \Add7~58  = CARRY(( pulse_cnt_7[29] ) + ( GND ) + ( \Add7~62  ))

	.dataa(!pulse_cnt_7[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~57_sumout ),
	.cout(\Add7~58 ),
	.shareout());
// synopsys translate_off
defparam \Add7~57 .extended_lut = "off";
defparam \Add7~57 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N29
dffeas \pulse_cnt_7[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~57_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[29] .is_wysiwyg = "true";
defparam \pulse_cnt_7[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N30
cyclonev_lcell_comb \Add7~53 (
// Equation(s):
// \Add7~53_sumout  = SUM(( pulse_cnt_7[30] ) + ( GND ) + ( \Add7~58  ))
// \Add7~54  = CARRY(( pulse_cnt_7[30] ) + ( GND ) + ( \Add7~58  ))

	.dataa(gnd),
	.datab(!pulse_cnt_7[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~53_sumout ),
	.cout(\Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \Add7~53 .extended_lut = "off";
defparam \Add7~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N32
dffeas \pulse_cnt_7[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~53_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[30] .is_wysiwyg = "true";
defparam \pulse_cnt_7[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N33
cyclonev_lcell_comb \Add7~49 (
// Equation(s):
// \Add7~49_sumout  = SUM(( pulse_cnt_7[31] ) + ( GND ) + ( \Add7~54  ))

	.dataa(!pulse_cnt_7[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add7~49 .extended_lut = "off";
defparam \Add7~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N35
dffeas \pulse_cnt_7[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add7~49_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_7[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_7[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_7[31] .is_wysiwyg = "true";
defparam \pulse_cnt_7[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N36
cyclonev_lcell_comb \Equal7~2 (
// Equation(s):
// \Equal7~2_combout  = ( pulse_cnt_7[11] & ( pulse_cnt_7[28] & ( (pulse_cnt_7[27] & (pulse_cnt_7[30] & (pulse_cnt_7[31] & pulse_cnt_7[29]))) ) ) )

	.dataa(!pulse_cnt_7[27]),
	.datab(!pulse_cnt_7[30]),
	.datac(!pulse_cnt_7[31]),
	.datad(!pulse_cnt_7[29]),
	.datae(!pulse_cnt_7[11]),
	.dataf(!pulse_cnt_7[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~2 .extended_lut = "off";
defparam \Equal7~2 .lut_mask = 64'h0000000000000001;
defparam \Equal7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N42
cyclonev_lcell_comb \Equal7~3 (
// Equation(s):
// \Equal7~3_combout  = ( pulse_cnt_7[21] & ( pulse_cnt_7[24] & ( (pulse_cnt_7[25] & (pulse_cnt_7[22] & (pulse_cnt_7[26] & pulse_cnt_7[23]))) ) ) )

	.dataa(!pulse_cnt_7[25]),
	.datab(!pulse_cnt_7[22]),
	.datac(!pulse_cnt_7[26]),
	.datad(!pulse_cnt_7[23]),
	.datae(!pulse_cnt_7[21]),
	.dataf(!pulse_cnt_7[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~3 .extended_lut = "off";
defparam \Equal7~3 .lut_mask = 64'h0000000000000001;
defparam \Equal7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N3
cyclonev_lcell_comb \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = ( pulse_cnt_7[1] & ( pulse_cnt_7[0] & ( (pulse_cnt_7[2] & (pulse_cnt_7[4] & (pulse_cnt_7[12] & pulse_cnt_7[3]))) ) ) )

	.dataa(!pulse_cnt_7[2]),
	.datab(!pulse_cnt_7[4]),
	.datac(!pulse_cnt_7[12]),
	.datad(!pulse_cnt_7[3]),
	.datae(!pulse_cnt_7[1]),
	.dataf(!pulse_cnt_7[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~1 .extended_lut = "off";
defparam \Equal7~1 .lut_mask = 64'h0000000000000001;
defparam \Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N48
cyclonev_lcell_comb \Equal7~4 (
// Equation(s):
// \Equal7~4_combout  = ( pulse_cnt_7[20] & ( pulse_cnt_7[18] & ( (pulse_cnt_7[17] & (pulse_cnt_7[14] & (pulse_cnt_7[13] & pulse_cnt_7[19]))) ) ) )

	.dataa(!pulse_cnt_7[17]),
	.datab(!pulse_cnt_7[14]),
	.datac(!pulse_cnt_7[13]),
	.datad(!pulse_cnt_7[19]),
	.datae(!pulse_cnt_7[20]),
	.dataf(!pulse_cnt_7[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~4 .extended_lut = "off";
defparam \Equal7~4 .lut_mask = 64'h0000000000000001;
defparam \Equal7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y40_N0
cyclonev_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = ( pulse_cnt_7[8] & ( pulse_cnt_7[5] & ( (pulse_cnt_7[7] & (pulse_cnt_7[6] & (pulse_cnt_7[10] & pulse_cnt_7[9]))) ) ) )

	.dataa(!pulse_cnt_7[7]),
	.datab(!pulse_cnt_7[6]),
	.datac(!pulse_cnt_7[10]),
	.datad(!pulse_cnt_7[9]),
	.datae(!pulse_cnt_7[8]),
	.dataf(!pulse_cnt_7[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~0 .extended_lut = "off";
defparam \Equal7~0 .lut_mask = 64'h0000000000000001;
defparam \Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N0
cyclonev_lcell_comb \Equal7~6 (
// Equation(s):
// \Equal7~6_combout  = ( \Equal7~4_combout  & ( \Equal7~0_combout  & ( (\Equal7~5_combout  & (\Equal7~2_combout  & (\Equal7~3_combout  & \Equal7~1_combout ))) ) ) )

	.dataa(!\Equal7~5_combout ),
	.datab(!\Equal7~2_combout ),
	.datac(!\Equal7~3_combout ),
	.datad(!\Equal7~1_combout ),
	.datae(!\Equal7~4_combout ),
	.dataf(!\Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~6 .extended_lut = "off";
defparam \Equal7~6 .lut_mask = 64'h0000000000000001;
defparam \Equal7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y39_N10
dffeas \PG_7|pulse_out (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\PG_7|pulse_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PG_7|pulse_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PG_7|pulse_out .is_wysiwyg = "true";
defparam \PG_7|pulse_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N0
cyclonev_lcell_comb \GPIO_1~77 (
// Equation(s):
// \GPIO_1~77_combout  = ( \PG_7|pulse_out~q  & ( (\fsm~DUPLICATE_q  & !\Equal7~6_combout ) ) )

	.dataa(gnd),
	.datab(!\fsm~DUPLICATE_q ),
	.datac(!\Equal7~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_7|pulse_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GPIO_1~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GPIO_1~77 .extended_lut = "off";
defparam \GPIO_1~77 .lut_mask = 64'h0000000030303030;
defparam \GPIO_1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N0
cyclonev_lcell_comb \Add6~41 (
// Equation(s):
// \Add6~41_sumout  = SUM(( pulse_cnt_6[0] ) + ( VCC ) + ( !VCC ))
// \Add6~42  = CARRY(( pulse_cnt_6[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~41_sumout ),
	.cout(\Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \Add6~41 .extended_lut = "off";
defparam \Add6~41 .lut_mask = 64'h0000000000000F0F;
defparam \Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y40_N32
dffeas \LFSR_32_6|sr[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[19] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y40_N55
dffeas \LFSR_32_6|sr[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[20] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y40_N49
dffeas \LFSR_32_6|sr[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[21] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y40_N33
cyclonev_lcell_comb \LFSR_32_6|sr[22]~9 (
// Equation(s):
// \LFSR_32_6|sr[22]~9_combout  = ( !\LFSR_32_6|sr [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[22]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[22]~9 .extended_lut = "off";
defparam \LFSR_32_6|sr[22]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_6|sr[22]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N34
dffeas \LFSR_32_6|sr[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[22]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[22] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y40_N21
cyclonev_lcell_comb \LFSR_32_6|sr[23]~10 (
// Equation(s):
// \LFSR_32_6|sr[23]~10_combout  = ( !\LFSR_32_6|sr [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[23]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[23]~10 .extended_lut = "off";
defparam \LFSR_32_6|sr[23]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_6|sr[23]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y40_N23
dffeas \LFSR_32_6|sr[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[23]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[23] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y40_N24
cyclonev_lcell_comb \LFSR_32_6|sr[24]~11 (
// Equation(s):
// \LFSR_32_6|sr[24]~11_combout  = !\LFSR_32_6|sr [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_6|sr [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[24]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[24]~11 .extended_lut = "off";
defparam \LFSR_32_6|sr[24]~11 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_6|sr[24]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y40_N26
dffeas \LFSR_32_6|sr[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[24]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[24] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y40_N5
dffeas \LFSR_32_6|sr[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[25] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y40_N9
cyclonev_lcell_comb \LFSR_32_6|sr[26]~8 (
// Equation(s):
// \LFSR_32_6|sr[26]~8_combout  = !\LFSR_32_6|sr [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LFSR_32_6|sr [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[26]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[26]~8 .extended_lut = "off";
defparam \LFSR_32_6|sr[26]~8 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \LFSR_32_6|sr[26]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y40_N10
dffeas \LFSR_32_6|sr[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[26]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[26] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y40_N36
cyclonev_lcell_comb \LFSR_32_6|sr[27]~12 (
// Equation(s):
// \LFSR_32_6|sr[27]~12_combout  = ( !\LFSR_32_6|sr [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[27]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[27]~12 .extended_lut = "off";
defparam \LFSR_32_6|sr[27]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_6|sr[27]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N38
dffeas \LFSR_32_6|sr[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[27]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[27] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y40_N2
dffeas \LFSR_32_6|sr[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[28] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y40_N53
dffeas \LFSR_32_6|sr[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[29] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y40_N27
cyclonev_lcell_comb \LFSR_32_6|sr[30]~13 (
// Equation(s):
// \LFSR_32_6|sr[30]~13_combout  = ( !\LFSR_32_6|sr [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[30]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[30]~13 .extended_lut = "off";
defparam \LFSR_32_6|sr[30]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_6|sr[30]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y40_N28
dffeas \LFSR_32_6|sr[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[30]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[30] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y40_N12
cyclonev_lcell_comb \LFSR_32_6|sr[31]~feeder (
// Equation(s):
// \LFSR_32_6|sr[31]~feeder_combout  = ( \LFSR_32_6|sr [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[31]~feeder .extended_lut = "off";
defparam \LFSR_32_6|sr[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LFSR_32_6|sr[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y40_N14
dffeas \LFSR_32_6|sr[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[31] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N33
cyclonev_lcell_comb \LFSR_32_6|y (
// Equation(s):
// \LFSR_32_6|y~combout  = ( \LFSR_32_6|sr [31] & ( !\LFSR_32_6|sr [1] $ (!\LFSR_32_6|sr [5] $ (!\LFSR_32_6|sr [6])) ) ) # ( !\LFSR_32_6|sr [31] & ( !\LFSR_32_6|sr [1] $ (!\LFSR_32_6|sr [5] $ (\LFSR_32_6|sr [6])) ) )

	.dataa(!\LFSR_32_6|sr [1]),
	.datab(!\LFSR_32_6|sr [5]),
	.datac(!\LFSR_32_6|sr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|y .extended_lut = "off";
defparam \LFSR_32_6|y .lut_mask = 64'h6969696996969696;
defparam \LFSR_32_6|y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N34
dffeas \LFSR_32_6|sr[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|y~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[0] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N50
dffeas \LFSR_32_6|sr[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[1] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N38
dffeas \LFSR_32_6|sr[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[2] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N51
cyclonev_lcell_comb \LFSR_32_6|sr[3]~3 (
// Equation(s):
// \LFSR_32_6|sr[3]~3_combout  = ( !\LFSR_32_6|sr [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[3]~3 .extended_lut = "off";
defparam \LFSR_32_6|sr[3]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_6|sr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N53
dffeas \LFSR_32_6|sr[3]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N24
cyclonev_lcell_comb \LFSR_32_6|sr[4]~4 (
// Equation(s):
// \LFSR_32_6|sr[4]~4_combout  = !\LFSR_32_6|sr[3]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_6|sr[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[4]~4 .extended_lut = "off";
defparam \LFSR_32_6|sr[4]~4 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \LFSR_32_6|sr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N26
dffeas \LFSR_32_6|sr[4]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N14
dffeas \LFSR_32_6|sr[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[5] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N44
dffeas \LFSR_32_6|sr[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[6] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N8
dffeas \LFSR_32_6|sr[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[7] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N20
dffeas \LFSR_32_6|sr[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[8] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N2
dffeas \LFSR_32_6|sr[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[9] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N56
dffeas \LFSR_32_6|sr[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[10] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N30
cyclonev_lcell_comb \LFSR_32_6|sr[11]~1 (
// Equation(s):
// \LFSR_32_6|sr[11]~1_combout  = ( !\LFSR_32_6|sr [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[11]~1 .extended_lut = "off";
defparam \LFSR_32_6|sr[11]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_6|sr[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N31
dffeas \LFSR_32_6|sr[11]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[11]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[11]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N27
cyclonev_lcell_comb \LFSR_32_6|sr[12]~6 (
// Equation(s):
// \LFSR_32_6|sr[12]~6_combout  = ( !\LFSR_32_6|sr[11]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[12]~6 .extended_lut = "off";
defparam \LFSR_32_6|sr[12]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_6|sr[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N28
dffeas \LFSR_32_6|sr[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[12]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[12] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N47
dffeas \LFSR_32_6|sr[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[13] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N0
cyclonev_lcell_comb \LFSR_32_6|sr[14]~7 (
// Equation(s):
// \LFSR_32_6|sr[14]~7_combout  = !\LFSR_32_6|sr [13]

	.dataa(gnd),
	.datab(!\LFSR_32_6|sr [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[14]~7 .extended_lut = "off";
defparam \LFSR_32_6|sr[14]~7 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \LFSR_32_6|sr[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N11
dffeas \LFSR_32_6|sr[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr[14]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[14] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N40
dffeas \LFSR_32_6|sr[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[15] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y40_N18
cyclonev_lcell_comb \LFSR_32_6|sr[16]~2 (
// Equation(s):
// \LFSR_32_6|sr[16]~2_combout  = ( !\LFSR_32_6|sr [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[16]~2 .extended_lut = "off";
defparam \LFSR_32_6|sr[16]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_6|sr[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y40_N20
dffeas \LFSR_32_6|sr[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[16]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[16] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y40_N45
cyclonev_lcell_comb \LFSR_32_6|sr[17]~0 (
// Equation(s):
// \LFSR_32_6|sr[17]~0_combout  = ( !\LFSR_32_6|sr [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LFSR_32_6|sr[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LFSR_32_6|sr[17]~0 .extended_lut = "off";
defparam \LFSR_32_6|sr[17]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LFSR_32_6|sr[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y40_N47
dffeas \LFSR_32_6|sr[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[17]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[17] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y40_N35
dffeas \LFSR_32_6|sr[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[18] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N32
dffeas \LFSR_32_6|sr[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[11]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[11] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N57
cyclonev_lcell_comb \PG_6|LessThan1~3 (
// Equation(s):
// \PG_6|LessThan1~3_combout  = ( !\LFSR_32_6|sr [10] & ( (!\LFSR_32_6|sr [8] & (\LFSR_32_6|sr [11] & !\LFSR_32_6|sr [9])) ) )

	.dataa(!\LFSR_32_6|sr [8]),
	.datab(gnd),
	.datac(!\LFSR_32_6|sr [11]),
	.datad(!\LFSR_32_6|sr [9]),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_6|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_6|LessThan1~3 .extended_lut = "off";
defparam \PG_6|LessThan1~3 .lut_mask = 64'h0A000A0000000000;
defparam \PG_6|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N52
dffeas \LFSR_32_6|sr[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[3] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N15
cyclonev_lcell_comb \PG_6|LessThan1~2 (
// Equation(s):
// \PG_6|LessThan1~2_combout  = ( \LFSR_32_6|sr [3] & ( \LFSR_32_6|sr[4]~DUPLICATE_q  & ( (!\LFSR_32_6|sr [6] & !\LFSR_32_6|sr [5]) ) ) ) # ( !\LFSR_32_6|sr [3] & ( \LFSR_32_6|sr[4]~DUPLICATE_q  & ( (!\LFSR_32_6|sr [6] & !\LFSR_32_6|sr [5]) ) ) ) # ( 
// \LFSR_32_6|sr [3] & ( !\LFSR_32_6|sr[4]~DUPLICATE_q  & ( (!\LFSR_32_6|sr [6] & ((!\LFSR_32_6|sr [1]) # ((!\LFSR_32_6|sr [5]) # (!\LFSR_32_6|sr [2])))) ) ) ) # ( !\LFSR_32_6|sr [3] & ( !\LFSR_32_6|sr[4]~DUPLICATE_q  & ( (!\LFSR_32_6|sr [6] & !\LFSR_32_6|sr 
// [5]) ) ) )

	.dataa(!\LFSR_32_6|sr [1]),
	.datab(!\LFSR_32_6|sr [6]),
	.datac(!\LFSR_32_6|sr [5]),
	.datad(!\LFSR_32_6|sr [2]),
	.datae(!\LFSR_32_6|sr [3]),
	.dataf(!\LFSR_32_6|sr[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_6|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_6|LessThan1~2 .extended_lut = "off";
defparam \PG_6|LessThan1~2 .lut_mask = 64'hC0C0CCC8C0C0C0C0;
defparam \PG_6|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N3
cyclonev_lcell_comb \PG_6|LessThan1~0 (
// Equation(s):
// \PG_6|LessThan1~0_combout  = ( !\LFSR_32_6|sr [17] & ( (\LFSR_32_6|sr [13] & (!\LFSR_32_6|sr [14] & \LFSR_32_6|sr [12])) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_6|sr [13]),
	.datac(!\LFSR_32_6|sr [14]),
	.datad(!\LFSR_32_6|sr [12]),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_6|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_6|LessThan1~0 .extended_lut = "off";
defparam \PG_6|LessThan1~0 .lut_mask = 64'h0030003000000000;
defparam \PG_6|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N6
cyclonev_lcell_comb \PG_6|LessThan1~1 (
// Equation(s):
// \PG_6|LessThan1~1_combout  = ( \LFSR_32_6|sr [7] & ( \PG_6|LessThan1~0_combout  & ( (!\LFSR_32_6|sr [15] & (\LFSR_32_6|sr [16] & ((!\PG_6|LessThan1~3_combout ) # (!\PG_6|LessThan1~2_combout )))) ) ) ) # ( !\LFSR_32_6|sr [7] & ( \PG_6|LessThan1~0_combout  
// & ( (!\LFSR_32_6|sr [15] & (\LFSR_32_6|sr [16] & !\PG_6|LessThan1~3_combout )) ) ) )

	.dataa(!\LFSR_32_6|sr [15]),
	.datab(!\LFSR_32_6|sr [16]),
	.datac(!\PG_6|LessThan1~3_combout ),
	.datad(!\PG_6|LessThan1~2_combout ),
	.datae(!\LFSR_32_6|sr [7]),
	.dataf(!\PG_6|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_6|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_6|LessThan1~1 .extended_lut = "off";
defparam \PG_6|LessThan1~1 .lut_mask = 64'h0000000020202220;
defparam \PG_6|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N42
cyclonev_lcell_comb \PG_6|pulse_out~3 (
// Equation(s):
// \PG_6|pulse_out~3_combout  = ( \LFSR_32_6|sr [6] & ( \LFSR_32_6|sr [10] & ( !\LFSR_32_6|sr [11] ) ) ) # ( !\LFSR_32_6|sr [6] & ( \LFSR_32_6|sr [10] & ( !\LFSR_32_6|sr [11] ) ) ) # ( \LFSR_32_6|sr [6] & ( !\LFSR_32_6|sr [10] & ( (\LFSR_32_6|sr [9] & 
// (!\LFSR_32_6|sr [11] & ((\LFSR_32_6|sr [7]) # (\LFSR_32_6|sr [8])))) ) ) ) # ( !\LFSR_32_6|sr [6] & ( !\LFSR_32_6|sr [10] & ( (\LFSR_32_6|sr [8] & (\LFSR_32_6|sr [9] & !\LFSR_32_6|sr [11])) ) ) )

	.dataa(!\LFSR_32_6|sr [8]),
	.datab(!\LFSR_32_6|sr [7]),
	.datac(!\LFSR_32_6|sr [9]),
	.datad(!\LFSR_32_6|sr [11]),
	.datae(!\LFSR_32_6|sr [6]),
	.dataf(!\LFSR_32_6|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_6|pulse_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_6|pulse_out~3 .extended_lut = "off";
defparam \PG_6|pulse_out~3 .lut_mask = 64'h05000700FF00FF00;
defparam \PG_6|pulse_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N25
dffeas \LFSR_32_6|sr[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\LFSR_32_6|sr[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[4] .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N21
cyclonev_lcell_comb \PG_6|pulse_out~2 (
// Equation(s):
// \PG_6|pulse_out~2_combout  = ( \LFSR_32_6|sr [2] & ( \LFSR_32_6|sr[3]~DUPLICATE_q  & ( !\LFSR_32_6|sr [5] ) ) ) # ( !\LFSR_32_6|sr [2] & ( \LFSR_32_6|sr[3]~DUPLICATE_q  & ( !\LFSR_32_6|sr [5] ) ) ) # ( \LFSR_32_6|sr [2] & ( !\LFSR_32_6|sr[3]~DUPLICATE_q  
// & ( (!\LFSR_32_6|sr [4] & !\LFSR_32_6|sr [5]) ) ) ) # ( !\LFSR_32_6|sr [2] & ( !\LFSR_32_6|sr[3]~DUPLICATE_q  & ( (!\LFSR_32_6|sr [5] & ((!\LFSR_32_6|sr [1]) # ((!\LFSR_32_6|sr [4]) # (!\LFSR_32_6|sr [0])))) ) ) )

	.dataa(!\LFSR_32_6|sr [1]),
	.datab(!\LFSR_32_6|sr [4]),
	.datac(!\LFSR_32_6|sr [0]),
	.datad(!\LFSR_32_6|sr [5]),
	.datae(!\LFSR_32_6|sr [2]),
	.dataf(!\LFSR_32_6|sr[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_6|pulse_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_6|pulse_out~2 .extended_lut = "off";
defparam \PG_6|pulse_out~2 .lut_mask = 64'hFE00CC00FF00FF00;
defparam \PG_6|pulse_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N54
cyclonev_lcell_comb \PG_6|LessThan0~0 (
// Equation(s):
// \PG_6|LessThan0~0_combout  = ( !\LFSR_32_6|sr [13] & ( (\LFSR_32_6|sr [14] & !\LFSR_32_6|sr [12]) ) )

	.dataa(gnd),
	.datab(!\LFSR_32_6|sr [14]),
	.datac(!\LFSR_32_6|sr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_6|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_6|LessThan0~0 .extended_lut = "off";
defparam \PG_6|LessThan0~0 .lut_mask = 64'h3030303000000000;
defparam \PG_6|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N48
cyclonev_lcell_comb \PG_6|pulse_out~4 (
// Equation(s):
// \PG_6|pulse_out~4_combout  = ( \LFSR_32_6|sr [16] & ( !\LFSR_32_6|sr [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LFSR_32_6|sr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LFSR_32_6|sr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_6|pulse_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_6|pulse_out~4 .extended_lut = "off";
defparam \PG_6|pulse_out~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \PG_6|pulse_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N36
cyclonev_lcell_comb \PG_6|pulse_out~0 (
// Equation(s):
// \PG_6|pulse_out~0_combout  = ( \PG_6|pulse_out~4_combout  & ( \LFSR_32_6|sr [10] & ( (!\PG_6|LessThan0~0_combout ) # (\PG_6|pulse_out~3_combout ) ) ) ) # ( \PG_6|pulse_out~4_combout  & ( !\LFSR_32_6|sr [10] & ( (!\PG_6|LessThan0~0_combout ) # 
// ((\PG_6|pulse_out~3_combout  & ((!\PG_6|pulse_out~2_combout ) # (\LFSR_32_6|sr [8])))) ) ) )

	.dataa(!\LFSR_32_6|sr [8]),
	.datab(!\PG_6|pulse_out~3_combout ),
	.datac(!\PG_6|pulse_out~2_combout ),
	.datad(!\PG_6|LessThan0~0_combout ),
	.datae(!\PG_6|pulse_out~4_combout ),
	.dataf(!\LFSR_32_6|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_6|pulse_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_6|pulse_out~0 .extended_lut = "off";
defparam \PG_6|pulse_out~0 .lut_mask = 64'h0000FF310000FF33;
defparam \PG_6|pulse_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y40_N4
dffeas \LFSR_32_6|sr[25]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LFSR_32_6|sr [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LFSR_32_6|sr[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LFSR_32_6|sr[25]~DUPLICATE .is_wysiwyg = "true";
defparam \LFSR_32_6|sr[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y40_N0
cyclonev_lcell_comb \PG_6|pulse_out~5 (
// Equation(s):
// \PG_6|pulse_out~5_combout  = ( \LFSR_32_6|sr [27] & ( \LFSR_32_6|sr [24] & ( (!\LFSR_32_6|sr [23] & (!\LFSR_32_6|sr [30] & (\LFSR_32_6|sr [28] & \LFSR_32_6|sr [29]))) ) ) )

	.dataa(!\LFSR_32_6|sr [23]),
	.datab(!\LFSR_32_6|sr [30]),
	.datac(!\LFSR_32_6|sr [28]),
	.datad(!\LFSR_32_6|sr [29]),
	.datae(!\LFSR_32_6|sr [27]),
	.dataf(!\LFSR_32_6|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_6|pulse_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_6|pulse_out~5 .extended_lut = "off";
defparam \PG_6|pulse_out~5 .lut_mask = 64'h0000000000000008;
defparam \PG_6|pulse_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y40_N48
cyclonev_lcell_comb \PG_6|pulse_out~1 (
// Equation(s):
// \PG_6|pulse_out~1_combout  = ( \LFSR_32_6|sr [21] & ( \PG_6|pulse_out~5_combout  ) ) # ( !\LFSR_32_6|sr [21] & ( \PG_6|pulse_out~5_combout  & ( ((!\LFSR_32_6|sr [31]) # ((!\LFSR_32_6|sr [22]) # (!\LFSR_32_6|sr[25]~DUPLICATE_q ))) # (\LFSR_32_6|sr [26]) ) 
// ) ) # ( \LFSR_32_6|sr [21] & ( !\PG_6|pulse_out~5_combout  ) ) # ( !\LFSR_32_6|sr [21] & ( !\PG_6|pulse_out~5_combout  ) )

	.dataa(!\LFSR_32_6|sr [26]),
	.datab(!\LFSR_32_6|sr [31]),
	.datac(!\LFSR_32_6|sr [22]),
	.datad(!\LFSR_32_6|sr[25]~DUPLICATE_q ),
	.datae(!\LFSR_32_6|sr [21]),
	.dataf(!\PG_6|pulse_out~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_6|pulse_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_6|pulse_out~1 .extended_lut = "off";
defparam \PG_6|pulse_out~1 .lut_mask = 64'hFFFFFFFFFFFDFFFF;
defparam \PG_6|pulse_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y40_N30
cyclonev_lcell_comb \PG_6|pulse_out~6 (
// Equation(s):
// \PG_6|pulse_out~6_combout  = ( !\LFSR_32_6|sr [20] & ( ((!\LFSR_32_6|sr [18] & (!\LFSR_32_6|sr [19] & ((!\LFSR_32_6|sr [17]) # (\PG_6|pulse_out~0_combout ))))) # (\PG_6|pulse_out~1_combout ) ) ) # ( \LFSR_32_6|sr [20] & ( (((\LFSR_32_6|sr [18] & 
// (\LFSR_32_6|sr [19] & !\PG_6|LessThan1~1_combout ))) # (\PG_6|pulse_out~1_combout )) ) )

	.dataa(!\LFSR_32_6|sr [18]),
	.datab(!\LFSR_32_6|sr [19]),
	.datac(!\PG_6|LessThan1~1_combout ),
	.datad(!\PG_6|pulse_out~0_combout ),
	.datae(!\LFSR_32_6|sr [20]),
	.dataf(!\PG_6|pulse_out~1_combout ),
	.datag(!\LFSR_32_6|sr [17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_6|pulse_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_6|pulse_out~6 .extended_lut = "on";
defparam \PG_6|pulse_out~6 .lut_mask = 64'h80881010FFFFFFFF;
defparam \PG_6|pulse_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y40_N39
cyclonev_lcell_comb \PG_6|pulse_out~10 (
// Equation(s):
// \PG_6|pulse_out~10_combout  = ( !\PG_6|pulse_out~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PG_6|pulse_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PG_6|pulse_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PG_6|pulse_out~10 .extended_lut = "off";
defparam \PG_6|pulse_out~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PG_6|pulse_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y40_N41
dffeas \PG_6|pulse_out (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\PG_6|pulse_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PG_6|pulse_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PG_6|pulse_out .is_wysiwyg = "true";
defparam \PG_6|pulse_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y40_N36
cyclonev_lcell_comb \pulse_cnt_6[9]~0 (
// Equation(s):
// \pulse_cnt_6[9]~0_combout  = ( \PG_6|pulse_out~q  & ( (\fsm~DUPLICATE_q  & ((!\Equal0~6_combout ) # (\DB_0|y_reg~q ))) ) ) # ( !\PG_6|pulse_out~q  & ( (\DB_0|y_reg~q  & \fsm~DUPLICATE_q ) ) )

	.dataa(!\Equal0~6_combout ),
	.datab(gnd),
	.datac(!\DB_0|y_reg~q ),
	.datad(!\fsm~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PG_6|pulse_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pulse_cnt_6[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pulse_cnt_6[9]~0 .extended_lut = "off";
defparam \pulse_cnt_6[9]~0 .lut_mask = 64'h000F000F00AF00AF;
defparam \pulse_cnt_6[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N2
dffeas \pulse_cnt_6[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~41_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[0] .is_wysiwyg = "true";
defparam \pulse_cnt_6[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N3
cyclonev_lcell_comb \Add6~37 (
// Equation(s):
// \Add6~37_sumout  = SUM(( pulse_cnt_6[1] ) + ( GND ) + ( \Add6~42  ))
// \Add6~38  = CARRY(( pulse_cnt_6[1] ) + ( GND ) + ( \Add6~42  ))

	.dataa(!pulse_cnt_6[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~37_sumout ),
	.cout(\Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \Add6~37 .extended_lut = "off";
defparam \Add6~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N5
dffeas \pulse_cnt_6[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~37_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[1] .is_wysiwyg = "true";
defparam \pulse_cnt_6[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N6
cyclonev_lcell_comb \Add6~33 (
// Equation(s):
// \Add6~33_sumout  = SUM(( pulse_cnt_6[2] ) + ( GND ) + ( \Add6~38  ))
// \Add6~34  = CARRY(( pulse_cnt_6[2] ) + ( GND ) + ( \Add6~38  ))

	.dataa(gnd),
	.datab(!pulse_cnt_6[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~33_sumout ),
	.cout(\Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \Add6~33 .extended_lut = "off";
defparam \Add6~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N8
dffeas \pulse_cnt_6[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~33_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[2] .is_wysiwyg = "true";
defparam \pulse_cnt_6[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N9
cyclonev_lcell_comb \Add6~29 (
// Equation(s):
// \Add6~29_sumout  = SUM(( pulse_cnt_6[3] ) + ( GND ) + ( \Add6~34  ))
// \Add6~30  = CARRY(( pulse_cnt_6[3] ) + ( GND ) + ( \Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~29_sumout ),
	.cout(\Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \Add6~29 .extended_lut = "off";
defparam \Add6~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N11
dffeas \pulse_cnt_6[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~29_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[3] .is_wysiwyg = "true";
defparam \pulse_cnt_6[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N12
cyclonev_lcell_comb \Add6~25 (
// Equation(s):
// \Add6~25_sumout  = SUM(( pulse_cnt_6[4] ) + ( GND ) + ( \Add6~30  ))
// \Add6~26  = CARRY(( pulse_cnt_6[4] ) + ( GND ) + ( \Add6~30  ))

	.dataa(gnd),
	.datab(!pulse_cnt_6[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~25_sumout ),
	.cout(\Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \Add6~25 .extended_lut = "off";
defparam \Add6~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N14
dffeas \pulse_cnt_6[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~25_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[4] .is_wysiwyg = "true";
defparam \pulse_cnt_6[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N15
cyclonev_lcell_comb \Add6~21 (
// Equation(s):
// \Add6~21_sumout  = SUM(( pulse_cnt_6[5] ) + ( GND ) + ( \Add6~26  ))
// \Add6~22  = CARRY(( pulse_cnt_6[5] ) + ( GND ) + ( \Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~21_sumout ),
	.cout(\Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \Add6~21 .extended_lut = "off";
defparam \Add6~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N17
dffeas \pulse_cnt_6[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~21_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[5] .is_wysiwyg = "true";
defparam \pulse_cnt_6[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N18
cyclonev_lcell_comb \Add6~17 (
// Equation(s):
// \Add6~17_sumout  = SUM(( pulse_cnt_6[6] ) + ( GND ) + ( \Add6~22  ))
// \Add6~18  = CARRY(( pulse_cnt_6[6] ) + ( GND ) + ( \Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~17_sumout ),
	.cout(\Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \Add6~17 .extended_lut = "off";
defparam \Add6~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N20
dffeas \pulse_cnt_6[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~17_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[6] .is_wysiwyg = "true";
defparam \pulse_cnt_6[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N21
cyclonev_lcell_comb \Add6~13 (
// Equation(s):
// \Add6~13_sumout  = SUM(( pulse_cnt_6[7] ) + ( GND ) + ( \Add6~18  ))
// \Add6~14  = CARRY(( pulse_cnt_6[7] ) + ( GND ) + ( \Add6~18  ))

	.dataa(!pulse_cnt_6[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~13_sumout ),
	.cout(\Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \Add6~13 .extended_lut = "off";
defparam \Add6~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N23
dffeas \pulse_cnt_6[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~13_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[7] .is_wysiwyg = "true";
defparam \pulse_cnt_6[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N24
cyclonev_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_sumout  = SUM(( pulse_cnt_6[8] ) + ( GND ) + ( \Add6~14  ))
// \Add6~10  = CARRY(( pulse_cnt_6[8] ) + ( GND ) + ( \Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~9_sumout ),
	.cout(\Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \Add6~9 .extended_lut = "off";
defparam \Add6~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N26
dffeas \pulse_cnt_6[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~9_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[8] .is_wysiwyg = "true";
defparam \pulse_cnt_6[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N27
cyclonev_lcell_comb \Add6~1 (
// Equation(s):
// \Add6~1_sumout  = SUM(( pulse_cnt_6[9] ) + ( GND ) + ( \Add6~10  ))
// \Add6~2  = CARRY(( pulse_cnt_6[9] ) + ( GND ) + ( \Add6~10  ))

	.dataa(!pulse_cnt_6[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~1_sumout ),
	.cout(\Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \Add6~1 .extended_lut = "off";
defparam \Add6~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N29
dffeas \pulse_cnt_6[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~1_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[9] .is_wysiwyg = "true";
defparam \pulse_cnt_6[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N30
cyclonev_lcell_comb \Add6~5 (
// Equation(s):
// \Add6~5_sumout  = SUM(( pulse_cnt_6[10] ) + ( GND ) + ( \Add6~2  ))
// \Add6~6  = CARRY(( pulse_cnt_6[10] ) + ( GND ) + ( \Add6~2  ))

	.dataa(gnd),
	.datab(!pulse_cnt_6[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~5_sumout ),
	.cout(\Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \Add6~5 .extended_lut = "off";
defparam \Add6~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N32
dffeas \pulse_cnt_6[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~5_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[10] .is_wysiwyg = "true";
defparam \pulse_cnt_6[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N33
cyclonev_lcell_comb \Add6~53 (
// Equation(s):
// \Add6~53_sumout  = SUM(( pulse_cnt_6[11] ) + ( GND ) + ( \Add6~6  ))
// \Add6~54  = CARRY(( pulse_cnt_6[11] ) + ( GND ) + ( \Add6~6  ))

	.dataa(!pulse_cnt_6[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~53_sumout ),
	.cout(\Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \Add6~53 .extended_lut = "off";
defparam \Add6~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N35
dffeas \pulse_cnt_6[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~53_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[11] .is_wysiwyg = "true";
defparam \pulse_cnt_6[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N36
cyclonev_lcell_comb \Add6~49 (
// Equation(s):
// \Add6~49_sumout  = SUM(( pulse_cnt_6[12] ) + ( GND ) + ( \Add6~54  ))
// \Add6~50  = CARRY(( pulse_cnt_6[12] ) + ( GND ) + ( \Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~49_sumout ),
	.cout(\Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \Add6~49 .extended_lut = "off";
defparam \Add6~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N38
dffeas \pulse_cnt_6[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~49_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[12] .is_wysiwyg = "true";
defparam \pulse_cnt_6[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N39
cyclonev_lcell_comb \Add6~121 (
// Equation(s):
// \Add6~121_sumout  = SUM(( pulse_cnt_6[13] ) + ( GND ) + ( \Add6~50  ))
// \Add6~122  = CARRY(( pulse_cnt_6[13] ) + ( GND ) + ( \Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~121_sumout ),
	.cout(\Add6~122 ),
	.shareout());
// synopsys translate_off
defparam \Add6~121 .extended_lut = "off";
defparam \Add6~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N41
dffeas \pulse_cnt_6[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~121_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[13] .is_wysiwyg = "true";
defparam \pulse_cnt_6[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N42
cyclonev_lcell_comb \Add6~117 (
// Equation(s):
// \Add6~117_sumout  = SUM(( pulse_cnt_6[14] ) + ( GND ) + ( \Add6~122  ))
// \Add6~118  = CARRY(( pulse_cnt_6[14] ) + ( GND ) + ( \Add6~122  ))

	.dataa(gnd),
	.datab(!pulse_cnt_6[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~117_sumout ),
	.cout(\Add6~118 ),
	.shareout());
// synopsys translate_off
defparam \Add6~117 .extended_lut = "off";
defparam \Add6~117 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N44
dffeas \pulse_cnt_6[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~117_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[14] .is_wysiwyg = "true";
defparam \pulse_cnt_6[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N45
cyclonev_lcell_comb \Add6~113 (
// Equation(s):
// \Add6~113_sumout  = SUM(( pulse_cnt_6[15] ) + ( GND ) + ( \Add6~118  ))
// \Add6~114  = CARRY(( pulse_cnt_6[15] ) + ( GND ) + ( \Add6~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~113_sumout ),
	.cout(\Add6~114 ),
	.shareout());
// synopsys translate_off
defparam \Add6~113 .extended_lut = "off";
defparam \Add6~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N47
dffeas \pulse_cnt_6[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~113_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[15] .is_wysiwyg = "true";
defparam \pulse_cnt_6[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N48
cyclonev_lcell_comb \Add6~109 (
// Equation(s):
// \Add6~109_sumout  = SUM(( pulse_cnt_6[16] ) + ( GND ) + ( \Add6~114  ))
// \Add6~110  = CARRY(( pulse_cnt_6[16] ) + ( GND ) + ( \Add6~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~109_sumout ),
	.cout(\Add6~110 ),
	.shareout());
// synopsys translate_off
defparam \Add6~109 .extended_lut = "off";
defparam \Add6~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N50
dffeas \pulse_cnt_6[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~109_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[16] .is_wysiwyg = "true";
defparam \pulse_cnt_6[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N51
cyclonev_lcell_comb \Add6~105 (
// Equation(s):
// \Add6~105_sumout  = SUM(( pulse_cnt_6[17] ) + ( GND ) + ( \Add6~110  ))
// \Add6~106  = CARRY(( pulse_cnt_6[17] ) + ( GND ) + ( \Add6~110  ))

	.dataa(!pulse_cnt_6[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~105_sumout ),
	.cout(\Add6~106 ),
	.shareout());
// synopsys translate_off
defparam \Add6~105 .extended_lut = "off";
defparam \Add6~105 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N53
dffeas \pulse_cnt_6[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~105_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[17] .is_wysiwyg = "true";
defparam \pulse_cnt_6[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N54
cyclonev_lcell_comb \Add6~101 (
// Equation(s):
// \Add6~101_sumout  = SUM(( pulse_cnt_6[18] ) + ( GND ) + ( \Add6~106  ))
// \Add6~102  = CARRY(( pulse_cnt_6[18] ) + ( GND ) + ( \Add6~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~101_sumout ),
	.cout(\Add6~102 ),
	.shareout());
// synopsys translate_off
defparam \Add6~101 .extended_lut = "off";
defparam \Add6~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N56
dffeas \pulse_cnt_6[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~101_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[18] .is_wysiwyg = "true";
defparam \pulse_cnt_6[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y38_N57
cyclonev_lcell_comb \Add6~97 (
// Equation(s):
// \Add6~97_sumout  = SUM(( pulse_cnt_6[19] ) + ( GND ) + ( \Add6~102  ))
// \Add6~98  = CARRY(( pulse_cnt_6[19] ) + ( GND ) + ( \Add6~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~97_sumout ),
	.cout(\Add6~98 ),
	.shareout());
// synopsys translate_off
defparam \Add6~97 .extended_lut = "off";
defparam \Add6~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y38_N59
dffeas \pulse_cnt_6[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~97_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[19] .is_wysiwyg = "true";
defparam \pulse_cnt_6[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N0
cyclonev_lcell_comb \Add6~45 (
// Equation(s):
// \Add6~45_sumout  = SUM(( pulse_cnt_6[20] ) + ( GND ) + ( \Add6~98  ))
// \Add6~46  = CARRY(( pulse_cnt_6[20] ) + ( GND ) + ( \Add6~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~45_sumout ),
	.cout(\Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \Add6~45 .extended_lut = "off";
defparam \Add6~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N2
dffeas \pulse_cnt_6[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~45_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[20] .is_wysiwyg = "true";
defparam \pulse_cnt_6[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N3
cyclonev_lcell_comb \Add6~93 (
// Equation(s):
// \Add6~93_sumout  = SUM(( pulse_cnt_6[21] ) + ( GND ) + ( \Add6~46  ))
// \Add6~94  = CARRY(( pulse_cnt_6[21] ) + ( GND ) + ( \Add6~46  ))

	.dataa(!pulse_cnt_6[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~93_sumout ),
	.cout(\Add6~94 ),
	.shareout());
// synopsys translate_off
defparam \Add6~93 .extended_lut = "off";
defparam \Add6~93 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N5
dffeas \pulse_cnt_6[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~93_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[21] .is_wysiwyg = "true";
defparam \pulse_cnt_6[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N6
cyclonev_lcell_comb \Add6~125 (
// Equation(s):
// \Add6~125_sumout  = SUM(( pulse_cnt_6[22] ) + ( GND ) + ( \Add6~94  ))
// \Add6~126  = CARRY(( pulse_cnt_6[22] ) + ( GND ) + ( \Add6~94  ))

	.dataa(gnd),
	.datab(!pulse_cnt_6[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~125_sumout ),
	.cout(\Add6~126 ),
	.shareout());
// synopsys translate_off
defparam \Add6~125 .extended_lut = "off";
defparam \Add6~125 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N8
dffeas \pulse_cnt_6[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~125_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[22] .is_wysiwyg = "true";
defparam \pulse_cnt_6[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N18
cyclonev_lcell_comb \Equal6~5 (
// Equation(s):
// \Equal6~5_combout  = ( pulse_cnt_6[22] & ( pulse_cnt_6[13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!pulse_cnt_6[13]),
	.datae(gnd),
	.dataf(!pulse_cnt_6[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~5 .extended_lut = "off";
defparam \Equal6~5 .lut_mask = 64'h0000000000FF00FF;
defparam \Equal6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N42
cyclonev_lcell_comb \Equal6~4 (
// Equation(s):
// \Equal6~4_combout  = ( pulse_cnt_6[17] & ( pulse_cnt_6[14] & ( (pulse_cnt_6[15] & (pulse_cnt_6[18] & (pulse_cnt_6[19] & pulse_cnt_6[16]))) ) ) )

	.dataa(!pulse_cnt_6[15]),
	.datab(!pulse_cnt_6[18]),
	.datac(!pulse_cnt_6[19]),
	.datad(!pulse_cnt_6[16]),
	.datae(!pulse_cnt_6[17]),
	.dataf(!pulse_cnt_6[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~4 .extended_lut = "off";
defparam \Equal6~4 .lut_mask = 64'h0000000000000001;
defparam \Equal6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N9
cyclonev_lcell_comb \Add6~57 (
// Equation(s):
// \Add6~57_sumout  = SUM(( pulse_cnt_6[23] ) + ( GND ) + ( \Add6~126  ))
// \Add6~58  = CARRY(( pulse_cnt_6[23] ) + ( GND ) + ( \Add6~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~57_sumout ),
	.cout(\Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \Add6~57 .extended_lut = "off";
defparam \Add6~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N11
dffeas \pulse_cnt_6[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~57_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[23] .is_wysiwyg = "true";
defparam \pulse_cnt_6[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N12
cyclonev_lcell_comb \Add6~61 (
// Equation(s):
// \Add6~61_sumout  = SUM(( pulse_cnt_6[24] ) + ( GND ) + ( \Add6~58  ))
// \Add6~62  = CARRY(( pulse_cnt_6[24] ) + ( GND ) + ( \Add6~58  ))

	.dataa(gnd),
	.datab(!pulse_cnt_6[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~61_sumout ),
	.cout(\Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \Add6~61 .extended_lut = "off";
defparam \Add6~61 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N14
dffeas \pulse_cnt_6[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~61_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[24] .is_wysiwyg = "true";
defparam \pulse_cnt_6[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N15
cyclonev_lcell_comb \Add6~65 (
// Equation(s):
// \Add6~65_sumout  = SUM(( pulse_cnt_6[25] ) + ( GND ) + ( \Add6~62  ))
// \Add6~66  = CARRY(( pulse_cnt_6[25] ) + ( GND ) + ( \Add6~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~65_sumout ),
	.cout(\Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \Add6~65 .extended_lut = "off";
defparam \Add6~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N17
dffeas \pulse_cnt_6[25] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~65_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[25] .is_wysiwyg = "true";
defparam \pulse_cnt_6[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N18
cyclonev_lcell_comb \Add6~69 (
// Equation(s):
// \Add6~69_sumout  = SUM(( pulse_cnt_6[26] ) + ( GND ) + ( \Add6~66  ))
// \Add6~70  = CARRY(( pulse_cnt_6[26] ) + ( GND ) + ( \Add6~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~69_sumout ),
	.cout(\Add6~70 ),
	.shareout());
// synopsys translate_off
defparam \Add6~69 .extended_lut = "off";
defparam \Add6~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N20
dffeas \pulse_cnt_6[26] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~69_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[26] .is_wysiwyg = "true";
defparam \pulse_cnt_6[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N36
cyclonev_lcell_comb \Equal6~2 (
// Equation(s):
// \Equal6~2_combout  = ( pulse_cnt_6[11] & ( pulse_cnt_6[25] & ( (pulse_cnt_6[12] & (pulse_cnt_6[23] & (pulse_cnt_6[26] & pulse_cnt_6[24]))) ) ) )

	.dataa(!pulse_cnt_6[12]),
	.datab(!pulse_cnt_6[23]),
	.datac(!pulse_cnt_6[26]),
	.datad(!pulse_cnt_6[24]),
	.datae(!pulse_cnt_6[11]),
	.dataf(!pulse_cnt_6[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~2 .extended_lut = "off";
defparam \Equal6~2 .lut_mask = 64'h0000000000000001;
defparam \Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N30
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ( pulse_cnt_6[7] & ( pulse_cnt_6[6] & ( (pulse_cnt_6[9] & (pulse_cnt_6[8] & (pulse_cnt_6[10] & pulse_cnt_6[5]))) ) ) )

	.dataa(!pulse_cnt_6[9]),
	.datab(!pulse_cnt_6[8]),
	.datac(!pulse_cnt_6[10]),
	.datad(!pulse_cnt_6[5]),
	.datae(!pulse_cnt_6[7]),
	.dataf(!pulse_cnt_6[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'h0000000000000001;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N36
cyclonev_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = ( pulse_cnt_6[0] & ( pulse_cnt_6[2] & ( (pulse_cnt_6[20] & (pulse_cnt_6[3] & (pulse_cnt_6[1] & pulse_cnt_6[4]))) ) ) )

	.dataa(!pulse_cnt_6[20]),
	.datab(!pulse_cnt_6[3]),
	.datac(!pulse_cnt_6[1]),
	.datad(!pulse_cnt_6[4]),
	.datae(!pulse_cnt_6[0]),
	.dataf(!pulse_cnt_6[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~1 .extended_lut = "off";
defparam \Equal6~1 .lut_mask = 64'h0000000000000001;
defparam \Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N21
cyclonev_lcell_comb \Add6~73 (
// Equation(s):
// \Add6~73_sumout  = SUM(( pulse_cnt_6[27] ) + ( GND ) + ( \Add6~70  ))
// \Add6~74  = CARRY(( pulse_cnt_6[27] ) + ( GND ) + ( \Add6~70  ))

	.dataa(!pulse_cnt_6[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~73_sumout ),
	.cout(\Add6~74 ),
	.shareout());
// synopsys translate_off
defparam \Add6~73 .extended_lut = "off";
defparam \Add6~73 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N23
dffeas \pulse_cnt_6[27] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~73_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[27] .is_wysiwyg = "true";
defparam \pulse_cnt_6[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N24
cyclonev_lcell_comb \Add6~77 (
// Equation(s):
// \Add6~77_sumout  = SUM(( pulse_cnt_6[28] ) + ( GND ) + ( \Add6~74  ))
// \Add6~78  = CARRY(( pulse_cnt_6[28] ) + ( GND ) + ( \Add6~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pulse_cnt_6[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~77_sumout ),
	.cout(\Add6~78 ),
	.shareout());
// synopsys translate_off
defparam \Add6~77 .extended_lut = "off";
defparam \Add6~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N26
dffeas \pulse_cnt_6[28] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~77_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[28] .is_wysiwyg = "true";
defparam \pulse_cnt_6[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N27
cyclonev_lcell_comb \Add6~81 (
// Equation(s):
// \Add6~81_sumout  = SUM(( pulse_cnt_6[29] ) + ( GND ) + ( \Add6~78  ))
// \Add6~82  = CARRY(( pulse_cnt_6[29] ) + ( GND ) + ( \Add6~78  ))

	.dataa(!pulse_cnt_6[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~81_sumout ),
	.cout(\Add6~82 ),
	.shareout());
// synopsys translate_off
defparam \Add6~81 .extended_lut = "off";
defparam \Add6~81 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N29
dffeas \pulse_cnt_6[29] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~81_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[29] .is_wysiwyg = "true";
defparam \pulse_cnt_6[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N30
cyclonev_lcell_comb \Add6~85 (
// Equation(s):
// \Add6~85_sumout  = SUM(( pulse_cnt_6[30] ) + ( GND ) + ( \Add6~82  ))
// \Add6~86  = CARRY(( pulse_cnt_6[30] ) + ( GND ) + ( \Add6~82  ))

	.dataa(gnd),
	.datab(!pulse_cnt_6[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~85_sumout ),
	.cout(\Add6~86 ),
	.shareout());
// synopsys translate_off
defparam \Add6~85 .extended_lut = "off";
defparam \Add6~85 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N32
dffeas \pulse_cnt_6[30] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~85_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[30] .is_wysiwyg = "true";
defparam \pulse_cnt_6[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N33
cyclonev_lcell_comb \Add6~89 (
// Equation(s):
// \Add6~89_sumout  = SUM(( pulse_cnt_6[31] ) + ( GND ) + ( \Add6~86  ))

	.dataa(!pulse_cnt_6[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~89 .extended_lut = "off";
defparam \Add6~89 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N35
dffeas \pulse_cnt_6[31] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~89_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pulse_cnt_0~0_combout ),
	.sload(gnd),
	.ena(\pulse_cnt_6[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pulse_cnt_6[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_6[31] .is_wysiwyg = "true";
defparam \pulse_cnt_6[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y37_N45
cyclonev_lcell_comb \Equal6~3 (
// Equation(s):
// \Equal6~3_combout  = ( pulse_cnt_6[27] & ( pulse_cnt_6[31] & ( (pulse_cnt_6[28] & (pulse_cnt_6[21] & (pulse_cnt_6[30] & pulse_cnt_6[29]))) ) ) )

	.dataa(!pulse_cnt_6[28]),
	.datab(!pulse_cnt_6[21]),
	.datac(!pulse_cnt_6[30]),
	.datad(!pulse_cnt_6[29]),
	.datae(!pulse_cnt_6[27]),
	.dataf(!pulse_cnt_6[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~3 .extended_lut = "off";
defparam \Equal6~3 .lut_mask = 64'h0000000000000001;
defparam \Equal6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N24
cyclonev_lcell_comb \Equal6~6 (
// Equation(s):
// \Equal6~6_combout  = ( \Equal6~1_combout  & ( \Equal6~3_combout  & ( (\Equal6~5_combout  & (\Equal6~4_combout  & (\Equal6~2_combout  & \Equal6~0_combout ))) ) ) )

	.dataa(!\Equal6~5_combout ),
	.datab(!\Equal6~4_combout ),
	.datac(!\Equal6~2_combout ),
	.datad(!\Equal6~0_combout ),
	.datae(!\Equal6~1_combout ),
	.dataf(!\Equal6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~6 .extended_lut = "off";
defparam \Equal6~6 .lut_mask = 64'h0000000000000001;
defparam \Equal6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N21
cyclonev_lcell_comb \GPIO_1~78 (
// Equation(s):
// \GPIO_1~78_combout  = ( \fsm~DUPLICATE_q  & ( (!\Equal6~6_combout  & \PG_6|pulse_out~q ) ) )

	.dataa(!\Equal6~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PG_6|pulse_out~q ),
	.datae(gnd),
	.dataf(!\fsm~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GPIO_1~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GPIO_1~78 .extended_lut = "off";
defparam \GPIO_1~78 .lut_mask = 64'h0000000000AA00AA;
defparam \GPIO_1~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N41
dffeas \RS232_SER_0|launch_cnt[1]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N33
cyclonev_lcell_comb \RS232_SER_0|Selector4~0 (
// Equation(s):
// \RS232_SER_0|Selector4~0_combout  = ( \RS232_SER_0|launch_cnt [0] & ( (\RS232_SER_0|fsm.00~q  & (!\RS232_SER_0|launch_cnt [3] $ (((!\RS232_SER_0|launch_cnt [2]) # (!\RS232_SER_0|launch_cnt[1]~DUPLICATE_q ))))) ) ) # ( !\RS232_SER_0|launch_cnt [0] & ( 
// (\RS232_SER_0|fsm.00~q  & \RS232_SER_0|launch_cnt [3]) ) )

	.dataa(!\RS232_SER_0|launch_cnt [2]),
	.datab(!\RS232_SER_0|launch_cnt[1]~DUPLICATE_q ),
	.datac(!\RS232_SER_0|fsm.00~q ),
	.datad(!\RS232_SER_0|launch_cnt [3]),
	.datae(gnd),
	.dataf(!\RS232_SER_0|launch_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector4~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector4~0 .lut_mask = 64'h000F000F010E010E;
defparam \RS232_SER_0|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N35
dffeas \RS232_SER_0|launch_cnt[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[3] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N24
cyclonev_lcell_comb \RS232_SER_0|Selector3~0 (
// Equation(s):
// \RS232_SER_0|Selector3~0_combout  = ( \RS232_SER_0|launch_cnt [4] & ( \RS232_SER_0|launch_cnt [0] & ( (\RS232_SER_0|fsm.00~q  & ((!\RS232_SER_0|launch_cnt [2]) # ((!\RS232_SER_0|launch_cnt[1]~DUPLICATE_q ) # (!\RS232_SER_0|launch_cnt [3])))) ) ) ) # ( 
// !\RS232_SER_0|launch_cnt [4] & ( \RS232_SER_0|launch_cnt [0] & ( (\RS232_SER_0|launch_cnt [2] & (\RS232_SER_0|launch_cnt[1]~DUPLICATE_q  & (\RS232_SER_0|launch_cnt [3] & \RS232_SER_0|fsm.00~q ))) ) ) ) # ( \RS232_SER_0|launch_cnt [4] & ( 
// !\RS232_SER_0|launch_cnt [0] & ( (\RS232_SER_0|fsm.00~q  & (((\RS232_SER_0|launch_cnt [3]) # (\RS232_SER_0|launch_cnt[1]~DUPLICATE_q )) # (\RS232_SER_0|launch_cnt [2]))) ) ) )

	.dataa(!\RS232_SER_0|launch_cnt [2]),
	.datab(!\RS232_SER_0|launch_cnt[1]~DUPLICATE_q ),
	.datac(!\RS232_SER_0|launch_cnt [3]),
	.datad(!\RS232_SER_0|fsm.00~q ),
	.datae(!\RS232_SER_0|launch_cnt [4]),
	.dataf(!\RS232_SER_0|launch_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector3~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector3~0 .lut_mask = 64'h0000007F000100FE;
defparam \RS232_SER_0|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N25
dffeas \RS232_SER_0|launch_cnt[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[4] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N48
cyclonev_lcell_comb \RS232_SER_0|Selector7~0 (
// Equation(s):
// \RS232_SER_0|Selector7~0_combout  = ( !\RS232_SER_0|launch_cnt [0] & ( \RS232_SER_0|launch_cnt [4] & ( (\RS232_SER_0|fsm.00~q  & (((\RS232_SER_0|launch_cnt [3]) # (\RS232_SER_0|launch_cnt[1]~DUPLICATE_q )) # (\RS232_SER_0|launch_cnt [2]))) ) ) ) # ( 
// !\RS232_SER_0|launch_cnt [0] & ( !\RS232_SER_0|launch_cnt [4] & ( \RS232_SER_0|fsm.00~q  ) ) )

	.dataa(!\RS232_SER_0|launch_cnt [2]),
	.datab(!\RS232_SER_0|launch_cnt[1]~DUPLICATE_q ),
	.datac(!\RS232_SER_0|launch_cnt [3]),
	.datad(!\RS232_SER_0|fsm.00~q ),
	.datae(!\RS232_SER_0|launch_cnt [0]),
	.dataf(!\RS232_SER_0|launch_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector7~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector7~0 .lut_mask = 64'h00FF0000007F0000;
defparam \RS232_SER_0|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N49
dffeas \RS232_SER_0|launch_cnt[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[0] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N39
cyclonev_lcell_comb \RS232_SER_0|Selector6~0 (
// Equation(s):
// \RS232_SER_0|Selector6~0_combout  = ( \RS232_SER_0|launch_cnt [0] & ( (\RS232_SER_0|fsm.00~q  & !\RS232_SER_0|launch_cnt [1]) ) ) # ( !\RS232_SER_0|launch_cnt [0] & ( (\RS232_SER_0|fsm.00~q  & \RS232_SER_0|launch_cnt [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_SER_0|fsm.00~q ),
	.datad(!\RS232_SER_0|launch_cnt [1]),
	.datae(gnd),
	.dataf(!\RS232_SER_0|launch_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector6~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector6~0 .lut_mask = 64'h000F000F0F000F00;
defparam \RS232_SER_0|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N40
dffeas \RS232_SER_0|launch_cnt[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[1] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N36
cyclonev_lcell_comb \RS232_SER_0|Selector5~0 (
// Equation(s):
// \RS232_SER_0|Selector5~0_combout  = ( \RS232_SER_0|launch_cnt [0] & ( (\RS232_SER_0|fsm.00~q  & (!\RS232_SER_0|launch_cnt [1] $ (!\RS232_SER_0|launch_cnt [2]))) ) ) # ( !\RS232_SER_0|launch_cnt [0] & ( (\RS232_SER_0|fsm.00~q  & \RS232_SER_0|launch_cnt 
// [2]) ) )

	.dataa(gnd),
	.datab(!\RS232_SER_0|fsm.00~q ),
	.datac(!\RS232_SER_0|launch_cnt [1]),
	.datad(!\RS232_SER_0|launch_cnt [2]),
	.datae(gnd),
	.dataf(!\RS232_SER_0|launch_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector5~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector5~0 .lut_mask = 64'h0033003303300330;
defparam \RS232_SER_0|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N38
dffeas \RS232_SER_0|launch_cnt[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[2] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N30
cyclonev_lcell_comb \RS232_SER_0|Equal0~0 (
// Equation(s):
// \RS232_SER_0|Equal0~0_combout  = ( \RS232_SER_0|launch_cnt [4] & ( (!\RS232_SER_0|launch_cnt [2] & (!\RS232_SER_0|launch_cnt[1]~DUPLICATE_q  & (!\RS232_SER_0|launch_cnt [3] & !\RS232_SER_0|launch_cnt [0]))) ) )

	.dataa(!\RS232_SER_0|launch_cnt [2]),
	.datab(!\RS232_SER_0|launch_cnt[1]~DUPLICATE_q ),
	.datac(!\RS232_SER_0|launch_cnt [3]),
	.datad(!\RS232_SER_0|launch_cnt [0]),
	.datae(gnd),
	.dataf(!\RS232_SER_0|launch_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Equal0~0 .extended_lut = "off";
defparam \RS232_SER_0|Equal0~0 .lut_mask = 64'h0000000080008000;
defparam \RS232_SER_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N3
cyclonev_lcell_comb \RS232_SER_0|Selector9~3 (
// Equation(s):
// \RS232_SER_0|Selector9~3_combout  = (!\RS232_SER_0|fsm.00~q  & \FCR_0|rsp_byte_req~q )

	.dataa(gnd),
	.datab(!\RS232_SER_0|fsm.00~q ),
	.datac(!\FCR_0|rsp_byte_req~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector9~3 .extended_lut = "off";
defparam \RS232_SER_0|Selector9~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \RS232_SER_0|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N5
dffeas \RS232_SER_0|tx_fifo_rd_en (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector9~3_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|tx_fifo_rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|tx_fifo_rd_en .is_wysiwyg = "true";
defparam \RS232_SER_0|tx_fifo_rd_en .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N10
dffeas \FCR_0|SYNC1|ff[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_SER_0|tx_fifo_rd_en~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|SYNC1|ff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|SYNC1|ff[0] .is_wysiwyg = "true";
defparam \FCR_0|SYNC1|ff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N32
dffeas \FCR_0|SYNC1|ff[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|SYNC1|ff [0]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|SYNC1|ff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|SYNC1|ff[1] .is_wysiwyg = "true";
defparam \FCR_0|SYNC1|ff[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N38
dffeas \FCR_0|NEDGE1|ff (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|SYNC1|ff [1]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|NEDGE1|ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|NEDGE1|ff .is_wysiwyg = "true";
defparam \FCR_0|NEDGE1|ff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y28_N0
cyclonev_lcell_comb \FCR_0|rsp_byte_req~0 (
// Equation(s):
// \FCR_0|rsp_byte_req~0_combout  = ( !\FCR_0|SYNC1|ff [1] & ( !\FCR_0|NEDGE1|ff~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|NEDGE1|ff~q ),
	.datad(gnd),
	.datae(!\FCR_0|SYNC1|ff [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|rsp_byte_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|rsp_byte_req~0 .extended_lut = "off";
defparam \FCR_0|rsp_byte_req~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \FCR_0|rsp_byte_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N58
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y24_N38
dffeas \RS232_DES_0|SYNC0|ff[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\GPIO_1[28]~input_o ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|SYNC0|ff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|SYNC0|ff[0] .is_wysiwyg = "true";
defparam \RS232_DES_0|SYNC0|ff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N53
dffeas \RS232_DES_0|SYNC0|ff[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|SYNC0|ff [0]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|SYNC0|ff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|SYNC0|ff[1] .is_wysiwyg = "true";
defparam \RS232_DES_0|SYNC0|ff[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N59
dffeas \RS232_DES_0|NEDGE0|ff (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|SYNC0|ff [1]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|NEDGE0|ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|NEDGE0|ff .is_wysiwyg = "true";
defparam \RS232_DES_0|NEDGE0|ff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N57
cyclonev_lcell_comb \RS232_DES_0|Selector8~2 (
// Equation(s):
// \RS232_DES_0|Selector8~2_combout  = ( !\RS232_DES_0|fsm.00~q  & ( (\RS232_DES_0|NEDGE0|ff~q  & !\RS232_DES_0|SYNC0|ff [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_DES_0|NEDGE0|ff~q ),
	.datad(!\RS232_DES_0|SYNC0|ff [1]),
	.datae(gnd),
	.dataf(!\RS232_DES_0|fsm.00~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector8~2 .extended_lut = "off";
defparam \RS232_DES_0|Selector8~2 .lut_mask = 64'h0F000F0000000000;
defparam \RS232_DES_0|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N15
cyclonev_lcell_comb \RS232_DES_0|Selector3~0 (
// Equation(s):
// \RS232_DES_0|Selector3~0_combout  = ( !\RS232_DES_0|latch_cnt[3]~0_combout  & ( (\RS232_DES_0|fsm.00~q  & (!\RS232_DES_0|latch_cnt [0] $ (!\RS232_DES_0|latch_cnt [1]))) ) )

	.dataa(!\RS232_DES_0|latch_cnt [0]),
	.datab(!\RS232_DES_0|fsm.00~q ),
	.datac(gnd),
	.datad(!\RS232_DES_0|latch_cnt [1]),
	.datae(gnd),
	.dataf(!\RS232_DES_0|latch_cnt[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector3~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector3~0 .lut_mask = 64'h1122112200000000;
defparam \RS232_DES_0|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N16
dffeas \RS232_DES_0|latch_cnt[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[1] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N12
cyclonev_lcell_comb \RS232_DES_0|Selector2~0 (
// Equation(s):
// \RS232_DES_0|Selector2~0_combout  = ( \RS232_DES_0|latch_cnt [1] & ( (\RS232_DES_0|fsm.00~q  & (!\RS232_DES_0|latch_cnt [0] $ (!\RS232_DES_0|latch_cnt [2]))) ) ) # ( !\RS232_DES_0|latch_cnt [1] & ( (\RS232_DES_0|fsm.00~q  & \RS232_DES_0|latch_cnt [2]) ) )

	.dataa(gnd),
	.datab(!\RS232_DES_0|fsm.00~q ),
	.datac(!\RS232_DES_0|latch_cnt [0]),
	.datad(!\RS232_DES_0|latch_cnt [2]),
	.datae(gnd),
	.dataf(!\RS232_DES_0|latch_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector2~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector2~0 .lut_mask = 64'h0033003303300330;
defparam \RS232_DES_0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N13
dffeas \RS232_DES_0|latch_cnt[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[2] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N6
cyclonev_lcell_comb \RS232_DES_0|Selector9~1 (
// Equation(s):
// \RS232_DES_0|Selector9~1_combout  = ( !\RS232_DES_0|fsm.00~q  & ( (\RS232_DES_0|NEDGE0|ff~q  & (!\RS232_DES_0|fsm.S_START~q  & !\RS232_DES_0|SYNC0|ff [1])) ) )

	.dataa(gnd),
	.datab(!\RS232_DES_0|NEDGE0|ff~q ),
	.datac(!\RS232_DES_0|fsm.S_START~q ),
	.datad(!\RS232_DES_0|SYNC0|ff [1]),
	.datae(gnd),
	.dataf(!\RS232_DES_0|fsm.00~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector9~1 .extended_lut = "off";
defparam \RS232_DES_0|Selector9~1 .lut_mask = 64'h3000300000000000;
defparam \RS232_DES_0|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N14
dffeas \RS232_DES_0|latch_cnt[2]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N48
cyclonev_lcell_comb \RS232_DES_0|Selector9~0 (
// Equation(s):
// \RS232_DES_0|Selector9~0_combout  = ( \RS232_DES_0|fsm.S_START~q  & ( \RS232_DES_0|latch_cnt[2]~DUPLICATE_q  ) ) # ( \RS232_DES_0|fsm.S_START~q  & ( !\RS232_DES_0|latch_cnt[2]~DUPLICATE_q  & ( ((!\RS232_DES_0|latch_cnt [3]) # ((\RS232_DES_0|latch_cnt [1]) 
// # (\RS232_DES_0|latch_cnt [0]))) # (\RS232_DES_0|latch_cnt [4]) ) ) )

	.dataa(!\RS232_DES_0|latch_cnt [4]),
	.datab(!\RS232_DES_0|latch_cnt [3]),
	.datac(!\RS232_DES_0|latch_cnt [0]),
	.datad(!\RS232_DES_0|latch_cnt [1]),
	.datae(!\RS232_DES_0|fsm.S_START~q ),
	.dataf(!\RS232_DES_0|latch_cnt[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector9~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector9~0 .lut_mask = 64'h0000DFFF0000FFFF;
defparam \RS232_DES_0|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N31
dffeas \RS232_DES_0|fsm.S_STOP~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|fsm.S_STOP~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|fsm.S_STOP~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|fsm.S_STOP~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|fsm.S_STOP~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N56
dffeas \RS232_DES_0|fsm.S_SHIFT (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|fsm.S_SHIFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|fsm.S_SHIFT .is_wysiwyg = "true";
defparam \RS232_DES_0|fsm.S_SHIFT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N24
cyclonev_lcell_comb \RS232_DES_0|Selector7~1 (
// Equation(s):
// \RS232_DES_0|Selector7~1_combout  = ( \RS232_DES_0|fsm.S_START~q  & ( ((\RS232_DES_0|Equal2~0_combout  & \RS232_DES_0|fsm.S_SHIFT~q )) # (\RS232_DES_0|shift_cnt [0]) ) ) # ( !\RS232_DES_0|fsm.S_START~q  & ( (!\RS232_DES_0|shift_cnt [0] & 
// (\RS232_DES_0|Equal2~0_combout  & ((\RS232_DES_0|fsm.S_SHIFT~q )))) # (\RS232_DES_0|shift_cnt [0] & (((!\RS232_DES_0|Equal2~0_combout  & \RS232_DES_0|fsm.S_SHIFT~q )) # (\RS232_DES_0|fsm.S_STOP~q ))) ) )

	.dataa(!\RS232_DES_0|Equal2~0_combout ),
	.datab(!\RS232_DES_0|fsm.S_STOP~q ),
	.datac(!\RS232_DES_0|fsm.S_SHIFT~q ),
	.datad(!\RS232_DES_0|shift_cnt [0]),
	.datae(gnd),
	.dataf(!\RS232_DES_0|fsm.S_START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector7~1 .extended_lut = "off";
defparam \RS232_DES_0|Selector7~1 .lut_mask = 64'h053B053B05FF05FF;
defparam \RS232_DES_0|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N25
dffeas \RS232_DES_0|shift_cnt[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|shift_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|shift_cnt[0] .is_wysiwyg = "true";
defparam \RS232_DES_0|shift_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N21
cyclonev_lcell_comb \RS232_DES_0|Selector6~0 (
// Equation(s):
// \RS232_DES_0|Selector6~0_combout  = ( \RS232_DES_0|shift_cnt [1] & ( \RS232_DES_0|shift_cnt [0] & ( (((!\RS232_DES_0|Equal2~0_combout  & \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q )) # (\RS232_DES_0|fsm.S_START~q )) # (\RS232_DES_0|fsm.S_STOP~DUPLICATE_q ) ) ) 
// ) # ( !\RS232_DES_0|shift_cnt [1] & ( \RS232_DES_0|shift_cnt [0] & ( (\RS232_DES_0|Equal2~0_combout  & \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ) ) ) ) # ( \RS232_DES_0|shift_cnt [1] & ( !\RS232_DES_0|shift_cnt [0] & ( ((\RS232_DES_0|fsm.S_START~q ) # 
// (\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q )) # (\RS232_DES_0|fsm.S_STOP~DUPLICATE_q ) ) ) )

	.dataa(!\RS232_DES_0|fsm.S_STOP~DUPLICATE_q ),
	.datab(!\RS232_DES_0|Equal2~0_combout ),
	.datac(!\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datad(!\RS232_DES_0|fsm.S_START~q ),
	.datae(!\RS232_DES_0|shift_cnt [1]),
	.dataf(!\RS232_DES_0|shift_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector6~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector6~0 .lut_mask = 64'h00005FFF03035DFF;
defparam \RS232_DES_0|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N23
dffeas \RS232_DES_0|shift_cnt[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|shift_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|shift_cnt[1] .is_wysiwyg = "true";
defparam \RS232_DES_0|shift_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N27
cyclonev_lcell_comb \RS232_DES_0|Add1~0 (
// Equation(s):
// \RS232_DES_0|Add1~0_combout  = ( \RS232_DES_0|shift_cnt [0] & ( \RS232_DES_0|shift_cnt [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_DES_0|shift_cnt [1]),
	.datae(gnd),
	.dataf(!\RS232_DES_0|shift_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add1~0 .extended_lut = "off";
defparam \RS232_DES_0|Add1~0 .lut_mask = 64'h0000000000FF00FF;
defparam \RS232_DES_0|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N18
cyclonev_lcell_comb \RS232_DES_0|Selector5~0 (
// Equation(s):
// \RS232_DES_0|Selector5~0_combout  = ( \RS232_DES_0|shift_cnt [2] & ( \RS232_DES_0|Add1~0_combout  & ( (((!\RS232_DES_0|Equal2~0_combout  & \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q )) # (\RS232_DES_0|fsm.S_START~q )) # (\RS232_DES_0|fsm.S_STOP~DUPLICATE_q ) ) 
// ) ) # ( !\RS232_DES_0|shift_cnt [2] & ( \RS232_DES_0|Add1~0_combout  & ( (\RS232_DES_0|Equal2~0_combout  & \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ) ) ) ) # ( \RS232_DES_0|shift_cnt [2] & ( !\RS232_DES_0|Add1~0_combout  & ( 
// ((\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ) # (\RS232_DES_0|fsm.S_START~q )) # (\RS232_DES_0|fsm.S_STOP~DUPLICATE_q ) ) ) )

	.dataa(!\RS232_DES_0|fsm.S_STOP~DUPLICATE_q ),
	.datab(!\RS232_DES_0|Equal2~0_combout ),
	.datac(!\RS232_DES_0|fsm.S_START~q ),
	.datad(!\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datae(!\RS232_DES_0|shift_cnt [2]),
	.dataf(!\RS232_DES_0|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector5~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector5~0 .lut_mask = 64'h00005FFF00335FDF;
defparam \RS232_DES_0|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N19
dffeas \RS232_DES_0|shift_cnt[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|shift_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|shift_cnt[2] .is_wysiwyg = "true";
defparam \RS232_DES_0|shift_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N9
cyclonev_lcell_comb \RS232_DES_0|Selector8~1 (
// Equation(s):
// \RS232_DES_0|Selector8~1_combout  = ( \RS232_DES_0|shift_cnt [0] & ( (\RS232_DES_0|shift_cnt [1] & \RS232_DES_0|shift_cnt [2]) ) )

	.dataa(!\RS232_DES_0|shift_cnt [1]),
	.datab(gnd),
	.datac(!\RS232_DES_0|shift_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RS232_DES_0|shift_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector8~1 .extended_lut = "off";
defparam \RS232_DES_0|Selector8~1 .lut_mask = 64'h0000000005050505;
defparam \RS232_DES_0|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N42
cyclonev_lcell_comb \RS232_DES_0|Selector9~2 (
// Equation(s):
// \RS232_DES_0|Selector9~2_combout  = ( \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q  & ( \RS232_DES_0|fsm.S_STOP~DUPLICATE_q  & ( (!\RS232_DES_0|Equal2~0_combout  & ((\RS232_DES_0|Selector9~0_combout ) # (\RS232_DES_0|Selector9~1_combout ))) ) ) ) # ( 
// !\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q  & ( \RS232_DES_0|fsm.S_STOP~DUPLICATE_q  & ( (!\RS232_DES_0|Equal2~0_combout  & ((\RS232_DES_0|Selector9~0_combout ) # (\RS232_DES_0|Selector9~1_combout ))) ) ) ) # ( \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q  & ( 
// !\RS232_DES_0|fsm.S_STOP~DUPLICATE_q  & ( (!\RS232_DES_0|Equal2~0_combout  & (((\RS232_DES_0|Selector9~0_combout )) # (\RS232_DES_0|Selector9~1_combout ))) # (\RS232_DES_0|Equal2~0_combout  & (!\RS232_DES_0|Selector8~1_combout  & 
// ((\RS232_DES_0|Selector9~0_combout ) # (\RS232_DES_0|Selector9~1_combout )))) ) ) ) # ( !\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q  & ( !\RS232_DES_0|fsm.S_STOP~DUPLICATE_q  & ( (\RS232_DES_0|Selector9~0_combout ) # (\RS232_DES_0|Selector9~1_combout ) ) ) )

	.dataa(!\RS232_DES_0|Equal2~0_combout ),
	.datab(!\RS232_DES_0|Selector9~1_combout ),
	.datac(!\RS232_DES_0|Selector9~0_combout ),
	.datad(!\RS232_DES_0|Selector8~1_combout ),
	.datae(!\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ),
	.dataf(!\RS232_DES_0|fsm.S_STOP~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector9~2 .extended_lut = "off";
defparam \RS232_DES_0|Selector9~2 .lut_mask = 64'h3F3F3F2A2A2A2A2A;
defparam \RS232_DES_0|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N43
dffeas \RS232_DES_0|fsm.S_START (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|fsm.S_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|fsm.S_START .is_wysiwyg = "true";
defparam \RS232_DES_0|fsm.S_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N36
cyclonev_lcell_comb \RS232_DES_0|latch_cnt[3]~0 (
// Equation(s):
// \RS232_DES_0|latch_cnt[3]~0_combout  = ( !\RS232_DES_0|fsm.S_START~q  & ( \RS232_DES_0|latch_cnt [4] & ( (!\RS232_DES_0|latch_cnt [0] & (!\RS232_DES_0|latch_cnt [3] & (!\RS232_DES_0|latch_cnt [2] & !\RS232_DES_0|latch_cnt [1]))) ) ) ) # ( 
// \RS232_DES_0|fsm.S_START~q  & ( !\RS232_DES_0|latch_cnt [4] & ( (!\RS232_DES_0|latch_cnt [0] & (\RS232_DES_0|latch_cnt [3] & (!\RS232_DES_0|latch_cnt [2] & !\RS232_DES_0|latch_cnt [1]))) ) ) )

	.dataa(!\RS232_DES_0|latch_cnt [0]),
	.datab(!\RS232_DES_0|latch_cnt [3]),
	.datac(!\RS232_DES_0|latch_cnt [2]),
	.datad(!\RS232_DES_0|latch_cnt [1]),
	.datae(!\RS232_DES_0|fsm.S_START~q ),
	.dataf(!\RS232_DES_0|latch_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|latch_cnt[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[3]~0 .extended_lut = "off";
defparam \RS232_DES_0|latch_cnt[3]~0 .lut_mask = 64'h0000200080000000;
defparam \RS232_DES_0|latch_cnt[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N6
cyclonev_lcell_comb \RS232_DES_0|Selector1~0 (
// Equation(s):
// \RS232_DES_0|Selector1~0_combout  = ( \RS232_DES_0|latch_cnt [3] & ( \RS232_DES_0|latch_cnt [1] & ( (!\RS232_DES_0|latch_cnt[3]~0_combout  & (\RS232_DES_0|fsm.00~q  & ((!\RS232_DES_0|latch_cnt [0]) # (!\RS232_DES_0|latch_cnt[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\RS232_DES_0|latch_cnt [3] & ( \RS232_DES_0|latch_cnt [1] & ( (!\RS232_DES_0|latch_cnt[3]~0_combout  & (\RS232_DES_0|fsm.00~q  & (\RS232_DES_0|latch_cnt [0] & \RS232_DES_0|latch_cnt[2]~DUPLICATE_q ))) ) ) ) # ( \RS232_DES_0|latch_cnt [3] & ( 
// !\RS232_DES_0|latch_cnt [1] & ( (!\RS232_DES_0|latch_cnt[3]~0_combout  & \RS232_DES_0|fsm.00~q ) ) ) )

	.dataa(!\RS232_DES_0|latch_cnt[3]~0_combout ),
	.datab(!\RS232_DES_0|fsm.00~q ),
	.datac(!\RS232_DES_0|latch_cnt [0]),
	.datad(!\RS232_DES_0|latch_cnt[2]~DUPLICATE_q ),
	.datae(!\RS232_DES_0|latch_cnt [3]),
	.dataf(!\RS232_DES_0|latch_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector1~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector1~0 .lut_mask = 64'h0000222200022220;
defparam \RS232_DES_0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N8
dffeas \RS232_DES_0|latch_cnt[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[3] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N18
cyclonev_lcell_comb \RS232_DES_0|Add0~0 (
// Equation(s):
// \RS232_DES_0|Add0~0_combout  = ( \RS232_DES_0|latch_cnt [1] & ( (\RS232_DES_0|latch_cnt [0] & (\RS232_DES_0|latch_cnt [3] & \RS232_DES_0|latch_cnt [2])) ) )

	.dataa(!\RS232_DES_0|latch_cnt [0]),
	.datab(!\RS232_DES_0|latch_cnt [3]),
	.datac(!\RS232_DES_0|latch_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RS232_DES_0|latch_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~0 .extended_lut = "off";
defparam \RS232_DES_0|Add0~0 .lut_mask = 64'h0000000001010101;
defparam \RS232_DES_0|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N30
cyclonev_lcell_comb \RS232_DES_0|Selector0~0 (
// Equation(s):
// \RS232_DES_0|Selector0~0_combout  = ( !\RS232_DES_0|latch_cnt[3]~0_combout  & ( (\RS232_DES_0|fsm.00~q  & (!\RS232_DES_0|Add0~0_combout  $ (!\RS232_DES_0|latch_cnt [4]))) ) )

	.dataa(!\RS232_DES_0|fsm.00~q ),
	.datab(gnd),
	.datac(!\RS232_DES_0|Add0~0_combout ),
	.datad(!\RS232_DES_0|latch_cnt [4]),
	.datae(gnd),
	.dataf(!\RS232_DES_0|latch_cnt[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector0~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector0~0 .lut_mask = 64'h0550055000000000;
defparam \RS232_DES_0|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N31
dffeas \RS232_DES_0|latch_cnt[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[4] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N54
cyclonev_lcell_comb \RS232_DES_0|Selector8~0 (
// Equation(s):
// \RS232_DES_0|Selector8~0_combout  = ( \RS232_DES_0|fsm.S_START~q  & ( \RS232_DES_0|latch_cnt [3] & ( (!\RS232_DES_0|latch_cnt [4] & (!\RS232_DES_0|latch_cnt[2]~DUPLICATE_q  & (!\RS232_DES_0|latch_cnt [0] & !\RS232_DES_0|latch_cnt [1]))) ) ) )

	.dataa(!\RS232_DES_0|latch_cnt [4]),
	.datab(!\RS232_DES_0|latch_cnt[2]~DUPLICATE_q ),
	.datac(!\RS232_DES_0|latch_cnt [0]),
	.datad(!\RS232_DES_0|latch_cnt [1]),
	.datae(!\RS232_DES_0|fsm.S_START~q ),
	.dataf(!\RS232_DES_0|latch_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector8~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector8~0 .lut_mask = 64'h0000000000008000;
defparam \RS232_DES_0|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N30
cyclonev_lcell_comb \RS232_DES_0|fsm.S_STOP~0 (
// Equation(s):
// \RS232_DES_0|fsm.S_STOP~0_combout  = ( \RS232_DES_0|fsm.S_STOP~q  & ( \RS232_DES_0|fsm.S_SHIFT~q  & ( (!\RS232_DES_0|Equal2~0_combout  & (!\RS232_DES_0|Selector8~2_combout  & (!\RS232_DES_0|Selector8~0_combout ))) # (\RS232_DES_0|Equal2~0_combout  & 
// (((\RS232_DES_0|Selector8~1_combout )))) ) ) ) # ( !\RS232_DES_0|fsm.S_STOP~q  & ( \RS232_DES_0|fsm.S_SHIFT~q  & ( (\RS232_DES_0|Equal2~0_combout  & \RS232_DES_0|Selector8~1_combout ) ) ) ) # ( \RS232_DES_0|fsm.S_STOP~q  & ( !\RS232_DES_0|fsm.S_SHIFT~q  & 
// ( (!\RS232_DES_0|Selector8~2_combout  & (!\RS232_DES_0|Equal2~0_combout  & !\RS232_DES_0|Selector8~0_combout )) ) ) )

	.dataa(!\RS232_DES_0|Selector8~2_combout ),
	.datab(!\RS232_DES_0|Equal2~0_combout ),
	.datac(!\RS232_DES_0|Selector8~0_combout ),
	.datad(!\RS232_DES_0|Selector8~1_combout ),
	.datae(!\RS232_DES_0|fsm.S_STOP~q ),
	.dataf(!\RS232_DES_0|fsm.S_SHIFT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|fsm.S_STOP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|fsm.S_STOP~0 .extended_lut = "off";
defparam \RS232_DES_0|fsm.S_STOP~0 .lut_mask = 64'h00008080003380B3;
defparam \RS232_DES_0|fsm.S_STOP~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N32
dffeas \RS232_DES_0|fsm.S_STOP (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|fsm.S_STOP~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|fsm.S_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|fsm.S_STOP .is_wysiwyg = "true";
defparam \RS232_DES_0|fsm.S_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N39
cyclonev_lcell_comb \RS232_DES_0|Selector8~3 (
// Equation(s):
// \RS232_DES_0|Selector8~3_combout  = ( \RS232_DES_0|fsm.00~q  & ( \RS232_DES_0|SYNC0|ff [1] & ( (!\RS232_DES_0|Equal2~0_combout ) # (!\RS232_DES_0|fsm.S_STOP~q ) ) ) ) # ( \RS232_DES_0|fsm.00~q  & ( !\RS232_DES_0|SYNC0|ff [1] & ( 
// (!\RS232_DES_0|Equal2~0_combout ) # (!\RS232_DES_0|fsm.S_STOP~q ) ) ) ) # ( !\RS232_DES_0|fsm.00~q  & ( !\RS232_DES_0|SYNC0|ff [1] & ( (\RS232_DES_0|NEDGE0|ff~q  & ((!\RS232_DES_0|Equal2~0_combout ) # (!\RS232_DES_0|fsm.S_STOP~q ))) ) ) )

	.dataa(!\RS232_DES_0|Equal2~0_combout ),
	.datab(!\RS232_DES_0|NEDGE0|ff~q ),
	.datac(!\RS232_DES_0|fsm.S_STOP~q ),
	.datad(gnd),
	.datae(!\RS232_DES_0|fsm.00~q ),
	.dataf(!\RS232_DES_0|SYNC0|ff [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector8~3 .extended_lut = "off";
defparam \RS232_DES_0|Selector8~3 .lut_mask = 64'h3232FAFA0000FAFA;
defparam \RS232_DES_0|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N40
dffeas \RS232_DES_0|fsm.00 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|Selector8~3_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|fsm.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|fsm.00 .is_wysiwyg = "true";
defparam \RS232_DES_0|fsm.00 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N33
cyclonev_lcell_comb \RS232_DES_0|Selector4~0 (
// Equation(s):
// \RS232_DES_0|Selector4~0_combout  = ( !\RS232_DES_0|latch_cnt[3]~0_combout  & ( (\RS232_DES_0|fsm.00~q  & !\RS232_DES_0|latch_cnt [0]) ) )

	.dataa(!\RS232_DES_0|fsm.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_DES_0|latch_cnt [0]),
	.datae(gnd),
	.dataf(!\RS232_DES_0|latch_cnt[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector4~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector4~0 .lut_mask = 64'h5500550000000000;
defparam \RS232_DES_0|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N35
dffeas \RS232_DES_0|latch_cnt[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[0] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N21
cyclonev_lcell_comb \RS232_DES_0|Equal2~0 (
// Equation(s):
// \RS232_DES_0|Equal2~0_combout  = ( \RS232_DES_0|latch_cnt [4] & ( (!\RS232_DES_0|latch_cnt [0] & (!\RS232_DES_0|latch_cnt [3] & (!\RS232_DES_0|latch_cnt [1] & !\RS232_DES_0|latch_cnt [2]))) ) )

	.dataa(!\RS232_DES_0|latch_cnt [0]),
	.datab(!\RS232_DES_0|latch_cnt [3]),
	.datac(!\RS232_DES_0|latch_cnt [1]),
	.datad(!\RS232_DES_0|latch_cnt [2]),
	.datae(gnd),
	.dataf(!\RS232_DES_0|latch_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Equal2~0 .extended_lut = "off";
defparam \RS232_DES_0|Equal2~0 .lut_mask = 64'h0000000080008000;
defparam \RS232_DES_0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N54
cyclonev_lcell_comb \RS232_DES_0|Selector10~0 (
// Equation(s):
// \RS232_DES_0|Selector10~0_combout  = ( \RS232_DES_0|fsm.S_STOP~DUPLICATE_q  & ( (!\RS232_DES_0|Equal2~0_combout  & ((\RS232_DES_0|fsm.S_SHIFT~q ) # (\RS232_DES_0|Selector8~0_combout ))) ) ) # ( !\RS232_DES_0|fsm.S_STOP~DUPLICATE_q  & ( 
// (!\RS232_DES_0|fsm.S_SHIFT~q  & (((\RS232_DES_0|Selector8~0_combout )))) # (\RS232_DES_0|fsm.S_SHIFT~q  & ((!\RS232_DES_0|Equal2~0_combout ) # ((!\RS232_DES_0|Selector8~1_combout )))) ) )

	.dataa(!\RS232_DES_0|Equal2~0_combout ),
	.datab(!\RS232_DES_0|Selector8~1_combout ),
	.datac(!\RS232_DES_0|Selector8~0_combout ),
	.datad(!\RS232_DES_0|fsm.S_SHIFT~q ),
	.datae(gnd),
	.dataf(!\RS232_DES_0|fsm.S_STOP~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector10~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector10~0 .lut_mask = 64'h0FEE0FEE0AAA0AAA;
defparam \RS232_DES_0|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N55
dffeas \RS232_DES_0|fsm.S_SHIFT~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|fsm.S_SHIFT~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|fsm.S_SHIFT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N42
cyclonev_lcell_comb \RS232_DES_0|Selector7~0 (
// Equation(s):
// \RS232_DES_0|Selector7~0_combout  = ( !\RS232_DES_0|latch_cnt [2] & ( \RS232_DES_0|latch_cnt [4] & ( (\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q  & (!\RS232_DES_0|latch_cnt [3] & (!\RS232_DES_0|latch_cnt [0] & !\RS232_DES_0|latch_cnt [1]))) ) ) )

	.dataa(!\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datab(!\RS232_DES_0|latch_cnt [3]),
	.datac(!\RS232_DES_0|latch_cnt [0]),
	.datad(!\RS232_DES_0|latch_cnt [1]),
	.datae(!\RS232_DES_0|latch_cnt [2]),
	.dataf(!\RS232_DES_0|latch_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector7~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector7~0 .lut_mask = 64'h0000000040000000;
defparam \RS232_DES_0|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N8
dffeas \RS232_DES_0|rx_fifo_data[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|SYNC0|ff [1]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[7] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N52
dffeas \RS232_DES_0|rx_fifo_data[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [7]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[6] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N58
dffeas \RS232_DES_0|rx_fifo_data[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [6]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[5] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N37
dffeas \RS232_DES_0|rx_fifo_data[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [5]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[4] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N2
dffeas \RS232_DES_0|rx_fifo_data[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [4]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[3] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N46
dffeas \RS232_DES_0|rx_fifo_data[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [3]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[2] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N14
dffeas \FCR_0|byte_in[2]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[2]~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|byte_in[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N40
dffeas \RS232_DES_0|rx_fifo_data[1]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [2]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[1]~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N9
cyclonev_lcell_comb \FCR_0|byte_in[1]~feeder (
// Equation(s):
// \FCR_0|byte_in[1]~feeder_combout  = ( \RS232_DES_0|rx_fifo_data[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RS232_DES_0|rx_fifo_data[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|byte_in[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|byte_in[1]~feeder .extended_lut = "off";
defparam \FCR_0|byte_in[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|byte_in[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N11
dffeas \FCR_0|byte_in[1]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|byte_in[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[1]~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|byte_in[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N1
dffeas \RS232_DES_0|rx_fifo_data[3]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [4]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[3]~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N17
dffeas \FCR_0|byte_in[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[3] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N41
dffeas \RS232_DES_0|rx_fifo_data[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [2]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[1] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N4
dffeas \RS232_DES_0|rx_fifo_data[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [1]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[0] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N8
dffeas \FCR_0|byte_in[0]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[0]~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|byte_in[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N15
cyclonev_lcell_comb \FCR_0|WideOr1~0 (
// Equation(s):
// \FCR_0|WideOr1~0_combout  = ( !\FCR_0|byte_in [3] & ( \FCR_0|byte_in[0]~DUPLICATE_q  & ( !\FCR_0|byte_in[2]~DUPLICATE_q  ) ) ) # ( !\FCR_0|byte_in [3] & ( !\FCR_0|byte_in[0]~DUPLICATE_q  & ( (!\FCR_0|byte_in[2]~DUPLICATE_q  & \FCR_0|byte_in[1]~DUPLICATE_q 
// ) ) ) )

	.dataa(gnd),
	.datab(!\FCR_0|byte_in[2]~DUPLICATE_q ),
	.datac(!\FCR_0|byte_in[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\FCR_0|byte_in [3]),
	.dataf(!\FCR_0|byte_in[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|WideOr1~0 .extended_lut = "off";
defparam \FCR_0|WideOr1~0 .lut_mask = 64'h0C0C0000CCCC0000;
defparam \FCR_0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N57
cyclonev_lcell_comb \FCR_0|byte_in[5]~feeder (
// Equation(s):
// \FCR_0|byte_in[5]~feeder_combout  = ( \RS232_DES_0|rx_fifo_data [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RS232_DES_0|rx_fifo_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|byte_in[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|byte_in[5]~feeder .extended_lut = "off";
defparam \FCR_0|byte_in[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|byte_in[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N59
dffeas \FCR_0|byte_in[5]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|byte_in[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[5]~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|byte_in[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N55
dffeas \FCR_0|byte_in[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[4] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N53
dffeas \FCR_0|byte_in[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[6] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N50
dffeas \FCR_0|byte_in[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[7] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N51
cyclonev_lcell_comb \FCR_0|WideOr1~1 (
// Equation(s):
// \FCR_0|WideOr1~1_combout  = ( !\FCR_0|byte_in [6] & ( !\FCR_0|byte_in [7] & ( (!\FCR_0|byte_in[5]~DUPLICATE_q  & !\FCR_0|byte_in [4]) ) ) )

	.dataa(gnd),
	.datab(!\FCR_0|byte_in[5]~DUPLICATE_q ),
	.datac(!\FCR_0|byte_in [4]),
	.datad(gnd),
	.datae(!\FCR_0|byte_in [6]),
	.dataf(!\FCR_0|byte_in [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|WideOr1~1 .extended_lut = "off";
defparam \FCR_0|WideOr1~1 .lut_mask = 64'hC0C0000000000000;
defparam \FCR_0|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N12
cyclonev_lcell_comb \FCR_0|parse_state~42 (
// Equation(s):
// \FCR_0|parse_state~42_combout  = ( \FCR_0|WideOr1~0_combout  & ( !\FCR_0|parse_state.00000~q  & ( \FCR_0|WideOr1~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\FCR_0|WideOr1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FCR_0|WideOr1~0_combout ),
	.dataf(!\FCR_0|parse_state.00000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|parse_state~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|parse_state~42 .extended_lut = "off";
defparam \FCR_0|parse_state~42 .lut_mask = 64'h0000333300000000;
defparam \FCR_0|parse_state~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N14
dffeas \FCR_0|parse_state.S_PARSE_PARAM (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|parse_state~42_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_PARAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_PARAM .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_PARAM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N57
cyclonev_lcell_comb \FCR_0|parse_state.S_PARSE_ADR_5~feeder (
// Equation(s):
// \FCR_0|parse_state.S_PARSE_ADR_5~feeder_combout  = \FCR_0|parse_state.S_PARSE_PARAM~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|parse_state.S_PARSE_PARAM~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|parse_state.S_PARSE_ADR_5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_5~feeder .extended_lut = "off";
defparam \FCR_0|parse_state.S_PARSE_ADR_5~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \FCR_0|parse_state.S_PARSE_ADR_5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N59
dffeas \FCR_0|parse_state.S_PARSE_ADR_5 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|parse_state.S_PARSE_ADR_5~feeder_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_ADR_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_5 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_ADR_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N56
dffeas \FCR_0|parse_state.S_PARSE_ADR_4 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_ADR_5~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_ADR_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_4 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_ADR_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N53
dffeas \FCR_0|parse_state.S_PARSE_ADR_3 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_ADR_4~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_ADR_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_3 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_ADR_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N50
dffeas \FCR_0|parse_state.S_PARSE_ADR_2 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_ADR_3~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_ADR_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_2 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_ADR_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N45
cyclonev_lcell_comb \FCR_0|parse_state.S_PARSE_ADR_1~feeder (
// Equation(s):
// \FCR_0|parse_state.S_PARSE_ADR_1~feeder_combout  = \FCR_0|parse_state.S_PARSE_ADR_2~q 

	.dataa(!\FCR_0|parse_state.S_PARSE_ADR_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|parse_state.S_PARSE_ADR_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_1~feeder .extended_lut = "off";
defparam \FCR_0|parse_state.S_PARSE_ADR_1~feeder .lut_mask = 64'h5555555555555555;
defparam \FCR_0|parse_state.S_PARSE_ADR_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N47
dffeas \FCR_0|parse_state.S_PARSE_ADR_1 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|parse_state.S_PARSE_ADR_1~feeder_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_ADR_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_1 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_ADR_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N44
dffeas \FCR_0|parse_state.S_PARSE_ADR_0 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_ADR_1~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_ADR_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_0 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_ADR_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N11
dffeas \FCR_0|parse_state.S_PARSE_DATA_8 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_ADR_0~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_8 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_8 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N8
dffeas \FCR_0|parse_state.S_PARSE_DATA_7 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_8~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_7 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N5
dffeas \FCR_0|parse_state.S_PARSE_DATA_6 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_7~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_6 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N2
dffeas \FCR_0|parse_state.S_PARSE_DATA_5 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_6~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_5 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N28
dffeas \FCR_0|parse_state.S_PARSE_DATA_4 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_5~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_4 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N24
cyclonev_lcell_comb \FCR_0|parse_state.S_PARSE_DATA_3~feeder (
// Equation(s):
// \FCR_0|parse_state.S_PARSE_DATA_3~feeder_combout  = ( \FCR_0|parse_state.S_PARSE_DATA_4~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|parse_state.S_PARSE_DATA_4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|parse_state.S_PARSE_DATA_3~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_3~feeder .extended_lut = "off";
defparam \FCR_0|parse_state.S_PARSE_DATA_3~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|parse_state.S_PARSE_DATA_3~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N26
dffeas \FCR_0|parse_state.S_PARSE_DATA_3 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|parse_state.S_PARSE_DATA_3~feeder_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_3 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N21
cyclonev_lcell_comb \FCR_0|parse_state.S_PARSE_DATA_2~feeder (
// Equation(s):
// \FCR_0|parse_state.S_PARSE_DATA_2~feeder_combout  = \FCR_0|parse_state.S_PARSE_DATA_3~q 

	.dataa(!\FCR_0|parse_state.S_PARSE_DATA_3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|parse_state.S_PARSE_DATA_2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_2~feeder .extended_lut = "off";
defparam \FCR_0|parse_state.S_PARSE_DATA_2~feeder .lut_mask = 64'h5555555555555555;
defparam \FCR_0|parse_state.S_PARSE_DATA_2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N23
dffeas \FCR_0|parse_state.S_PARSE_DATA_2 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|parse_state.S_PARSE_DATA_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_2 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N19
dffeas \FCR_0|parse_state.S_PARSE_DATA_1 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_2~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_1 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N16
dffeas \FCR_0|parse_state.S_PARSE_DATA_0 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_1~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_0 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N39
cyclonev_lcell_comb \FCR_0|Selector30~0 (
// Equation(s):
// \FCR_0|Selector30~0_combout  = ( !\FCR_0|parse_state.S_PARSE_DATA_0~q  & ( ((\FCR_0|WideOr1~0_combout  & \FCR_0|WideOr1~1_combout )) # (\FCR_0|parse_state.00000~q ) ) )

	.dataa(!\FCR_0|WideOr1~0_combout ),
	.datab(!\FCR_0|WideOr1~1_combout ),
	.datac(gnd),
	.datad(!\FCR_0|parse_state.00000~q ),
	.datae(gnd),
	.dataf(!\FCR_0|parse_state.S_PARSE_DATA_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector30~0 .extended_lut = "off";
defparam \FCR_0|Selector30~0 .lut_mask = 64'h11FF11FF00000000;
defparam \FCR_0|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N40
dffeas \FCR_0|parse_state.00000 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.00000 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.00000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N21
cyclonev_lcell_comb \FCR_0|parse_done~0 (
// Equation(s):
// \FCR_0|parse_done~0_combout  = ( \FCR_0|WideOr1~0_combout  & ( (\FCR_0|NEDGE0|y~combout  & (((!\FCR_0|parse_state.00000~q  & !\FCR_0|WideOr1~1_combout )) # (\FCR_0|parse_state.S_PARSE_DATA_0~q ))) ) ) # ( !\FCR_0|WideOr1~0_combout  & ( 
// (\FCR_0|NEDGE0|y~combout  & ((!\FCR_0|parse_state.00000~q ) # (\FCR_0|parse_state.S_PARSE_DATA_0~q ))) ) )

	.dataa(!\FCR_0|parse_state.00000~q ),
	.datab(!\FCR_0|parse_state.S_PARSE_DATA_0~q ),
	.datac(!\FCR_0|NEDGE0|y~combout ),
	.datad(!\FCR_0|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\FCR_0|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|parse_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|parse_done~0 .extended_lut = "off";
defparam \FCR_0|parse_done~0 .lut_mask = 64'h0B0B0B0B0B030B03;
defparam \FCR_0|parse_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N22
dffeas \FCR_0|parse_done (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|parse_done~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_done .is_wysiwyg = "true";
defparam \FCR_0|parse_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N30
cyclonev_lcell_comb \FCR_0|Selector49~0 (
// Equation(s):
// \FCR_0|Selector49~0_combout  = (\FCR_0|cmd_state.S_CMD_PARSE~q  & \FCR_0|parse_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|cmd_state.S_CMD_PARSE~q ),
	.datad(!\FCR_0|parse_done~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector49~0 .extended_lut = "off";
defparam \FCR_0|Selector49~0 .lut_mask = 64'h000F000F000F000F;
defparam \FCR_0|Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N5
dffeas \FCR_0|PEDGE0|ff (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|comb~1_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|PEDGE0|ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|PEDGE0|ff .is_wysiwyg = "true";
defparam \FCR_0|PEDGE0|ff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N48
cyclonev_lcell_comb \RS232_DES_0|always0~1 (
// Equation(s):
// \RS232_DES_0|always0~1_combout  = ( \RS232_DES_0|SYNC0|ff [1] & ( (\RS232_DES_0|Equal2~0_combout  & \RS232_DES_0|fsm.S_STOP~q ) ) )

	.dataa(gnd),
	.datab(!\RS232_DES_0|Equal2~0_combout ),
	.datac(gnd),
	.datad(!\RS232_DES_0|fsm.S_STOP~q ),
	.datae(gnd),
	.dataf(!\RS232_DES_0|SYNC0|ff [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|always0~1 .extended_lut = "off";
defparam \RS232_DES_0|always0~1 .lut_mask = 64'h0000000000330033;
defparam \RS232_DES_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N50
dffeas \RS232_DES_0|rx_fifo_wr_en (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_DES_0|always0~1_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_wr_en .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_wr_en .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N2
dffeas \PEDGE_REQ_0|PEDGE_0|ff (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_wr_en~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PEDGE_REQ_0|PEDGE_0|ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PEDGE_REQ_0|PEDGE_0|ff .is_wysiwyg = "true";
defparam \PEDGE_REQ_0|PEDGE_0|ff .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N17
dffeas \PEDGE_REQ_0|NEDGE_0|ff (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|cmd_byte_ack~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PEDGE_REQ_0|NEDGE_0|ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PEDGE_REQ_0|NEDGE_0|ff .is_wysiwyg = "true";
defparam \PEDGE_REQ_0|NEDGE_0|ff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N12
cyclonev_lcell_comb \PEDGE_REQ_0|fsm~0 (
// Equation(s):
// \PEDGE_REQ_0|fsm~0_combout  = ( \PEDGE_REQ_0|fsm~q  & ( (!\PEDGE_REQ_0|NEDGE_0|ff~q ) # (\FCR_0|cmd_byte_ack~q ) ) ) # ( !\PEDGE_REQ_0|fsm~q  & ( (\RS232_DES_0|rx_fifo_wr_en~q  & !\PEDGE_REQ_0|PEDGE_0|ff~q ) ) )

	.dataa(!\RS232_DES_0|rx_fifo_wr_en~q ),
	.datab(!\FCR_0|cmd_byte_ack~q ),
	.datac(!\PEDGE_REQ_0|PEDGE_0|ff~q ),
	.datad(!\PEDGE_REQ_0|NEDGE_0|ff~q ),
	.datae(!\PEDGE_REQ_0|fsm~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PEDGE_REQ_0|fsm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PEDGE_REQ_0|fsm~0 .extended_lut = "off";
defparam \PEDGE_REQ_0|fsm~0 .lut_mask = 64'h5050FF335050FF33;
defparam \PEDGE_REQ_0|fsm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N13
dffeas \PEDGE_REQ_0|fsm (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PEDGE_REQ_0|fsm~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PEDGE_REQ_0|fsm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PEDGE_REQ_0|fsm .is_wysiwyg = "true";
defparam \PEDGE_REQ_0|fsm .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N3
cyclonev_lcell_comb \PEDGE_REQ_0|req~0 (
// Equation(s):
// \PEDGE_REQ_0|req~0_combout  = ( \PEDGE_REQ_0|req~q  & ( \PEDGE_REQ_0|fsm~q  & ( (!\FCR_0|cmd_byte_ack~q  & !\PEDGE_REQ_0|NEDGE_0|ff~q ) ) ) ) # ( \PEDGE_REQ_0|req~q  & ( !\PEDGE_REQ_0|fsm~q  & ( (!\PEDGE_REQ_0|PEDGE_0|ff~q  & \RS232_DES_0|rx_fifo_wr_en~q 
// ) ) ) ) # ( !\PEDGE_REQ_0|req~q  & ( !\PEDGE_REQ_0|fsm~q  & ( (!\PEDGE_REQ_0|PEDGE_0|ff~q  & \RS232_DES_0|rx_fifo_wr_en~q ) ) ) )

	.dataa(!\PEDGE_REQ_0|PEDGE_0|ff~q ),
	.datab(!\FCR_0|cmd_byte_ack~q ),
	.datac(!\PEDGE_REQ_0|NEDGE_0|ff~q ),
	.datad(!\RS232_DES_0|rx_fifo_wr_en~q ),
	.datae(!\PEDGE_REQ_0|req~q ),
	.dataf(!\PEDGE_REQ_0|fsm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PEDGE_REQ_0|req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PEDGE_REQ_0|req~0 .extended_lut = "off";
defparam \PEDGE_REQ_0|req~0 .lut_mask = 64'h00AA00AA0000C0C0;
defparam \PEDGE_REQ_0|req~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N5
dffeas \PEDGE_REQ_0|req (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PEDGE_REQ_0|req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PEDGE_REQ_0|req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PEDGE_REQ_0|req .is_wysiwyg = "true";
defparam \PEDGE_REQ_0|req .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N29
dffeas \FCR_0|SYNC0|ff[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PEDGE_REQ_0|req~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|SYNC0|ff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|SYNC0|ff[0] .is_wysiwyg = "true";
defparam \FCR_0|SYNC0|ff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N20
dffeas \FCR_0|SYNC0|ff[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|SYNC0|ff [0]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|SYNC0|ff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|SYNC0|ff[1] .is_wysiwyg = "true";
defparam \FCR_0|SYNC0|ff[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N46
dffeas \FCR_0|exe_state.S_EXE_DONE~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|Selector29~1_combout ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|exe_state.S_EXE_DONE~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|exe_state.S_EXE_DONE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N30
cyclonev_lcell_comb \FCR_0|Selector28~0 (
// Equation(s):
// \FCR_0|Selector28~0_combout  = ( \FCR_0|exe_state.000000~q  & ( \FCR_0|cmd_state.S_CMD_EXE~q  & ( !\FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q  ) ) ) # ( !\FCR_0|exe_state.000000~q  & ( \FCR_0|cmd_state.S_CMD_EXE~q  & ( 
// !\FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q  ) ) ) # ( \FCR_0|exe_state.000000~q  & ( !\FCR_0|cmd_state.S_CMD_EXE~q  & ( !\FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FCR_0|exe_state.000000~q ),
	.dataf(!\FCR_0|cmd_state.S_CMD_EXE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector28~0 .extended_lut = "off";
defparam \FCR_0|Selector28~0 .lut_mask = 64'h0000CCCCCCCCCCCC;
defparam \FCR_0|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y27_N32
dffeas \FCR_0|exe_state.000000 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|exe_state.000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|exe_state.000000 .is_wysiwyg = "true";
defparam \FCR_0|exe_state.000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N9
cyclonev_lcell_comb \FCR_0|Selector29~0 (
// Equation(s):
// \FCR_0|Selector29~0_combout  = ( \FCR_0|cmd_state.S_CMD_EXE~q  & ( !\FCR_0|exe_state.000000~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|exe_state.000000~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|cmd_state.S_CMD_EXE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector29~0 .extended_lut = "off";
defparam \FCR_0|Selector29~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \FCR_0|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N36
cyclonev_lcell_comb \FCR_0|act[7]~0 (
// Equation(s):
// \FCR_0|act[7]~0_combout  = ( \FCR_0|NEDGE0|y~combout  & ( (\FCR_0|WideOr1~0_combout  & (\FCR_0|WideOr1~1_combout  & !\FCR_0|parse_state.00000~q )) ) )

	.dataa(!\FCR_0|WideOr1~0_combout ),
	.datab(!\FCR_0|WideOr1~1_combout ),
	.datac(!\FCR_0|parse_state.00000~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|NEDGE0|y~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|act[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|act[7]~0 .extended_lut = "off";
defparam \FCR_0|act[7]~0 .lut_mask = 64'h0000000010101010;
defparam \FCR_0|act[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y28_N53
dffeas \FCR_0|act[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [4]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[4] .is_wysiwyg = "true";
defparam \FCR_0|act[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N58
dffeas \FCR_0|byte_in[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|byte_in[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[5] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N17
dffeas \FCR_0|act[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [5]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[5] .is_wysiwyg = "true";
defparam \FCR_0|act[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N50
dffeas \FCR_0|act[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [3]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[3] .is_wysiwyg = "true";
defparam \FCR_0|act[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N11
dffeas \FCR_0|act[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [7]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[7] .is_wysiwyg = "true";
defparam \FCR_0|act[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N13
dffeas \FCR_0|byte_in[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[2] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N8
dffeas \FCR_0|act[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [2]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[2] .is_wysiwyg = "true";
defparam \FCR_0|act[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y28_N12
cyclonev_lcell_comb \FCR_0|act[6]~feeder (
// Equation(s):
// \FCR_0|act[6]~feeder_combout  = ( \FCR_0|byte_in [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|act[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|act[6]~feeder .extended_lut = "off";
defparam \FCR_0|act[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|act[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y28_N13
dffeas \FCR_0|act[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|act[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[6] .is_wysiwyg = "true";
defparam \FCR_0|act[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y28_N6
cyclonev_lcell_comb \FCR_0|exe_state~17 (
// Equation(s):
// \FCR_0|exe_state~17_combout  = ( !\FCR_0|act [2] & ( !\FCR_0|act [6] & ( (!\FCR_0|act [4] & (!\FCR_0|act [5] & (!\FCR_0|act [3] & !\FCR_0|act [7]))) ) ) )

	.dataa(!\FCR_0|act [4]),
	.datab(!\FCR_0|act [5]),
	.datac(!\FCR_0|act [3]),
	.datad(!\FCR_0|act [7]),
	.datae(!\FCR_0|act [2]),
	.dataf(!\FCR_0|act [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|exe_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|exe_state~17 .extended_lut = "off";
defparam \FCR_0|exe_state~17 .lut_mask = 64'h8000000000000000;
defparam \FCR_0|exe_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N10
dffeas \FCR_0|byte_in[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|byte_in[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[1] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N30
cyclonev_lcell_comb \FCR_0|param[7]~0 (
// Equation(s):
// \FCR_0|param[7]~0_combout  = ( \FCR_0|parse_state.S_PARSE_PARAM~q  & ( (\FCR_0|NEDGE0|ff~q  & !\FCR_0|cmd_byte_ack~q ) ) )

	.dataa(!\FCR_0|NEDGE0|ff~q ),
	.datab(!\FCR_0|cmd_byte_ack~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|parse_state.S_PARSE_PARAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|param[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|param[7]~0 .extended_lut = "off";
defparam \FCR_0|param[7]~0 .lut_mask = 64'h0000000044444444;
defparam \FCR_0|param[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y28_N26
dffeas \FCR_0|param[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [1]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[1] .is_wysiwyg = "true";
defparam \FCR_0|param[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N7
dffeas \FCR_0|byte_in[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[0] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N35
dffeas \FCR_0|param[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [0]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[0] .is_wysiwyg = "true";
defparam \FCR_0|param[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y28_N24
cyclonev_lcell_comb \FCR_0|Equal0~1 (
// Equation(s):
// \FCR_0|Equal0~1_combout  = ( \FCR_0|param [0] & ( !\FCR_0|param [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FCR_0|param [1]),
	.datae(gnd),
	.dataf(!\FCR_0|param [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Equal0~1 .extended_lut = "off";
defparam \FCR_0|Equal0~1 .lut_mask = 64'h00000000FF00FF00;
defparam \FCR_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y28_N47
dffeas \FCR_0|act[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [1]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[1] .is_wysiwyg = "true";
defparam \FCR_0|act[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N43
dffeas \FCR_0|act[0]~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [0]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[0]~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|act[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y28_N27
cyclonev_lcell_comb \FCR_0|param[6]~feeder (
// Equation(s):
// \FCR_0|param[6]~feeder_combout  = ( \FCR_0|byte_in [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|param[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|param[6]~feeder .extended_lut = "off";
defparam \FCR_0|param[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|param[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y28_N29
dffeas \FCR_0|param[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|param[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[6] .is_wysiwyg = "true";
defparam \FCR_0|param[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N22
dffeas \FCR_0|param[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in[5]~DUPLICATE_q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[5] .is_wysiwyg = "true";
defparam \FCR_0|param[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N20
dffeas \FCR_0|param[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [4]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[4] .is_wysiwyg = "true";
defparam \FCR_0|param[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N28
dffeas \FCR_0|param[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [3]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[3] .is_wysiwyg = "true";
defparam \FCR_0|param[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N32
dffeas \FCR_0|param[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [2]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[2] .is_wysiwyg = "true";
defparam \FCR_0|param[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y28_N18
cyclonev_lcell_comb \FCR_0|param[7]~feeder (
// Equation(s):
// \FCR_0|param[7]~feeder_combout  = \FCR_0|byte_in [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|byte_in [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|param[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|param[7]~feeder .extended_lut = "off";
defparam \FCR_0|param[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \FCR_0|param[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y28_N19
dffeas \FCR_0|param[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|param[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[7] .is_wysiwyg = "true";
defparam \FCR_0|param[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y28_N30
cyclonev_lcell_comb \FCR_0|Equal0~0 (
// Equation(s):
// \FCR_0|Equal0~0_combout  = ( !\FCR_0|param [2] & ( !\FCR_0|param [7] & ( (!\FCR_0|param [6] & (!\FCR_0|param [5] & (!\FCR_0|param [4] & !\FCR_0|param [3]))) ) ) )

	.dataa(!\FCR_0|param [6]),
	.datab(!\FCR_0|param [5]),
	.datac(!\FCR_0|param [4]),
	.datad(!\FCR_0|param [3]),
	.datae(!\FCR_0|param [2]),
	.dataf(!\FCR_0|param [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Equal0~0 .extended_lut = "off";
defparam \FCR_0|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \FCR_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y28_N54
cyclonev_lcell_comb \FCR_0|exe_state~19 (
// Equation(s):
// \FCR_0|exe_state~19_combout  = ( !\FCR_0|act[0]~DUPLICATE_q  & ( \FCR_0|Equal0~0_combout  & ( (\FCR_0|Selector29~0_combout  & (\FCR_0|exe_state~17_combout  & (\FCR_0|Equal0~1_combout  & \FCR_0|act [1]))) ) ) )

	.dataa(!\FCR_0|Selector29~0_combout ),
	.datab(!\FCR_0|exe_state~17_combout ),
	.datac(!\FCR_0|Equal0~1_combout ),
	.datad(!\FCR_0|act [1]),
	.datae(!\FCR_0|act[0]~DUPLICATE_q ),
	.dataf(!\FCR_0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|exe_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|exe_state~19 .extended_lut = "off";
defparam \FCR_0|exe_state~19 .lut_mask = 64'h0000000000010000;
defparam \FCR_0|exe_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y28_N55
dffeas \FCR_0|exe_state.S_EXE_GET_VNUM (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|exe_state~19_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|exe_state.S_EXE_GET_VNUM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|exe_state.S_EXE_GET_VNUM .is_wysiwyg = "true";
defparam \FCR_0|exe_state.S_EXE_GET_VNUM .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N44
dffeas \FCR_0|act[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [0]),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[0] .is_wysiwyg = "true";
defparam \FCR_0|act[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y28_N21
cyclonev_lcell_comb \FCR_0|Selector27~0 (
// Equation(s):
// \FCR_0|Selector27~0_combout  = ( \FCR_0|Equal0~0_combout  & ( (\FCR_0|exe_state~17_combout  & ((!\FCR_0|act [0] & (\FCR_0|Equal0~1_combout  & \FCR_0|act [1])) # (\FCR_0|act [0] & ((!\FCR_0|act [1]))))) ) ) # ( !\FCR_0|Equal0~0_combout  & ( 
// (\FCR_0|exe_state~17_combout  & (\FCR_0|act [0] & !\FCR_0|act [1])) ) )

	.dataa(!\FCR_0|Equal0~1_combout ),
	.datab(!\FCR_0|exe_state~17_combout ),
	.datac(!\FCR_0|act [0]),
	.datad(!\FCR_0|act [1]),
	.datae(gnd),
	.dataf(!\FCR_0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector27~0 .extended_lut = "off";
defparam \FCR_0|Selector27~0 .lut_mask = 64'h0300030003100310;
defparam \FCR_0|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y28_N39
cyclonev_lcell_comb \FCR_0|exe_state~18 (
// Equation(s):
// \FCR_0|exe_state~18_combout  = ( \FCR_0|exe_state~17_combout  & ( (\FCR_0|Selector29~0_combout  & (!\FCR_0|act [1] & \FCR_0|act[0]~DUPLICATE_q )) ) )

	.dataa(!\FCR_0|Selector29~0_combout ),
	.datab(gnd),
	.datac(!\FCR_0|act [1]),
	.datad(!\FCR_0|act[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\FCR_0|exe_state~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|exe_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|exe_state~18 .extended_lut = "off";
defparam \FCR_0|exe_state~18 .lut_mask = 64'h0000000000500050;
defparam \FCR_0|exe_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y28_N40
dffeas \FCR_0|exe_state.S_EXE_NOP (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|exe_state~18_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|exe_state.S_EXE_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|exe_state.S_EXE_NOP .is_wysiwyg = "true";
defparam \FCR_0|exe_state.S_EXE_NOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y28_N36
cyclonev_lcell_comb \FCR_0|Selector29~1 (
// Equation(s):
// \FCR_0|Selector29~1_combout  = ( \FCR_0|exe_state.S_EXE_NOP~q  ) # ( !\FCR_0|exe_state.S_EXE_NOP~q  & ( ((\FCR_0|Selector29~0_combout  & !\FCR_0|Selector27~0_combout )) # (\FCR_0|exe_state.S_EXE_GET_VNUM~q ) ) )

	.dataa(!\FCR_0|Selector29~0_combout ),
	.datab(!\FCR_0|exe_state.S_EXE_GET_VNUM~q ),
	.datac(!\FCR_0|Selector27~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|exe_state.S_EXE_NOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector29~1 .extended_lut = "off";
defparam \FCR_0|Selector29~1 .lut_mask = 64'h73737373FFFFFFFF;
defparam \FCR_0|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N47
dffeas \FCR_0|exe_state.S_EXE_DONE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|Selector29~1_combout ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|exe_state.S_EXE_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|exe_state.S_EXE_DONE .is_wysiwyg = "true";
defparam \FCR_0|exe_state.S_EXE_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N33
cyclonev_lcell_comb \FCR_0|Selector47~0 (
// Equation(s):
// \FCR_0|Selector47~0_combout  = ( \FCR_0|cmd_state.000~q  & ( (\FCR_0|exe_state.S_EXE_DONE~q  & \FCR_0|cmd_state.S_CMD_EXE~q ) ) ) # ( !\FCR_0|cmd_state.000~q  & ( (!\FCR_0|cmd_state.S_CMD_EXE~q  & (!\FCR_0|PEDGE0|ff~q  & (\FCR_0|SYNC0|ff [1]))) # 
// (\FCR_0|cmd_state.S_CMD_EXE~q  & (((\FCR_0|exe_state.S_EXE_DONE~q )))) ) )

	.dataa(!\FCR_0|PEDGE0|ff~q ),
	.datab(!\FCR_0|SYNC0|ff [1]),
	.datac(!\FCR_0|exe_state.S_EXE_DONE~q ),
	.datad(!\FCR_0|cmd_state.S_CMD_EXE~q ),
	.datae(gnd),
	.dataf(!\FCR_0|cmd_state.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector47~0 .extended_lut = "off";
defparam \FCR_0|Selector47~0 .lut_mask = 64'h220F220F000F000F;
defparam \FCR_0|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N24
cyclonev_lcell_comb \FCR_0|cmd_state.000~0 (
// Equation(s):
// \FCR_0|cmd_state.000~0_combout  = ( \FCR_0|cmd_state.000~q  & ( \FCR_0|Selector47~0_combout  & ( !\FCR_0|cmd_state.S_CMD_RSP~q  ) ) ) # ( !\FCR_0|cmd_state.000~q  & ( \FCR_0|Selector47~0_combout  & ( !\FCR_0|cmd_state.S_CMD_RSP~q  ) ) ) # ( 
// \FCR_0|cmd_state.000~q  & ( !\FCR_0|Selector47~0_combout  & ( (!\FCR_0|cmd_state.S_CMD_RSP~q  & ((!\FCR_0|parse_err~q ) # (!\FCR_0|Selector49~0_combout ))) ) ) ) # ( !\FCR_0|cmd_state.000~q  & ( !\FCR_0|Selector47~0_combout  & ( 
// (!\FCR_0|cmd_state.S_CMD_RSP~q  & (!\FCR_0|parse_err~q  & \FCR_0|Selector49~0_combout )) ) ) )

	.dataa(!\FCR_0|cmd_state.S_CMD_RSP~q ),
	.datab(gnd),
	.datac(!\FCR_0|parse_err~q ),
	.datad(!\FCR_0|Selector49~0_combout ),
	.datae(!\FCR_0|cmd_state.000~q ),
	.dataf(!\FCR_0|Selector47~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|cmd_state.000~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|cmd_state.000~0 .extended_lut = "off";
defparam \FCR_0|cmd_state.000~0 .lut_mask = 64'h00A0AAA0AAAAAAAA;
defparam \FCR_0|cmd_state.000~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N26
dffeas \FCR_0|cmd_state.000 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|cmd_state.000~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|cmd_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|cmd_state.000 .is_wysiwyg = "true";
defparam \FCR_0|cmd_state.000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N3
cyclonev_lcell_comb \FCR_0|comb~1 (
// Equation(s):
// \FCR_0|comb~1_combout  = ( \FCR_0|SYNC0|ff [1] & ( !\FCR_0|cmd_state.000~q  ) )

	.dataa(!\FCR_0|cmd_state.000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|SYNC0|ff [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|comb~1 .extended_lut = "off";
defparam \FCR_0|comb~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \FCR_0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N42
cyclonev_lcell_comb \FCR_0|Selector48~0 (
// Equation(s):
// \FCR_0|Selector48~0_combout  = ( \FCR_0|cmd_state.S_CMD_PARSE~q  & ( !\FCR_0|cmd_state.S_CMD_RSP~q  & ( (!\FCR_0|parse_done~q  & !\FCR_0|Selector50~0_combout ) ) ) ) # ( !\FCR_0|cmd_state.S_CMD_PARSE~q  & ( !\FCR_0|cmd_state.S_CMD_RSP~q  & ( 
// (\FCR_0|comb~1_combout  & (!\FCR_0|PEDGE0|ff~q  & !\FCR_0|Selector50~0_combout )) ) ) )

	.dataa(!\FCR_0|comb~1_combout ),
	.datab(!\FCR_0|parse_done~q ),
	.datac(!\FCR_0|PEDGE0|ff~q ),
	.datad(!\FCR_0|Selector50~0_combout ),
	.datae(!\FCR_0|cmd_state.S_CMD_PARSE~q ),
	.dataf(!\FCR_0|cmd_state.S_CMD_RSP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector48~0 .extended_lut = "off";
defparam \FCR_0|Selector48~0 .lut_mask = 64'h5000CC0000000000;
defparam \FCR_0|Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N44
dffeas \FCR_0|cmd_state.S_CMD_PARSE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|cmd_state.S_CMD_PARSE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|cmd_state.S_CMD_PARSE .is_wysiwyg = "true";
defparam \FCR_0|cmd_state.S_CMD_PARSE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N39
cyclonev_lcell_comb \FCR_0|always2~1 (
// Equation(s):
// \FCR_0|always2~1_combout  = ( \FCR_0|SYNC0|ff [1] & ( \FCR_0|cmd_state.S_CMD_PARSE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|cmd_state.S_CMD_PARSE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|SYNC0|ff [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|always2~1 .extended_lut = "off";
defparam \FCR_0|always2~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \FCR_0|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N41
dffeas \FCR_0|cmd_byte_ack (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|always2~1_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|cmd_byte_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|cmd_byte_ack .is_wysiwyg = "true";
defparam \FCR_0|cmd_byte_ack .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N35
dffeas \FCR_0|NEDGE0|ff (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|cmd_byte_ack~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|NEDGE0|ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|NEDGE0|ff .is_wysiwyg = "true";
defparam \FCR_0|NEDGE0|ff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N33
cyclonev_lcell_comb \FCR_0|NEDGE0|y (
// Equation(s):
// \FCR_0|NEDGE0|y~combout  = (\FCR_0|NEDGE0|ff~q  & !\FCR_0|cmd_byte_ack~q )

	.dataa(!\FCR_0|NEDGE0|ff~q ),
	.datab(!\FCR_0|cmd_byte_ack~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|NEDGE0|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|NEDGE0|y .extended_lut = "off";
defparam \FCR_0|NEDGE0|y .lut_mask = 64'h4444444444444444;
defparam \FCR_0|NEDGE0|y .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N0
cyclonev_lcell_comb \FCR_0|parse_err~0 (
// Equation(s):
// \FCR_0|parse_err~0_combout  = ( \FCR_0|WideOr1~0_combout  & ( (\FCR_0|NEDGE0|y~combout  & (!\FCR_0|parse_state.00000~q  & !\FCR_0|WideOr1~1_combout )) ) ) # ( !\FCR_0|WideOr1~0_combout  & ( (\FCR_0|NEDGE0|y~combout  & !\FCR_0|parse_state.00000~q ) ) )

	.dataa(gnd),
	.datab(!\FCR_0|NEDGE0|y~combout ),
	.datac(!\FCR_0|parse_state.00000~q ),
	.datad(!\FCR_0|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\FCR_0|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|parse_err~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|parse_err~0 .extended_lut = "off";
defparam \FCR_0|parse_err~0 .lut_mask = 64'h3030303030003000;
defparam \FCR_0|parse_err~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N2
dffeas \FCR_0|parse_err (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|parse_err~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_err~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_err .is_wysiwyg = "true";
defparam \FCR_0|parse_err .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N36
cyclonev_lcell_comb \FCR_0|Selector49~1 (
// Equation(s):
// \FCR_0|Selector49~1_combout  = ( !\FCR_0|Selector47~0_combout  & ( (!\FCR_0|cmd_state.S_CMD_RSP~q  & ((!\FCR_0|Selector49~0_combout  & ((\FCR_0|cmd_state.S_CMD_EXE~q ))) # (\FCR_0|Selector49~0_combout  & (!\FCR_0|parse_err~q )))) ) )

	.dataa(!\FCR_0|parse_err~q ),
	.datab(!\FCR_0|Selector49~0_combout ),
	.datac(!\FCR_0|cmd_state.S_CMD_RSP~q ),
	.datad(!\FCR_0|cmd_state.S_CMD_EXE~q ),
	.datae(gnd),
	.dataf(!\FCR_0|Selector47~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector49~1 .extended_lut = "off";
defparam \FCR_0|Selector49~1 .lut_mask = 64'h20E020E000000000;
defparam \FCR_0|Selector49~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N38
dffeas \FCR_0|cmd_state.S_CMD_EXE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|Selector49~1_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|cmd_state.S_CMD_EXE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|cmd_state.S_CMD_EXE .is_wysiwyg = "true";
defparam \FCR_0|cmd_state.S_CMD_EXE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N18
cyclonev_lcell_comb \FCR_0|Selector50~0 (
// Equation(s):
// \FCR_0|Selector50~0_combout  = ( \FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q  & ( \FCR_0|cmd_state.S_CMD_EXE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|cmd_state.S_CMD_EXE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector50~0 .extended_lut = "off";
defparam \FCR_0|Selector50~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \FCR_0|Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N35
dffeas \FCR_0|cmd_state.S_CMD_RSP (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|Selector50~0_combout ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|cmd_state.S_CMD_RSP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|cmd_state.S_CMD_RSP .is_wysiwyg = "true";
defparam \FCR_0|cmd_state.S_CMD_RSP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y28_N6
cyclonev_lcell_comb \FCR_0|Selector2~0 (
// Equation(s):
// \FCR_0|Selector2~0_combout  = ( \FCR_0|rsp_state.S_RSP_ACT~q  & ( \FCR_0|SYNC1|ff [1] & ( (\FCR_0|cmd_state.S_CMD_RSP~q ) # (\FCR_0|rsp_state.00000~q ) ) ) ) # ( !\FCR_0|rsp_state.S_RSP_ACT~q  & ( \FCR_0|SYNC1|ff [1] & ( (!\FCR_0|rsp_state.00000~q  & 
// \FCR_0|cmd_state.S_CMD_RSP~q ) ) ) ) # ( \FCR_0|rsp_state.S_RSP_ACT~q  & ( !\FCR_0|SYNC1|ff [1] & ( (!\FCR_0|rsp_state.00000~q  & ((\FCR_0|cmd_state.S_CMD_RSP~q ))) # (\FCR_0|rsp_state.00000~q  & (!\FCR_0|NEDGE1|ff~q )) ) ) ) # ( 
// !\FCR_0|rsp_state.S_RSP_ACT~q  & ( !\FCR_0|SYNC1|ff [1] & ( (!\FCR_0|rsp_state.00000~q  & \FCR_0|cmd_state.S_CMD_RSP~q ) ) ) )

	.dataa(!\FCR_0|rsp_state.00000~q ),
	.datab(!\FCR_0|NEDGE1|ff~q ),
	.datac(!\FCR_0|cmd_state.S_CMD_RSP~q ),
	.datad(gnd),
	.datae(!\FCR_0|rsp_state.S_RSP_ACT~q ),
	.dataf(!\FCR_0|SYNC1|ff [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector2~0 .extended_lut = "off";
defparam \FCR_0|Selector2~0 .lut_mask = 64'h0A0A4E4E0A0A5F5F;
defparam \FCR_0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y28_N8
dffeas \FCR_0|rsp_state.S_RSP_ACT (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ACT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ACT .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ACT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y28_N27
cyclonev_lcell_comb \FCR_0|rsp_state.S_RSP_PARAM~feeder (
// Equation(s):
// \FCR_0|rsp_state.S_RSP_PARAM~feeder_combout  = \FCR_0|rsp_state.S_RSP_ACT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|rsp_state.S_RSP_ACT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|rsp_state.S_RSP_PARAM~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_PARAM~feeder .extended_lut = "off";
defparam \FCR_0|rsp_state.S_RSP_PARAM~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \FCR_0|rsp_state.S_RSP_PARAM~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y28_N12
cyclonev_lcell_comb \FCR_0|NEDGE1|y (
// Equation(s):
// \FCR_0|NEDGE1|y~combout  = ( \FCR_0|NEDGE1|ff~q  & ( !\FCR_0|SYNC1|ff [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FCR_0|NEDGE1|ff~q ),
	.dataf(!\FCR_0|SYNC1|ff [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|NEDGE1|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|NEDGE1|y .extended_lut = "off";
defparam \FCR_0|NEDGE1|y .lut_mask = 64'h0000FFFF00000000;
defparam \FCR_0|NEDGE1|y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y28_N28
dffeas \FCR_0|rsp_state.S_RSP_PARAM (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|rsp_state.S_RSP_PARAM~feeder_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_PARAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_PARAM .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_PARAM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y28_N24
cyclonev_lcell_comb \FCR_0|rsp_state.S_RSP_ADR_5~feeder (
// Equation(s):
// \FCR_0|rsp_state.S_RSP_ADR_5~feeder_combout  = ( \FCR_0|rsp_state.S_RSP_PARAM~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|rsp_state.S_RSP_PARAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|rsp_state.S_RSP_ADR_5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_5~feeder .extended_lut = "off";
defparam \FCR_0|rsp_state.S_RSP_ADR_5~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|rsp_state.S_RSP_ADR_5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y28_N26
dffeas \FCR_0|rsp_state.S_RSP_ADR_5 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|rsp_state.S_RSP_ADR_5~feeder_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ADR_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_5 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ADR_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N23
dffeas \FCR_0|rsp_state.S_RSP_ADR_4 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_ADR_5~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ADR_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_4 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ADR_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N20
dffeas \FCR_0|rsp_state.S_RSP_ADR_3 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_ADR_4~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ADR_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_3 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ADR_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N46
dffeas \FCR_0|rsp_state.S_RSP_ADR_2 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_ADR_3~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ADR_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_2 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ADR_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N44
dffeas \FCR_0|rsp_state.S_RSP_ADR_1 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_ADR_2~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ADR_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_1 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ADR_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N41
dffeas \FCR_0|rsp_state.S_RSP_ADR_0 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_ADR_1~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ADR_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_0 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ADR_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y28_N36
cyclonev_lcell_comb \FCR_0|rsp_state.S_RSP_DATA_8~feeder (
// Equation(s):
// \FCR_0|rsp_state.S_RSP_DATA_8~feeder_combout  = \FCR_0|rsp_state.S_RSP_ADR_0~q 

	.dataa(gnd),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_0~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|rsp_state.S_RSP_DATA_8~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_8~feeder .extended_lut = "off";
defparam \FCR_0|rsp_state.S_RSP_DATA_8~feeder .lut_mask = 64'h3333333333333333;
defparam \FCR_0|rsp_state.S_RSP_DATA_8~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y28_N38
dffeas \FCR_0|rsp_state.S_RSP_DATA_8 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|rsp_state.S_RSP_DATA_8~feeder_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_8 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_8 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N5
dffeas \FCR_0|rsp_state.S_RSP_DATA_7 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_8~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_7 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N1
dffeas \FCR_0|rsp_state.S_RSP_DATA_6 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_7~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_6 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N58
dffeas \FCR_0|rsp_state.S_RSP_DATA_5 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_6~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_5 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y28_N54
cyclonev_lcell_comb \FCR_0|rsp_state.S_RSP_DATA_4~feeder (
// Equation(s):
// \FCR_0|rsp_state.S_RSP_DATA_4~feeder_combout  = ( \FCR_0|rsp_state.S_RSP_DATA_5~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|rsp_state.S_RSP_DATA_5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|rsp_state.S_RSP_DATA_4~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_4~feeder .extended_lut = "off";
defparam \FCR_0|rsp_state.S_RSP_DATA_4~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|rsp_state.S_RSP_DATA_4~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y28_N56
dffeas \FCR_0|rsp_state.S_RSP_DATA_4 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|rsp_state.S_RSP_DATA_4~feeder_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_4 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N52
dffeas \FCR_0|rsp_state.S_RSP_DATA_3 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_4~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_3 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N49
dffeas \FCR_0|rsp_state.S_RSP_DATA_2 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_3~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_2 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N17
dffeas \FCR_0|rsp_state.S_RSP_DATA_1 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_2~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_1 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N14
dffeas \FCR_0|rsp_state.S_RSP_DATA_0 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_1~q ),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_0 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y28_N33
cyclonev_lcell_comb \FCR_0|Selector1~0 (
// Equation(s):
// \FCR_0|Selector1~0_combout  = ( \FCR_0|rsp_state.00000~q  & ( (!\FCR_0|rsp_state.S_RSP_DATA_0~q ) # ((!\FCR_0|NEDGE1|ff~q ) # (\FCR_0|SYNC1|ff [1])) ) ) # ( !\FCR_0|rsp_state.00000~q  & ( (\FCR_0|cmd_state.S_CMD_RSP~q  & ((!\FCR_0|rsp_state.S_RSP_DATA_0~q 
// ) # ((!\FCR_0|NEDGE1|ff~q ) # (\FCR_0|SYNC1|ff [1])))) ) )

	.dataa(!\FCR_0|cmd_state.S_CMD_RSP~q ),
	.datab(!\FCR_0|rsp_state.S_RSP_DATA_0~q ),
	.datac(!\FCR_0|SYNC1|ff [1]),
	.datad(!\FCR_0|NEDGE1|ff~q ),
	.datae(!\FCR_0|rsp_state.00000~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector1~0 .extended_lut = "off";
defparam \FCR_0|Selector1~0 .lut_mask = 64'h5545FFCF5545FFCF;
defparam \FCR_0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y28_N35
dffeas \FCR_0|rsp_state.00000 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.00000 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.00000 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N1
dffeas \FCR_0|rsp_byte_req (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FCR_0|rsp_byte_req~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\FCR_0|rsp_state.00000~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_byte_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_byte_req .is_wysiwyg = "true";
defparam \FCR_0|rsp_byte_req .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N8
dffeas \RS232_SER_0|fsm.S_STOP (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.S_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.S_STOP .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.S_STOP .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N16
dffeas \RS232_SER_0|fsm.S_SHIFT (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.S_SHIFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.S_SHIFT .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.S_SHIFT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N18
cyclonev_lcell_comb \RS232_SER_0|Selector2~0 (
// Equation(s):
// \RS232_SER_0|Selector2~0_combout  = ( \RS232_SER_0|fsm.S_SHIFT~q  & ( (!\RS232_SER_0|Equal0~0_combout  & (((\RS232_SER_0|shift_cnt [0])))) # (\RS232_SER_0|Equal0~0_combout  & (((!\RS232_SER_0|shift_cnt [0]) # (\RS232_SER_0|fsm.S_START~q )) # 
// (\RS232_SER_0|fsm.S_STOP~q ))) ) ) # ( !\RS232_SER_0|fsm.S_SHIFT~q  & ( (\RS232_SER_0|shift_cnt [0] & ((\RS232_SER_0|fsm.S_START~q ) # (\RS232_SER_0|fsm.S_STOP~q ))) ) )

	.dataa(!\RS232_SER_0|Equal0~0_combout ),
	.datab(!\RS232_SER_0|fsm.S_STOP~q ),
	.datac(!\RS232_SER_0|fsm.S_START~q ),
	.datad(!\RS232_SER_0|shift_cnt [0]),
	.datae(gnd),
	.dataf(!\RS232_SER_0|fsm.S_SHIFT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector2~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector2~0 .lut_mask = 64'h003F003F55BF55BF;
defparam \RS232_SER_0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N20
dffeas \RS232_SER_0|shift_cnt[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_cnt[0] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N42
cyclonev_lcell_comb \RS232_SER_0|Selector1~0 (
// Equation(s):
// \RS232_SER_0|Selector1~0_combout  = ( \RS232_SER_0|shift_cnt [1] & ( \RS232_SER_0|shift_cnt [0] & ( (((!\RS232_SER_0|Equal0~0_combout  & \RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q )) # (\RS232_SER_0|fsm.S_STOP~DUPLICATE_q )) # (\RS232_SER_0|fsm.S_START~q ) ) ) 
// ) # ( !\RS232_SER_0|shift_cnt [1] & ( \RS232_SER_0|shift_cnt [0] & ( (\RS232_SER_0|Equal0~0_combout  & \RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ) ) ) ) # ( \RS232_SER_0|shift_cnt [1] & ( !\RS232_SER_0|shift_cnt [0] & ( ((\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ) 
// # (\RS232_SER_0|fsm.S_STOP~DUPLICATE_q )) # (\RS232_SER_0|fsm.S_START~q ) ) ) )

	.dataa(!\RS232_SER_0|fsm.S_START~q ),
	.datab(!\RS232_SER_0|fsm.S_STOP~DUPLICATE_q ),
	.datac(!\RS232_SER_0|Equal0~0_combout ),
	.datad(!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datae(!\RS232_SER_0|shift_cnt [1]),
	.dataf(!\RS232_SER_0|shift_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector1~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector1~0 .lut_mask = 64'h000077FF000F77F7;
defparam \RS232_SER_0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N44
dffeas \RS232_SER_0|shift_cnt[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_cnt[1] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N21
cyclonev_lcell_comb \RS232_SER_0|Add1~0 (
// Equation(s):
// \RS232_SER_0|Add1~0_combout  = ( \RS232_SER_0|shift_cnt [1] & ( \RS232_SER_0|shift_cnt [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_SER_0|shift_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RS232_SER_0|shift_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add1~0 .extended_lut = "off";
defparam \RS232_SER_0|Add1~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \RS232_SER_0|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N45
cyclonev_lcell_comb \RS232_SER_0|Selector0~0 (
// Equation(s):
// \RS232_SER_0|Selector0~0_combout  = ( \RS232_SER_0|shift_cnt [2] & ( \RS232_SER_0|Add1~0_combout  & ( (((\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q  & !\RS232_SER_0|Equal0~0_combout )) # (\RS232_SER_0|fsm.S_STOP~DUPLICATE_q )) # (\RS232_SER_0|fsm.S_START~q ) ) 
// ) ) # ( !\RS232_SER_0|shift_cnt [2] & ( \RS232_SER_0|Add1~0_combout  & ( (\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q  & \RS232_SER_0|Equal0~0_combout ) ) ) ) # ( \RS232_SER_0|shift_cnt [2] & ( !\RS232_SER_0|Add1~0_combout  & ( 
// ((\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ) # (\RS232_SER_0|fsm.S_STOP~DUPLICATE_q )) # (\RS232_SER_0|fsm.S_START~q ) ) ) )

	.dataa(!\RS232_SER_0|fsm.S_START~q ),
	.datab(!\RS232_SER_0|fsm.S_STOP~DUPLICATE_q ),
	.datac(!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datad(!\RS232_SER_0|Equal0~0_combout ),
	.datae(!\RS232_SER_0|shift_cnt [2]),
	.dataf(!\RS232_SER_0|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector0~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector0~0 .lut_mask = 64'h00007F7F000F7F77;
defparam \RS232_SER_0|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N46
dffeas \RS232_SER_0|shift_cnt[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_cnt[2] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N9
cyclonev_lcell_comb \RS232_SER_0|always1~0 (
// Equation(s):
// \RS232_SER_0|always1~0_combout  = ( \RS232_SER_0|shift_cnt [1] & ( (\RS232_SER_0|shift_cnt [0] & \RS232_SER_0|shift_cnt [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_SER_0|shift_cnt [0]),
	.datad(!\RS232_SER_0|shift_cnt [2]),
	.datae(gnd),
	.dataf(!\RS232_SER_0|shift_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|always1~0 .extended_lut = "off";
defparam \RS232_SER_0|always1~0 .lut_mask = 64'h00000000000F000F;
defparam \RS232_SER_0|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N54
cyclonev_lcell_comb \RS232_SER_0|Selector9~2 (
// Equation(s):
// \RS232_SER_0|Selector9~2_combout  = ( \RS232_SER_0|fsm.S_START~q  & ( \RS232_SER_0|always1~0_combout  & ( (!\RS232_SER_0|Equal0~0_combout ) # ((\FCR_0|rsp_byte_req~q  & (!\RS232_SER_0|fsm.00~q  & !\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ))) ) ) ) # ( 
// !\RS232_SER_0|fsm.S_START~q  & ( \RS232_SER_0|always1~0_combout  & ( (\FCR_0|rsp_byte_req~q  & (!\RS232_SER_0|fsm.00~q  & ((!\RS232_SER_0|Equal0~0_combout ) # (!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q )))) ) ) ) # ( \RS232_SER_0|fsm.S_START~q  & ( 
// !\RS232_SER_0|always1~0_combout  & ( (!\RS232_SER_0|Equal0~0_combout ) # ((\FCR_0|rsp_byte_req~q  & !\RS232_SER_0|fsm.00~q )) ) ) ) # ( !\RS232_SER_0|fsm.S_START~q  & ( !\RS232_SER_0|always1~0_combout  & ( (\FCR_0|rsp_byte_req~q  & !\RS232_SER_0|fsm.00~q 
// ) ) ) )

	.dataa(!\FCR_0|rsp_byte_req~q ),
	.datab(!\RS232_SER_0|fsm.00~q ),
	.datac(!\RS232_SER_0|Equal0~0_combout ),
	.datad(!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datae(!\RS232_SER_0|fsm.S_START~q ),
	.dataf(!\RS232_SER_0|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector9~2 .extended_lut = "off";
defparam \RS232_SER_0|Selector9~2 .lut_mask = 64'h4444F4F44440F4F0;
defparam \RS232_SER_0|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N56
dffeas \RS232_SER_0|fsm.S_START (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.S_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.S_START .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.S_START .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N15
cyclonev_lcell_comb \RS232_SER_0|Selector10~0 (
// Equation(s):
// \RS232_SER_0|Selector10~0_combout  = ( \RS232_SER_0|always1~0_combout  & ( (!\RS232_SER_0|Equal0~0_combout  & (((\RS232_SER_0|fsm.S_SHIFT~q )))) # (\RS232_SER_0|Equal0~0_combout  & (\RS232_SER_0|fsm.S_START~q  & (!\RS232_SER_0|fsm.S_STOP~q ))) ) ) # ( 
// !\RS232_SER_0|always1~0_combout  & ( (!\RS232_SER_0|Equal0~0_combout  & (((\RS232_SER_0|fsm.S_SHIFT~q )))) # (\RS232_SER_0|Equal0~0_combout  & (!\RS232_SER_0|fsm.S_STOP~q  & ((\RS232_SER_0|fsm.S_SHIFT~q ) # (\RS232_SER_0|fsm.S_START~q )))) ) )

	.dataa(!\RS232_SER_0|fsm.S_START~q ),
	.datab(!\RS232_SER_0|Equal0~0_combout ),
	.datac(!\RS232_SER_0|fsm.S_STOP~q ),
	.datad(!\RS232_SER_0|fsm.S_SHIFT~q ),
	.datae(gnd),
	.dataf(!\RS232_SER_0|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector10~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector10~0 .lut_mask = 64'h10FC10FC10DC10DC;
defparam \RS232_SER_0|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N17
dffeas \RS232_SER_0|fsm.S_SHIFT~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.S_SHIFT~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.S_SHIFT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N6
cyclonev_lcell_comb \RS232_SER_0|Selector11~0 (
// Equation(s):
// \RS232_SER_0|Selector11~0_combout  = ( \RS232_SER_0|always1~0_combout  & ( (!\RS232_SER_0|Equal0~0_combout  & ((\RS232_SER_0|fsm.S_STOP~q ))) # (\RS232_SER_0|Equal0~0_combout  & (\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q )) ) ) # ( 
// !\RS232_SER_0|always1~0_combout  & ( (!\RS232_SER_0|Equal0~0_combout  & \RS232_SER_0|fsm.S_STOP~q ) ) )

	.dataa(gnd),
	.datab(!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datac(!\RS232_SER_0|Equal0~0_combout ),
	.datad(!\RS232_SER_0|fsm.S_STOP~q ),
	.datae(gnd),
	.dataf(!\RS232_SER_0|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector11~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector11~0 .lut_mask = 64'h00F000F003F303F3;
defparam \RS232_SER_0|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N7
dffeas \RS232_SER_0|fsm.S_STOP~DUPLICATE (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.S_STOP~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.S_STOP~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.S_STOP~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N12
cyclonev_lcell_comb \RS232_SER_0|Selector8~2 (
// Equation(s):
// \RS232_SER_0|Selector8~2_combout  = ( \RS232_SER_0|fsm.S_STOP~DUPLICATE_q  & ( (!\RS232_SER_0|Equal0~0_combout  & ((\RS232_SER_0|fsm.00~q ) # (\FCR_0|rsp_byte_req~q ))) ) ) # ( !\RS232_SER_0|fsm.S_STOP~DUPLICATE_q  & ( (\RS232_SER_0|fsm.00~q ) # 
// (\FCR_0|rsp_byte_req~q ) ) )

	.dataa(gnd),
	.datab(!\RS232_SER_0|Equal0~0_combout ),
	.datac(!\FCR_0|rsp_byte_req~q ),
	.datad(!\RS232_SER_0|fsm.00~q ),
	.datae(gnd),
	.dataf(!\RS232_SER_0|fsm.S_STOP~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector8~2 .extended_lut = "off";
defparam \RS232_SER_0|Selector8~2 .lut_mask = 64'h0FFF0FFF0CCC0CCC;
defparam \RS232_SER_0|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N14
dffeas \RS232_SER_0|fsm.00 (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.00 .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.00 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N0
cyclonev_lcell_comb \RS232_SER_0|Selector12~0 (
// Equation(s):
// \RS232_SER_0|Selector12~0_combout  = ( !\RS232_SER_0|fsm.S_STOP~DUPLICATE_q  & ( (\RS232_SER_0|tx~q ) # (\RS232_SER_0|fsm.00~q ) ) )

	.dataa(gnd),
	.datab(!\RS232_SER_0|fsm.00~q ),
	.datac(gnd),
	.datad(!\RS232_SER_0|tx~q ),
	.datae(gnd),
	.dataf(!\RS232_SER_0|fsm.S_STOP~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector12~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector12~0 .lut_mask = 64'h33FF33FF00000000;
defparam \RS232_SER_0|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N1
dffeas \RS232_SER_0|tx (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RS232_SER_0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|tx .is_wysiwyg = "true";
defparam \RS232_SER_0|tx .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N30
cyclonev_lcell_comb \CONFIG_IND_0|Add0~65 (
// Equation(s):
// \CONFIG_IND_0|Add0~65_sumout  = SUM(( \CONFIG_IND_0|count [0] ) + ( VCC ) + ( !VCC ))
// \CONFIG_IND_0|Add0~66  = CARRY(( \CONFIG_IND_0|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\CONFIG_IND_0|count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~65_sumout ),
	.cout(\CONFIG_IND_0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~65 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~65 .lut_mask = 64'h0000000000003333;
defparam \CONFIG_IND_0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N54
cyclonev_lcell_comb \CONFIG_IND_0|Equal0~1 (
// Equation(s):
// \CONFIG_IND_0|Equal0~1_combout  = ( \CONFIG_IND_0|count [11] & ( !\CONFIG_IND_0|count [9] & ( (!\CONFIG_IND_0|count [15] & (\CONFIG_IND_0|count [14] & (\CONFIG_IND_0|count [13] & \CONFIG_IND_0|count [12]))) ) ) )

	.dataa(!\CONFIG_IND_0|count [15]),
	.datab(!\CONFIG_IND_0|count [14]),
	.datac(!\CONFIG_IND_0|count [13]),
	.datad(!\CONFIG_IND_0|count [12]),
	.datae(!\CONFIG_IND_0|count [11]),
	.dataf(!\CONFIG_IND_0|count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONFIG_IND_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Equal0~1 .extended_lut = "off";
defparam \CONFIG_IND_0|Equal0~1 .lut_mask = 64'h0000000200000000;
defparam \CONFIG_IND_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N48
cyclonev_lcell_comb \CONFIG_IND_0|Equal0~0 (
// Equation(s):
// \CONFIG_IND_0|Equal0~0_combout  = ( \CONFIG_IND_0|count [19] & ( \CONFIG_IND_0|count [18] & ( (\CONFIG_IND_0|count [16] & (\CONFIG_IND_0|count [20] & (\CONFIG_IND_0|count [21] & !\CONFIG_IND_0|count [17]))) ) ) )

	.dataa(!\CONFIG_IND_0|count [16]),
	.datab(!\CONFIG_IND_0|count [20]),
	.datac(!\CONFIG_IND_0|count [21]),
	.datad(!\CONFIG_IND_0|count [17]),
	.datae(!\CONFIG_IND_0|count [19]),
	.dataf(!\CONFIG_IND_0|count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONFIG_IND_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Equal0~0 .extended_lut = "off";
defparam \CONFIG_IND_0|Equal0~0 .lut_mask = 64'h0000000000000100;
defparam \CONFIG_IND_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N36
cyclonev_lcell_comb \CONFIG_IND_0|Add0~1 (
// Equation(s):
// \CONFIG_IND_0|Add0~1_sumout  = SUM(( \CONFIG_IND_0|count [22] ) + ( GND ) + ( \CONFIG_IND_0|Add0~26  ))
// \CONFIG_IND_0|Add0~2  = CARRY(( \CONFIG_IND_0|count [22] ) + ( GND ) + ( \CONFIG_IND_0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~1_sumout ),
	.cout(\CONFIG_IND_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~1 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N39
cyclonev_lcell_comb \CONFIG_IND_0|Add0~53 (
// Equation(s):
// \CONFIG_IND_0|Add0~53_sumout  = SUM(( \CONFIG_IND_0|count [23] ) + ( GND ) + ( \CONFIG_IND_0|Add0~2  ))
// \CONFIG_IND_0|Add0~54  = CARRY(( \CONFIG_IND_0|count [23] ) + ( GND ) + ( \CONFIG_IND_0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~53_sumout ),
	.cout(\CONFIG_IND_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~53 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N40
dffeas \CONFIG_IND_0|count[23] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[23] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N42
cyclonev_lcell_comb \CONFIG_IND_0|Add0~61 (
// Equation(s):
// \CONFIG_IND_0|Add0~61_sumout  = SUM(( \CONFIG_IND_0|count [24] ) + ( GND ) + ( \CONFIG_IND_0|Add0~54  ))

	.dataa(gnd),
	.datab(!\CONFIG_IND_0|count [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~61 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \CONFIG_IND_0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N43
dffeas \CONFIG_IND_0|count[24] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[24] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N6
cyclonev_lcell_comb \CONFIG_IND_0|Equal0~2 (
// Equation(s):
// \CONFIG_IND_0|Equal0~2_combout  = ( \CONFIG_IND_0|count [2] & ( \CONFIG_IND_0|count [1] & ( (!\CONFIG_IND_0|count [10] & (\CONFIG_IND_0|count [24] & (!\CONFIG_IND_0|count [23] & \CONFIG_IND_0|count [0]))) ) ) )

	.dataa(!\CONFIG_IND_0|count [10]),
	.datab(!\CONFIG_IND_0|count [24]),
	.datac(!\CONFIG_IND_0|count [23]),
	.datad(!\CONFIG_IND_0|count [0]),
	.datae(!\CONFIG_IND_0|count [2]),
	.dataf(!\CONFIG_IND_0|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONFIG_IND_0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Equal0~2 .extended_lut = "off";
defparam \CONFIG_IND_0|Equal0~2 .lut_mask = 64'h0000000000000020;
defparam \CONFIG_IND_0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N12
cyclonev_lcell_comb \CONFIG_IND_0|Equal0~3 (
// Equation(s):
// \CONFIG_IND_0|Equal0~3_combout  = ( !\CONFIG_IND_0|count [7] & ( \CONFIG_IND_0|count [3] & ( (!\CONFIG_IND_0|count [8] & (\CONFIG_IND_0|count [4] & (!\CONFIG_IND_0|count [6] & \CONFIG_IND_0|count [5]))) ) ) )

	.dataa(!\CONFIG_IND_0|count [8]),
	.datab(!\CONFIG_IND_0|count [4]),
	.datac(!\CONFIG_IND_0|count [6]),
	.datad(!\CONFIG_IND_0|count [5]),
	.datae(!\CONFIG_IND_0|count [7]),
	.dataf(!\CONFIG_IND_0|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONFIG_IND_0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Equal0~3 .extended_lut = "off";
defparam \CONFIG_IND_0|Equal0~3 .lut_mask = 64'h0000000000200000;
defparam \CONFIG_IND_0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N18
cyclonev_lcell_comb \CONFIG_IND_0|Equal0~4 (
// Equation(s):
// \CONFIG_IND_0|Equal0~4_combout  = ( \CONFIG_IND_0|count [22] & ( \CONFIG_IND_0|Equal0~3_combout  & ( (\CONFIG_IND_0|Equal0~1_combout  & (\CONFIG_IND_0|Equal0~0_combout  & \CONFIG_IND_0|Equal0~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CONFIG_IND_0|Equal0~1_combout ),
	.datac(!\CONFIG_IND_0|Equal0~0_combout ),
	.datad(!\CONFIG_IND_0|Equal0~2_combout ),
	.datae(!\CONFIG_IND_0|count [22]),
	.dataf(!\CONFIG_IND_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONFIG_IND_0|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Equal0~4 .extended_lut = "off";
defparam \CONFIG_IND_0|Equal0~4 .lut_mask = 64'h0000000000000003;
defparam \CONFIG_IND_0|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N32
dffeas \CONFIG_IND_0|count[0] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[0] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N33
cyclonev_lcell_comb \CONFIG_IND_0|Add0~69 (
// Equation(s):
// \CONFIG_IND_0|Add0~69_sumout  = SUM(( \CONFIG_IND_0|count [1] ) + ( GND ) + ( \CONFIG_IND_0|Add0~66  ))
// \CONFIG_IND_0|Add0~70  = CARRY(( \CONFIG_IND_0|count [1] ) + ( GND ) + ( \CONFIG_IND_0|Add0~66  ))

	.dataa(!\CONFIG_IND_0|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~69_sumout ),
	.cout(\CONFIG_IND_0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~69 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \CONFIG_IND_0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N35
dffeas \CONFIG_IND_0|count[1] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[1] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N36
cyclonev_lcell_comb \CONFIG_IND_0|Add0~73 (
// Equation(s):
// \CONFIG_IND_0|Add0~73_sumout  = SUM(( \CONFIG_IND_0|count [2] ) + ( GND ) + ( \CONFIG_IND_0|Add0~70  ))
// \CONFIG_IND_0|Add0~74  = CARRY(( \CONFIG_IND_0|count [2] ) + ( GND ) + ( \CONFIG_IND_0|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~73_sumout ),
	.cout(\CONFIG_IND_0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~73 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N38
dffeas \CONFIG_IND_0|count[2] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[2] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N39
cyclonev_lcell_comb \CONFIG_IND_0|Add0~77 (
// Equation(s):
// \CONFIG_IND_0|Add0~77_sumout  = SUM(( \CONFIG_IND_0|count [3] ) + ( GND ) + ( \CONFIG_IND_0|Add0~74  ))
// \CONFIG_IND_0|Add0~78  = CARRY(( \CONFIG_IND_0|count [3] ) + ( GND ) + ( \CONFIG_IND_0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~77_sumout ),
	.cout(\CONFIG_IND_0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~77 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N41
dffeas \CONFIG_IND_0|count[3] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[3] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N42
cyclonev_lcell_comb \CONFIG_IND_0|Add0~81 (
// Equation(s):
// \CONFIG_IND_0|Add0~81_sumout  = SUM(( \CONFIG_IND_0|count [4] ) + ( GND ) + ( \CONFIG_IND_0|Add0~78  ))
// \CONFIG_IND_0|Add0~82  = CARRY(( \CONFIG_IND_0|count [4] ) + ( GND ) + ( \CONFIG_IND_0|Add0~78  ))

	.dataa(gnd),
	.datab(!\CONFIG_IND_0|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~81_sumout ),
	.cout(\CONFIG_IND_0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~81 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \CONFIG_IND_0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N43
dffeas \CONFIG_IND_0|count[4] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[4] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N45
cyclonev_lcell_comb \CONFIG_IND_0|Add0~85 (
// Equation(s):
// \CONFIG_IND_0|Add0~85_sumout  = SUM(( \CONFIG_IND_0|count [5] ) + ( GND ) + ( \CONFIG_IND_0|Add0~82  ))
// \CONFIG_IND_0|Add0~86  = CARRY(( \CONFIG_IND_0|count [5] ) + ( GND ) + ( \CONFIG_IND_0|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~85_sumout ),
	.cout(\CONFIG_IND_0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~85 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N47
dffeas \CONFIG_IND_0|count[5] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[5] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N48
cyclonev_lcell_comb \CONFIG_IND_0|Add0~89 (
// Equation(s):
// \CONFIG_IND_0|Add0~89_sumout  = SUM(( \CONFIG_IND_0|count [6] ) + ( GND ) + ( \CONFIG_IND_0|Add0~86  ))
// \CONFIG_IND_0|Add0~90  = CARRY(( \CONFIG_IND_0|count [6] ) + ( GND ) + ( \CONFIG_IND_0|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~89_sumout ),
	.cout(\CONFIG_IND_0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~89 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N50
dffeas \CONFIG_IND_0|count[6] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[6] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N51
cyclonev_lcell_comb \CONFIG_IND_0|Add0~93 (
// Equation(s):
// \CONFIG_IND_0|Add0~93_sumout  = SUM(( \CONFIG_IND_0|count [7] ) + ( GND ) + ( \CONFIG_IND_0|Add0~90  ))
// \CONFIG_IND_0|Add0~94  = CARRY(( \CONFIG_IND_0|count [7] ) + ( GND ) + ( \CONFIG_IND_0|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~93_sumout ),
	.cout(\CONFIG_IND_0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~93 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N52
dffeas \CONFIG_IND_0|count[7] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[7] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N54
cyclonev_lcell_comb \CONFIG_IND_0|Add0~97 (
// Equation(s):
// \CONFIG_IND_0|Add0~97_sumout  = SUM(( \CONFIG_IND_0|count [8] ) + ( GND ) + ( \CONFIG_IND_0|Add0~94  ))
// \CONFIG_IND_0|Add0~98  = CARRY(( \CONFIG_IND_0|count [8] ) + ( GND ) + ( \CONFIG_IND_0|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~97_sumout ),
	.cout(\CONFIG_IND_0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~97 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N56
dffeas \CONFIG_IND_0|count[8] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[8] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N57
cyclonev_lcell_comb \CONFIG_IND_0|Add0~29 (
// Equation(s):
// \CONFIG_IND_0|Add0~29_sumout  = SUM(( \CONFIG_IND_0|count [9] ) + ( GND ) + ( \CONFIG_IND_0|Add0~98  ))
// \CONFIG_IND_0|Add0~30  = CARRY(( \CONFIG_IND_0|count [9] ) + ( GND ) + ( \CONFIG_IND_0|Add0~98  ))

	.dataa(!\CONFIG_IND_0|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~29_sumout ),
	.cout(\CONFIG_IND_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~29 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \CONFIG_IND_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N58
dffeas \CONFIG_IND_0|count[9] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[9] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N0
cyclonev_lcell_comb \CONFIG_IND_0|Add0~57 (
// Equation(s):
// \CONFIG_IND_0|Add0~57_sumout  = SUM(( \CONFIG_IND_0|count [10] ) + ( GND ) + ( \CONFIG_IND_0|Add0~30  ))
// \CONFIG_IND_0|Add0~58  = CARRY(( \CONFIG_IND_0|count [10] ) + ( GND ) + ( \CONFIG_IND_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~57_sumout ),
	.cout(\CONFIG_IND_0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~57 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N2
dffeas \CONFIG_IND_0|count[10] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[10] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N3
cyclonev_lcell_comb \CONFIG_IND_0|Add0~33 (
// Equation(s):
// \CONFIG_IND_0|Add0~33_sumout  = SUM(( \CONFIG_IND_0|count [11] ) + ( GND ) + ( \CONFIG_IND_0|Add0~58  ))
// \CONFIG_IND_0|Add0~34  = CARRY(( \CONFIG_IND_0|count [11] ) + ( GND ) + ( \CONFIG_IND_0|Add0~58  ))

	.dataa(!\CONFIG_IND_0|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~33_sumout ),
	.cout(\CONFIG_IND_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~33 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \CONFIG_IND_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N5
dffeas \CONFIG_IND_0|count[11] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[11] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N6
cyclonev_lcell_comb \CONFIG_IND_0|Add0~37 (
// Equation(s):
// \CONFIG_IND_0|Add0~37_sumout  = SUM(( \CONFIG_IND_0|count [12] ) + ( GND ) + ( \CONFIG_IND_0|Add0~34  ))
// \CONFIG_IND_0|Add0~38  = CARRY(( \CONFIG_IND_0|count [12] ) + ( GND ) + ( \CONFIG_IND_0|Add0~34  ))

	.dataa(gnd),
	.datab(!\CONFIG_IND_0|count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~37_sumout ),
	.cout(\CONFIG_IND_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~37 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \CONFIG_IND_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N8
dffeas \CONFIG_IND_0|count[12] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[12] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N9
cyclonev_lcell_comb \CONFIG_IND_0|Add0~41 (
// Equation(s):
// \CONFIG_IND_0|Add0~41_sumout  = SUM(( \CONFIG_IND_0|count [13] ) + ( GND ) + ( \CONFIG_IND_0|Add0~38  ))
// \CONFIG_IND_0|Add0~42  = CARRY(( \CONFIG_IND_0|count [13] ) + ( GND ) + ( \CONFIG_IND_0|Add0~38  ))

	.dataa(!\CONFIG_IND_0|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~41_sumout ),
	.cout(\CONFIG_IND_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~41 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \CONFIG_IND_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N10
dffeas \CONFIG_IND_0|count[13] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[13] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N12
cyclonev_lcell_comb \CONFIG_IND_0|Add0~45 (
// Equation(s):
// \CONFIG_IND_0|Add0~45_sumout  = SUM(( \CONFIG_IND_0|count [14] ) + ( GND ) + ( \CONFIG_IND_0|Add0~42  ))
// \CONFIG_IND_0|Add0~46  = CARRY(( \CONFIG_IND_0|count [14] ) + ( GND ) + ( \CONFIG_IND_0|Add0~42  ))

	.dataa(gnd),
	.datab(!\CONFIG_IND_0|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~45_sumout ),
	.cout(\CONFIG_IND_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~45 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \CONFIG_IND_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N14
dffeas \CONFIG_IND_0|count[14] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[14] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N15
cyclonev_lcell_comb \CONFIG_IND_0|Add0~49 (
// Equation(s):
// \CONFIG_IND_0|Add0~49_sumout  = SUM(( \CONFIG_IND_0|count [15] ) + ( GND ) + ( \CONFIG_IND_0|Add0~46  ))
// \CONFIG_IND_0|Add0~50  = CARRY(( \CONFIG_IND_0|count [15] ) + ( GND ) + ( \CONFIG_IND_0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~49_sumout ),
	.cout(\CONFIG_IND_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~49 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N17
dffeas \CONFIG_IND_0|count[15] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[15] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N18
cyclonev_lcell_comb \CONFIG_IND_0|Add0~5 (
// Equation(s):
// \CONFIG_IND_0|Add0~5_sumout  = SUM(( \CONFIG_IND_0|count [16] ) + ( GND ) + ( \CONFIG_IND_0|Add0~50  ))
// \CONFIG_IND_0|Add0~6  = CARRY(( \CONFIG_IND_0|count [16] ) + ( GND ) + ( \CONFIG_IND_0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~5_sumout ),
	.cout(\CONFIG_IND_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~5 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N20
dffeas \CONFIG_IND_0|count[16] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[16] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N21
cyclonev_lcell_comb \CONFIG_IND_0|Add0~9 (
// Equation(s):
// \CONFIG_IND_0|Add0~9_sumout  = SUM(( \CONFIG_IND_0|count [17] ) + ( GND ) + ( \CONFIG_IND_0|Add0~6  ))
// \CONFIG_IND_0|Add0~10  = CARRY(( \CONFIG_IND_0|count [17] ) + ( GND ) + ( \CONFIG_IND_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~9_sumout ),
	.cout(\CONFIG_IND_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~9 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N22
dffeas \CONFIG_IND_0|count[17] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[17] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N24
cyclonev_lcell_comb \CONFIG_IND_0|Add0~13 (
// Equation(s):
// \CONFIG_IND_0|Add0~13_sumout  = SUM(( \CONFIG_IND_0|count [18] ) + ( GND ) + ( \CONFIG_IND_0|Add0~10  ))
// \CONFIG_IND_0|Add0~14  = CARRY(( \CONFIG_IND_0|count [18] ) + ( GND ) + ( \CONFIG_IND_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~13_sumout ),
	.cout(\CONFIG_IND_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~13 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N26
dffeas \CONFIG_IND_0|count[18] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[18] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N27
cyclonev_lcell_comb \CONFIG_IND_0|Add0~17 (
// Equation(s):
// \CONFIG_IND_0|Add0~17_sumout  = SUM(( \CONFIG_IND_0|count [19] ) + ( GND ) + ( \CONFIG_IND_0|Add0~14  ))
// \CONFIG_IND_0|Add0~18  = CARRY(( \CONFIG_IND_0|count [19] ) + ( GND ) + ( \CONFIG_IND_0|Add0~14  ))

	.dataa(!\CONFIG_IND_0|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~17_sumout ),
	.cout(\CONFIG_IND_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~17 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \CONFIG_IND_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N29
dffeas \CONFIG_IND_0|count[19] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[19] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N30
cyclonev_lcell_comb \CONFIG_IND_0|Add0~21 (
// Equation(s):
// \CONFIG_IND_0|Add0~21_sumout  = SUM(( \CONFIG_IND_0|count [20] ) + ( GND ) + ( \CONFIG_IND_0|Add0~18  ))
// \CONFIG_IND_0|Add0~22  = CARRY(( \CONFIG_IND_0|count [20] ) + ( GND ) + ( \CONFIG_IND_0|Add0~18  ))

	.dataa(gnd),
	.datab(!\CONFIG_IND_0|count [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~21_sumout ),
	.cout(\CONFIG_IND_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~21 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \CONFIG_IND_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N32
dffeas \CONFIG_IND_0|count[20] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[20] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N33
cyclonev_lcell_comb \CONFIG_IND_0|Add0~25 (
// Equation(s):
// \CONFIG_IND_0|Add0~25_sumout  = SUM(( \CONFIG_IND_0|count [21] ) + ( GND ) + ( \CONFIG_IND_0|Add0~22  ))
// \CONFIG_IND_0|Add0~26  = CARRY(( \CONFIG_IND_0|count [21] ) + ( GND ) + ( \CONFIG_IND_0|Add0~22  ))

	.dataa(!\CONFIG_IND_0|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~25_sumout ),
	.cout(\CONFIG_IND_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~25 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \CONFIG_IND_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N35
dffeas \CONFIG_IND_0|count[21] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[21] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N38
dffeas \CONFIG_IND_0|count[22] (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[22] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N0
cyclonev_lcell_comb \CONFIG_IND_0|blink_configed~0 (
// Equation(s):
// \CONFIG_IND_0|blink_configed~0_combout  = ( \CONFIG_IND_0|blink_configed~q  & ( \CONFIG_IND_0|Equal0~2_combout  & ( (!\CONFIG_IND_0|count [22]) # ((!\CONFIG_IND_0|Equal0~3_combout ) # ((!\CONFIG_IND_0|Equal0~0_combout ) # (!\CONFIG_IND_0|Equal0~1_combout 
// ))) ) ) ) # ( !\CONFIG_IND_0|blink_configed~q  & ( \CONFIG_IND_0|Equal0~2_combout  & ( (\CONFIG_IND_0|count [22] & (\CONFIG_IND_0|Equal0~3_combout  & (\CONFIG_IND_0|Equal0~0_combout  & \CONFIG_IND_0|Equal0~1_combout ))) ) ) ) # ( 
// \CONFIG_IND_0|blink_configed~q  & ( !\CONFIG_IND_0|Equal0~2_combout  ) )

	.dataa(!\CONFIG_IND_0|count [22]),
	.datab(!\CONFIG_IND_0|Equal0~3_combout ),
	.datac(!\CONFIG_IND_0|Equal0~0_combout ),
	.datad(!\CONFIG_IND_0|Equal0~1_combout ),
	.datae(!\CONFIG_IND_0|blink_configed~q ),
	.dataf(!\CONFIG_IND_0|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONFIG_IND_0|blink_configed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|blink_configed~0 .extended_lut = "off";
defparam \CONFIG_IND_0|blink_configed~0 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \CONFIG_IND_0|blink_configed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N1
dffeas \CONFIG_IND_0|blink_configed (
	.clk(\PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CONFIG_IND_0|blink_configed~0_combout ),
	.asdata(vcc),
	.clrn(\PLL0_0|pll0_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|blink_configed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|blink_configed .is_wysiwyg = "true";
defparam \CONFIG_IND_0|blink_configed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N3
cyclonev_lcell_comb \LEDR~0 (
// Equation(s):
// \LEDR~0_combout  = ( \Equal0~6_combout  & ( (\Equal2~6_combout  & (\Equal1~6_combout  & \Equal3~6_combout )) ) )

	.dataa(!\Equal2~6_combout ),
	.datab(gnd),
	.datac(!\Equal1~6_combout ),
	.datad(!\Equal3~6_combout ),
	.datae(gnd),
	.dataf(!\Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~0 .extended_lut = "off";
defparam \LEDR~0 .lut_mask = 64'h0000000000050005;
defparam \LEDR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N6
cyclonev_lcell_comb \LEDR~1 (
// Equation(s):
// \LEDR~1_combout  = ( \Equal4~6_combout  & ( \Equal7~6_combout  & ( (\LEDR~0_combout  & (\Equal5~6_combout  & \Equal6~6_combout )) ) ) )

	.dataa(!\LEDR~0_combout ),
	.datab(!\Equal5~6_combout ),
	.datac(!\Equal6~6_combout ),
	.datad(gnd),
	.datae(!\Equal4~6_combout ),
	.dataf(!\Equal7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~1 .extended_lut = "off";
defparam \LEDR~1 .lut_mask = 64'h0000000000000101;
defparam \LEDR~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y45_N1
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N18
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N18
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N44
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N35
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N52
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N1
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N1
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N38
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N55
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N38
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N55
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N95
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N55
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N38
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N38
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N78
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N4
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N38
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N38
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N55
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N21
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N4
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N21
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N21
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N21
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N4
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N4
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N18
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N55
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N21
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N21
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N4
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N95
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N78
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N44
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N61
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N4
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N1
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N52
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N18
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N35
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N52
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N35
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N18
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N1
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N35
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N35
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N92
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N75
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N1
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N75
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N18
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N35
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N92
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N18
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N1
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N41
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N52
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N35
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N18
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N18
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N35
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N52
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N4
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N21
cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N4
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N21
cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N92
cyclonev_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N52
cyclonev_io_ibuf \SD_DATA[0]~input (
	.i(SD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[0]~input_o ));
// synopsys translate_off
defparam \SD_DATA[0]~input .bus_hold = "false";
defparam \SD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N41
cyclonev_io_ibuf \SD_DATA[1]~input (
	.i(SD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[1]~input_o ));
// synopsys translate_off
defparam \SD_DATA[1]~input .bus_hold = "false";
defparam \SD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N58
cyclonev_io_ibuf \SD_DATA[2]~input (
	.i(SD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[2]~input_o ));
// synopsys translate_off
defparam \SD_DATA[2]~input .bus_hold = "false";
defparam \SD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N75
cyclonev_io_ibuf \SD_DATA[3]~input (
	.i(SD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[3]~input_o ));
// synopsys translate_off
defparam \SD_DATA[3]~input .bus_hold = "false";
defparam \SD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N1
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N35
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N18
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N52
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N41
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N18
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N52
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N58
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N52
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
