// Seed: 2261964562
module module_0 (
    input tri id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input wor id_4,
    input tri0 id_5,
    input tri id_6,
    input tri1 id_7
    , id_21,
    input wor id_8,
    input tri id_9,
    output tri1 id_10,
    input uwire id_11,
    input wor id_12,
    output supply1 id_13,
    input tri1 id_14,
    output tri1 id_15,
    output uwire id_16,
    output tri0 id_17,
    output tri1 id_18,
    output wire id_19
);
  assign id_18 = id_21 - 1;
endmodule
module module_1 (
    output uwire   id_0,
    input  uwire   id_1,
    input  supply0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
