// Seed: 1244425536
module module_0;
  assign id_1 = -1;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  assign id_2 = -1'b0;
  assign module_3.id_2 = 0;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  for (id_3 = id_3; -1; id_1 = -1) initial @(posedge 1 or -1) if (id_3) id_1 <= -1 == id_2;
  module_2 modCall_1 ();
endmodule
