// Seed: 3401463062
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    output supply0 id_3
);
  assign id_3[1] = id_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output id_22;
  inout id_21;
  input id_20;
  input id_19;
  inout id_18;
  output id_17;
  input id_16;
  input id_15;
  input id_14;
  input id_13;
  inout id_12;
  inout id_11;
  output id_10;
  output id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  output id_4;
  output id_3;
  inout id_2;
  output id_1;
  assign id_2 = 1;
endmodule
