;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	CMP -1, <-700
	SUB #12, @0
	SUB #12, @0
	SUB 12, @10
	CMP -207, <-120
	SPL <121, 103
	SLT #270, <1
	SUB 12, @10
	ADD 210, 31
	MOV -1, <-20
	CMP 12, @10
	CMP 12, @10
	SPL 12, #10
	SPL 12, #10
	SLT 121, 0
	DAT #-121, #542
	ADD #-412, @-4
	ADD #-412, @-4
	ADD #-412, @-4
	SUB #12, @0
	JMP 12, #14
	SUB #12, @0
	SUB @-127, 100
	SPL <121, 103
	JMN @12, @2
	SPL <121, 103
	JMN @12, @2
	JMN @12, @2
	SPL @12, #0
	SUB #12, @0
	ADD 211, 60
	CMP -207, <-120
	ADD 211, 60
	SLT 12, @10
	SLT 130, 9
	SUB 62, @10
	CMP -207, <-120
	CMP #12, @0
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	CMP -207, <-120
