#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr  2 14:13:47 2024
# Process ID: 19996
# Current directory: H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/impl_1
# Command line: vivado.exe -log Host_to_Display_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Host_to_Display_top.tcl -notrace
# Log file: H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/impl_1/Host_to_Display_top.vdi
# Journal file: H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/impl_1\vivado.jou
# Running On: ARM144-10, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34050 MB
#-----------------------------------------------------------
source Host_to_Display_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/Senior-Project-2023/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.191 ; gain = 0.000
Command: link_design -top Host_to_Display_top -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint 'h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'Display/Display_Gen/rgb2dvi'
INFO: [Project 1-454] Reading design checkpoint 'h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0/v_tc_0.dcp' for cell 'Display/Display_Gen/vtc'
INFO: [Project 1-454] Reading design checkpoint 'h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.dcp' for cell 'Display/VRAM/blk_mem'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1247.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 805 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Display/Display_Gen/rgb2dvi/U0'
Finished Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Display/Display_Gen/rgb2dvi/U0'
Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.945 ; gain = 358.754
Finished Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [H:/Senior-Project-2023/Nexys-Video-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led0'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led6'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led7'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [H:/Senior-Project-2023/Nexys-Video-Master.xdc]
Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0/v_tc_0_clocks.xdc] for cell 'Display/Display_Gen/vtc/U0'
Finished Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0/v_tc_0_clocks.xdc] for cell 'Display/Display_Gen/vtc/U0'
Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Display/Display_Gen/rgb2dvi/U0'
Finished Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Display/Display_Gen/rgb2dvi/U0'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1605.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1605.945 ; gain = 358.754
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT[0] has multiple drivers: Display/LineEng/mary_reg[0]__0/Q, and Display/LineEng/mary_reg[0]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT[1] has multiple drivers: Display/LineEng/mary_reg[1]/Q, and Display/LineEng/mary_reg[1]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT[2] has multiple drivers: Display/LineEng/mary_reg[2]/Q, and Display/LineEng/mary_reg[2]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT[3] has multiple drivers: Display/LineEng/mary_reg[3]__0/Q, and Display/LineEng/mary_reg[3]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT[4] has multiple drivers: Display/LineEng/mary_reg[4]/Q, and Display/LineEng/mary_reg[4]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT[5] has multiple drivers: Display/LineEng/mary_reg[5]/Q, and Display/LineEng/mary_reg[5]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT[6] has multiple drivers: Display/LineEng/mary_reg[6]__0/Q, and Display/LineEng/mary_reg[6]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT[7] has multiple drivers: Display/LineEng/mary_reg[7]/Q, and Display/LineEng/mary_reg[7]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT[8] has multiple drivers: Display/LineEng/mary_reg[8]__0/Q, and Display/LineEng/mary_reg[8]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT[9] has multiple drivers: Display/LineEng/mary_reg[9]__0/Q, and Display/LineEng/mary_reg[9]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT_0[0] has multiple drivers: Display/LineEng/marx_reg[0]__0/Q, and Display/LineEng/marx_reg[0]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT_0[10] has multiple drivers: Display/LineEng/marx_reg[10]/Q, and Display/LineEng/marx_reg[10]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT_0[1] has multiple drivers: Display/LineEng/marx_reg[1]__0/Q, and Display/LineEng/marx_reg[1]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT_0[2] has multiple drivers: Display/LineEng/marx_reg[2]__0/Q, and Display/LineEng/marx_reg[2]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT_0[3] has multiple drivers: Display/LineEng/marx_reg[3]__0/Q, and Display/LineEng/marx_reg[3]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT_0[4] has multiple drivers: Display/LineEng/marx_reg[4]/Q, and Display/LineEng/marx_reg[4]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT_0[5] has multiple drivers: Display/LineEng/marx_reg[5]__0/Q, and Display/LineEng/marx_reg[5]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT_0[6] has multiple drivers: Display/LineEng/marx_reg[6]/Q, and Display/LineEng/marx_reg[6]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT_0[7] has multiple drivers: Display/LineEng/marx_reg[7]__0/Q, and Display/LineEng/marx_reg[7]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT_0[8] has multiple drivers: Display/LineEng/marx_reg[8]__0/Q, and Display/LineEng/marx_reg[8]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/UNCONN_OUT_0[9] has multiple drivers: Display/LineEng/marx_reg[9]__0/Q, and Display/LineEng/marx_reg[9]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/x_acc[0] has multiple drivers: Display/LineEng/x_acc_reg[0]/Q, and Display/LineEng/x_acc_reg[0]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/x_acc[10] has multiple drivers: Display/LineEng/x_acc_reg[10]__0/Q, and Display/LineEng/x_acc_reg[10]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/x_acc[1] has multiple drivers: Display/LineEng/x_acc_reg[1]/Q, and Display/LineEng/x_acc_reg[1]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/x_acc[2] has multiple drivers: Display/LineEng/x_acc_reg[2]__0/Q, and Display/LineEng/x_acc_reg[2]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/x_acc[3] has multiple drivers: Display/LineEng/x_acc_reg[3]__0/Q, and Display/LineEng/x_acc_reg[3]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/x_acc[4] has multiple drivers: Display/LineEng/x_acc_reg[4]__0/Q, and Display/LineEng/x_acc_reg[4]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/x_acc[5] has multiple drivers: Display/LineEng/x_acc_reg[5]/Q, and Display/LineEng/x_acc_reg[5]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/x_acc[6] has multiple drivers: Display/LineEng/x_acc_reg[6]/Q, and Display/LineEng/x_acc_reg[6]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/x_acc[7] has multiple drivers: Display/LineEng/x_acc_reg[7]__0/Q, and Display/LineEng/x_acc_reg[7]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/x_acc[8] has multiple drivers: Display/LineEng/x_acc_reg[8]/Q, and Display/LineEng/x_acc_reg[8]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/x_acc[9] has multiple drivers: Display/LineEng/x_acc_reg[9]__0/Q, and Display/LineEng/x_acc_reg[9]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/y_acc[0] has multiple drivers: Display/LineEng/y_acc_reg[0]__0/Q, and Display/LineEng/y_acc_reg[0]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/y_acc[10] has multiple drivers: Display/LineEng/y_acc_reg[10]/Q, and Display/LineEng/y_acc_reg[10]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/y_acc[1] has multiple drivers: Display/LineEng/y_acc_reg[1]/Q, and Display/LineEng/y_acc_reg[1]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/y_acc[2] has multiple drivers: Display/LineEng/y_acc_reg[2]__0/Q, and Display/LineEng/y_acc_reg[2]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/y_acc[3] has multiple drivers: Display/LineEng/y_acc_reg[3]/Q, and Display/LineEng/y_acc_reg[3]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/y_acc[4] has multiple drivers: Display/LineEng/y_acc_reg[4]__0/Q, and Display/LineEng/y_acc_reg[4]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/y_acc[5] has multiple drivers: Display/LineEng/y_acc_reg[5]__0/Q, and Display/LineEng/y_acc_reg[5]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/y_acc[6] has multiple drivers: Display/LineEng/y_acc_reg[6]/Q, and Display/LineEng/y_acc_reg[6]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/y_acc[7] has multiple drivers: Display/LineEng/y_acc_reg[7]__0/Q, and Display/LineEng/y_acc_reg[7]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/y_acc[8] has multiple drivers: Display/LineEng/y_acc_reg[8]/Q, and Display/LineEng/y_acc_reg[8]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net Display/LineEng/y_acc[9] has multiple drivers: Display/LineEng/y_acc_reg[9]/Q, and Display/LineEng/y_acc_reg[9]__0/Q.
INFO: [Project 1-461] DRC finished with 43 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.703 . Memory (MB): peak = 1605.945 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 7 Warnings, 7 Critical Warnings and 44 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 14:14:13 2024...
