{
   "ActiveEmotionalView":"Interfaces View",
   "Addressing View_Layers":"/clk_wiz_clk_out1:false|/clk_100MHz_1:false|/reset_rtl_0_1:false|/rst_clk_wiz_100M_peripheral_aresetn:false|",
   "Addressing View_ScaleFactor":"0.928571",
   "Addressing View_TopLeft":"-150,0",
   "Color Coded_ScaleFactor":"0.626741",
   "Color Coded_TopLeft":"-128,-108",
   "Default View_Layers":"/clk_100MHz_1:true|/clk_wiz_clk_out1:true|/reset_rtl_0_1:true|/rst_clk_wiz_100M_peripheral_aresetn:true|",
   "Default View_ScaleFactor":"0.629664",
   "Default View_TopLeft":"-129,-106",
   "Display-PortTypeClock":"false",
   "Display-PortTypeOthers":"false",
   "Display-PortTypeReset":"false",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layers":"/clk_wiz_clk_out1:true|/clk_100MHz_1:true|/reset_rtl_0_1:true|/rst_clk_wiz_100M_peripheral_aresetn:true|",
   "Grouping and No Loops_ScaleFactor":"0.698925",
   "Grouping and No Loops_TopLeft":"-269,0",
   "HideNet":"/clk_wiz_clk_out1|/clk_100MHz_1|/reset_rtl_0_1|/rst_clk_wiz_100M_peripheral_aresetn|",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/clk_wiz_clk_out1:false|/clk_100MHz_1:false|/reset_rtl_0_1:false|/rst_clk_wiz_100M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port mdio_rtl_0 -pg 1 -lvl 5 -x 1100 -y 580 -defaultsOSRD
preplace port mii_rtl_0 -pg 1 -lvl 5 -x 1100 -y 560 -defaultsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1100 -y 320 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1100 -y 340 -defaultsOSRD
preplace inst axi_ethernetlite_0 -pg 1 -lvl 3 -x 730 -y 570 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 420 -y 480 -defaultsOSRD
preplace inst ecpri_0 -pg 1 -lvl 3 -x 730 -y 460 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 730 -y 340 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 980 -y 70 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 730 -y 70 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 980 -y 190 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 3 -x 730 -y 190 -defaultsOSRD
preplace inst ecpri_1 -pg 1 -lvl 1 -x 150 -y 490 -defaultsOSRD
preplace netloc processing_system7_0_FIXED_IO 1 3 2 NJ 340 NJ
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 1 N 180
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 580 190n
preplace netloc processing_system7_0_DDR 1 3 2 NJ 320 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 60
preplace netloc axi_ethernetlite_0_MDIO 1 3 2 NJ 580 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 80
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 560 70n
preplace netloc axi_bram_ctrl_1_BRAM_PORTB 1 3 1 N 200
preplace netloc processing_system7_0_M_AXI_GP0 1 1 3 280 260 NJ 260 880
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 570 440n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 N 460
preplace netloc axi_ethernetlite_0_MII 1 3 2 NJ 560 NJ
preplace netloc ecpri_1_M00_AXI 1 1 1 NJ 490
preplace netloc axi_interconnect_0_M04_AXI 1 0 3 20 580 NJ 580 560
levelinfo -pg 1 0 150 420 730 980 1100
pagesize -pg 1 -db -bbox -sgen 0 0 1220 640
",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"-68,-5",
   "No Loops_ScaleFactor":"0.684211",
   "No Loops_TopLeft":"-253,0",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/clk_wiz_clk_out1:true|/clk_100MHz_1:true|/reset_rtl_0_1:true|/rst_clk_wiz_100M_peripheral_aresetn:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port mdio_rtl_0 -pg 1 -lvl 7 -x 1980 -y 940 -defaultsOSRD
preplace port mii_rtl_0 -pg 1 -lvl 7 -x 1980 -y 920 -defaultsOSRD
preplace port DDR -pg 1 -lvl 7 -x 1980 -y 580 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 1980 -y 600 -defaultsOSRD
preplace port clk_100MHz -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port reset_rtl_0 -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace inst axi_ethernetlite_0 -pg 1 -lvl 5 -x 1500 -y 920 -defaultsOSRD -pinY S_AXI 0L -pinY MII 0R -pinY MDIO 20R -pinY s_axi_aclk 20L -pinY s_axi_aresetn 40L -pinY ip2intc_irpt 40R
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1090 -y 280 -swap {77 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 169 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 133 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 0 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 57 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 97 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 39 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 197 190 198 191 199 192 200 193 201 194 202 195 203 196 204} -defaultsOSRD -pinY S00_AXI 40L -pinY M00_AXI 360R -pinY M01_AXI 340R -pinY S01_AXI 0L -pinY M02_AXI 20R -pinY M03_AXI 160R -pinY M04_AXI 0R -pinY ACLK 60L -pinY ARESETN 220L -pinY S00_ACLK 80L -pinY S00_ARESETN 240L -pinY M00_ACLK 100L -pinY M00_ARESETN 260L -pinY M01_ACLK 120L -pinY M01_ARESETN 280L -pinY S01_ACLK 140L -pinY S01_ARESETN 300L -pinY M02_ACLK 160L -pinY M02_ARESETN 320L -pinY M03_ACLK 180L -pinY M03_ARESETN 340L -pinY M04_ACLK 200L -pinY M04_ARESETN 360L
preplace inst clk_wiz -pg 1 -lvl 1 -x 110 -y 200 -defaultsOSRD -pinY reset 0L -pinY clk_in1 20L -pinY clk_out1 0R -pinY locked 20R
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -x 370 -y 140 -swap {1 0 3 4 2 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 20L -pinY ext_reset_in 0L -pinY aux_reset_in 100L -pinY mb_debug_sys_rst 120L -pinY dcm_locked 80L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst ecpri_0 -pg 1 -lvl 5 -x 1500 -y 780 -defaultsOSRD -pinY S00_AXI 0L -pinY s00_axi_aclk 20L -pinY s00_axi_aresetn 40L
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1500 -y 580 -defaultsOSRD -pinY DDR 0R -pinY FIXED_IO 20R -pinY M_AXI_GP0 40R -pinY M_AXI_GP0_ACLK 0L -pinY FCLK_CLK0 60R -pinY FCLK_RESET0_N 80R
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -x 1830 -y 300 -defaultsOSRD -pinY BRAM_PORTA 0L -pinY BRAM_PORTB 20L -pinY rsta_busy 0R -pinY rstb_busy 20R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 1500 -y 300 -defaultsOSRD -pinY S_AXI 0L -pinY BRAM_PORTA 0R -pinY BRAM_PORTB 20R -pinY s_axi_aclk 20L -pinY s_axi_aresetn 40L
preplace inst blk_mem_gen_1 -pg 1 -lvl 6 -x 1830 -y 440 -defaultsOSRD -pinY BRAM_PORTA 0L -pinY BRAM_PORTB 20L -pinY rsta_busy 0R -pinY rstb_busy 20R
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -x 1500 -y 440 -defaultsOSRD -pinY S_AXI 0L -pinY BRAM_PORTA 0R -pinY BRAM_PORTB 20R -pinY s_axi_aclk 20L -pinY s_axi_aresetn 40L
preplace inst ecpri_1 -pg 1 -lvl 3 -x 740 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 46 42 43 44 45 41 47} -defaultsOSRD -pinY M00_AXI 40R -pinY S_AXI_INTR 0L -pinY m00_axi_aclk 20L -pinY m00_axi_aresetn 80L -pinY m00_axi_init_axi_txn 60L -pinY m00_axi_error 60R -pinY m00_axi_txn_done 80R -pinY irq 100R -pinY s_axi_intr_aclk 40L -pinY s_axi_intr_aresetn 100L
preplace netloc clk_wiz_clk_out1 1 1 4 200 80 540 240 920 700 1260
preplace netloc clk_wiz_locked 1 1 1 N 220
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 3 560 260 900 740 1280
preplace netloc clk_100MHz_1 1 0 1 NJ 220
preplace netloc reset_rtl_0_1 1 0 2 20 140 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 2 NJ 600 NJ
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 N 440
preplace netloc axi_interconnect_0_M03_AXI 1 4 1 N 440
preplace netloc processing_system7_0_DDR 1 5 2 NJ 580 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 N 300
preplace netloc axi_ethernetlite_0_MDIO 1 5 2 NJ 940 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 5 1 N 320
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 N 300
preplace netloc axi_bram_ctrl_1_BRAM_PORTB 1 5 1 N 460
preplace netloc processing_system7_0_M_AXI_GP0 1 3 3 940 720 NJ 720 1700
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1240 640n
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 1300 620n
preplace netloc axi_ethernetlite_0_MII 1 5 2 NJ 920 NJ
preplace netloc ecpri_1_M00_AXI 1 3 1 940 100n
preplace netloc axi_interconnect_0_M04_AXI 1 2 3 580 220 NJ 220 1260
levelinfo -pg 1 0 110 370 740 1090 1500 1830 1980
pagesize -pg 1 -db -bbox -sgen -130 0 2100 1020
",
   "Reduced Jogs_ScaleFactor":"0.607014",
   "Reduced Jogs_TopLeft":"-128,-26",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port mdio_rtl_0 -pg 1 -lvl 7 -x 1900 -y 740 -defaultsOSRD
preplace port mii_rtl_0 -pg 1 -lvl 7 -x 1900 -y 720 -defaultsOSRD
preplace port DDR -pg 1 -lvl 7 -x 1900 -y 400 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 1900 -y 420 -defaultsOSRD
preplace port clk_100MHz -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port reset_rtl_0 -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace inst axi_ethernetlite_0 -pg 1 -lvl 5 -x 1420 -y 740 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1040 -y 260 -swap {77 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 169 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 133 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 0 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 57 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 97 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 39 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 197 190 198 191 199 192 200 193 201 194 202 195 203 196 204} -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 110 -y 220 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -x 380 -y 110 -swap {0 4 2 3 1 5 6 7 8 9} -defaultsOSRD
preplace inst ecpri_0 -pg 1 -lvl 5 -x 1420 -y 600 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1420 -y 440 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -x 1750 -y 140 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 1420 -y 140 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 6 -x 1750 -y 280 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -x 1420 -y 280 -defaultsOSRD
preplace inst ecpri_1 -pg 1 -lvl 3 -x 720 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 46 42 43 44 45 41 47} -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 1 4 200 210 560 230 890 490 1210
preplace netloc clk_wiz_locked 1 1 1 210 90n
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 3 550 240 880 500 1220
preplace netloc clk_100MHz_1 1 0 1 NJ 230
preplace netloc reset_rtl_0_1 1 0 2 20 150 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 2 NJ 420 NJ
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 N 270
preplace netloc axi_interconnect_0_M03_AXI 1 4 1 N 260
preplace netloc processing_system7_0_DDR 1 5 2 NJ 400 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 N 130
preplace netloc axi_ethernetlite_0_MDIO 1 5 2 NJ 740 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 5 1 N 150
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 1200 120n
preplace netloc axi_bram_ctrl_1_BRAM_PORTB 1 5 1 N 290
preplace netloc processing_system7_0_M_AXI_GP0 1 3 3 890 30 NJ 30 1620
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1190 300n
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 1200 280n
preplace netloc axi_ethernetlite_0_MII 1 5 2 NJ 720 NJ
preplace netloc ecpri_1_M00_AXI 1 3 1 N 90
preplace netloc axi_interconnect_0_M04_AXI 1 2 3 560 10 NJ 10 1190
levelinfo -pg 1 0 110 380 720 1040 1420 1750 1900
pagesize -pg 1 -db -bbox -sgen -130 0 2020 820
"
}
{
   "da_axi4_cnt":"6",
   "da_board_cnt":"5",
   "da_bram_cntlr_cnt":"4",
   "da_clkrst_cnt":"1",
   "da_ps7_cnt":"1"
}
