# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SOURCES/ce_gen.vhd" \
"../../../../SOURCES/stopwatch.vhd" \
"../../../../SOURCES/SIM/stopwatch_tb.vhd" \

# Do not sort compile order
nosort
