{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713455086942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713455086942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 19:14:46 2024 " "Processing started: Thu Apr 18 19:14:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713455086942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713455086942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713455086942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1713455087290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XOR8bit " "Found entity 1: XOR8bit" {  } { { "ALU/XOR8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/XOR8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub-8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub-8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB-8bit " "Found entity 1: SUB-8bit" {  } { { "ALU/SUB-8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SUB-8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_8bit " "Found entity 1: SUB_8bit" {  } { { "ALU/SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SUB_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scadder-8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/scadder-8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCAdder-8bit " "Found entity 1: SCAdder-8bit" {  } { { "ALU/SCAdder-8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SCAdder-8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scadder_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/scadder_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCADDER_TEST " "Found entity 1: SCADDER_TEST" {  } { { "ALU/SCADDER_TEST.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SCADDER_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SC " "Found entity 1: SC" {  } { { "ALU/SC.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register17bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register17bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register17bit " "Found entity 1: Register17bit" {  } { { "ALU/Register17bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Register17bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register16bit " "Found entity 1: Register16bit" {  } { { "ALU/Register16bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Register16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register8bit " "Found entity 1: Register8bit" {  } { { "ALU/Register8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Register8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/rcadder_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/rcadder_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCadder_4bit " "Found entity 1: RCadder_4bit" {  } { { "ALU/RCadder_4bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/RCadder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/practical3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/practical3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practical3 " "Found entity 1: Practical3" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/or8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR8bit " "Found entity 1: OR8bit" {  } { { "ALU/OR8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/OR8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux10-SYN " "Found design unit 1: lpm_mux10-SYN" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087504 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux10 " "Found entity 1: lpm_mux10" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux9-SYN " "Found design unit 1: lpm_mux9-SYN" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux9.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087505 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux9 " "Found entity 1: lpm_mux9" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux9.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux8-SYN " "Found design unit 1: lpm_mux8-SYN" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux8.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087506 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8 " "Found entity 1: lpm_mux8" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux7-SYN " "Found design unit 1: lpm_mux7-SYN" {  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux7.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087507 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Found entity 1: lpm_mux7" {  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux6-SYN " "Found design unit 1: lpm_mux6-SYN" {  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux6.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087508 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Found entity 1: lpm_mux6" {  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux5-SYN " "Found design unit 1: lpm_mux5-SYN" {  } { { "ALU/lpm_mux5.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux5.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087509 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Found entity 1: lpm_mux5" {  } { { "ALU/lpm_mux5.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Found design unit 1: lpm_mux4-SYN" {  } { { "ALU/lpm_mux4.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux4.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087510 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Found entity 1: lpm_mux4" {  } { { "ALU/lpm_mux4.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux3-SYN " "Found design unit 1: lpm_mux3-SYN" {  } { { "ALU/lpm_mux3.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux3.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087511 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Found entity 1: lpm_mux3" {  } { { "ALU/lpm_mux3.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "ALU/lpm_mux2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087512 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "ALU/lpm_mux2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux1.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087513 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087514 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087516 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087517 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_clshift1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_clshift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1-SYN " "Found design unit 1: lpm_clshift1-SYN" {  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087518 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Found entity 1: lpm_clshift1" {  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "ALU/lpm_clshift0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087519 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "ALU/lpm_clshift0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_add_sub0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087520 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "ALU/FA.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/decode4_16_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/decode4_16_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4_16_e-SYN " "Found design unit 1: decode4_16_e-SYN" {  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/decode4_16_e.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087522 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode4_16_e " "Found entity 1: decode4_16_e" {  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/decode4_16_e.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/booth_multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/booth_multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Multiplier " "Found entity 1: Booth_Multiplier" {  } { { "ALU/Booth_Multiplier.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/booth_complex_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/booth_complex_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Complex_Adder " "Found entity 1: Booth_Complex_Adder" {  } { { "ALU/Booth_Complex_Adder.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Complex_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/and8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND8bit " "Found entity 1: AND8bit" {  } { { "ALU/AND8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/AND8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_mux0.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087528 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_decode1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_decode1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode1-SYN " "Found design unit 1: lpm_decode1-SYN" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087528 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Found entity 1: lpm_decode1" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "Memory_RegisterFile/lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode0.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087530 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "Memory_RegisterFile/lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/RegisterFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/instructionmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/instructionmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/InstructionMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/datamemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/datamemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/DataMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/cu_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/cu_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu_decoder-SYN " "Found design unit 1: cu_decoder-SYN" {  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/CU_Decoder.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087534 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_Decoder " "Found entity 1: CU_Decoder" {  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/CU_Decoder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_CPU " "Found entity 1: MIPS_CPU" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_extend_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_extend_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_extend_mux-SYN " "Found design unit 1: digit_extend_mux-SYN" {  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/digit_extend_mux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087536 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_extend_mux " "Found entity 1: digit_extend_mux" {  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/digit_extend_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extender.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Extender.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_register_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_register_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_register_mux-SYN " "Found design unit 1: write_register_mux-SYN" {  } { { "Write_Register_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Write_Register_MUX.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087538 ""} { "Info" "ISGN_ENTITY_NAME" "1 Write_Register_MUX " "Found entity 1: Write_Register_MUX" {  } { { "Write_Register_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Write_Register_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datawritemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datawritemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datawritemux-SYN " "Found design unit 1: datawritemux-SYN" {  } { { "DataWriteMux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/DataWriteMux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087539 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataWriteMux " "Found entity 1: DataWriteMux" {  } { { "DataWriteMux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/DataWriteMux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_src_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_src_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_src_mux-SYN " "Found design unit 1: alu_src_mux-SYN" {  } { { "ALU_SRC_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_SRC_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087540 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_SRC_MUX " "Found entity 1: ALU_SRC_MUX" {  } { { "ALU_SRC_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_SRC_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-SYN " "Found design unit 1: shift_left_2-SYN" {  } { { "SHIFT_LEFT_2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/SHIFT_LEFT_2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087541 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_2 " "Found entity 1: SHIFT_LEFT_2" {  } { { "SHIFT_LEFT_2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/SHIFT_LEFT_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_two.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_two.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left_two " "Found entity 1: Shift_left_two" {  } { { "Shift_left_two.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Shift_left_two.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_1 " "Found entity 1: Shift_Left_1" {  } { { "Shift_Left_1.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Shift_Left_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_decode-SYN " "Found design unit 1: cpu_clock_decode-SYN" {  } { { "CPU_clock_decode.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_decode.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087544 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_decode " "Found entity 1: CPU_clock_decode" {  } { { "CPU_clock_decode.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_decode.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_counter-SYN " "Found design unit 1: cpu_clock_counter-SYN" {  } { { "CPU_clock_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087545 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_counter " "Found entity 1: CPU_clock_counter" {  } { { "CPU_clock_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_mux-SYN " "Found design unit 1: branch_mux-SYN" {  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Branch_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087546 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch_MUX " "Found entity 1: Branch_MUX" {  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Branch_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_seven.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_seven-SYN " "Found design unit 1: number_seven-SYN" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_seven.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087547 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_seven " "Found entity 1: number_seven" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_seven.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_designer_with_multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_designer_with_multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_designer_with_multiply-SYN " "Found design unit 1: cpu_clock_designer_with_multiply-SYN" {  } { { "CPU_clock_designer_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_designer_with_multiply.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087548 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_designer_with_multiply " "Found entity 1: CPU_clock_designer_with_multiply" {  } { { "CPU_clock_designer_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_designer_with_multiply.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_decoder_with_multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_decoder_with_multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_decoder_with_multiply-SYN " "Found design unit 1: cpu_clock_decoder_with_multiply-SYN" {  } { { "CPU_clock_decoder_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_decoder_with_multiply.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087549 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_decoder_with_multiply " "Found entity 1: CPU_clock_decoder_with_multiply" {  } { { "CPU_clock_decoder_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_decoder_with_multiply.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_designer_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_designer_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_designer_13-SYN " "Found design unit 1: cpu_clock_designer_13-SYN" {  } { { "CPU_clock_designer_13.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_designer_13.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087550 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_designer_13 " "Found entity 1: CPU_clock_designer_13" {  } { { "CPU_clock_designer_13.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_designer_13.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_handler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_clock_handler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Clock_Handler " "Found entity 1: CPU_Clock_Handler" {  } { { "CPU_Clock_Handler.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_Clock_Handler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_operand2_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_operand2_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_operand2_mux-SYN " "Found design unit 1: alu_operand2_mux-SYN" {  } { { "ALU_Operand2_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_Operand2_MUX.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087552 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Operand2_MUX " "Found entity 1: ALU_Operand2_MUX" {  } { { "ALU_Operand2_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_Operand2_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsoruce_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcsoruce_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcsoruce_mux-SYN " "Found design unit 1: pcsoruce_mux-SYN" {  } { { "PCSoruce_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSoruce_MUX.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087553 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCSoruce_MUX " "Found entity 1: PCSoruce_MUX" {  } { { "PCSoruce_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSoruce_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsource_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcsource_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcsource_mux-SYN " "Found design unit 1: pcsource_mux-SYN" {  } { { "PCSource_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSource_MUX.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087554 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCSource_MUX " "Found entity 1: PCSource_MUX" {  } { { "PCSource_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSource_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_multi_cycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_multi_cycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Multi_Cycle " "Found entity 1: Control_Multi_Cycle" {  } { { "Control_Multi_Cycle.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit_enable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit_enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_8bit_enable " "Found entity 1: Register_8bit_enable" {  } { { "Register_8bit_enable.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Register_8bit_enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iord_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iord_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iord_mux-SYN " "Found design unit 1: iord_mux-SYN" {  } { { "IorD_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IorD_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087557 ""} { "Info" "ISGN_ENTITY_NAME" "1 IorD_MUX " "Found entity 1: IorD_MUX" {  } { { "IorD_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IorD_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu_multi_cycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_cpu_multi_cycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_CPU_MULTI_CYCLE " "Found entity 1: MIPS_CPU_MULTI_CYCLE" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_r_type_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file is_r_type_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 is_r_type_mux-SYN " "Found design unit 1: is_r_type_mux-SYN" {  } { { "IS_R_TYPE_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IS_R_TYPE_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087559 ""} { "Info" "ISGN_ENTITY_NAME" "1 IS_R_TYPE_MUX " "Found entity 1: IS_R_TYPE_MUX" {  } { { "IS_R_TYPE_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IS_R_TYPE_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_zero-SYN " "Found design unit 1: number_zero-SYN" {  } { { "number_zero.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087560 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_zero " "Found entity 1: number_zero" {  } { { "number_zero.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_zero_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_zero_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_zero_3bit-SYN " "Found design unit 1: number_zero_3bit-SYN" {  } { { "number_zero_3bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_3bit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087561 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_zero_3bit " "Found entity 1: number_zero_3bit" {  } { { "number_zero_3bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_3bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_adder-SYN " "Found design unit 1: clock_adder-SYN" {  } { { "CLOCK_ADDER.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CLOCK_ADDER.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087562 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_ADDER " "Found entity 1: CLOCK_ADDER" {  } { { "CLOCK_ADDER.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CLOCK_ADDER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_zero_24bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_zero_24bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_zero_24bit-SYN " "Found design unit 1: number_zero_24bit-SYN" {  } { { "number_zero_24bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_24bit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087562 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_zero_24bit " "Found entity 1: number_zero_24bit" {  } { { "number_zero_24bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_24bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_one_24bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_one_24bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_one_24bit-SYN " "Found design unit 1: number_one_24bit-SYN" {  } { { "number_one_24bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one_24bit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087563 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_one_24bit " "Found entity 1: number_one_24bit" {  } { { "number_one_24bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one_24bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455087563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455087563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_CPU_MULTI_CYCLE " "Elaborating entity \"MIPS_CPU_MULTI_CYCLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713455088632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Multi_Cycle Control_Multi_Cycle:inst12 " "Elaborating entity \"Control_Multi_Cycle\" for hierarchy \"Control_Multi_Cycle:inst12\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst12" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 8 768 984 296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088650 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE rom.mif " "Can't find a definition for parameter LPM_FILE -- assuming rom.mif was intended to be a quoted string" {  } { { "Control_Multi_Cycle.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 328 512 624 424 "inst" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1713455088651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM Control_Multi_Cycle:inst12\|LPM_ROM:inst " "Elaborating entity \"LPM_ROM\" for hierarchy \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\"" {  } { { "Control_Multi_Cycle.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 328 512 624 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Control_Multi_Cycle:inst12\|LPM_ROM:inst " "Elaborated megafunction instantiation \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\"" {  } { { "Control_Multi_Cycle.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 328 512 624 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455088659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Control_Multi_Cycle:inst12\|LPM_ROM:inst " "Instantiated megafunction \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE rom.mif " "Parameter \"LPM_FILE\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088660 ""}  } { { "Control_Multi_Cycle.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 328 512 624 424 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455088660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom Control_Multi_Cycle:inst12\|LPM_ROM:inst " "Elaborated megafunction instantiation \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\", which is child of megafunction instantiation \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "Control_Multi_Cycle.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 328 512 624 424 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088688 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block Control_Multi_Cycle:inst12\|LPM_ROM:inst " "Elaborated megafunction instantiation \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "Control_Multi_Cycle.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 328 512 624 424 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t961 " "Found entity 1: altsyncram_t961" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455088917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455088917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t961 Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated " "Elaborating entity \"altsyncram_t961\" for hierarchy \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IS_R_TYPE_MUX Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9 " "Elaborating entity \"IS_R_TYPE_MUX\" for hierarchy \"Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\"" {  } { { "Control_Multi_Cycle.bdf" "inst9" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 144 440 584 224 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "IS_R_TYPE_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IS_R_TYPE_MUX.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "IS_R_TYPE_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IS_R_TYPE_MUX.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455088930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088931 ""}  } { { "IS_R_TYPE_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IS_R_TYPE_MUX.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455088931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_34e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_34e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_34e " "Found entity 1: mux_34e" {  } { { "db/mux_34e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_34e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455088959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455088959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_34e Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component\|mux_34e:auto_generated " "Elaborating entity \"mux_34e\" for hierarchy \"Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component\|mux_34e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_zero_3bit Control_Multi_Cycle:inst12\|number_zero_3bit:inst12 " "Elaborating entity \"number_zero_3bit\" for hierarchy \"Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\"" {  } { { "Control_Multi_Cycle.bdf" "inst12" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 80 200 312 128 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_zero_3bit.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_3bit.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_zero_3bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_3bit.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455088967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088967 ""}  } { { "number_zero_3bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_3bit.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455088967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_8bit_enable Register_8bit_enable:inst22 " "Elaborating entity \"Register_8bit_enable\" for hierarchy \"Register_8bit_enable:inst22\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst22" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 352 680 824 448 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit Register_8bit_enable:inst22\|register_8bit:inst " "Elaborating entity \"register_8bit\" for hierarchy \"Register_8bit_enable:inst22\|register_8bit:inst\"" {  } { { "Register_8bit_enable.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Register_8bit_enable.bdf" { { 144 520 656 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:inst " "Elaborating entity \"Memory\" for hierarchy \"Memory:inst\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 368 336 568 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memory:inst\|LPM_RAM_DQ:inst2 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memory:inst\|LPM_RAM_DQ:inst2\"" {  } { { "Memory_RegisterFile/Memory.bdf" "inst2" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 272 584 704 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:inst\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"Memory:inst\|LPM_RAM_DQ:inst2\"" {  } { { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 272 584 704 384 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455088979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:inst\|LPM_RAM_DQ:inst2 " "Instantiated megafunction \"Memory:inst\|LPM_RAM_DQ:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE memory.mif " "Parameter \"LPM_FILE\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088979 ""}  } { { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 272 584 704 384 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455088979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088987 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices " "Assertion warning: altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 280 704 832 408 "inst" "" } } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 336 328 560 464 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1713455088988 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram Memory:inst\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\", which is child of megafunction instantiation \"Memory:inst\|LPM_RAM_DQ:inst2\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 272 584 704 384 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455088992 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block Memory:inst\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memory:inst\|LPM_RAM_DQ:inst2\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 272 584 704 384 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_64g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_64g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_64g1 " "Found entity 1: altsyncram_64g1" {  } { { "db/altsyncram_64g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_64g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_64g1 Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_64g1:auto_generated " "Elaborating entity \"altsyncram_64g1\" for hierarchy \"Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_64g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089218 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "231 256 0 8 8 " "231 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 8 warnings found, and 8 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "12 14 " "Addresses ranging from 12 to 14 are not initialized" {  } { { "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1713455089220 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1713455089220 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 19 " "Addresses ranging from 18 to 19 are not initialized" {  } { { "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1713455089220 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "21 24 " "Addresses ranging from 21 to 24 are not initialized" {  } { { "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1713455089220 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "26 96 " "Addresses ranging from 26 to 96 are not initialized" {  } { { "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1713455089220 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "98 99 " "Addresses ranging from 98 to 99 are not initialized" {  } { { "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1713455089220 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "107 109 " "Addresses ranging from 107 to 109 are not initialized" {  } { { "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1713455089220 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "111 255 " "Addresses ranging from 111 to 255 are not initialized" {  } { { "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1713455089220 ""}  } { { "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1713455089220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IorD_MUX IorD_MUX:inst23 " "Elaborating entity \"IorD_MUX\" for hierarchy \"IorD_MUX:inst23\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst23" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 104 248 424 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component\"" {  } { { "IorD_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IorD_MUX.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component\"" {  } { { "IorD_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IorD_MUX.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089235 ""}  } { { "IorD_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IorD_MUX.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_84e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_84e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_84e " "Found entity 1: mux_84e" {  } { { "db/mux_84e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_84e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_84e IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component\|mux_84e:auto_generated " "Elaborating entity \"mux_84e\" for hierarchy \"IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component\|mux_84e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practical3 Practical3:inst8 " "Elaborating entity \"Practical3\" for hierarchy \"Practical3:inst8\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst8" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 352 1768 1984 480 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst21 " "Primitive \"GND\" of instance \"inst21\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 376 1160 1192 408 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst22 " "Primitive \"GND\" of instance \"inst22\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 424 1160 1192 456 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst23 " "Primitive \"GND\" of instance \"inst23\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 472 1160 1192 504 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst24 " "Primitive \"GND\" of instance \"inst24\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 528 1160 1192 560 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst25 " "Primitive \"GND\" of instance \"inst25\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 584 1160 1192 616 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst26 " "Primitive \"GND\" of instance \"inst26\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 632 1160 1192 664 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst27 " "Primitive \"GND\" of instance \"inst27\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 688 1160 1192 720 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst28 " "Primitive \"GND\" of instance \"inst28\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 368 1312 1344 400 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst29 " "Primitive \"GND\" of instance \"inst29\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 416 1312 1344 448 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst30 " "Primitive \"GND\" of instance \"inst30\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 464 1312 1344 496 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst31 " "Primitive \"GND\" of instance \"inst31\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 520 1312 1344 552 "inst31" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst32 " "Primitive \"GND\" of instance \"inst32\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 576 1312 1344 608 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst33 " "Primitive \"GND\" of instance \"inst33\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 624 1312 1344 656 "inst33" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst34 " "Primitive \"GND\" of instance \"inst34\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 680 1312 1344 712 "inst34" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux9 Practical3:inst8\|lpm_mux9:inst6 " "Elaborating entity \"lpm_mux9\" for hierarchy \"Practical3:inst8\|lpm_mux9:inst6\"" {  } { { "ALU/Practical3.bdf" "inst6" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 48 1472 1552 144 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux9.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089271 ""}  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ele.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ele.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ele " "Found entity 1: mux_ele" {  } { { "db/mux_ele.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_ele.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ele Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\|mux_ele:auto_generated " "Elaborating entity \"mux_ele\" for hierarchy \"Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\|mux_ele:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth_Multiplier Practical3:inst8\|Booth_Multiplier:inst4 " "Elaborating entity \"Booth_Multiplier\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\"" {  } { { "ALU/Practical3.bdf" "inst4" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 704 832 1040 832 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089301 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst34 " "Primitive \"VCC\" of instance \"inst34\" not used" {  } { { "ALU/Booth_Multiplier.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { 56 648 680 72 "inst34" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713455089301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30 " "Elaborating entity \"lpm_compare1\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst30" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { 192 680 808 288 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare1.vhd" "LPM_COMPARE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare1.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare1.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089311 ""}  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare1.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_aig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_aig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_aig " "Found entity 1: cmpr_aig" {  } { { "db/cmpr_aig.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/cmpr_aig.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_aig Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\|cmpr_aig:auto_generated " "Elaborating entity \"cmpr_aig\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\|cmpr_aig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst " "Elaborating entity \"lpm_counter0\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { 72 272 416 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "ALU/lpm_counter0.vhd" "LPM_COUNTER_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_counter0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_counter0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089355 ""}  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_counter0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pi " "Found entity 1: cntr_4pi" {  } { { "db/cntr_4pi.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/cntr_4pi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4pi Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_4pi:auto_generated " "Elaborating entity \"cntr_4pi\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_4pi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register17bit Practical3:inst8\|Booth_Multiplier:inst4\|Register17bit:inst6 " "Elaborating entity \"Register17bit\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Register17bit:inst6\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst6" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { -56 792 936 40 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16bit Practical3:inst8\|Booth_Multiplier:inst4\|Register17bit:inst6\|Register16bit:inst " "Elaborating entity \"Register16bit\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Register17bit:inst6\|Register16bit:inst\"" {  } { { "ALU/Register17bit.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Register17bit.bdf" { { 96 496 640 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8bit Practical3:inst8\|Booth_Multiplier:inst4\|Register17bit:inst6\|Register16bit:inst\|Register8bit:inst1 " "Elaborating entity \"Register8bit\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Register17bit:inst6\|Register16bit:inst\|Register8bit:inst1\"" {  } { { "ALU/Register16bit.bdf" "inst1" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Register16bit.bdf" { { 496 1024 1160 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux7 Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35 " "Elaborating entity \"lpm_mux7\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst35" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { 72 680 824 152 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux7.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux7.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux7.vhd" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089392 ""}  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux7.vhd" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o5e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o5e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o5e " "Found entity 1: mux_o5e" {  } { { "db/mux_o5e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_o5e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o5e Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\|mux_o5e:auto_generated " "Elaborating entity \"mux_o5e\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\|mux_o5e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift1 Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28 " "Elaborating entity \"lpm_clshift1\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst28" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { -56 1320 1496 24 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU/lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089433 ""}  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_duc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_duc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_duc " "Found entity 1: lpm_clshift_duc" {  } { { "db/lpm_clshift_duc.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/lpm_clshift_duc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_duc Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_duc:auto_generated " "Elaborating entity \"lpm_clshift_duc\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_duc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth_Complex_Adder Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33 " "Elaborating entity \"Booth_Complex_Adder\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst33" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { 72 1024 1288 168 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux6 Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7 " "Elaborating entity \"lpm_mux6\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\"" {  } { { "ALU/Booth_Complex_Adder.bdf" "inst7" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Complex_Adder.bdf" { { 144 784 928 256 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux6.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux6.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux6.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089442 ""}  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux6.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r5e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r5e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r5e " "Found entity 1: mux_r5e" {  } { { "db/mux_r5e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_r5e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_r5e Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\|mux_r5e:auto_generated " "Elaborating entity \"mux_r5e\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\|mux_r5e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\"" {  } { { "ALU/Booth_Complex_Adder.bdf" "inst2" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Complex_Adder.bdf" { { 96 256 416 208 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU/lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089506 ""}  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9cg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9cg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9cg " "Found entity 1: add_sub_9cg" {  } { { "db/add_sub_9cg.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/add_sub_9cg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9cg Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_9cg:auto_generated " "Elaborating entity \"add_sub_9cg\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_9cg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4_16_e Practical3:inst8\|decode4_16_e:inst2 " "Elaborating entity \"decode4_16_e\" for hierarchy \"Practical3:inst8\|decode4_16_e:inst2\"" {  } { { "ALU/Practical3.bdf" "inst2" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 112 528 656 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\"" {  } { { "ALU/decode4_16_e.vhd" "LPM_DECODE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/decode4_16_e.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\"" {  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/decode4_16_e.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089547 ""}  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/decode4_16_e.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ktf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ktf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ktf " "Found entity 1: decode_ktf" {  } { { "db/decode_ktf.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/decode_ktf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ktf Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated " "Elaborating entity \"decode_ktf\" for hierarchy \"Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux8 Practical3:inst8\|lpm_mux8:inst5 " "Elaborating entity \"lpm_mux8\" for hierarchy \"Practical3:inst8\|lpm_mux8:inst5\"" {  } { { "ALU/Practical3.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 208 1496 1576 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux8.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089582 ""}  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6ne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6ne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6ne " "Found entity 1: mux_6ne" {  } { { "db/mux_6ne.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_6ne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6ne Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\|mux_6ne:auto_generated " "Elaborating entity \"mux_6ne\" for hierarchy \"Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\|mux_6ne:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 Practical3:inst8\|lpm_compare0:inst18 " "Elaborating entity \"lpm_compare0\" for hierarchy \"Practical3:inst8\|lpm_compare0:inst18\"" {  } { { "ALU/Practical3.bdf" "inst18" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 592 888 1016 688 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare0.vhd" "LPM_COMPARE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089616 ""}  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1pg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1pg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1pg " "Found entity 1: cmpr_1pg" {  } { { "db/cmpr_1pg.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/cmpr_1pg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1pg Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_1pg:auto_generated " "Elaborating entity \"cmpr_1pg\" for hierarchy \"Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_1pg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 Practical3:inst8\|lpm_mux1:inst19 " "Elaborating entity \"lpm_mux1\" for hierarchy \"Practical3:inst8\|lpm_mux1:inst19\"" {  } { { "ALU/Practical3.bdf" "inst19" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { -32 1200 1344 304 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux1.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089650 ""}  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q8f " "Found entity 1: mux_q8f" {  } { { "db/mux_q8f.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_q8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q8f Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\|mux_q8f:auto_generated " "Elaborating entity \"mux_q8f\" for hierarchy \"Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\|mux_q8f:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND8bit Practical3:inst8\|AND8bit:inst " "Elaborating entity \"AND8bit\" for hierarchy \"Practical3:inst8\|AND8bit:inst\"" {  } { { "ALU/Practical3.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { -24 848 1032 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR8bit Practical3:inst8\|OR8bit:inst12 " "Elaborating entity \"OR8bit\" for hierarchy \"Practical3:inst8\|OR8bit:inst12\"" {  } { { "ALU/Practical3.bdf" "inst12" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 128 864 1048 224 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR8bit Practical3:inst8\|XOR8bit:inst13 " "Elaborating entity \"XOR8bit\" for hierarchy \"Practical3:inst8\|XOR8bit:inst13\"" {  } { { "ALU/Practical3.bdf" "inst13" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 240 864 1048 336 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCAdder-8bit Practical3:inst8\|SCAdder-8bit:inst3 " "Elaborating entity \"SCAdder-8bit\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\"" {  } { { "ALU/Practical3.bdf" "inst3" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 360 880 1048 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCadder_4bit Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst " "Elaborating entity \"RCadder_4bit\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\"" {  } { { "ALU/SCAdder-8bit.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SCAdder-8bit.bdf" { { -24 632 816 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3 " "Elaborating entity \"FA\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\"" {  } { { "ALU/RCadder_4bit.bdf" "inst3" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/RCadder_4bit.bdf" { { 488 576 672 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst " "Elaborating entity \"XOR3\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst\"" {  } { { "ALU/FA.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/FA.bdf" { { 208 960 1064 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst " "Elaborated megafunction instantiation \"Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst\"" {  } { { "ALU/FA.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/FA.bdf" { { 208 960 1064 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux10 Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5 " "Elaborating entity \"lpm_mux10\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\"" {  } { { "ALU/SCAdder-8bit.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SCAdder-8bit.bdf" { { 40 960 1104 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux10.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089698 ""}  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_44e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_44e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_44e " "Found entity 1: mux_44e" {  } { { "db/mux_44e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_44e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_44e Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\|mux_44e:auto_generated " "Elaborating entity \"mux_44e\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\|mux_44e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB_8bit Practical3:inst8\|SUB_8bit:inst10 " "Elaborating entity \"SUB_8bit\" for hierarchy \"Practical3:inst8\|SUB_8bit:inst10\"" {  } { { "ALU/Practical3.bdf" "inst10" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 480 880 1048 576 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SRC_MUX ALU_SRC_MUX:inst13 " "Elaborating entity \"ALU_SRC_MUX\" for hierarchy \"ALU_SRC_MUX:inst13\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst13" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 1584 1728 392 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:inst5 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:inst5\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 336 1072 1288 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 RegisterFile:inst5\|lpm_decode1:inst21 " "Elaborating entity \"lpm_decode1\" for hierarchy \"RegisterFile:inst5\|lpm_decode1:inst21\"" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "inst21" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/RegisterFile.bdf" { { 352 272 400 528 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "LPM_DECODE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089764 ""}  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4sf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4sf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4sf " "Found entity 1: decode_4sf" {  } { { "db/decode_4sf.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/decode_4sf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4sf RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\|decode_4sf:auto_generated " "Elaborating entity \"decode_4sf\" for hierarchy \"RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\|decode_4sf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 RegisterFile:inst5\|lpm_mux0:inst11 " "Elaborating entity \"lpm_mux0\" for hierarchy \"RegisterFile:inst5\|lpm_mux0:inst11\"" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "inst11" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/RegisterFile.bdf" { { 16 856 1000 208 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089798 ""}  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tle " "Found entity 1: mux_tle" {  } { { "db/mux_tle.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_tle.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tle RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\|mux_tle:auto_generated " "Elaborating entity \"mux_tle\" for hierarchy \"RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\|mux_tle:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataWriteMux DataWriteMux:inst11 " "Elaborating entity \"DataWriteMux\" for hierarchy \"DataWriteMux:inst11\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst11" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 528 856 1000 608 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Register_MUX Write_Register_MUX:inst27 " "Elaborating entity \"Write_Register_MUX\" for hierarchy \"Write_Register_MUX:inst27\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst27" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 408 888 1032 504 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component\"" {  } { { "Write_Register_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Write_Register_MUX.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component\"" {  } { { "Write_Register_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Write_Register_MUX.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089841 ""}  } { { "Write_Register_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Write_Register_MUX.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_54e " "Found entity 1: mux_54e" {  } { { "db/mux_54e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_54e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_54e Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component\|mux_54e:auto_generated " "Elaborating entity \"mux_54e\" for hierarchy \"Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component\|mux_54e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_seven number_seven:inst14 " "Elaborating entity \"number_seven\" for hierarchy \"number_seven:inst14\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst14" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 128 416 528 176 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant number_seven:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"number_seven:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_seven.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_seven.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "number_seven:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"number_seven:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_seven.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "number_seven:inst14\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"number_seven:inst14\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 7 " "Parameter \"lpm_cvalue\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089875 ""}  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_seven.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Operand2_MUX ALU_Operand2_MUX:inst17 " "Elaborating entity \"ALU_Operand2_MUX\" for hierarchy \"ALU_Operand2_MUX:inst17\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst17" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 456 1592 1736 552 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU_Operand2_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_Operand2_MUX.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU_Operand2_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_Operand2_MUX.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089879 ""}  } { { "ALU_Operand2_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_Operand2_MUX.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a4e " "Found entity 1: mux_a4e" {  } { { "db/mux_a4e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_a4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a4e ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component\|mux_a4e:auto_generated " "Elaborating entity \"mux_a4e\" for hierarchy \"ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component\|mux_a4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089909 ""}
{ "Warning" "WSGN_SEARCH_FILE" "number_one.vhd 2 1 " "Using design file number_one.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_one-SYN " "Found design unit 1: number_one-SYN" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089915 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_one " "Found entity 1: number_one" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089915 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1713455089915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_one number_one:inst15 " "Elaborating entity \"number_one\" for hierarchy \"number_one:inst15\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst15" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 192 416 528 240 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_one.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089918 ""}  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst16 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst16\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst16" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 536 1176 1416 632 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_extend_mux Extender:inst16\|digit_extend_mux:inst " "Elaborating entity \"digit_extend_mux\" for hierarchy \"Extender:inst16\|digit_extend_mux:inst\"" {  } { { "Extender.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Extender.bdf" { { 200 544 624 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "digit_extend_mux.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/digit_extend_mux.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/digit_extend_mux.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089922 ""}  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/digit_extend_mux.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_14e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_14e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_14e " "Found entity 1: mux_14e" {  } { { "db/mux_14e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_14e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_14e Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\|mux_14e:auto_generated " "Elaborating entity \"mux_14e\" for hierarchy \"Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\|mux_14e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSource_MUX PCSource_MUX:inst19 " "Elaborating entity \"PCSource_MUX\" for hierarchy \"PCSource_MUX:inst19\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst19" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 240 2296 2440 352 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "PCSource_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSource_MUX.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "PCSource_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSource_MUX.vhd" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089957 ""}  } { { "PCSource_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSource_MUX.vhd" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b4e " "Found entity 1: mux_b4e" {  } { { "db/mux_b4e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_b4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713455089988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713455089988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b4e PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component\|mux_b4e:auto_generated " "Elaborating entity \"mux_b4e\" for hierarchy \"PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component\|mux_b4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_zero number_zero:inst32 " "Elaborating entity \"number_zero\" for hierarchy \"number_zero:inst32\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst32" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 256 416 528 304 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant number_zero:inst32\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"number_zero:inst32\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_zero.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "number_zero:inst32\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"number_zero:inst32\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_zero.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455089992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "number_zero:inst32\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"number_zero:inst32\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713455089992 ""}  } { { "number_zero.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713455089992 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "ALU/lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift1.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1713455090042 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[22\] " "Converted tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[22\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1713455090208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[4\] " "Converted tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1713455090208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[3\] " "Converted tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1713455090208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[2\] " "Converted tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1713455090208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[1\] " "Converted tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1713455090208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[0\] " "Converted tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1713455090208 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1713455090208 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_~0 " "Found clock multiplexer Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_~0" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1713455090242 "|MIPS_CPU_MULTI_CYCLE|Write_Register_MUX:inst27|lpm_mux:LPM_MUX_component|mux_54e:auto_generated|_~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_~1 " "Found clock multiplexer Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_~1" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1713455090242 "|MIPS_CPU_MULTI_CYCLE|Write_Register_MUX:inst27|lpm_mux:LPM_MUX_component|mux_54e:auto_generated|_~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_~2 " "Found clock multiplexer Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_~2" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1713455090242 "|MIPS_CPU_MULTI_CYCLE|Write_Register_MUX:inst27|lpm_mux:LPM_MUX_component|mux_54e:auto_generated|_~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1713455090242 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[10\] ALUSrcA " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[10\]\" to the node \"ALUSrcA\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[18\] IRWrite " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[18\]\" to the node \"IRWrite\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[19\] MemWrite " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[19\]\" to the node \"MemWrite\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[20\] MemRead " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[20\]\" to the node \"MemRead\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[21\] IorD " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[21\]\" to the node \"IorD\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[7\] RegWrite " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[7\]\" to the node \"RegWrite\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[17\] MemtoReg " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[17\]\" to the node \"MemtoReg\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[6\] RegDst\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[6\]\" to the node \"RegDst\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[5\] RegDst\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[5\]\" to the node \"RegDst\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[9\] ALUSrcB\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[9\]\" to the node \"ALUSrcB\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[8\] ALUSrcB\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[8\]\" to the node \"ALUSrcB\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[14\] ALUOp\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[14\]\" to the node \"ALUOp\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[13\] ALUOp\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[13\]\" to the node \"ALUOp\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[12\] ALUOp\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[12\]\" to the node \"ALUOp\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[11\] ALUOp\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[11\]\" to the node \"ALUOp\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[23\] PCWrite " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[23\]\" to the node \"PCWrite\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[16\] PCSource\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[16\]\" to the node \"PCSource\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[15\] PCSource\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[15\]\" to the node \"PCSource\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[18\] Register_8bit_enable:inst22\|register_8bit:inst\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[18\]\" to the node \"Register_8bit_enable:inst22\|register_8bit:inst\|inst9\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[20\] Memory:inst\|inst " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[20\]\" to the node \"Memory:inst\|inst\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[23\] inst25 " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[23\]\" to the node \"inst25\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713455090475 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1713455090475 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[10\] ALU_SRC_MUX:inst13\|lpm_mux:LPM_MUX_component\|mux_84e:auto_generated\|l1_w7_n0_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[10\]\" to the node \"ALU_SRC_MUX:inst13\|lpm_mux:LPM_MUX_component\|mux_84e:auto_generated\|l1_w7_n0_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[19\] Memory:inst\|lpm_ram_dq:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_64g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[19\]\" to the node \"Memory:inst\|lpm_ram_dq:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_64g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[21\] IorD_MUX:inst23\|lpm_mux:LPM_MUX_component\|mux_84e:auto_generated\|l1_w0_n0_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[21\]\" to the node \"IorD_MUX:inst23\|lpm_mux:LPM_MUX_component\|mux_84e:auto_generated\|l1_w0_n0_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[7\] RegisterFile:inst5\|register_8bit:inst18\|inst9 " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[7\]\" to the node \"RegisterFile:inst5\|register_8bit:inst18\|inst9\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[17\] DataWriteMux:inst11\|lpm_mux:LPM_MUX_component\|mux_84e:auto_generated\|l1_w7_n0_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[17\]\" to the node \"DataWriteMux:inst11\|lpm_mux:LPM_MUX_component\|mux_84e:auto_generated\|l1_w7_n0_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[6\] Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|result_node\[2\] " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[6\]\" to the node \"Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|result_node\[2\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[5\] Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[5\]\" to the node \"Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[9\] ALU_Operand2_MUX:inst17\|lpm_mux:LPM_MUX_component\|mux_a4e:auto_generated\|data2_wire\[7\] " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[9\]\" to the node \"ALU_Operand2_MUX:inst17\|lpm_mux:LPM_MUX_component\|mux_a4e:auto_generated\|data2_wire\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[8\] ALU_Operand2_MUX:inst17\|lpm_mux:LPM_MUX_component\|mux_a4e:auto_generated\|data0_wire\[7\] " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[8\]\" to the node \"ALU_Operand2_MUX:inst17\|lpm_mux:LPM_MUX_component\|mux_a4e:auto_generated\|data0_wire\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[14\] Practical3:inst8\|lpm_mux1:inst19\|lpm_mux:LPM_MUX_component\|mux_q8f:auto_generated\|l4_w0_n0_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[14\]\" to the node \"Practical3:inst8\|lpm_mux1:inst19\|lpm_mux:LPM_MUX_component\|mux_q8f:auto_generated\|l4_w0_n0_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[13\] Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated\|w_anode69w\[3\] " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[13\]\" to the node \"Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated\|w_anode69w\[3\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[12\] Practical3:inst8\|lpm_mux1:inst19\|lpm_mux:LPM_MUX_component\|mux_q8f:auto_generated\|l2_w0_n1_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[12\]\" to the node \"Practical3:inst8\|lpm_mux1:inst19\|lpm_mux:LPM_MUX_component\|mux_q8f:auto_generated\|l2_w0_n1_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[11\] Practical3:inst8\|lpm_mux8:inst5\|lpm_mux:LPM_MUX_component\|mux_6ne:auto_generated\|l1_w0_n3_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[11\]\" to the node \"Practical3:inst8\|lpm_mux8:inst5\|lpm_mux:LPM_MUX_component\|mux_6ne:auto_generated\|l1_w0_n3_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[16\] PCSource_MUX:inst19\|lpm_mux:LPM_MUX_component\|mux_b4e:auto_generated\|l2_w7_n0_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[16\]\" to the node \"PCSource_MUX:inst19\|lpm_mux:LPM_MUX_component\|mux_b4e:auto_generated\|l2_w7_n0_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[15\] PCSource_MUX:inst19\|lpm_mux:LPM_MUX_component\|mux_b4e:auto_generated\|l2_w7_n0_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[15\]\" to the node \"PCSource_MUX:inst19\|lpm_mux:LPM_MUX_component\|mux_b4e:auto_generated\|l2_w7_n0_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713455090476 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1713455090476 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1713455090750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1713455091081 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713455091081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "474 " "Implemented 474 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1713455091137 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1713455091137 ""} { "Info" "ICUT_CUT_TM_LCELLS" "326 " "Implemented 326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1713455091137 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1713455091137 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1713455091137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713455091163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 19:14:51 2024 " "Processing ended: Thu Apr 18 19:14:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713455091163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713455091163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713455091163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713455091163 ""}
