// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module SharedMemory(	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
  input         clock,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
                reset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
  output        io_coreReq_ready,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_valid,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [1:0]  io_coreReq_bits_instrId,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_isWrite,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [9:0]  io_coreReq_bits_setIdx,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_0_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_0_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_0_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_1_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_1_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_1_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_2_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_2_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_2_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_3_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_3_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_3_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_4_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_4_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_4_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_5_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_5_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_5_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_6_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_6_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_6_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_7_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_7_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_7_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [31:0] io_coreReq_bits_data_0,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_1,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_2,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_3,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_4,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_5,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_6,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_7,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreRsp_ready,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  output        io_coreRsp_valid,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  output [1:0]  io_coreRsp_bits_instrId,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  output [31:0] io_coreRsp_bits_data_0,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_1,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_2,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_3,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_4,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_5,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_6,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_7,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  output        io_coreRsp_bits_activeMask_0,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_1,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_2,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_3,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_4,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_5,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_6,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_7	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
);

  wire        io_coreReq_ready_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:194:84
  wire [7:0]  _DataAccessesRRsp_DataAccess_7_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_7_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_7_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_7_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_6_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_6_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_6_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_6_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_5_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_5_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_5_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_5_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_4_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_4_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_4_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_4_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_3_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_3_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_3_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_3_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_2_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_2_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_2_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_2_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_1_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_1_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_1_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_1_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [3:0]  _coreRsp_Q_io_count;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:73:25
  wire [31:0] _DataCorssBarForRead_io_DataOut_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForWrite_io_DataOut_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [7:0]  _BankConfArb_io_dataCrsbarSel1H_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [7:0]  _BankConfArb_io_dataCrsbarSel1H_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [7:0]  _BankConfArb_io_dataCrsbarSel1H_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [7:0]  _BankConfArb_io_dataCrsbarSel1H_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [7:0]  _BankConfArb_io_dataCrsbarSel1H_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [7:0]  _BankConfArb_io_dataCrsbarSel1H_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [7:0]  _BankConfArb_io_dataCrsbarSel1H_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [7:0]  _BankConfArb_io_dataCrsbarSel1H_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [1:0]  _BankConfArb_io_addrCrsbarOut_0_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_0_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [1:0]  _BankConfArb_io_addrCrsbarOut_1_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_1_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [1:0]  _BankConfArb_io_addrCrsbarOut_2_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_2_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [1:0]  _BankConfArb_io_addrCrsbarOut_3_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_3_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [1:0]  _BankConfArb_io_addrCrsbarOut_4_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_4_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [1:0]  _BankConfArb_io_addrCrsbarOut_5_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_5_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [1:0]  _BankConfArb_io_addrCrsbarOut_6_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_6_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [1:0]  _BankConfArb_io_addrCrsbarOut_7_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_7_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_bankConflict;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_bankConflict_isWrite;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21 =
    io_coreReq_ready_0 & io_coreReq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:194:84
  reg  [1:0]  coreReq_st1_instrId;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg         coreReq_st1_isWrite;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [9:0]  coreReq_st1_setIdx;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg         BankConfArb_io_coreReqArb_isWrite_REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:80:51
  reg         coreReqisValidWrite_st1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40
  reg         coreReqisValidWrite_st1_REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:122:113
  reg         coreReqisValidRead_comb_REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:123:89
  wire        coreReqisValidRead_comb =
    _DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21 & ~io_coreReq_bits_isWrite
    | coreReqisValidRead_comb_REG;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:123:{50,53,79,89}
  reg         coreReqisValidRead_st1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:124:40
  reg         coreReqisValidRead_st1_REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:125:112
  reg         REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:17
  `ifndef SYNTHESIS	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:9
    always @(posedge clock) begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:9
      if (~reset & REG != coreReqisValidRead_st1) begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:124:40, :127:{9,17,52}
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:9
          $error("Assertion failed\n    at ShareMem.scala:127 assert(RegNext(coreReqisValidRead_comb, false.B) === coreReqisValidRead_st1)\n");	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:9
        if (`STOP_COND_)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:9
          $fatal;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         coreReqisValidRead_st2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:128:39
  reg         coreReqisValidWrite_st2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:129:40
  reg  [1:0]  coreReqInstrId_st2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:131:35
  reg         coreReqActvMask_st2_r_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqIsWrite_st2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:133:35
  reg  [1:0]  arbAddrCrsbarOut_st1_0_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_0_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [1:0]  arbAddrCrsbarOut_st1_1_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_1_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [1:0]  arbAddrCrsbarOut_st1_2_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_2_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [1:0]  arbAddrCrsbarOut_st1_3_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_3_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [1:0]  arbAddrCrsbarOut_st1_4_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_4_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [1:0]  arbAddrCrsbarOut_st1_5_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_5_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [1:0]  arbAddrCrsbarOut_st1_6_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_6_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [1:0]  arbAddrCrsbarOut_st1_7_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_7_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [7:0]  arbDataCrsbarSel1H_st1_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [7:0]  arbDataCrsbarSel1H_st1_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [7:0]  arbDataCrsbarSel1H_st1_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [7:0]  arbDataCrsbarSel1H_st1_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [7:0]  arbDataCrsbarSel1H_st1_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [7:0]  arbDataCrsbarSel1H_st1_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [7:0]  arbDataCrsbarSel1H_st1_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [7:0]  arbDataCrsbarSel1H_st1_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [7:0]  arbDataCrsbarSel1H_st2_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [7:0]  arbDataCrsbarSel1H_st2_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [7:0]  arbDataCrsbarSel1H_st2_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [7:0]  arbDataCrsbarSel1H_st2_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [7:0]  arbDataCrsbarSel1H_st2_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [7:0]  arbDataCrsbarSel1H_st2_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [7:0]  arbDataCrsbarSel1H_st2_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [7:0]  arbDataCrsbarSel1H_st2_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg  [31:0] dataAccess_data_st2_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg         io_coreReq_ready_REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:194:31
  assign io_coreReq_ready_0 =
    ~io_coreReq_ready_REG & _coreRsp_Q_io_count != 4'h6 & ~coreReqisValidWrite_st1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:73:25, :121:40, :190:{44,70}, :194:{23,31,84,87}
  always @(posedge clock) begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
    if (_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      coreReq_st1_instrId <= io_coreReq_bits_instrId;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_isWrite <= io_coreReq_bits_isWrite;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_setIdx <= io_coreReq_bits_setIdx;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_0 <= io_coreReq_bits_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_1 <= io_coreReq_bits_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_2 <= io_coreReq_bits_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_3 <= io_coreReq_bits_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_4 <= io_coreReq_bits_data_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_5 <= io_coreReq_bits_data_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_6 <= io_coreReq_bits_data_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_7 <= io_coreReq_bits_data_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    end
    BankConfArb_io_coreReqArb_isWrite_REG <= _BankConfArb_io_bankConflict;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :80:51
    coreReqisValidWrite_st1_REG <= _BankConfArb_io_bankConflict;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :122:113
    coreReqisValidRead_st1_REG <= _BankConfArb_io_bankConflict;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :125:112
    coreReqisValidRead_st2 <= coreReqisValidRead_st1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:124:40, :128:39
    coreReqisValidWrite_st2 <= coreReqisValidWrite_st1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :129:40
    coreReqInstrId_st2 <= coreReq_st1_instrId;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :131:35
    coreReqActvMask_st2_r_0 <= _BankConfArb_io_activeLane_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_1 <= _BankConfArb_io_activeLane_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_2 <= _BankConfArb_io_activeLane_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_3 <= _BankConfArb_io_activeLane_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_4 <= _BankConfArb_io_activeLane_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_5 <= _BankConfArb_io_activeLane_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_6 <= _BankConfArb_io_activeLane_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_7 <= _BankConfArb_io_activeLane_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_0 <= coreReqActvMask_st2_r_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_1 <= coreReqActvMask_st2_r_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_2 <= coreReqActvMask_st2_r_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_3 <= coreReqActvMask_st2_r_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_4 <= coreReqActvMask_st2_r_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_5 <= coreReqActvMask_st2_r_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_6 <= coreReqActvMask_st2_r_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_7 <= coreReqActvMask_st2_r_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqIsWrite_st2 <= coreReq_st1_isWrite;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :133:35
    arbAddrCrsbarOut_st1_0_bankOffset <= _BankConfArb_io_addrCrsbarOut_0_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_0_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_0_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_1_bankOffset <= _BankConfArb_io_addrCrsbarOut_1_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_1_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_1_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_2_bankOffset <= _BankConfArb_io_addrCrsbarOut_2_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_2_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_2_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_3_bankOffset <= _BankConfArb_io_addrCrsbarOut_3_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_3_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_3_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_4_bankOffset <= _BankConfArb_io_addrCrsbarOut_4_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_4_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_4_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_5_bankOffset <= _BankConfArb_io_addrCrsbarOut_5_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_5_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_5_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_6_bankOffset <= _BankConfArb_io_addrCrsbarOut_6_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_6_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_6_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_7_bankOffset <= _BankConfArb_io_addrCrsbarOut_7_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_7_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_7_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbDataCrsbarSel1H_st1_0 <= _BankConfArb_io_dataCrsbarSel1H_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_1 <= _BankConfArb_io_dataCrsbarSel1H_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_2 <= _BankConfArb_io_dataCrsbarSel1H_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_3 <= _BankConfArb_io_dataCrsbarSel1H_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_4 <= _BankConfArb_io_dataCrsbarSel1H_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_5 <= _BankConfArb_io_dataCrsbarSel1H_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_6 <= _BankConfArb_io_dataCrsbarSel1H_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_7 <= _BankConfArb_io_dataCrsbarSel1H_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st2_0 <= arbDataCrsbarSel1H_st1_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_1 <= arbDataCrsbarSel1H_st1_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_2 <= arbDataCrsbarSel1H_st1_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_3 <= arbDataCrsbarSel1H_st1_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_4 <= arbDataCrsbarSel1H_st1_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_5 <= arbDataCrsbarSel1H_st1_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_6 <= arbDataCrsbarSel1H_st1_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_7 <= arbDataCrsbarSel1H_st1_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    if (coreReqisValidRead_st1) begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:124:40
      dataAccess_data_st2_0 <=
        {_DataAccessesRRsp_DataAccess_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_1 <=
        {_DataAccessesRRsp_DataAccess_1_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_1_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_1_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_1_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_2 <=
        {_DataAccessesRRsp_DataAccess_2_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_2_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_2_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_2_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_3 <=
        {_DataAccessesRRsp_DataAccess_3_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_3_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_3_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_3_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_4 <=
        {_DataAccessesRRsp_DataAccess_4_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_4_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_4_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_4_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_5 <=
        {_DataAccessesRRsp_DataAccess_5_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_5_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_5_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_5_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_6 <=
        {_DataAccessesRRsp_DataAccess_6_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_6_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_6_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_6_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_7 <=
        {_DataAccessesRRsp_DataAccess_7_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_7_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_7_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_7_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
    end
    io_coreReq_ready_REG <= _BankConfArb_io_bankConflict;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :194:31
    if (reset) begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      coreReqisValidWrite_st1 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40
      coreReqisValidRead_comb_REG <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :123:89
      coreReqisValidRead_st1 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :124:40
      REG <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :127:17
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_1 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_2 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_3 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_4 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_5 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_6 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_7 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
    end
    else begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      coreReqisValidWrite_st1 <=
        _DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21 & io_coreReq_bits_isWrite
        | coreReqisValidWrite_st1 & coreReqisValidWrite_st1_REG;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :122:{47,75,103,113}
      coreReqisValidRead_comb_REG <=
        _BankConfArb_io_bankConflict & ~_BankConfArb_io_bankConflict_isWrite;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:{89,118,121}
      coreReqisValidRead_st1 <=
        _DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21 & ~io_coreReq_bits_isWrite
        | coreReqisValidRead_st1 & coreReqisValidRead_st1_REG;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:123:53, :124:40, :125:{46,75,102,112}
      REG <= coreReqisValidRead_comb;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:123:79, :127:17
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG <= _BankConfArb_io_dataArrayEn_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_1 <= _BankConfArb_io_dataArrayEn_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_2 <= _BankConfArb_io_dataArrayEn_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_3 <= _BankConfArb_io_dataArrayEn_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_4 <= _BankConfArb_io_dataArrayEn_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_5 <= _BankConfArb_io_dataArrayEn_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_6 <= _BankConfArb_io_dataArrayEn_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_7 <= _BankConfArb_io_dataArrayEn_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      automatic logic [31:0] _RANDOM[0:25];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
        `INIT_RANDOM_PROLOG_	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
        end	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
        coreReq_st1_instrId = _RANDOM[5'h0][1:0];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_isWrite = _RANDOM[5'h0][2];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_setIdx = _RANDOM[5'h0][12:3];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_0 = {_RANDOM[5'h2][31:29], _RANDOM[5'h3][28:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_1 = {_RANDOM[5'h3][31:29], _RANDOM[5'h4][28:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_2 = {_RANDOM[5'h4][31:29], _RANDOM[5'h5][28:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_3 = {_RANDOM[5'h5][31:29], _RANDOM[5'h6][28:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_4 = {_RANDOM[5'h6][31:29], _RANDOM[5'h7][28:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_5 = {_RANDOM[5'h7][31:29], _RANDOM[5'h8][28:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_6 = {_RANDOM[5'h8][31:29], _RANDOM[5'h9][28:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_7 = {_RANDOM[5'h9][31:29], _RANDOM[5'hA][28:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        BankConfArb_io_coreReqArb_isWrite_REG = _RANDOM[5'hA][29];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :80:51
        coreReqisValidWrite_st1 = _RANDOM[5'hA][30];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :121:40
        coreReqisValidWrite_st1_REG = _RANDOM[5'hA][31];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :122:113
        coreReqisValidRead_comb_REG = _RANDOM[5'hB][0];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89
        coreReqisValidRead_st1 = _RANDOM[5'hB][1];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :124:40
        coreReqisValidRead_st1_REG = _RANDOM[5'hB][2];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :125:112
        REG = _RANDOM[5'hB][3];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :127:17
        coreReqisValidRead_st2 = _RANDOM[5'hB][4];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :128:39
        coreReqisValidWrite_st2 = _RANDOM[5'hB][5];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :129:40
        coreReqInstrId_st2 = _RANDOM[5'hB][7:6];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :131:35
        coreReqActvMask_st2_r_0 = _RANDOM[5'hB][8];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_r_1 = _RANDOM[5'hB][9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_r_2 = _RANDOM[5'hB][10];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_r_3 = _RANDOM[5'hB][11];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_r_4 = _RANDOM[5'hB][12];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_r_5 = _RANDOM[5'hB][13];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_r_6 = _RANDOM[5'hB][14];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_r_7 = _RANDOM[5'hB][15];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_0 = _RANDOM[5'hB][16];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_1 = _RANDOM[5'hB][17];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_2 = _RANDOM[5'hB][18];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_3 = _RANDOM[5'hB][19];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_4 = _RANDOM[5'hB][20];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_5 = _RANDOM[5'hB][21];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_6 = _RANDOM[5'hB][22];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqActvMask_st2_7 = _RANDOM[5'hB][23];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :132:42
        coreReqIsWrite_st2 = _RANDOM[5'hB][24];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :133:35
        arbAddrCrsbarOut_st1_0_bankOffset = _RANDOM[5'hB][26:25];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :135:37
        arbAddrCrsbarOut_st1_0_wordOffset1H = _RANDOM[5'hB][30:27];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :135:37
        arbAddrCrsbarOut_st1_1_bankOffset = {_RANDOM[5'hB][31], _RANDOM[5'hC][0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :123:89, :135:37
        arbAddrCrsbarOut_st1_1_wordOffset1H = _RANDOM[5'hC][4:1];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_2_bankOffset = _RANDOM[5'hC][6:5];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_2_wordOffset1H = _RANDOM[5'hC][10:7];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_3_bankOffset = _RANDOM[5'hC][12:11];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_3_wordOffset1H = _RANDOM[5'hC][16:13];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_4_bankOffset = _RANDOM[5'hC][18:17];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_4_wordOffset1H = _RANDOM[5'hC][22:19];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_5_bankOffset = _RANDOM[5'hC][24:23];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_5_wordOffset1H = _RANDOM[5'hC][28:25];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_6_bankOffset = _RANDOM[5'hC][30:29];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_6_wordOffset1H = {_RANDOM[5'hC][31], _RANDOM[5'hD][2:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_7_bankOffset = _RANDOM[5'hD][4:3];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_7_wordOffset1H = _RANDOM[5'hD][8:5];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbDataCrsbarSel1H_st1_0 = _RANDOM[5'hD][16:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37, :136:39
        arbDataCrsbarSel1H_st1_1 = _RANDOM[5'hD][24:17];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37, :136:39
        arbDataCrsbarSel1H_st1_2 = {_RANDOM[5'hD][31:25], _RANDOM[5'hE][0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37, :136:39
        arbDataCrsbarSel1H_st1_3 = _RANDOM[5'hE][8:1];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_4 = _RANDOM[5'hE][16:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_5 = _RANDOM[5'hE][24:17];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_6 = {_RANDOM[5'hE][31:25], _RANDOM[5'hF][0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_7 = _RANDOM[5'hF][8:1];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st2_0 = _RANDOM[5'hF][16:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39, :137:39
        arbDataCrsbarSel1H_st2_1 = _RANDOM[5'hF][24:17];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39, :137:39
        arbDataCrsbarSel1H_st2_2 = {_RANDOM[5'hF][31:25], _RANDOM[5'h10][0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39, :137:39
        arbDataCrsbarSel1H_st2_3 = _RANDOM[5'h10][8:1];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_4 = _RANDOM[5'h10][16:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_5 = _RANDOM[5'h10][24:17];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_6 = {_RANDOM[5'h10][31:25], _RANDOM[5'h11][0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_7 = _RANDOM[5'h11][8:1];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG = _RANDOM[5'h11][9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_1 = _RANDOM[5'h11][10];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_2 = _RANDOM[5'h11][11];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_3 = _RANDOM[5'h11][12];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_4 = _RANDOM[5'h11][13];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_5 = _RANDOM[5'h11][14];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_6 = _RANDOM[5'h11][15];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_7 = _RANDOM[5'h11][16];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        dataAccess_data_st2_0 = {_RANDOM[5'h11][31:17], _RANDOM[5'h12][16:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :174:38
        dataAccess_data_st2_1 = {_RANDOM[5'h12][31:17], _RANDOM[5'h13][16:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_2 = {_RANDOM[5'h13][31:17], _RANDOM[5'h14][16:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_3 = {_RANDOM[5'h14][31:17], _RANDOM[5'h15][16:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_4 = {_RANDOM[5'h15][31:17], _RANDOM[5'h16][16:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_5 = {_RANDOM[5'h16][31:17], _RANDOM[5'h17][16:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_6 = {_RANDOM[5'h17][31:17], _RANDOM[5'h18][16:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_7 = {_RANDOM[5'h18][31:17], _RANDOM[5'h19][16:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        io_coreReq_ready_REG = _RANDOM[5'h19][17];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38, :194:31
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankConflictArbiter BankConfArb (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
    .clock                                    (clock),
    .reset                                    (reset),
    .io_coreReqArb_isWrite
      (BankConfArb_io_coreReqArb_isWrite_REG
         ? coreReq_st1_isWrite
         : io_coreReq_bits_isWrite),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :80:{43,51}
    .io_coreReqArb_enable
      (_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_coreReqArb_perLaneAddr_0_activeMask   (io_coreReq_bits_perLaneAddr_0_activeMask),
    .io_coreReqArb_perLaneAddr_0_blockOffset  (io_coreReq_bits_perLaneAddr_0_blockOffset),
    .io_coreReqArb_perLaneAddr_0_wordOffset1H
      (io_coreReq_bits_perLaneAddr_0_wordOffset1H),
    .io_coreReqArb_perLaneAddr_1_activeMask   (io_coreReq_bits_perLaneAddr_1_activeMask),
    .io_coreReqArb_perLaneAddr_1_blockOffset  (io_coreReq_bits_perLaneAddr_1_blockOffset),
    .io_coreReqArb_perLaneAddr_1_wordOffset1H
      (io_coreReq_bits_perLaneAddr_1_wordOffset1H),
    .io_coreReqArb_perLaneAddr_2_activeMask   (io_coreReq_bits_perLaneAddr_2_activeMask),
    .io_coreReqArb_perLaneAddr_2_blockOffset  (io_coreReq_bits_perLaneAddr_2_blockOffset),
    .io_coreReqArb_perLaneAddr_2_wordOffset1H
      (io_coreReq_bits_perLaneAddr_2_wordOffset1H),
    .io_coreReqArb_perLaneAddr_3_activeMask   (io_coreReq_bits_perLaneAddr_3_activeMask),
    .io_coreReqArb_perLaneAddr_3_blockOffset  (io_coreReq_bits_perLaneAddr_3_blockOffset),
    .io_coreReqArb_perLaneAddr_3_wordOffset1H
      (io_coreReq_bits_perLaneAddr_3_wordOffset1H),
    .io_coreReqArb_perLaneAddr_4_activeMask   (io_coreReq_bits_perLaneAddr_4_activeMask),
    .io_coreReqArb_perLaneAddr_4_blockOffset  (io_coreReq_bits_perLaneAddr_4_blockOffset),
    .io_coreReqArb_perLaneAddr_4_wordOffset1H
      (io_coreReq_bits_perLaneAddr_4_wordOffset1H),
    .io_coreReqArb_perLaneAddr_5_activeMask   (io_coreReq_bits_perLaneAddr_5_activeMask),
    .io_coreReqArb_perLaneAddr_5_blockOffset  (io_coreReq_bits_perLaneAddr_5_blockOffset),
    .io_coreReqArb_perLaneAddr_5_wordOffset1H
      (io_coreReq_bits_perLaneAddr_5_wordOffset1H),
    .io_coreReqArb_perLaneAddr_6_activeMask   (io_coreReq_bits_perLaneAddr_6_activeMask),
    .io_coreReqArb_perLaneAddr_6_blockOffset  (io_coreReq_bits_perLaneAddr_6_blockOffset),
    .io_coreReqArb_perLaneAddr_6_wordOffset1H
      (io_coreReq_bits_perLaneAddr_6_wordOffset1H),
    .io_coreReqArb_perLaneAddr_7_activeMask   (io_coreReq_bits_perLaneAddr_7_activeMask),
    .io_coreReqArb_perLaneAddr_7_blockOffset  (io_coreReq_bits_perLaneAddr_7_blockOffset),
    .io_coreReqArb_perLaneAddr_7_wordOffset1H
      (io_coreReq_bits_perLaneAddr_7_wordOffset1H),
    .io_dataCrsbarSel1H_0                     (_BankConfArb_io_dataCrsbarSel1H_0),
    .io_dataCrsbarSel1H_1                     (_BankConfArb_io_dataCrsbarSel1H_1),
    .io_dataCrsbarSel1H_2                     (_BankConfArb_io_dataCrsbarSel1H_2),
    .io_dataCrsbarSel1H_3                     (_BankConfArb_io_dataCrsbarSel1H_3),
    .io_dataCrsbarSel1H_4                     (_BankConfArb_io_dataCrsbarSel1H_4),
    .io_dataCrsbarSel1H_5                     (_BankConfArb_io_dataCrsbarSel1H_5),
    .io_dataCrsbarSel1H_6                     (_BankConfArb_io_dataCrsbarSel1H_6),
    .io_dataCrsbarSel1H_7                     (_BankConfArb_io_dataCrsbarSel1H_7),
    .io_addrCrsbarOut_0_bankOffset
      (_BankConfArb_io_addrCrsbarOut_0_bankOffset),
    .io_addrCrsbarOut_0_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_0_wordOffset1H),
    .io_addrCrsbarOut_1_bankOffset
      (_BankConfArb_io_addrCrsbarOut_1_bankOffset),
    .io_addrCrsbarOut_1_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_1_wordOffset1H),
    .io_addrCrsbarOut_2_bankOffset
      (_BankConfArb_io_addrCrsbarOut_2_bankOffset),
    .io_addrCrsbarOut_2_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_2_wordOffset1H),
    .io_addrCrsbarOut_3_bankOffset
      (_BankConfArb_io_addrCrsbarOut_3_bankOffset),
    .io_addrCrsbarOut_3_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_3_wordOffset1H),
    .io_addrCrsbarOut_4_bankOffset
      (_BankConfArb_io_addrCrsbarOut_4_bankOffset),
    .io_addrCrsbarOut_4_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_4_wordOffset1H),
    .io_addrCrsbarOut_5_bankOffset
      (_BankConfArb_io_addrCrsbarOut_5_bankOffset),
    .io_addrCrsbarOut_5_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_5_wordOffset1H),
    .io_addrCrsbarOut_6_bankOffset
      (_BankConfArb_io_addrCrsbarOut_6_bankOffset),
    .io_addrCrsbarOut_6_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_6_wordOffset1H),
    .io_addrCrsbarOut_7_bankOffset
      (_BankConfArb_io_addrCrsbarOut_7_bankOffset),
    .io_addrCrsbarOut_7_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_7_wordOffset1H),
    .io_dataArrayEn_0                         (_BankConfArb_io_dataArrayEn_0),
    .io_dataArrayEn_1                         (_BankConfArb_io_dataArrayEn_1),
    .io_dataArrayEn_2                         (_BankConfArb_io_dataArrayEn_2),
    .io_dataArrayEn_3                         (_BankConfArb_io_dataArrayEn_3),
    .io_dataArrayEn_4                         (_BankConfArb_io_dataArrayEn_4),
    .io_dataArrayEn_5                         (_BankConfArb_io_dataArrayEn_5),
    .io_dataArrayEn_6                         (_BankConfArb_io_dataArrayEn_6),
    .io_dataArrayEn_7                         (_BankConfArb_io_dataArrayEn_7),
    .io_activeLane_0                          (_BankConfArb_io_activeLane_0),
    .io_activeLane_1                          (_BankConfArb_io_activeLane_1),
    .io_activeLane_2                          (_BankConfArb_io_activeLane_2),
    .io_activeLane_3                          (_BankConfArb_io_activeLane_3),
    .io_activeLane_4                          (_BankConfArb_io_activeLane_4),
    .io_activeLane_5                          (_BankConfArb_io_activeLane_5),
    .io_activeLane_6                          (_BankConfArb_io_activeLane_6),
    .io_activeLane_7                          (_BankConfArb_io_activeLane_7),
    .io_bankConflict                          (_BankConfArb_io_bankConflict),
    .io_bankConflict_isWrite                  (_BankConfArb_io_bankConflict_isWrite)
  );
  DataCrossbar DataCorssBarForWrite (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
    .io_DataIn_0   (coreReq_st1_data_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_1   (coreReq_st1_data_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_2   (coreReq_st1_data_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_3   (coreReq_st1_data_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_4   (coreReq_st1_data_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_5   (coreReq_st1_data_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_6   (coreReq_st1_data_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_7   (coreReq_st1_data_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataOut_0  (_DataCorssBarForWrite_io_DataOut_0),
    .io_DataOut_1  (_DataCorssBarForWrite_io_DataOut_1),
    .io_DataOut_2  (_DataCorssBarForWrite_io_DataOut_2),
    .io_DataOut_3  (_DataCorssBarForWrite_io_DataOut_3),
    .io_DataOut_4  (_DataCorssBarForWrite_io_DataOut_4),
    .io_DataOut_5  (_DataCorssBarForWrite_io_DataOut_5),
    .io_DataOut_6  (_DataCorssBarForWrite_io_DataOut_6),
    .io_DataOut_7  (_DataCorssBarForWrite_io_DataOut_7),
    .io_Select1H_0 (arbDataCrsbarSel1H_st1_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_1 (arbDataCrsbarSel1H_st1_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_2 (arbDataCrsbarSel1H_st1_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_3 (arbDataCrsbarSel1H_st1_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_4 (arbDataCrsbarSel1H_st1_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_5 (arbDataCrsbarSel1H_st1_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_6 (arbDataCrsbarSel1H_st1_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_7 (arbDataCrsbarSel1H_st1_7)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  );
  DataCrossbar DataCorssBarForRead (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_DataIn_0   (dataAccess_data_st2_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_1   (dataAccess_data_st2_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_2   (dataAccess_data_st2_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_3   (dataAccess_data_st2_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_4   (dataAccess_data_st2_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_5   (dataAccess_data_st2_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_6   (dataAccess_data_st2_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_7   (dataAccess_data_st2_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataOut_0  (_DataCorssBarForRead_io_DataOut_0),
    .io_DataOut_1  (_DataCorssBarForRead_io_DataOut_1),
    .io_DataOut_2  (_DataCorssBarForRead_io_DataOut_2),
    .io_DataOut_3  (_DataCorssBarForRead_io_DataOut_3),
    .io_DataOut_4  (_DataCorssBarForRead_io_DataOut_4),
    .io_DataOut_5  (_DataCorssBarForRead_io_DataOut_5),
    .io_DataOut_6  (_DataCorssBarForRead_io_DataOut_6),
    .io_DataOut_7  (_DataCorssBarForRead_io_DataOut_7),
    .io_Select1H_0 (arbDataCrsbarSel1H_st2_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_1 (arbDataCrsbarSel1H_st2_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_2 (arbDataCrsbarSel1H_st2_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_3 (arbDataCrsbarSel1H_st2_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_4 (arbDataCrsbarSel1H_st2_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_5 (arbDataCrsbarSel1H_st2_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_6 (arbDataCrsbarSel1H_st2_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_7 (arbDataCrsbarSel1H_st2_7)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  );
  Queue8_ShareMemCoreRsp coreRsp_Q (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:73:25
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_valid             (coreReqisValidRead_st2 | coreReqisValidWrite_st2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:128:39, :129:40, :185:52
    .io_enq_bits_instrId      (coreReqInstrId_st2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:131:35
    .io_enq_bits_isWrite      (coreReqIsWrite_st2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:133:35
    .io_enq_bits_data_0       (_DataCorssBarForRead_io_DataOut_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_1       (_DataCorssBarForRead_io_DataOut_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_2       (_DataCorssBarForRead_io_DataOut_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_3       (_DataCorssBarForRead_io_DataOut_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_4       (_DataCorssBarForRead_io_DataOut_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_5       (_DataCorssBarForRead_io_DataOut_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_6       (_DataCorssBarForRead_io_DataOut_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_7       (_DataCorssBarForRead_io_DataOut_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_activeMask_0 (coreReqActvMask_st2_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_1 (coreReqActvMask_st2_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_2 (coreReqActvMask_st2_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_3 (coreReqActvMask_st2_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_4 (coreReqActvMask_st2_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_5 (coreReqActvMask_st2_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_6 (coreReqActvMask_st2_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_7 (coreReqActvMask_st2_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_deq_ready             (io_coreRsp_ready),
    .io_deq_valid             (io_coreRsp_valid),
    .io_deq_bits_instrId      (io_coreRsp_bits_instrId),
    .io_deq_bits_data_0       (io_coreRsp_bits_data_0),
    .io_deq_bits_data_1       (io_coreRsp_bits_data_1),
    .io_deq_bits_data_2       (io_coreRsp_bits_data_2),
    .io_deq_bits_data_3       (io_coreRsp_bits_data_3),
    .io_deq_bits_data_4       (io_coreRsp_bits_data_4),
    .io_deq_bits_data_5       (io_coreRsp_bits_data_5),
    .io_deq_bits_data_6       (io_coreRsp_bits_data_6),
    .io_deq_bits_data_7       (io_coreRsp_bits_data_7),
    .io_deq_bits_activeMask_0 (io_coreRsp_bits_activeMask_0),
    .io_deq_bits_activeMask_1 (io_coreRsp_bits_activeMask_1),
    .io_deq_bits_activeMask_2 (io_coreRsp_bits_activeMask_2),
    .io_deq_bits_activeMask_3 (io_coreRsp_bits_activeMask_3),
    .io_deq_bits_activeMask_4 (io_coreRsp_bits_activeMask_4),
    .io_deq_bits_activeMask_5 (io_coreRsp_bits_activeMask_5),
    .io_deq_bits_activeMask_6 (io_coreRsp_bits_activeMask_6),
    .io_deq_bits_activeMask_7 (io_coreRsp_bits_activeMask_7),
    .io_count                 (_coreRsp_Q_io_count)
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_0_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_0_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_0[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_0[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_0[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_0[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_0_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_1 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_1_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_1_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_1_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_1_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_1_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_1_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_1[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_1[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_1[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_1[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_1_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_2 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_2_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_2_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_2_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_2_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_2_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_2_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_2[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_2[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_2[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_2[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_2_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_3 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_3_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_3_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_3_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_3_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_3_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_3_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_3[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_3[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_3[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_3[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_3_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_4 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_4_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_4_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_4_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_4_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_4_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_4_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_4[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_4[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_4[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_4[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_4_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_5 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_5_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_5_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_5_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_5_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_5_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_5_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_5[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_5[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_5[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_5[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_5_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_6 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_6_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_6_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_6_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_6_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_6_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_6_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_6[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_6[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_6[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_6[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_6_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_7 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_21
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_7_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_7_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_7_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_7_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_7_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_7_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_7[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_7[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_7[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_7[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_7_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  assign io_coreReq_ready = io_coreReq_ready_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :194:84
endmodule

