Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun  2 10:45:59 2024
| Host         : LAPTOP-F1L4SM7E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file proiect_control_sets_placed.rpt
| Design       : proiect
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            9 |
| No           | No                    | Yes                    |               7 |            4 |
| No           | Yes                   | No                     |              28 |            7 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              55 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal         |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+-----------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                | C3/C1/C2/C1/nr_reg[16]_0[0] |                  |                1 |              1 |         1.00 |
|  N_BUFG                       |                             | reset_IBUF       |                1 |              2 |         2.00 |
|  C2/stare_next_reg[3]_i_2_n_0 |                             |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                |                             | reset_IBUF       |                3 |              5 |         1.67 |
|  N_BUFG                       | C3/C7/nr[4]_i_1__7_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  N_BUFG                       | C3/C4/C3/E[0]               | reset_IBUF       |                4 |              5 |         1.25 |
|  N_BUFG                       | C2/E[0]                     | reset_IBUF       |                1 |              5 |         5.00 |
|  N_BUFG                       | C2/starec_reg[3]_0[0]       | reset_IBUF       |                1 |              5 |         5.00 |
|  N_BUFG                       | C2/starec_reg[1]_1[0]       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                | C2/starec_reg[1]_0[0]       | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                | C2/starec_reg[1]_3[0]       | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                | C2/starec_reg[1]_2[0]       | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                | C2/starec_reg[3]_1[0]       | reset_IBUF       |                2 |              6 |         3.00 |
|  N_BUFG                       | C2/starec_reg[2]_0[0]       | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                |                             |                  |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG                |                             | C1/eqOp          |                7 |             28 |         4.00 |
+-------------------------------+-----------------------------+------------------+------------------+----------------+--------------+


