--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf

Design file:              UART.ncd
Physical constraint file: UART.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
clk_div     |    5.117(R)|    0.934(R)|clk_BUFGP         |   0.000|
data_tx<0>  |    1.175(R)|    0.171(R)|clk_BUFGP         |   0.000|
data_tx<1>  |    1.690(R)|   -0.240(R)|clk_BUFGP         |   0.000|
data_tx<2>  |    1.952(R)|   -0.449(R)|clk_BUFGP         |   0.000|
data_tx<3>  |    1.376(R)|    0.011(R)|clk_BUFGP         |   0.000|
data_tx<4>  |    1.738(R)|   -0.287(R)|clk_BUFGP         |   0.000|
data_tx<5>  |    1.612(R)|   -0.186(R)|clk_BUFGP         |   0.000|
data_tx<6>  |    1.889(R)|   -0.411(R)|clk_BUFGP         |   0.000|
data_tx<7>  |    0.587(R)|    0.662(R)|clk_BUFGP         |   0.000|
rst         |    4.255(R)|    0.942(R)|clk_BUFGP         |   0.000|
start       |    2.691(R)|    0.670(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATAS_RX<0> |    6.772(R)|clk_BUFGP         |   0.000|
DATAS_RX<1> |    6.792(R)|clk_BUFGP         |   0.000|
DATAS_RX<2> |    7.187(R)|clk_BUFGP         |   0.000|
DATAS_RX<3> |    7.264(R)|clk_BUFGP         |   0.000|
DATAS_RX<4> |    7.290(R)|clk_BUFGP         |   0.000|
DATAS_RX<5> |    6.971(R)|clk_BUFGP         |   0.000|
DATAS_RX<6> |    6.740(R)|clk_BUFGP         |   0.000|
DATAS_RX<7> |    7.342(R)|clk_BUFGP         |   0.000|
RX_DONE     |    8.362(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.566|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 10 00:35:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



