--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MIPS.twx MIPS.ncd -o MIPS.twr MIPS.pcf

Design file:              MIPS.ncd
Physical constraint file: MIPS.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clk" 1000 ns HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7867901 paths analyzed, 1061 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.365ns.
--------------------------------------------------------------------------------

Paths for end point m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAMB16_X0Y7.ADDRA10), 201258 paths
--------------------------------------------------------------------------------
Slack (setup path):     972.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/reg3_1 (FF)
  Destination:          m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      27.340ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: m1/reg3_1 to m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.XQ      Tcko                  0.515   m1/reg3<1>
                                                       m1/reg3_1
    SLICE_X30Y50.F3      net (fanout=3)        1.302   m1/reg3<1>
    SLICE_X30Y50.X       Tilo                  0.660   m1/comp3526
                                                       m1/comp3526
    SLICE_X27Y51.F1      net (fanout=1)        0.607   m1/comp3526
    SLICE_X27Y51.X       Tilo                  0.612   m1/comp3
                                                       m1/comp3578
    SLICE_X35Y50.F3      net (fanout=2)        0.614   m1/comp3
    SLICE_X35Y50.X       Tilo                  0.612   mux_sel_a<0>
                                                       m1/mux_sel_a<0>1
    SLICE_X64Y38.G1      net (fanout=16)       2.359   mux_sel_a<0>
    SLICE_X64Y38.X       Tif5x                 1.000   m8/data_out<2>
                                                       m4/Mmux_A_2_f5_1_F
                                                       m4/Mmux_A_2_f5_1
    SLICE_X64Y9.G2       net (fanout=21)       3.125   A_2_OBUF
    SLICE_X64Y9.Y        Tilo                  0.660   N203
                                                       m8/Madd_AUX_3_addsub0001_lut<0>1
    SLICE_X54Y22.G2      net (fanout=4)        1.352   m8/Madd_AUX_3_addsub0001_lut<0>
    SLICE_X54Y22.Y       Tilo                  0.660   N486
                                                       m8/Madd_AUX_3_addsub0001_cy<0>11
    SLICE_X41Y28.BX      net (fanout=5)        1.583   m8/Madd_AUX_3_addsub0001_cy<0>
    SLICE_X41Y28.X       Tbxx                  0.641   m8/Madd_AUX_7_addsub0001_cy<0>
                                                       m8/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X40Y18.F3      net (fanout=2)        0.560   m8/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X40Y18.X       Tilo                  0.660   m8/ans_temp<7>192
                                                       m8/ans_temp<7>192
    SLICE_X48Y33.F1      net (fanout=1)        1.201   m8/ans_temp<7>192
    SLICE_X48Y33.X       Tilo                  0.660   m8/ans_ex<7>
                                                       m8/ans_temp<7>217
    SLICE_X51Y32.F1      net (fanout=2)        0.386   m8/ans_ex_temp<7>_norst
    SLICE_X51Y32.X       Tilo                  0.612   m8/flag_ex_1<1>
                                                       m8/flag_ex<1>86
    SLICE_X35Y53.G1      net (fanout=1)        1.325   flag_ex<1>
    SLICE_X35Y53.Y       Tilo                  0.612   m3/pc_mux_sel52
                                                       m3/pc_mux_sel18
    SLICE_X31Y75.F2      net (fanout=9)        1.562   m3/pc_mux_sel18
    SLICE_X31Y75.X       Tilo                  0.612   m2/address_hold<4>
                                                       m2/current_address<4>
    RAMB16_X0Y7.ADDRA10  net (fanout=3)        2.520   current_address_4_OBUF
    RAMB16_X0Y7.CLKA     Tback                 0.328   m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     27.340ns (8.844ns logic, 18.496ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     972.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/reg3_1 (FF)
  Destination:          m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      27.337ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: m1/reg3_1 to m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.XQ      Tcko                  0.515   m1/reg3<1>
                                                       m1/reg3_1
    SLICE_X30Y50.F3      net (fanout=3)        1.302   m1/reg3<1>
    SLICE_X30Y50.X       Tilo                  0.660   m1/comp3526
                                                       m1/comp3526
    SLICE_X27Y51.F1      net (fanout=1)        0.607   m1/comp3526
    SLICE_X27Y51.X       Tilo                  0.612   m1/comp3
                                                       m1/comp3578
    SLICE_X35Y50.F3      net (fanout=2)        0.614   m1/comp3
    SLICE_X35Y50.X       Tilo                  0.612   mux_sel_a<0>
                                                       m1/mux_sel_a<0>1
    SLICE_X64Y38.G1      net (fanout=16)       2.359   mux_sel_a<0>
    SLICE_X64Y38.X       Tif5x                 1.000   m8/data_out<2>
                                                       m4/Mmux_A_2_f5_1_F
                                                       m4/Mmux_A_2_f5_1
    SLICE_X64Y9.G2       net (fanout=21)       3.125   A_2_OBUF
    SLICE_X64Y9.Y        Tilo                  0.660   N203
                                                       m8/Madd_AUX_3_addsub0001_lut<0>1
    SLICE_X54Y22.G2      net (fanout=4)        1.352   m8/Madd_AUX_3_addsub0001_lut<0>
    SLICE_X54Y22.Y       Tilo                  0.660   N486
                                                       m8/Madd_AUX_3_addsub0001_cy<0>11
    SLICE_X41Y28.BX      net (fanout=5)        1.583   m8/Madd_AUX_3_addsub0001_cy<0>
    SLICE_X41Y28.X       Tbxx                  0.641   m8/Madd_AUX_7_addsub0001_cy<0>
                                                       m8/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X40Y18.F3      net (fanout=2)        0.560   m8/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X40Y18.X       Tilo                  0.660   m8/ans_temp<7>192
                                                       m8/ans_temp<7>192
    SLICE_X48Y33.F1      net (fanout=1)        1.201   m8/ans_temp<7>192
    SLICE_X48Y33.X       Tilo                  0.660   m8/ans_ex<7>
                                                       m8/ans_temp<7>217
    SLICE_X39Y46.F3      net (fanout=2)        1.114   m8/ans_ex_temp<7>_norst
    SLICE_X39Y46.X       Tilo                  0.612   m3/pc_mux_sel35
                                                       m3/pc_mux_sel35
    SLICE_X30Y75.BX      net (fanout=9)        2.049   m3/pc_mux_sel35
    SLICE_X30Y75.X       Tbxx                  0.699   N303
                                                       m3/pc_mux_sel52_SW6
    SLICE_X31Y75.F3      net (fanout=1)        0.020   N303
    SLICE_X31Y75.X       Tilo                  0.612   m2/address_hold<4>
                                                       m2/current_address<4>
    RAMB16_X0Y7.ADDRA10  net (fanout=3)        2.520   current_address_4_OBUF
    RAMB16_X0Y7.CLKA     Tback                 0.328   m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     27.337ns (8.931ns logic, 18.406ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     972.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/reg3_1 (FF)
  Destination:          m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      27.242ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: m1/reg3_1 to m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.XQ      Tcko                  0.515   m1/reg3<1>
                                                       m1/reg3_1
    SLICE_X30Y50.G2      net (fanout=3)        1.366   m1/reg3<1>
    SLICE_X30Y50.Y       Tilo                  0.660   m1/comp3526
                                                       m1/comp2526
    SLICE_X35Y50.G1      net (fanout=1)        0.423   m1/comp2526
    SLICE_X35Y50.Y       Tilo                  0.612   mux_sel_a<0>
                                                       m1/comp2578
    SLICE_X35Y50.F2      net (fanout=2)        0.636   m1/comp2
    SLICE_X35Y50.X       Tilo                  0.612   mux_sel_a<0>
                                                       m1/mux_sel_a<0>1
    SLICE_X64Y38.G1      net (fanout=16)       2.359   mux_sel_a<0>
    SLICE_X64Y38.X       Tif5x                 1.000   m8/data_out<2>
                                                       m4/Mmux_A_2_f5_1_F
                                                       m4/Mmux_A_2_f5_1
    SLICE_X64Y9.G2       net (fanout=21)       3.125   A_2_OBUF
    SLICE_X64Y9.Y        Tilo                  0.660   N203
                                                       m8/Madd_AUX_3_addsub0001_lut<0>1
    SLICE_X54Y22.G2      net (fanout=4)        1.352   m8/Madd_AUX_3_addsub0001_lut<0>
    SLICE_X54Y22.Y       Tilo                  0.660   N486
                                                       m8/Madd_AUX_3_addsub0001_cy<0>11
    SLICE_X41Y28.BX      net (fanout=5)        1.583   m8/Madd_AUX_3_addsub0001_cy<0>
    SLICE_X41Y28.X       Tbxx                  0.641   m8/Madd_AUX_7_addsub0001_cy<0>
                                                       m8/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X40Y18.F3      net (fanout=2)        0.560   m8/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X40Y18.X       Tilo                  0.660   m8/ans_temp<7>192
                                                       m8/ans_temp<7>192
    SLICE_X48Y33.F1      net (fanout=1)        1.201   m8/ans_temp<7>192
    SLICE_X48Y33.X       Tilo                  0.660   m8/ans_ex<7>
                                                       m8/ans_temp<7>217
    SLICE_X51Y32.F1      net (fanout=2)        0.386   m8/ans_ex_temp<7>_norst
    SLICE_X51Y32.X       Tilo                  0.612   m8/flag_ex_1<1>
                                                       m8/flag_ex<1>86
    SLICE_X35Y53.G1      net (fanout=1)        1.325   flag_ex<1>
    SLICE_X35Y53.Y       Tilo                  0.612   m3/pc_mux_sel52
                                                       m3/pc_mux_sel18
    SLICE_X31Y75.F2      net (fanout=9)        1.562   m3/pc_mux_sel18
    SLICE_X31Y75.X       Tilo                  0.612   m2/address_hold<4>
                                                       m2/current_address<4>
    RAMB16_X0Y7.ADDRA10  net (fanout=3)        2.520   current_address_4_OBUF
    RAMB16_X0Y7.CLKA     Tback                 0.328   m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     27.242ns (8.844ns logic, 18.398ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAMB16_X0Y7.ADDRB10), 201258 paths
--------------------------------------------------------------------------------
Slack (setup path):     972.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/reg3_1 (FF)
  Destination:          m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      27.340ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: m1/reg3_1 to m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.XQ      Tcko                  0.515   m1/reg3<1>
                                                       m1/reg3_1
    SLICE_X30Y50.F3      net (fanout=3)        1.302   m1/reg3<1>
    SLICE_X30Y50.X       Tilo                  0.660   m1/comp3526
                                                       m1/comp3526
    SLICE_X27Y51.F1      net (fanout=1)        0.607   m1/comp3526
    SLICE_X27Y51.X       Tilo                  0.612   m1/comp3
                                                       m1/comp3578
    SLICE_X35Y50.F3      net (fanout=2)        0.614   m1/comp3
    SLICE_X35Y50.X       Tilo                  0.612   mux_sel_a<0>
                                                       m1/mux_sel_a<0>1
    SLICE_X64Y38.G1      net (fanout=16)       2.359   mux_sel_a<0>
    SLICE_X64Y38.X       Tif5x                 1.000   m8/data_out<2>
                                                       m4/Mmux_A_2_f5_1_F
                                                       m4/Mmux_A_2_f5_1
    SLICE_X64Y9.G2       net (fanout=21)       3.125   A_2_OBUF
    SLICE_X64Y9.Y        Tilo                  0.660   N203
                                                       m8/Madd_AUX_3_addsub0001_lut<0>1
    SLICE_X54Y22.G2      net (fanout=4)        1.352   m8/Madd_AUX_3_addsub0001_lut<0>
    SLICE_X54Y22.Y       Tilo                  0.660   N486
                                                       m8/Madd_AUX_3_addsub0001_cy<0>11
    SLICE_X41Y28.BX      net (fanout=5)        1.583   m8/Madd_AUX_3_addsub0001_cy<0>
    SLICE_X41Y28.X       Tbxx                  0.641   m8/Madd_AUX_7_addsub0001_cy<0>
                                                       m8/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X40Y18.F3      net (fanout=2)        0.560   m8/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X40Y18.X       Tilo                  0.660   m8/ans_temp<7>192
                                                       m8/ans_temp<7>192
    SLICE_X48Y33.F1      net (fanout=1)        1.201   m8/ans_temp<7>192
    SLICE_X48Y33.X       Tilo                  0.660   m8/ans_ex<7>
                                                       m8/ans_temp<7>217
    SLICE_X51Y32.F1      net (fanout=2)        0.386   m8/ans_ex_temp<7>_norst
    SLICE_X51Y32.X       Tilo                  0.612   m8/flag_ex_1<1>
                                                       m8/flag_ex<1>86
    SLICE_X35Y53.G1      net (fanout=1)        1.325   flag_ex<1>
    SLICE_X35Y53.Y       Tilo                  0.612   m3/pc_mux_sel52
                                                       m3/pc_mux_sel18
    SLICE_X31Y75.F2      net (fanout=9)        1.562   m3/pc_mux_sel18
    SLICE_X31Y75.X       Tilo                  0.612   m2/address_hold<4>
                                                       m2/current_address<4>
    RAMB16_X0Y7.ADDRB10  net (fanout=3)        2.520   current_address_4_OBUF
    RAMB16_X0Y7.CLKB     Tback                 0.328   m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     27.340ns (8.844ns logic, 18.496ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     972.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/reg3_1 (FF)
  Destination:          m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      27.337ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: m1/reg3_1 to m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.XQ      Tcko                  0.515   m1/reg3<1>
                                                       m1/reg3_1
    SLICE_X30Y50.F3      net (fanout=3)        1.302   m1/reg3<1>
    SLICE_X30Y50.X       Tilo                  0.660   m1/comp3526
                                                       m1/comp3526
    SLICE_X27Y51.F1      net (fanout=1)        0.607   m1/comp3526
    SLICE_X27Y51.X       Tilo                  0.612   m1/comp3
                                                       m1/comp3578
    SLICE_X35Y50.F3      net (fanout=2)        0.614   m1/comp3
    SLICE_X35Y50.X       Tilo                  0.612   mux_sel_a<0>
                                                       m1/mux_sel_a<0>1
    SLICE_X64Y38.G1      net (fanout=16)       2.359   mux_sel_a<0>
    SLICE_X64Y38.X       Tif5x                 1.000   m8/data_out<2>
                                                       m4/Mmux_A_2_f5_1_F
                                                       m4/Mmux_A_2_f5_1
    SLICE_X64Y9.G2       net (fanout=21)       3.125   A_2_OBUF
    SLICE_X64Y9.Y        Tilo                  0.660   N203
                                                       m8/Madd_AUX_3_addsub0001_lut<0>1
    SLICE_X54Y22.G2      net (fanout=4)        1.352   m8/Madd_AUX_3_addsub0001_lut<0>
    SLICE_X54Y22.Y       Tilo                  0.660   N486
                                                       m8/Madd_AUX_3_addsub0001_cy<0>11
    SLICE_X41Y28.BX      net (fanout=5)        1.583   m8/Madd_AUX_3_addsub0001_cy<0>
    SLICE_X41Y28.X       Tbxx                  0.641   m8/Madd_AUX_7_addsub0001_cy<0>
                                                       m8/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X40Y18.F3      net (fanout=2)        0.560   m8/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X40Y18.X       Tilo                  0.660   m8/ans_temp<7>192
                                                       m8/ans_temp<7>192
    SLICE_X48Y33.F1      net (fanout=1)        1.201   m8/ans_temp<7>192
    SLICE_X48Y33.X       Tilo                  0.660   m8/ans_ex<7>
                                                       m8/ans_temp<7>217
    SLICE_X39Y46.F3      net (fanout=2)        1.114   m8/ans_ex_temp<7>_norst
    SLICE_X39Y46.X       Tilo                  0.612   m3/pc_mux_sel35
                                                       m3/pc_mux_sel35
    SLICE_X30Y75.BX      net (fanout=9)        2.049   m3/pc_mux_sel35
    SLICE_X30Y75.X       Tbxx                  0.699   N303
                                                       m3/pc_mux_sel52_SW6
    SLICE_X31Y75.F3      net (fanout=1)        0.020   N303
    SLICE_X31Y75.X       Tilo                  0.612   m2/address_hold<4>
                                                       m2/current_address<4>
    RAMB16_X0Y7.ADDRB10  net (fanout=3)        2.520   current_address_4_OBUF
    RAMB16_X0Y7.CLKB     Tback                 0.328   m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     27.337ns (8.931ns logic, 18.406ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     972.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/reg3_1 (FF)
  Destination:          m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      27.242ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: m1/reg3_1 to m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.XQ      Tcko                  0.515   m1/reg3<1>
                                                       m1/reg3_1
    SLICE_X30Y50.G2      net (fanout=3)        1.366   m1/reg3<1>
    SLICE_X30Y50.Y       Tilo                  0.660   m1/comp3526
                                                       m1/comp2526
    SLICE_X35Y50.G1      net (fanout=1)        0.423   m1/comp2526
    SLICE_X35Y50.Y       Tilo                  0.612   mux_sel_a<0>
                                                       m1/comp2578
    SLICE_X35Y50.F2      net (fanout=2)        0.636   m1/comp2
    SLICE_X35Y50.X       Tilo                  0.612   mux_sel_a<0>
                                                       m1/mux_sel_a<0>1
    SLICE_X64Y38.G1      net (fanout=16)       2.359   mux_sel_a<0>
    SLICE_X64Y38.X       Tif5x                 1.000   m8/data_out<2>
                                                       m4/Mmux_A_2_f5_1_F
                                                       m4/Mmux_A_2_f5_1
    SLICE_X64Y9.G2       net (fanout=21)       3.125   A_2_OBUF
    SLICE_X64Y9.Y        Tilo                  0.660   N203
                                                       m8/Madd_AUX_3_addsub0001_lut<0>1
    SLICE_X54Y22.G2      net (fanout=4)        1.352   m8/Madd_AUX_3_addsub0001_lut<0>
    SLICE_X54Y22.Y       Tilo                  0.660   N486
                                                       m8/Madd_AUX_3_addsub0001_cy<0>11
    SLICE_X41Y28.BX      net (fanout=5)        1.583   m8/Madd_AUX_3_addsub0001_cy<0>
    SLICE_X41Y28.X       Tbxx                  0.641   m8/Madd_AUX_7_addsub0001_cy<0>
                                                       m8/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X40Y18.F3      net (fanout=2)        0.560   m8/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X40Y18.X       Tilo                  0.660   m8/ans_temp<7>192
                                                       m8/ans_temp<7>192
    SLICE_X48Y33.F1      net (fanout=1)        1.201   m8/ans_temp<7>192
    SLICE_X48Y33.X       Tilo                  0.660   m8/ans_ex<7>
                                                       m8/ans_temp<7>217
    SLICE_X51Y32.F1      net (fanout=2)        0.386   m8/ans_ex_temp<7>_norst
    SLICE_X51Y32.X       Tilo                  0.612   m8/flag_ex_1<1>
                                                       m8/flag_ex<1>86
    SLICE_X35Y53.G1      net (fanout=1)        1.325   flag_ex<1>
    SLICE_X35Y53.Y       Tilo                  0.612   m3/pc_mux_sel52
                                                       m3/pc_mux_sel18
    SLICE_X31Y75.F2      net (fanout=9)        1.562   m3/pc_mux_sel18
    SLICE_X31Y75.X       Tilo                  0.612   m2/address_hold<4>
                                                       m2/current_address<4>
    RAMB16_X0Y7.ADDRB10  net (fanout=3)        2.520   current_address_4_OBUF
    RAMB16_X0Y7.CLKB     Tback                 0.328   m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     27.242ns (8.844ns logic, 18.398ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAMB16_X0Y7.ADDRA12), 201258 paths
--------------------------------------------------------------------------------
Slack (setup path):     972.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/reg3_1 (FF)
  Destination:          m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      27.158ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: m1/reg3_1 to m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.XQ      Tcko                  0.515   m1/reg3<1>
                                                       m1/reg3_1
    SLICE_X30Y50.F3      net (fanout=3)        1.302   m1/reg3<1>
    SLICE_X30Y50.X       Tilo                  0.660   m1/comp3526
                                                       m1/comp3526
    SLICE_X27Y51.F1      net (fanout=1)        0.607   m1/comp3526
    SLICE_X27Y51.X       Tilo                  0.612   m1/comp3
                                                       m1/comp3578
    SLICE_X35Y50.F3      net (fanout=2)        0.614   m1/comp3
    SLICE_X35Y50.X       Tilo                  0.612   mux_sel_a<0>
                                                       m1/mux_sel_a<0>1
    SLICE_X64Y38.G1      net (fanout=16)       2.359   mux_sel_a<0>
    SLICE_X64Y38.X       Tif5x                 1.000   m8/data_out<2>
                                                       m4/Mmux_A_2_f5_1_F
                                                       m4/Mmux_A_2_f5_1
    SLICE_X64Y9.G2       net (fanout=21)       3.125   A_2_OBUF
    SLICE_X64Y9.Y        Tilo                  0.660   N203
                                                       m8/Madd_AUX_3_addsub0001_lut<0>1
    SLICE_X54Y22.G2      net (fanout=4)        1.352   m8/Madd_AUX_3_addsub0001_lut<0>
    SLICE_X54Y22.Y       Tilo                  0.660   N486
                                                       m8/Madd_AUX_3_addsub0001_cy<0>11
    SLICE_X41Y28.BX      net (fanout=5)        1.583   m8/Madd_AUX_3_addsub0001_cy<0>
    SLICE_X41Y28.X       Tbxx                  0.641   m8/Madd_AUX_7_addsub0001_cy<0>
                                                       m8/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X40Y18.F3      net (fanout=2)        0.560   m8/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X40Y18.X       Tilo                  0.660   m8/ans_temp<7>192
                                                       m8/ans_temp<7>192
    SLICE_X48Y33.F1      net (fanout=1)        1.201   m8/ans_temp<7>192
    SLICE_X48Y33.X       Tilo                  0.660   m8/ans_ex<7>
                                                       m8/ans_temp<7>217
    SLICE_X39Y46.F3      net (fanout=2)        1.114   m8/ans_ex_temp<7>_norst
    SLICE_X39Y46.X       Tilo                  0.612   m3/pc_mux_sel35
                                                       m3/pc_mux_sel35
    SLICE_X26Y72.BX      net (fanout=9)        2.787   m3/pc_mux_sel35
    SLICE_X26Y72.X       Tbxx                  0.699   N300
                                                       m3/pc_mux_sel52_SW4
    SLICE_X27Y73.F4      net (fanout=1)        0.020   N300
    SLICE_X27Y73.X       Tilo                  0.612   m2/address_hold<6>
                                                       m2/current_address<6>
    RAMB16_X0Y7.ADDRA12  net (fanout=3)        1.603   current_address_6_OBUF
    RAMB16_X0Y7.CLKA     Tback                 0.328   m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     27.158ns (8.931ns logic, 18.227ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     972.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/reg3_1 (FF)
  Destination:          m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      27.060ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: m1/reg3_1 to m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.XQ      Tcko                  0.515   m1/reg3<1>
                                                       m1/reg3_1
    SLICE_X30Y50.G2      net (fanout=3)        1.366   m1/reg3<1>
    SLICE_X30Y50.Y       Tilo                  0.660   m1/comp3526
                                                       m1/comp2526
    SLICE_X35Y50.G1      net (fanout=1)        0.423   m1/comp2526
    SLICE_X35Y50.Y       Tilo                  0.612   mux_sel_a<0>
                                                       m1/comp2578
    SLICE_X35Y50.F2      net (fanout=2)        0.636   m1/comp2
    SLICE_X35Y50.X       Tilo                  0.612   mux_sel_a<0>
                                                       m1/mux_sel_a<0>1
    SLICE_X64Y38.G1      net (fanout=16)       2.359   mux_sel_a<0>
    SLICE_X64Y38.X       Tif5x                 1.000   m8/data_out<2>
                                                       m4/Mmux_A_2_f5_1_F
                                                       m4/Mmux_A_2_f5_1
    SLICE_X64Y9.G2       net (fanout=21)       3.125   A_2_OBUF
    SLICE_X64Y9.Y        Tilo                  0.660   N203
                                                       m8/Madd_AUX_3_addsub0001_lut<0>1
    SLICE_X54Y22.G2      net (fanout=4)        1.352   m8/Madd_AUX_3_addsub0001_lut<0>
    SLICE_X54Y22.Y       Tilo                  0.660   N486
                                                       m8/Madd_AUX_3_addsub0001_cy<0>11
    SLICE_X41Y28.BX      net (fanout=5)        1.583   m8/Madd_AUX_3_addsub0001_cy<0>
    SLICE_X41Y28.X       Tbxx                  0.641   m8/Madd_AUX_7_addsub0001_cy<0>
                                                       m8/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X40Y18.F3      net (fanout=2)        0.560   m8/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X40Y18.X       Tilo                  0.660   m8/ans_temp<7>192
                                                       m8/ans_temp<7>192
    SLICE_X48Y33.F1      net (fanout=1)        1.201   m8/ans_temp<7>192
    SLICE_X48Y33.X       Tilo                  0.660   m8/ans_ex<7>
                                                       m8/ans_temp<7>217
    SLICE_X39Y46.F3      net (fanout=2)        1.114   m8/ans_ex_temp<7>_norst
    SLICE_X39Y46.X       Tilo                  0.612   m3/pc_mux_sel35
                                                       m3/pc_mux_sel35
    SLICE_X26Y72.BX      net (fanout=9)        2.787   m3/pc_mux_sel35
    SLICE_X26Y72.X       Tbxx                  0.699   N300
                                                       m3/pc_mux_sel52_SW4
    SLICE_X27Y73.F4      net (fanout=1)        0.020   N300
    SLICE_X27Y73.X       Tilo                  0.612   m2/address_hold<6>
                                                       m2/current_address<6>
    RAMB16_X0Y7.ADDRA12  net (fanout=3)        1.603   current_address_6_OBUF
    RAMB16_X0Y7.CLKA     Tback                 0.328   m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     27.060ns (8.931ns logic, 18.129ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     973.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/reg3_1 (FF)
  Destination:          m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      26.871ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: m1/reg3_1 to m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.XQ      Tcko                  0.515   m1/reg3<1>
                                                       m1/reg3_1
    SLICE_X30Y50.F3      net (fanout=3)        1.302   m1/reg3<1>
    SLICE_X30Y50.X       Tilo                  0.660   m1/comp3526
                                                       m1/comp3526
    SLICE_X27Y51.F1      net (fanout=1)        0.607   m1/comp3526
    SLICE_X27Y51.X       Tilo                  0.612   m1/comp3
                                                       m1/comp3578
    SLICE_X35Y50.F3      net (fanout=2)        0.614   m1/comp3
    SLICE_X35Y50.X       Tilo                  0.612   mux_sel_a<0>
                                                       m1/mux_sel_a<0>1
    SLICE_X64Y38.F2      net (fanout=16)       2.072   mux_sel_a<0>
    SLICE_X64Y38.X       Tif5x                 1.000   m8/data_out<2>
                                                       m4/Mmux_A_2_f5_1_G
                                                       m4/Mmux_A_2_f5_1
    SLICE_X64Y9.G2       net (fanout=21)       3.125   A_2_OBUF
    SLICE_X64Y9.Y        Tilo                  0.660   N203
                                                       m8/Madd_AUX_3_addsub0001_lut<0>1
    SLICE_X54Y22.G2      net (fanout=4)        1.352   m8/Madd_AUX_3_addsub0001_lut<0>
    SLICE_X54Y22.Y       Tilo                  0.660   N486
                                                       m8/Madd_AUX_3_addsub0001_cy<0>11
    SLICE_X41Y28.BX      net (fanout=5)        1.583   m8/Madd_AUX_3_addsub0001_cy<0>
    SLICE_X41Y28.X       Tbxx                  0.641   m8/Madd_AUX_7_addsub0001_cy<0>
                                                       m8/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X40Y18.F3      net (fanout=2)        0.560   m8/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X40Y18.X       Tilo                  0.660   m8/ans_temp<7>192
                                                       m8/ans_temp<7>192
    SLICE_X48Y33.F1      net (fanout=1)        1.201   m8/ans_temp<7>192
    SLICE_X48Y33.X       Tilo                  0.660   m8/ans_ex<7>
                                                       m8/ans_temp<7>217
    SLICE_X39Y46.F3      net (fanout=2)        1.114   m8/ans_ex_temp<7>_norst
    SLICE_X39Y46.X       Tilo                  0.612   m3/pc_mux_sel35
                                                       m3/pc_mux_sel35
    SLICE_X26Y72.BX      net (fanout=9)        2.787   m3/pc_mux_sel35
    SLICE_X26Y72.X       Tbxx                  0.699   N300
                                                       m3/pc_mux_sel52_SW4
    SLICE_X27Y73.F4      net (fanout=1)        0.020   N300
    SLICE_X27Y73.X       Tilo                  0.612   m2/address_hold<6>
                                                       m2/current_address<6>
    RAMB16_X0Y7.ADDRA12  net (fanout=3)        1.603   current_address_6_OBUF
    RAMB16_X0Y7.CLKA     Tback                 0.328   m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       m2/pv/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     26.871ns (8.931ns logic, 17.940ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clk" 1000 ns HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point m1/reg7_4_1 (SLICE_X29Y53.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m1/reg6_4 (FF)
  Destination:          m1/reg7_4_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.012 - 0.010)
  Source Clock:         clk_BUFGP rising at 1000.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: m1/reg6_4 to m1/reg7_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y54.YQ      Tcko                  0.409   m1/reg6<4>
                                                       m1/reg6_4
    SLICE_X29Y53.BY      net (fanout=4)        0.413   m1/reg6<4>
    SLICE_X29Y53.CLK     Tckdi       (-Th)    -0.117   m1/reg7_4_1
                                                       m1/reg7_4_1
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.526ns logic, 0.413ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAMB16_X1Y5.DIB8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.951ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m8/B_Bypass_5 (FF)
  Destination:          m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.971ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.104 - 0.084)
  Source Clock:         clk_BUFGP rising at 1000.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: m8/B_Bypass_5 to m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y35.XQ      Tcko                  0.412   m8/B_Bypass<5>
                                                       m8/B_Bypass_5
    RAMB16_X1Y5.DIB8     net (fanout=1)        0.669   m8/B_Bypass<5>
    RAMB16_X1Y5.CLKB     Tbckd       (-Th)     0.110   m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.302ns logic, 0.669ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAMB16_X1Y5.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.985ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m8/B_Bypass_4 (FF)
  Destination:          m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.020ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.104 - 0.069)
  Source Clock:         clk_BUFGP rising at 1000.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: m8/B_Bypass_4 to m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y32.YQ      Tcko                  0.454   m8/B_Bypass<4>
                                                       m8/B_Bypass_4
    RAMB16_X1Y5.DIB0     net (fanout=1)        0.676   m8/B_Bypass<4>
    RAMB16_X1Y5.CLKB     Tbckd       (-Th)     0.110   m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.020ns (0.344ns logic, 0.676ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clk" 1000 ns HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 997.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1000.000ns
  Low pulse: 500.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram/CLKA
  Logical resource: m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 997.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1000.000ns
  High pulse: 500.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram/CLKA
  Logical resource: m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 997.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1000.000ns
  Low pulse: 500.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram/CLKB
  Logical resource: m7/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B/CLKB
  Location pin: RAMB16_X1Y5.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   27.365|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7867901 paths, 0 nets, and 4015 connections

Design statistics:
   Minimum period:  27.365ns{1}   (Maximum frequency:  36.543MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 24 10:16:20 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 189 MB



