Time resolution is 1 ps
$finish called at time : 160 ns : File "/home/kanish/System_Design_through_FPGA/Vivado/dsp_macro/dsp_macro.srcs/sim_1/new/mac_tb.v" Line 107
