$date
	Thu May 15 21:45:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_file_tb $end
$var wire 32 ! out_read2_data [31:0] $end
$var wire 32 " out_read1_data [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ in_read1_address [4:0] $end
$var reg 5 % in_read2_address [4:0] $end
$var reg 5 & in_write_address [4:0] $end
$var reg 32 ' in_write_data [31:0] $end
$var reg 1 ( in_write_enable $end
$var reg 1 ) reset $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 5 * in_read1_address [4:0] $end
$var wire 5 + in_read2_address [4:0] $end
$var wire 5 , in_write_address [4:0] $end
$var wire 32 - in_write_data [31:0] $end
$var wire 1 ( in_write_enable $end
$var wire 32 . out_read1_data [31:0] $end
$var wire 32 / out_read2_data [31:0] $end
$var wire 1 ) reset $end
$scope begin $ivl_for_loop0 $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 0
bx /
bx .
bx -
bx ,
bx +
bx *
1)
x(
bx '
bx &
bx %
bx $
0#
bx "
bx !
$end
#5
b100000 0
1#
#10
0#
b0 '
b0 -
b0 &
b0 ,
b0 !
b0 /
b0 %
b0 +
b0 "
b0 .
b0 $
b0 *
0(
0)
#15
1#
#20
0#
b1 %
b1 +
b1010 '
b1010 -
1(
#25
1#
#30
0#
b1 &
b1 ,
b10100 '
b10100 -
#35
b10100 !
b10100 /
1#
#40
0#
b0 !
b0 /
b101 %
b101 +
b10100 "
b10100 .
b1 $
b1 *
b101 &
b101 ,
b11110 '
b11110 -
#45
b11110 !
b11110 /
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
