// Seed: 1852896046
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input uwire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8 = id_3;
  assign id_6 = id_4;
endmodule
module module_1 #(
    parameter id_25 = 32'd81,
    parameter id_4  = 32'd30,
    parameter id_5  = 32'd33,
    parameter id_6  = 32'd94,
    parameter id_7  = 32'd60
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    module_1,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26
);
  inout wire id_26;
  inout wire _id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  output tri1 id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout logic [7:0] id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire _id_7;
  inout wire _id_6;
  input wire _id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_20 = -1 == 1;
  assign id_2  = id_17;
  module_0 modCall_1 (
      id_2,
      id_14,
      id_15,
      id_2,
      id_22,
      id_19,
      id_15,
      id_13,
      id_15,
      id_17
  );
  wire [id_25 : -1  ==  1 'b0] id_27;
  assign id_16[id_4==-1] = 1'b0;
  wire id_28;
  assign id_16[id_5<=id_6 :-1] = id_16;
  wire [1 : id_7] id_29;
  assign id_15 = id_8;
endmodule
