{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 15:28:28 2016 " "Info: Processing started: Tue Dec 06 15:28:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA " "Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dih1 " "Info: Entity dcfifo_dih1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhh1 " "Info: Entity dcfifo_lhh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_D5M_VGA.SDC " "Info: Reading SDC File: 'DE2_115_D5M_VGA.SDC'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{u5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{u5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u5\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u5\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{u5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u5\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u5\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{u5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_PIXLCLK " "Warning: Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u1\|mI2C_CTRL_CLK " "Warning: Node: I2C_CCD_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.135 " "Info: Worst-case setup slack is 2.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.135         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     2.135         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.468         0.000 CLOCK2_50  " "Info:    14.468         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.289         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    15.289         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Info: Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.306         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.327         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 CLOCK2_50  " "Info:     0.358         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.667 " "Info: Worst-case recovery slack is 1.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.667         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.220         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    11.220         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.913         0.000 CLOCK2_50  " "Info:    13.913         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.314 " "Info: Worst-case removal slack is 2.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.314         0.000 CLOCK2_50  " "Info:     2.314         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.368         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     6.368         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.398         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     6.398         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.690 " "Info: Worst-case minimum pulse width slack is 4.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.690         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.690         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.677         0.000 CLOCK2_50  " "Info:     9.677         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK_50  " "Info:    16.000         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.689         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    19.689         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Info: Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 54 " "Info: Number of Synchronizer Chains Found: 54" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.263 ns " "Info: Worst Case Available Settling Time: 14.263 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_PIXLCLK " "Warning: Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u1\|mI2C_CTRL_CLK " "Warning: Node: I2C_CCD_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.867 " "Info: Worst-case setup slack is 2.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.867         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     2.867         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.920         0.000 CLOCK2_50  " "Info:    14.920         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.647         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    15.647         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.286 " "Info: Worst-case hold slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.286         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 CLOCK2_50  " "Info:     0.313         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.317         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.596 " "Info: Worst-case recovery slack is 2.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.596         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     2.596         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.119         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    12.119         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.536         0.000 CLOCK2_50  " "Info:    14.536         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.075 " "Info: Worst-case removal slack is 2.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.075         0.000 CLOCK2_50  " "Info:     2.075         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.672         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     5.672         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.697         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     5.697         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.685 " "Info: Worst-case minimum pulse width slack is 4.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.685         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.685         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.650         0.000 CLOCK2_50  " "Info:     9.650         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK_50  " "Info:    16.000         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.682         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    19.682         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Info: Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 54 " "Info: Number of Synchronizer Chains Found: 54" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.721 ns " "Info: Worst Case Available Settling Time: 14.721 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_PIXLCLK " "Warning: Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u1\|mI2C_CTRL_CLK " "Warning: Node: I2C_CCD_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.813 " "Info: Worst-case setup slack is 5.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.813         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     5.813         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.147         0.000 CLOCK2_50  " "Info:    17.147         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.550         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    17.550         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Info: Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.114         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.122         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 CLOCK2_50  " "Info:     0.146         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.447 " "Info: Worst-case recovery slack is 5.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.447         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     5.447         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.211         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    15.211         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.836         0.000 CLOCK2_50  " "Info:    16.836         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.093 " "Info: Worst-case removal slack is 1.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.093         0.000 CLOCK2_50  " "Info:     1.093         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.377         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     3.377         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.387         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     3.387         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.757 " "Info: Worst-case minimum pulse width slack is 4.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.757         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.757         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.270         0.000 CLOCK2_50  " "Info:     9.270         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK_50  " "Info:    16.000         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.759         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    19.759         0.000 u5\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Info: Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 54 " "Info: Number of Synchronizer Chains Found: 54" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.165 ns " "Info: Worst Case Available Settling Time: 17.165 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Info: Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 15:28:46 2016 " "Info: Processing ended: Tue Dec 06 15:28:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
