Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/tb_isim_beh.exe -prj C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/clkdivider.vhd" into library work
Parsing VHDL file "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/rs232.vhd" into library work
Parsing VHDL file "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/ADC.vhd" into library work
Parsing VHDL file "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/topModule.vhd" into library work
Parsing VHDL file "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package textio
Compiling package numeric_std
Compiling architecture behavioral of entity rs232 [\rs232(16,151,21,128,3124,1,6)\]
Compiling architecture behavioral of entity clkdivider [clkdivider_default]
Compiling architecture behavioral of entity ADC [adc_default]
Compiling architecture behavioral of entity topModule [topmodule_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/tb_isim_beh.exe
Fuse Memory Usage: 36520 KB
Fuse CPU Usage: 982 ms
