// delays - 15ms, 4.1ms, 100us
// use an 80MHz clock frequency PLL for ease of calculations.