[2020-11-20 09:30:55 EST] precision -shell -file run.do -fileargs "clock_divider.vhd design.vhd"  
precision: Setting MGC_HOME to /usr/share/precision/Mgc_home ...
precision: Executing on platform: Derived from Red Hat Enterprise Linux 7.1 (Source)  -- 3.13.0-71-generic -- x86_64 
//  Precision RTL Synthesis 64-bit 2019.2.0.9 (Production Release) Tue Dec  3 00:11:06 PST 2019
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2019, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux runner@3655a87f5faf #114-Ubuntu SMP Tue Dec 1 02:34:22 UTC 2015 3.13.0-71-generic x86_64
//  
//  Start time Fri Nov 20 09:30:56 2020
# -------------------------------------------------
# Info: [9569]: Logging session transcript to file /home/runner/precision.log
# Info: [9577]: Input directory: /home/runner
# Info: [9572]: Moving session transcript to file /home/runner/precision.log
# Info: [9558]: Created project /home/runner/project_1.psp in folder /home/runner.
# Info: [9531]: Created directory: /home/runner/impl_1.
# Info: [9557]: Created implementation impl_1 in project /home/runner/project_1.psp.
# Info: [9578]: The Results Directory has been set to: /home/runner/impl_1/
# Info: [9569]: Logging project transcript to file /home/runner/impl_1/precision.log
# Info: [9569]: Logging suppressed messages transcript to file /home/runner/impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation impl_1 in project /home/runner/project_1.psp.
# Info: [20026]: MultiProc: Precision will use a maximum of 6 logical processors.
# Info: [15301]: Setting up the design to use synthesis library "xca7.syn"
# Info: [585]: The global max fanout is currently set to 10000 for Xilinx - ARTIX-7.
# Info: [15327]: Setting Part to: "7A100TCSG324".
# Info: [15328]: Setting Process to: "1".
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [3022]: Reading file: /home/runner/impl_1/synlib/xca7.syn.
# Info: [644]: Loading library initialization file /usr/share/precision/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2019b.10
# Warning: [40000]: "/home/runner/design.vhd", line 1: near 'EOF': No design unit found.
# Warning: [40000]: No design unit found in file "/home/runner/design.vhd". File not considered in ordering and kept at the top half of ordering output file list.
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2019b.10
# Info: [42502]: Analyzing input file "/home/runner/design.vhd" ...
# Warning: [43020]: "/home/runner/design.vhd", line 1: near 'EOF': No design unit found.
# Info: [42502]: Analyzing input file "/home/runner/clock_divider.vhd" ...
# Info: [669]: Top module of the design is set to: clock_divider.
# Info: [667]: Current working directory: /home/runner/impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2019b.10
# Info: [40000]: Last compiled on Nov 25 2019 19:15:56
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2019b.10
# Info: [40000]: Last compiled on Nov 25 2019 19:43:59
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.clock_divider(description): Pre-processing...
# Info: [44523]: Root Module work.clock_divider(description): Compiling...
# Info: [44838]: "/home/runner/clock_divider.vhd", line 35: Macro Selcounter "selcounter_4_4_4_0_1_flatten" inferred for node "count".
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 1 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 40.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [667]: Current working directory: /home/runner/impl_1.
# Info: [3022]: Reading file: /home/runner/rca.sdc.
# Info: [15333]: Doing rtl optimizations.
# Info: [3022]: Reading file: /home/runner/rca.sdc.
# Info: [1081]: Constraints: Precision will generate the following clock domain information against the clocks. Since the clock domain information is not provided by the user for the below clocks, all clocks are assumed to be synchronous clocks. This will result in all paths between the clock domains to be analyzed for timing. If this behaviour is not intended for any clock domain or path, please override using -domain option or false path constraint. Among these clocks, clock with the smallest period will be chosen as the default domain and the rest of the clock periods specified using multiply-by or divide-by factor.
# Info: Constraints: Precision Generated Clock Domains:
# Info: 	Domain Name: clk_PS		Clock Name: clk
# Info: [670]: Finished compiling design.
# Info: [667]: Current working directory: /home/runner/impl_1.
# Info: [20026]: MultiProc: Precision will use a maximum of 6 logical processors.
# Info: [15002]: Optimizing design view:.work.clock_divider.description
# Info: [15002]: Optimizing design view:.work.clock_divider.description
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [8053]: Added global buffer BUFGP for Port port:clk
# Info: [1081]: Constraints: Precision will generate the following clock domain information against the clocks. Since the clock domain information is not provided by the user for the below clocks, all clocks are assumed to be synchronous clocks. This will result in all paths between the clock domains to be analyzed for timing. If this behaviour is not intended for any clock domain or path, please override using -domain option or false path constraint. Among these clocks, clock with the smallest period will be chosen as the default domain and the rest of the clock periods specified using multiply-by or divide-by factor.
# Info: Constraints: Precision Generated Clock Domains:
# Info: 	Domain Name: clk_PS		Clock Name: clk
# Info: [3027]: Writing file: /home/runner/impl_1/clock_divider.edf.
# Info: [3027]: Writing file: /home/runner/impl_1/clock_divider.xdc.
# Info: -- Writing file /home/runner/impl_1/clock_divider.tcl
# Info: [3027]: Writing file: /home/runner/impl_1/clock_divider.v.
# Info: -- Writing file /home/runner/impl_1/clock_divider.tcl
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12048]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [670]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.6 s secs.
# Info: [11020]: Overall running time for synthesis: 0.8 s secs.
# Info: /home/runner/impl_1/precision_tech.sdc
# Info: [3027]: Writing file: /home/runner/precision.v.
# Info: [3027]: Writing file: /home/runner/precision.xdc.
# Info: -- Writing file /home/runner/impl_1/clock_divider.tcl
# Info: Info, Command 'auto_write' finished successfully
# Info: Num  File Type  Path
# Info: --------------------------------------------------------------------
# Info: 0               /home/runner/impl_1/clock_divider_area.rep
# Info: 1               /home/runner/impl_1/clock_divider_timing.rep
# Info: 2               /home/runner/impl_1/clock_divider_violations.rep
# Info: 3               /home/runner/impl_1/clock_divider_con_rep.sdc
# Info: 4               /home/runner/impl_1/clock_divider_tech_con_rep.sdc
# Info: 5               /home/runner/impl_1/clock_divider_fsm.rep
# Info: 6               /home/runner/impl_1/clock_divider_env.htm
# Info: 7               /home/runner/impl_1/clock_divider.edf
# Info: 8               /home/runner/impl_1/clock_divider.v
# Info: 9               /home/runner/impl_1/clock_divider.xdc
# Info: 10              /home/runner/impl_1/clock_divider.tcl
# Info: ***************************************************************
# Info: Device Utilization for 7A100TCSG324
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               4       210       1.90%
# Info: Global Buffers                    1       32        3.12%
# Info: LUTs                              6       63400     0.01%
# Info: CLB Slices                        1       15850     0.01%
# Info: Dffs or Latches                   4       126800    0.00%
# Info: Block RAMs                        0       135       0.00%
# Info: DSP48E1s                          0       240       0.00%
# Info: ---------------------------------------------------------------
# Info: *******************************************************************
# Info: Library: work    Cell: clock_divider    View: description
# Info: *******************************************************************
# Info:  Number of ports :                            4
# Info:  Number of nets :                            17
# Info:  Number of instances :                       14
# Info:  Number of references to this view :          0
# Info: Total accumulated area :
# Info:  Number of Dffs or Latches :                  4
# Info:  Number of LUTs :                             6
# Info:  Number of LUTs with LUTNM/HLUTNM :           4
# Info:  Number of accumulated instances :           14
# Info: *****************************
# Info:  IO Register Mapping Report
# Info: *****************************
# Info: Design: work.clock_divider.description
# Info: +-----------+-----------+----------+----------+----------+
# Info: | Port      | Direction |   INFF   |  OUTFF   |  TRIFF   |
# Info: +-----------+-----------+----------+----------+----------+
# Info: | enable    | Input     |          |          |          |
# Info: +-----------+-----------+----------+----------+----------+
# Info: | reset     | Input     |          |          |          |
# Info: +-----------+-----------+----------+----------+----------+
# Info: | clk       | Input     |          |          |          |
# Info: +-----------+-----------+----------+----------+----------+
# Info: | en_out    | Output    |          |          |          |
# Info: +-----------+-----------+----------+----------+----------+
# Info: Total registers mapped: 0
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 18.642):, Logic Levels = 1
# Info: SOURCE CLOCK: name: clk period: 20.000000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 20.000000
# Info:      Times are relative to the 2nd rising edge
# Info: NAME                GATE      DELAY    ARRIVAL DIR  FANOUT LEVEL
# Info: reg_count(0)/C   FDPE                  0.000   up
# Info: reg_count(0)/Q   FDPE        0.456     0.456   up
# Info: counter_value(0) (net)       0.378                   5     0
# Info: ix32814z45003/I3 LUT4                  0.834   up
# Info: ix32814z45003/O  LUT4        0.124     0.958   up
# Info: nx32814z1        (net)       0.333                   1     1
# Info: reg_count(3)/D   FDPE                  1.291   up
# Info: 		Initial edge separation:     20.000
# Info: 		Source clock delay:      -    1.388
# Info: 		Dest clock delay:        +    1.388
# Info: 		                        -----------
# Info: 		Edge separation:             20.000
# Info: 		Setup constraint:        -    0.067
# Info: 		                        -----------
# Info: 		Data required time:          19.933
# Info: 		Data arrival time:       -    1.291   ( 44.93% cell delay, 55.07% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       18.642
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: //
# Info: // Verilog description for cell clock_divider,
# Info: // Fri Nov 20 09:31:02 2020
# Info: //
# Info: // Precision RTL Synthesis, 64-bit 2019.2.0.9//
# Info: module clock_divider ( enable, reset, clk, en_out ) ;
# Info:     input enable ;
# Info:     input reset ;
# Info:     input clk ;
# Info:     output en_out ;
# Info:     wire [3:0]counter_value;
# Info:     wire enable_int, reset_int;
# Info:     wire clk_int;
# Info:     wire not_reset, nx35805z1, nx32814z1, nx33811z1, nx34808z1, nx62345z1;
# Info:     OBUF en_out_obuf (.O (en_out), .I (nx62345z1)) ;
# Info:     IBUF reset_ibuf (.O (reset_int), .I (reset)) ;
# Info:     IBUF enable_ibuf (.O (enable_int), .I (enable)) ;
# Info:     FDPE \reg_count(0)  (.Q (counter_value[0]), .C (clk_int), .CE (enable_int),
# Info:          .D (nx35805z1), .PRE (not_reset)) ;
# Info:     FDCE \reg_count(1)  (.Q (counter_value[1]), .C (clk_int), .CE (enable_int),
# Info:          .CLR (not_reset), .D (nx34808z1)) ;
# Info:     FDCE \reg_count(2)  (.Q (counter_value[2]), .C (clk_int), .CE (enable_int),
# Info:          .CLR (not_reset), .D (nx33811z1)) ;
# Info:     FDPE \reg_count(3)  (.Q (counter_value[3]), .C (clk_int), .CE (enable_int),
# Info:          .D (nx32814z1), .PRE (not_reset)) ;
# Info:     INV ix33811z1315 (.O (not_reset), .I (reset_int)) ;
# Info:     INV ix35805z1315 (.O (nx35805z1), .I (counter_value[0])) ;
# Info:     (* HLUTNM = "LUT62_1_1" *)
# Info:     LUT4 ix32814z45003 (.O (nx32814z1), .I0 (counter_value[3]), .I1 (
# Info:          counter_value[2]), .I2 (counter_value[1]), .I3 (counter_value[0])) ;
# Info:          defparam ix32814z45003.INIT = 16'hAAA9;
# Info:     (* HLUTNM = "LUT62_1_1" *)
# Info:     LUT4 ix33811z53733 (.O (nx33811z1), .I0 (counter_value[3]), .I1 (
# Info:          counter_value[2]), .I2 (counter_value[1]), .I3 (counter_value[0])) ;
# Info:          defparam ix33811z53733.INIT = 16'hCCC2;
# Info:     (* HLUTNM = "LUT62_1_2" *)
# Info:     LUT4 ix34808z62768 (.O (nx34808z1), .I0 (counter_value[3]), .I1 (
# Info:          counter_value[2]), .I2 (counter_value[1]), .I3 (counter_value[0])) ;
# Info:          defparam ix34808z62768.INIT = 16'hF00E;
# Info:     (* HLUTNM = "LUT62_1_2" *)
# Info:     LUT4 ix62345z1315 (.O (nx62345z1), .I0 (counter_value[3]), .I1 (
# Info:          counter_value[2]), .I2 (counter_value[1]), .I3 (counter_value[0])) ;
# Info:          defparam ix62345z1315.INIT = 16'h0001;
# Info:     BUFGP clk_ibuf (.O (clk_int), .I (clk)) ;
# Info: endmodule
Done