# verilogSnippets
collection of Verilog code samples e.g. for FPGA

### asynchronous FIFO with valid/ready protocol

### testbench with PN data source

### workflow
- makefile for MinGW
- .bat file for mapping F: folder to directory (this in 2024 is an unfunny joke but whatever, it gets the work done...)