$comment
	File created using the following command:
		vcd file Muxout.msim.vcd -direction
$end
$date
	Thu Jul 29 15:27:42 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Muxout_vlg_vec_tst $end
$var reg 32 ! A [31:0] $end
$var reg 32 " B [31:0] $end
$var reg 32 # C [31:0] $end
$var reg 2 $ inst [1:0] $end
$var wire 1 % Resul [31] $end
$var wire 1 & Resul [30] $end
$var wire 1 ' Resul [29] $end
$var wire 1 ( Resul [28] $end
$var wire 1 ) Resul [27] $end
$var wire 1 * Resul [26] $end
$var wire 1 + Resul [25] $end
$var wire 1 , Resul [24] $end
$var wire 1 - Resul [23] $end
$var wire 1 . Resul [22] $end
$var wire 1 / Resul [21] $end
$var wire 1 0 Resul [20] $end
$var wire 1 1 Resul [19] $end
$var wire 1 2 Resul [18] $end
$var wire 1 3 Resul [17] $end
$var wire 1 4 Resul [16] $end
$var wire 1 5 Resul [15] $end
$var wire 1 6 Resul [14] $end
$var wire 1 7 Resul [13] $end
$var wire 1 8 Resul [12] $end
$var wire 1 9 Resul [11] $end
$var wire 1 : Resul [10] $end
$var wire 1 ; Resul [9] $end
$var wire 1 < Resul [8] $end
$var wire 1 = Resul [7] $end
$var wire 1 > Resul [6] $end
$var wire 1 ? Resul [5] $end
$var wire 1 @ Resul [4] $end
$var wire 1 A Resul [3] $end
$var wire 1 B Resul [2] $end
$var wire 1 C Resul [1] $end
$var wire 1 D Resul [0] $end
$var wire 1 E isFalse $end

$scope module i1 $end
$var wire 1 F gnd $end
$var wire 1 G vcc $end
$var wire 1 H unknown $end
$var tri1 1 I devclrn $end
$var tri1 1 J devpor $end
$var tri1 1 K devoe $end
$var wire 1 L Resul[0]~output_o $end
$var wire 1 M Resul[1]~output_o $end
$var wire 1 N Resul[2]~output_o $end
$var wire 1 O Resul[3]~output_o $end
$var wire 1 P Resul[4]~output_o $end
$var wire 1 Q Resul[5]~output_o $end
$var wire 1 R Resul[6]~output_o $end
$var wire 1 S Resul[7]~output_o $end
$var wire 1 T Resul[8]~output_o $end
$var wire 1 U Resul[9]~output_o $end
$var wire 1 V Resul[10]~output_o $end
$var wire 1 W Resul[11]~output_o $end
$var wire 1 X Resul[12]~output_o $end
$var wire 1 Y Resul[13]~output_o $end
$var wire 1 Z Resul[14]~output_o $end
$var wire 1 [ Resul[15]~output_o $end
$var wire 1 \ Resul[16]~output_o $end
$var wire 1 ] Resul[17]~output_o $end
$var wire 1 ^ Resul[18]~output_o $end
$var wire 1 _ Resul[19]~output_o $end
$var wire 1 ` Resul[20]~output_o $end
$var wire 1 a Resul[21]~output_o $end
$var wire 1 b Resul[22]~output_o $end
$var wire 1 c Resul[23]~output_o $end
$var wire 1 d Resul[24]~output_o $end
$var wire 1 e Resul[25]~output_o $end
$var wire 1 f Resul[26]~output_o $end
$var wire 1 g Resul[27]~output_o $end
$var wire 1 h Resul[28]~output_o $end
$var wire 1 i Resul[29]~output_o $end
$var wire 1 j Resul[30]~output_o $end
$var wire 1 k Resul[31]~output_o $end
$var wire 1 l isFalse~output_o $end
$var wire 1 m C[0]~input_o $end
$var wire 1 n A[0]~input_o $end
$var wire 1 o inst[1]~input_o $end
$var wire 1 p inst[0]~input_o $end
$var wire 1 q Mux31~0_combout $end
$var wire 1 r B[0]~input_o $end
$var wire 1 s Mux31~1_combout $end
$var wire 1 t C[1]~input_o $end
$var wire 1 u A[1]~input_o $end
$var wire 1 v Mux30~0_combout $end
$var wire 1 w B[1]~input_o $end
$var wire 1 x Mux30~1_combout $end
$var wire 1 y C[2]~input_o $end
$var wire 1 z A[2]~input_o $end
$var wire 1 { Mux29~0_combout $end
$var wire 1 | B[2]~input_o $end
$var wire 1 } Mux29~1_combout $end
$var wire 1 ~ C[3]~input_o $end
$var wire 1 !! A[3]~input_o $end
$var wire 1 "! Mux28~0_combout $end
$var wire 1 #! B[3]~input_o $end
$var wire 1 $! Mux28~1_combout $end
$var wire 1 %! C[4]~input_o $end
$var wire 1 &! A[4]~input_o $end
$var wire 1 '! Mux27~0_combout $end
$var wire 1 (! B[4]~input_o $end
$var wire 1 )! Mux27~1_combout $end
$var wire 1 *! C[5]~input_o $end
$var wire 1 +! A[5]~input_o $end
$var wire 1 ,! Mux26~0_combout $end
$var wire 1 -! B[5]~input_o $end
$var wire 1 .! Mux26~1_combout $end
$var wire 1 /! C[6]~input_o $end
$var wire 1 0! A[6]~input_o $end
$var wire 1 1! Mux25~0_combout $end
$var wire 1 2! B[6]~input_o $end
$var wire 1 3! Mux25~1_combout $end
$var wire 1 4! C[7]~input_o $end
$var wire 1 5! A[7]~input_o $end
$var wire 1 6! Mux24~0_combout $end
$var wire 1 7! B[7]~input_o $end
$var wire 1 8! Mux24~1_combout $end
$var wire 1 9! C[8]~input_o $end
$var wire 1 :! A[8]~input_o $end
$var wire 1 ;! Mux23~0_combout $end
$var wire 1 <! B[8]~input_o $end
$var wire 1 =! Mux23~1_combout $end
$var wire 1 >! C[9]~input_o $end
$var wire 1 ?! A[9]~input_o $end
$var wire 1 @! Mux22~0_combout $end
$var wire 1 A! B[9]~input_o $end
$var wire 1 B! Mux22~1_combout $end
$var wire 1 C! C[10]~input_o $end
$var wire 1 D! A[10]~input_o $end
$var wire 1 E! Mux21~0_combout $end
$var wire 1 F! B[10]~input_o $end
$var wire 1 G! Mux21~1_combout $end
$var wire 1 H! C[11]~input_o $end
$var wire 1 I! A[11]~input_o $end
$var wire 1 J! Mux20~0_combout $end
$var wire 1 K! B[11]~input_o $end
$var wire 1 L! Mux20~1_combout $end
$var wire 1 M! C[12]~input_o $end
$var wire 1 N! A[12]~input_o $end
$var wire 1 O! Mux19~0_combout $end
$var wire 1 P! B[12]~input_o $end
$var wire 1 Q! Mux19~1_combout $end
$var wire 1 R! C[13]~input_o $end
$var wire 1 S! A[13]~input_o $end
$var wire 1 T! Mux18~0_combout $end
$var wire 1 U! B[13]~input_o $end
$var wire 1 V! Mux18~1_combout $end
$var wire 1 W! C[14]~input_o $end
$var wire 1 X! A[14]~input_o $end
$var wire 1 Y! Mux17~0_combout $end
$var wire 1 Z! B[14]~input_o $end
$var wire 1 [! Mux17~1_combout $end
$var wire 1 \! C[15]~input_o $end
$var wire 1 ]! A[15]~input_o $end
$var wire 1 ^! Mux16~0_combout $end
$var wire 1 _! B[15]~input_o $end
$var wire 1 `! Mux16~1_combout $end
$var wire 1 a! C[16]~input_o $end
$var wire 1 b! A[16]~input_o $end
$var wire 1 c! Mux15~0_combout $end
$var wire 1 d! B[16]~input_o $end
$var wire 1 e! Mux15~1_combout $end
$var wire 1 f! C[17]~input_o $end
$var wire 1 g! A[17]~input_o $end
$var wire 1 h! Mux14~0_combout $end
$var wire 1 i! B[17]~input_o $end
$var wire 1 j! Mux14~1_combout $end
$var wire 1 k! C[18]~input_o $end
$var wire 1 l! A[18]~input_o $end
$var wire 1 m! Mux13~0_combout $end
$var wire 1 n! B[18]~input_o $end
$var wire 1 o! Mux13~1_combout $end
$var wire 1 p! C[19]~input_o $end
$var wire 1 q! A[19]~input_o $end
$var wire 1 r! Mux12~0_combout $end
$var wire 1 s! B[19]~input_o $end
$var wire 1 t! Mux12~1_combout $end
$var wire 1 u! C[20]~input_o $end
$var wire 1 v! A[20]~input_o $end
$var wire 1 w! Mux11~0_combout $end
$var wire 1 x! B[20]~input_o $end
$var wire 1 y! Mux11~1_combout $end
$var wire 1 z! C[21]~input_o $end
$var wire 1 {! A[21]~input_o $end
$var wire 1 |! Mux10~0_combout $end
$var wire 1 }! B[21]~input_o $end
$var wire 1 ~! Mux10~1_combout $end
$var wire 1 !" C[22]~input_o $end
$var wire 1 "" A[22]~input_o $end
$var wire 1 #" Mux9~0_combout $end
$var wire 1 $" B[22]~input_o $end
$var wire 1 %" Mux9~1_combout $end
$var wire 1 &" C[23]~input_o $end
$var wire 1 '" A[23]~input_o $end
$var wire 1 (" Mux8~0_combout $end
$var wire 1 )" B[23]~input_o $end
$var wire 1 *" Mux8~1_combout $end
$var wire 1 +" C[24]~input_o $end
$var wire 1 ," A[24]~input_o $end
$var wire 1 -" Mux7~0_combout $end
$var wire 1 ." B[24]~input_o $end
$var wire 1 /" Mux7~1_combout $end
$var wire 1 0" C[25]~input_o $end
$var wire 1 1" A[25]~input_o $end
$var wire 1 2" Mux6~0_combout $end
$var wire 1 3" B[25]~input_o $end
$var wire 1 4" Mux6~1_combout $end
$var wire 1 5" C[26]~input_o $end
$var wire 1 6" A[26]~input_o $end
$var wire 1 7" Mux5~0_combout $end
$var wire 1 8" B[26]~input_o $end
$var wire 1 9" Mux5~1_combout $end
$var wire 1 :" C[27]~input_o $end
$var wire 1 ;" A[27]~input_o $end
$var wire 1 <" Mux4~0_combout $end
$var wire 1 =" B[27]~input_o $end
$var wire 1 >" Mux4~1_combout $end
$var wire 1 ?" C[28]~input_o $end
$var wire 1 @" A[28]~input_o $end
$var wire 1 A" Mux3~0_combout $end
$var wire 1 B" B[28]~input_o $end
$var wire 1 C" Mux3~1_combout $end
$var wire 1 D" C[29]~input_o $end
$var wire 1 E" A[29]~input_o $end
$var wire 1 F" Mux2~0_combout $end
$var wire 1 G" B[29]~input_o $end
$var wire 1 H" Mux2~1_combout $end
$var wire 1 I" C[30]~input_o $end
$var wire 1 J" A[30]~input_o $end
$var wire 1 K" Mux1~0_combout $end
$var wire 1 L" B[30]~input_o $end
$var wire 1 M" Mux1~1_combout $end
$var wire 1 N" C[31]~input_o $end
$var wire 1 O" A[31]~input_o $end
$var wire 1 P" Mux0~0_combout $end
$var wire 1 Q" B[31]~input_o $end
$var wire 1 R" Mux0~1_combout $end
$var wire 1 S" Equal0~0_combout $end
$var wire 1 T" Equal0~1_combout $end
$var wire 1 U" Equal0~2_combout $end
$var wire 1 V" Equal0~3_combout $end
$var wire 1 W" Equal0~4_combout $end
$var wire 1 X" Equal0~5_combout $end
$var wire 1 Y" Equal0~6_combout $end
$var wire 1 Z" Equal0~7_combout $end
$var wire 1 [" Equal0~8_combout $end
$var wire 1 \" Equal0~9_combout $end
$var wire 1 ]" Equal0~10_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110000 !
b10 "
b10000000000 #
b0 $
0D
0C
0B
0A
1@
1?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0E
0F
1G
xH
1I
1J
1K
0L
0M
0N
0O
1P
1Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
1w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
1&!
1'!
0(!
1)!
0*!
1+!
1,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
1S"
0T"
1U"
1V"
0W"
1X"
1Y"
1Z"
1["
1\"
0]"
$end
#240000
b1 $
1p
0,!
0'!
1x
1M
1C
0.!
0)!
0P
0Q
0?
0@
#480000
b11 $
b10 $
0p
1o
1E!
0x
0M
0C
1G!
1V
1:
#720000
b11 $
1p
0E!
0G!
0V
0:
#960000
b110001 !
b11 "
b10000000001 #
b1 $
b0 $
0p
0o
1m
1r
1n
1,!
1'!
1q
0S"
1.!
1)!
1s
1L
1P
1Q
1?
1@
1D
#1000000
