module LLC_top(
    //---------------------------------系统信号----------------------------------------
    input wire sys_clk,
    input wire sys_rst_n
    //--------------------------------------------------------------------------------

    
);

//ctl_center模块

endmodule