{"Moshe Gavrielov": [0, ["Wall street evaluates EDA", ["Moshe Gavrielov", "Richard Goering", "Lucio Lanza", "Vishal Saluja", "Jay Vleeschhouwer"], "https://doi.org/10.1145/513918.513920", "dac", 2002]], "Richard Goering": [0, ["Wall street evaluates EDA", ["Moshe Gavrielov", "Richard Goering", "Lucio Lanza", "Vishal Saluja", "Jay Vleeschhouwer"], "https://doi.org/10.1145/513918.513920", "dac", 2002]], "Lucio Lanza": [0, ["Wall street evaluates EDA", ["Moshe Gavrielov", "Richard Goering", "Lucio Lanza", "Vishal Saluja", "Jay Vleeschhouwer"], "https://doi.org/10.1145/513918.513920", "dac", 2002]], "Vishal Saluja": [0, ["Wall street evaluates EDA", ["Moshe Gavrielov", "Richard Goering", "Lucio Lanza", "Vishal Saluja", "Jay Vleeschhouwer"], "https://doi.org/10.1145/513918.513920", "dac", 2002]], "Jay Vleeschhouwer": [0, ["Wall street evaluates EDA", ["Moshe Gavrielov", "Richard Goering", "Lucio Lanza", "Vishal Saluja", "Jay Vleeschhouwer"], "https://doi.org/10.1145/513918.513920", "dac", 2002]], "Michael J. Wirthlin": [0, ["IP delivery for FPGAs using Applets and JHDL", ["Michael J. Wirthlin", "Brian McMurtrey"], "https://doi.org/10.1145/513918.513922", "dac", 2002]], "Brian McMurtrey": [0, ["IP delivery for FPGAs using Applets and JHDL", ["Michael J. Wirthlin", "Brian McMurtrey"], "https://doi.org/10.1145/513918.513922", "dac", 2002]], "Seapahn Megerian": [0, ["Watermarking integer linear programming solutions", ["Seapahn Megerian", "Milenko Drinic", "Miodrag Potkonjak"], "https://doi.org/10.1145/513918.513923", "dac", 2002], ["Forward-looking objective functions: concept & applications in high level synthesis", ["Jennifer L. Wong", "Seapahn Megerian", "Miodrag Potkonjak"], "https://doi.org/10.1145/513918.514141", "dac", 2002]], "Milenko Drinic": [0, ["Watermarking integer linear programming solutions", ["Seapahn Megerian", "Milenko Drinic", "Miodrag Potkonjak"], "https://doi.org/10.1145/513918.513923", "dac", 2002], ["Behavioral synthesis via engineering change", ["Milenko Drinic", "Darko Kirovski"], "https://doi.org/10.1145/513918.513925", "dac", 2002]], "Miodrag Potkonjak": [0, ["Watermarking integer linear programming solutions", ["Seapahn Megerian", "Milenko Drinic", "Miodrag Potkonjak"], "https://doi.org/10.1145/513918.513923", "dac", 2002], ["Forward-looking objective functions: concept & applications in high level synthesis", ["Jennifer L. Wong", "Seapahn Megerian", "Miodrag Potkonjak"], "https://doi.org/10.1145/513918.514141", "dac", 2002], ["ILP-based engineering change", ["Farinaz Koushanfar", "Jennifer L. Wong", "Jessica Feng", "Miodrag Potkonjak"], "https://doi.org/10.1145/513918.514142", "dac", 2002]], "Fabrice Bernardi": [0, ["Model design using hierarchical web-based libraries", ["Fabrice Bernardi", "Jean Francois Santucci"], "https://doi.org/10.1145/513918.513924", "dac", 2002]], "Jean Francois Santucci": [0, ["Model design using hierarchical web-based libraries", ["Fabrice Bernardi", "Jean Francois Santucci"], "https://doi.org/10.1145/513918.513924", "dac", 2002]], "Darko Kirovski": [0, ["Behavioral synthesis via engineering change", ["Milenko Drinic", "Darko Kirovski"], "https://doi.org/10.1145/513918.513925", "dac", 2002]], "Achim Nohl": [0, ["A universal technique for fast and flexible instruction-set architecture simulation", ["Achim Nohl", "Gunnar Braun", "Oliver Schliebusch", "Rainer Leupers", "Heinrich Meyr", "Andreas Hoffmann"], "https://doi.org/10.1145/513918.513927", "dac", 2002]], "Gunnar Braun": [0, ["A universal technique for fast and flexible instruction-set architecture simulation", ["Achim Nohl", "Gunnar Braun", "Oliver Schliebusch", "Rainer Leupers", "Heinrich Meyr", "Andreas Hoffmann"], "https://doi.org/10.1145/513918.513927", "dac", 2002]], "Oliver Schliebusch": [0, ["A universal technique for fast and flexible instruction-set architecture simulation", ["Achim Nohl", "Gunnar Braun", "Oliver Schliebusch", "Rainer Leupers", "Heinrich Meyr", "Andreas Hoffmann"], "https://doi.org/10.1145/513918.513927", "dac", 2002]], "Rainer Leupers": [0, ["A universal technique for fast and flexible instruction-set architecture simulation", ["Achim Nohl", "Gunnar Braun", "Oliver Schliebusch", "Rainer Leupers", "Heinrich Meyr", "Andreas Hoffmann"], "https://doi.org/10.1145/513918.513927", "dac", 2002]], "Heinrich Meyr": [0, ["A universal technique for fast and flexible instruction-set architecture simulation", ["Achim Nohl", "Gunnar Braun", "Oliver Schliebusch", "Rainer Leupers", "Heinrich Meyr", "Andreas Hoffmann"], "https://doi.org/10.1145/513918.513927", "dac", 2002]], "Andreas Hoffmann": [0, ["A universal technique for fast and flexible instruction-set architecture simulation", ["Achim Nohl", "Gunnar Braun", "Oliver Schliebusch", "Rainer Leupers", "Heinrich Meyr", "Andreas Hoffmann"], "https://doi.org/10.1145/513918.513927", "dac", 2002]], "Roman L. Lysecky": [0, ["A fast on-chip profiler memory", ["Roman L. Lysecky", "Susan Cotterell", "Frank Vahid"], "https://doi.org/10.1145/513918.513928", "dac", 2002]], "Susan Cotterell": [0, ["A fast on-chip profiler memory", ["Roman L. Lysecky", "Susan Cotterell", "Frank Vahid"], "https://doi.org/10.1145/513918.513928", "dac", 2002]], "Frank Vahid": [0, ["A fast on-chip profiler memory", ["Roman L. Lysecky", "Susan Cotterell", "Frank Vahid"], "https://doi.org/10.1145/513918.513928", "dac", 2002]], "Haris Lekatsas": [0, ["Design of an one-cycle decompression hardware for performance increase in embedded systems", ["Haris Lekatsas", "Jorg Henkel", "Venkata Jakkula"], "https://doi.org/10.1145/513918.513929", "dac", 2002]], "Jorg Henkel": [0, ["Design of an one-cycle decompression hardware for performance increase in embedded systems", ["Haris Lekatsas", "Jorg Henkel", "Venkata Jakkula"], "https://doi.org/10.1145/513918.513929", "dac", 2002]], "Venkata Jakkula": [0, ["Design of an one-cycle decompression hardware for performance increase in embedded systems", ["Haris Lekatsas", "Jorg Henkel", "Venkata Jakkula"], "https://doi.org/10.1145/513918.513929", "dac", 2002]], "Q. Su": [0, ["A factorization-based framework for passivity-preserving model reduction of RLC systems", ["Q. Su", "Venkataramanan Balakrishnan", "Cheng-Kok Koh"], "https://doi.org/10.1145/513918.513931", "dac", 2002]], "Venkataramanan Balakrishnan": [0, ["A factorization-based framework for passivity-preserving model reduction of RLC systems", ["Q. Su", "Venkataramanan Balakrishnan", "Cheng-Kok Koh"], "https://doi.org/10.1145/513918.513931", "dac", 2002]], "Cheng-Kok Koh": [0.0002752652144408785, ["A factorization-based framework for passivity-preserving model reduction of RLC systems", ["Q. Su", "Venkataramanan Balakrishnan", "Cheng-Kok Koh"], "https://doi.org/10.1145/513918.513931", "dac", 2002]], "Luca Daniel": [0, ["Model order reduction for strictly passive and causal distributed systems", ["Luca Daniel", "Joel R. Phillips"], "https://doi.org/10.1145/513918.513932", "dac", 2002], ["Guaranteed passive balancing transformations for model order reduction", ["Joel R. Phillips", "Luca Daniel", "Luis Miguel Silveira"], "https://doi.org/10.1145/513918.513933", "dac", 2002]], "Joel R. Phillips": [0, ["Model order reduction for strictly passive and causal distributed systems", ["Luca Daniel", "Joel R. Phillips"], "https://doi.org/10.1145/513918.513932", "dac", 2002], ["Guaranteed passive balancing transformations for model order reduction", ["Joel R. Phillips", "Luca Daniel", "Luis Miguel Silveira"], "https://doi.org/10.1145/513918.513933", "dac", 2002], ["Time-domain steady-state simulation of frequency-dependent components using multi-interval Chebyshev method", ["Baolin Yang", "Joel R. Phillips"], "https://doi.org/10.1145/513918.514046", "dac", 2002]], "Luis Miguel Silveira": [0, ["Guaranteed passive balancing transformations for model order reduction", ["Joel R. Phillips", "Luca Daniel", "Luis Miguel Silveira"], "https://doi.org/10.1145/513918.513933", "dac", 2002]], "Xiaoliang Bai": [2.285439395512904e-14, ["Uncertainty-aware circuit optimization", ["Xiaoliang Bai", "Chandramouli Visweswariah", "Philip N. Strenski"], "https://doi.org/10.1145/513918.513935", "dac", 2002]], "Chandramouli Visweswariah": [0, ["Uncertainty-aware circuit optimization", ["Xiaoliang Bai", "Chandramouli Visweswariah", "Philip N. Strenski"], "https://doi.org/10.1145/513918.513935", "dac", 2002]], "Philip N. Strenski": [0, ["Uncertainty-aware circuit optimization", ["Xiaoliang Bai", "Chandramouli Visweswariah", "Philip N. Strenski"], "https://doi.org/10.1145/513918.513935", "dac", 2002]], "Haihua Su": [0, ["Congestion-driven codesign of power and signal networks", ["Haihua Su", "Jiang Hu", "Sachin S. Sapatnekar", "Sani R. Nassif"], "https://doi.org/10.1145/513918.513936", "dac", 2002]], "Jiang Hu": [0, ["Congestion-driven codesign of power and signal networks", ["Haihua Su", "Jiang Hu", "Sachin S. Sapatnekar", "Sani R. Nassif"], "https://doi.org/10.1145/513918.513936", "dac", 2002]], "Sachin S. Sapatnekar": [0, ["Congestion-driven codesign of power and signal networks", ["Haihua Su", "Jiang Hu", "Sachin S. Sapatnekar", "Sani R. Nassif"], "https://doi.org/10.1145/513918.513936", "dac", 2002]], "Sani R. Nassif": [0, ["Congestion-driven codesign of power and signal networks", ["Haihua Su", "Jiang Hu", "Sachin S. Sapatnekar", "Sani R. Nassif"], "https://doi.org/10.1145/513918.513936", "dac", 2002]], "PariVallal Kannan": [0, ["On metrics for comparing routability estimation methods for FPGAs", ["PariVallal Kannan", "Shankar Balachandran", "Dinesh Bhatia"], "https://doi.org/10.1145/513918.513937", "dac", 2002]], "Shankar Balachandran": [0, ["On metrics for comparing routability estimation methods for FPGAs", ["PariVallal Kannan", "Shankar Balachandran", "Dinesh Bhatia"], "https://doi.org/10.1145/513918.513937", "dac", 2002]], "Dinesh Bhatia": [0, ["On metrics for comparing routability estimation methods for FPGAs", ["PariVallal Kannan", "Shankar Balachandran", "Dinesh Bhatia"], "https://doi.org/10.1145/513918.513937", "dac", 2002]], "Andrew B. Kahng": [0, ["Tools or users: which is the bigger bottleneck?", ["Andrew B. Kahng", "Ronald Collett", "Patrick Groeneveld", "Lavi Lev", "Nancy Nettleton", "Paul K. Rodman", "Lambert van den Hoven"], "https://doi.org/10.1145/513918.513939", "dac", 2002]], "Ronald Collett": [0, ["Tools or users: which is the bigger bottleneck?", ["Andrew B. Kahng", "Ronald Collett", "Patrick Groeneveld", "Lavi Lev", "Nancy Nettleton", "Paul K. Rodman", "Lambert van den Hoven"], "https://doi.org/10.1145/513918.513939", "dac", 2002]], "Patrick Groeneveld": [0, ["Tools or users: which is the bigger bottleneck?", ["Andrew B. Kahng", "Ronald Collett", "Patrick Groeneveld", "Lavi Lev", "Nancy Nettleton", "Paul K. Rodman", "Lambert van den Hoven"], "https://doi.org/10.1145/513918.513939", "dac", 2002]], "Lavi Lev": [0, ["Tools or users: which is the bigger bottleneck?", ["Andrew B. Kahng", "Ronald Collett", "Patrick Groeneveld", "Lavi Lev", "Nancy Nettleton", "Paul K. Rodman", "Lambert van den Hoven"], "https://doi.org/10.1145/513918.513939", "dac", 2002]], "Nancy Nettleton": [0, ["Tools or users: which is the bigger bottleneck?", ["Andrew B. Kahng", "Ronald Collett", "Patrick Groeneveld", "Lavi Lev", "Nancy Nettleton", "Paul K. Rodman", "Lambert van den Hoven"], "https://doi.org/10.1145/513918.513939", "dac", 2002]], "Paul K. Rodman": [0, ["Tools or users: which is the bigger bottleneck?", ["Andrew B. Kahng", "Ronald Collett", "Patrick Groeneveld", "Lavi Lev", "Nancy Nettleton", "Paul K. Rodman", "Lambert van den Hoven"], "https://doi.org/10.1145/513918.513939", "dac", 2002]], "Lambert van den Hoven": [0, ["Tools or users: which is the bigger bottleneck?", ["Andrew B. Kahng", "Ronald Collett", "Patrick Groeneveld", "Lavi Lev", "Nancy Nettleton", "Paul K. Rodman", "Lambert van den Hoven"], "https://doi.org/10.1145/513918.513939", "dac", 2002]], "George Sery": [0, ["Life is CMOS: why chase the life after?", ["George Sery", "Shekhar Borkar", "Vivek De"], "https://doi.org/10.1145/513918.513941", "dac", 2002]], "Shekhar Borkar": [0, ["Life is CMOS: why chase the life after?", ["George Sery", "Shekhar Borkar", "Vivek De"], "https://doi.org/10.1145/513918.513941", "dac", 2002], ["Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors", ["Tanay Karnik", "Yibin Ye", "James Tschanz", "Liqiong Wei", "Steven M. Burns", "Venkatesh Govindarajulu", "Vivek De", "Shekhar Borkar"], "https://doi.org/10.1145/513918.514042", "dac", 2002]], "Vivek De": [0, ["Life is CMOS: why chase the life after?", ["George Sery", "Shekhar Borkar", "Vivek De"], "https://doi.org/10.1145/513918.513941", "dac", 2002], ["Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors", ["Tanay Karnik", "Yibin Ye", "James Tschanz", "Liqiong Wei", "Steven M. Burns", "Venkatesh Govindarajulu", "Vivek De", "Shekhar Borkar"], "https://doi.org/10.1145/513918.514042", "dac", 2002]], "H. Bernhard Pogge": [0, ["The next chip challenge: effective methods for viable mixed technology SoCs", ["H. Bernhard Pogge"], "https://doi.org/10.1145/513918.513942", "dac", 2002]], "Adrian M. Ionescu": [0, ["Few electron devices: towards hybrid CMOS-SET integrated circuits", ["Adrian M. Ionescu", "Michel J. Declercq", "Santanu Mahapatra", "Kaustav Banerjee", "Jacques Gautier"], "https://doi.org/10.1145/513918.513943", "dac", 2002]], "Michel J. Declercq": [0, ["Few electron devices: towards hybrid CMOS-SET integrated circuits", ["Adrian M. Ionescu", "Michel J. Declercq", "Santanu Mahapatra", "Kaustav Banerjee", "Jacques Gautier"], "https://doi.org/10.1145/513918.513943", "dac", 2002], ["HSpeedEx: a high-speed extractor for substrate noise analysis in complex mixed signal SOC", ["Adil Koukab", "Catherine Dehollain", "Michel J. Declercq"], "https://doi.org/10.1145/513918.514110", "dac", 2002]], "Santanu Mahapatra": [0, ["Few electron devices: towards hybrid CMOS-SET integrated circuits", ["Adrian M. Ionescu", "Michel J. Declercq", "Santanu Mahapatra", "Kaustav Banerjee", "Jacques Gautier"], "https://doi.org/10.1145/513918.513943", "dac", 2002]], "Kaustav Banerjee": [0, ["Few electron devices: towards hybrid CMOS-SET integrated circuits", ["Adrian M. Ionescu", "Michel J. Declercq", "Santanu Mahapatra", "Kaustav Banerjee", "Jacques Gautier"], "https://doi.org/10.1145/513918.513943", "dac", 2002]], "Jacques Gautier": [0, ["Few electron devices: towards hybrid CMOS-SET integrated circuits", ["Adrian M. Ionescu", "Michel J. Declercq", "Santanu Mahapatra", "Kaustav Banerjee", "Jacques Gautier"], "https://doi.org/10.1145/513918.513943", "dac", 2002]], "R. Martel": [0, ["Carbon nanotube field-effect transistors and logic circuits", ["R. Martel", "V. Derycke", "Jorg Appenzeller", "Shalom J. Wind", "Phaedon Avouris"], "https://doi.org/10.1145/513918.513944", "dac", 2002]], "V. Derycke": [0, ["Carbon nanotube field-effect transistors and logic circuits", ["R. Martel", "V. Derycke", "Jorg Appenzeller", "Shalom J. Wind", "Phaedon Avouris"], "https://doi.org/10.1145/513918.513944", "dac", 2002]], "Jorg Appenzeller": [0, ["Carbon nanotube field-effect transistors and logic circuits", ["R. Martel", "V. Derycke", "Jorg Appenzeller", "Shalom J. Wind", "Phaedon Avouris"], "https://doi.org/10.1145/513918.513944", "dac", 2002]], "Shalom J. Wind": [0, ["Carbon nanotube field-effect transistors and logic circuits", ["R. Martel", "V. Derycke", "Jorg Appenzeller", "Shalom J. Wind", "Phaedon Avouris"], "https://doi.org/10.1145/513918.513944", "dac", 2002]], "Phaedon Avouris": [0, ["Carbon nanotube field-effect transistors and logic circuits", ["R. Martel", "V. Derycke", "Jorg Appenzeller", "Shalom J. Wind", "Phaedon Avouris"], "https://doi.org/10.1145/513918.513944", "dac", 2002]], "Valeria Bertacco": [0, ["Efficient state representation for symbolic simulation", ["Valeria Bertacco", "Kunle Olukotun"], "https://doi.org/10.1145/513918.513946", "dac", 2002]], "Kunle Olukotun": [0, ["Efficient state representation for symbolic simulation", ["Valeria Bertacco", "Kunle Olukotun"], "https://doi.org/10.1145/513918.513946", "dac", 2002]], "Alfred Kolbl": [0, ["Handling special constructs in symbolic simulation", ["Alfred Kolbl", "James H. Kukula", "Kurt Antreich", "Robert F. Damiano"], "https://doi.org/10.1145/513918.513947", "dac", 2002]], "James H. Kukula": [0, ["Handling special constructs in symbolic simulation", ["Alfred Kolbl", "James H. Kukula", "Kurt Antreich", "Robert F. Damiano"], "https://doi.org/10.1145/513918.513947", "dac", 2002]], "Kurt Antreich": [0, ["Handling special constructs in symbolic simulation", ["Alfred Kolbl", "James H. Kukula", "Kurt Antreich", "Robert F. Damiano"], "https://doi.org/10.1145/513918.513947", "dac", 2002]], "Robert F. Damiano": [0, ["Handling special constructs in symbolic simulation", ["Alfred Kolbl", "James H. Kukula", "Kurt Antreich", "Robert F. Damiano"], "https://doi.org/10.1145/513918.513947", "dac", 2002], ["A practical and efficient method for compare-point matching", ["Demos Anastasakis", "Robert F. Damiano", "Hi-Keung Tony Ma", "Ted Stanion"], "https://doi.org/10.1145/513918.513997", "dac", 2002]], "Scott Hazelhurst": [0, ["A hybrid verification approach: getting deep into the design", ["Scott Hazelhurst", "Osnat Weissberg", "Gila Kamhi", "Limor Fix"], "https://doi.org/10.1145/513918.513948", "dac", 2002]], "Osnat Weissberg": [0, ["A hybrid verification approach: getting deep into the design", ["Scott Hazelhurst", "Osnat Weissberg", "Gila Kamhi", "Limor Fix"], "https://doi.org/10.1145/513918.513948", "dac", 2002]], "Gila Kamhi": [0, ["A hybrid verification approach: getting deep into the design", ["Scott Hazelhurst", "Osnat Weissberg", "Gila Kamhi", "Limor Fix"], "https://doi.org/10.1145/513918.513948", "dac", 2002]], "Limor Fix": [0, ["A hybrid verification approach: getting deep into the design", ["Scott Hazelhurst", "Osnat Weissberg", "Gila Kamhi", "Limor Fix"], "https://doi.org/10.1145/513918.513948", "dac", 2002], ["Formal verification methods: getting around the brick wall", ["David L. Dill", "Nate James", "Shishpal Rawat", "Gerard Berry", "Limor Fix", "Harry Foster", "Rajeev K. Ranjan", "Gunnar Stalmarck", "Curt Widdoes"], "https://doi.org/10.1145/513918.514064", "dac", 2002]], "Gianpiero Cabodi": [0, ["Can BDDs compete with SAT solvers on bounded model checking?", ["Gianpiero Cabodi", "Paolo Camurati", "Stefano Quer"], "https://doi.org/10.1145/513918.513949", "dac", 2002]], "Paolo Camurati": [0, ["Can BDDs compete with SAT solvers on bounded model checking?", ["Gianpiero Cabodi", "Paolo Camurati", "Stefano Quer"], "https://doi.org/10.1145/513918.513949", "dac", 2002]], "Stefano Quer": [0, ["Can BDDs compete with SAT solvers on bounded model checking?", ["Gianpiero Cabodi", "Paolo Camurati", "Stefano Quer"], "https://doi.org/10.1145/513918.513949", "dac", 2002]], "Luc Semeria": [0, ["RTL c-based methodology for designing and verifying a multi-threaded processor", ["Luc Semeria", "Renu Mehra", "Barry M. Pangrle", "Arjuna Ekanayake", "Andrew Seawright", "Daniel Ng"], "https://doi.org/10.1145/513918.513951", "dac", 2002]], "Renu Mehra": [0, ["RTL c-based methodology for designing and verifying a multi-threaded processor", ["Luc Semeria", "Renu Mehra", "Barry M. Pangrle", "Arjuna Ekanayake", "Andrew Seawright", "Daniel Ng"], "https://doi.org/10.1145/513918.513951", "dac", 2002]], "Barry M. Pangrle": [0, ["RTL c-based methodology for designing and verifying a multi-threaded processor", ["Luc Semeria", "Renu Mehra", "Barry M. Pangrle", "Arjuna Ekanayake", "Andrew Seawright", "Daniel Ng"], "https://doi.org/10.1145/513918.513951", "dac", 2002]], "Arjuna Ekanayake": [0, ["RTL c-based methodology for designing and verifying a multi-threaded processor", ["Luc Semeria", "Renu Mehra", "Barry M. Pangrle", "Arjuna Ekanayake", "Andrew Seawright", "Daniel Ng"], "https://doi.org/10.1145/513918.513951", "dac", 2002]], "Andrew Seawright": [0, ["RTL c-based methodology for designing and verifying a multi-threaded processor", ["Luc Semeria", "Renu Mehra", "Barry M. Pangrle", "Arjuna Ekanayake", "Andrew Seawright", "Daniel Ng"], "https://doi.org/10.1145/513918.513951", "dac", 2002]], "Daniel Ng": [0, ["RTL c-based methodology for designing and verifying a multi-threaded processor", ["Luc Semeria", "Renu Mehra", "Barry M. Pangrle", "Arjuna Ekanayake", "Andrew Seawright", "Daniel Ng"], "https://doi.org/10.1145/513918.513951", "dac", 2002]], "Marcio T. Oliveira": [0, ["High-Level specification and automatic generation of IP interface monitors", ["Marcio T. Oliveira", "Alan J. Hu"], "https://doi.org/10.1145/513918.513952", "dac", 2002]], "Alan J. Hu": [0, ["High-Level specification and automatic generation of IP interface monitors", ["Marcio T. Oliveira", "Alan J. Hu"], "https://doi.org/10.1145/513918.513952", "dac", 2002]], "Kerstin Eder": [0, ["Achieving maximum performance: a method for the verification of interlocked pipeline control logic", ["Kerstin Eder", "Geoff Barrett"], "https://doi.org/10.1145/513918.513953", "dac", 2002]], "Geoff Barrett": [0, ["Achieving maximum performance: a method for the verification of interlocked pipeline control logic", ["Kerstin Eder", "Geoff Barrett"], "https://doi.org/10.1145/513918.513953", "dac", 2002]], "Arindam Chakrabarti": [0, ["Formal verification of module interfaces against real time specifications", ["Arindam Chakrabarti", "Pallab Dasgupta", "P. P. Chakrabarti", "Ansuman Banerjee"], "https://doi.org/10.1145/513918.513954", "dac", 2002]], "Pallab Dasgupta": [0, ["Formal verification of module interfaces against real time specifications", ["Arindam Chakrabarti", "Pallab Dasgupta", "P. P. Chakrabarti", "Ansuman Banerjee"], "https://doi.org/10.1145/513918.513954", "dac", 2002]], "P. P. Chakrabarti": [0, ["Formal verification of module interfaces against real time specifications", ["Arindam Chakrabarti", "Pallab Dasgupta", "P. P. Chakrabarti", "Ansuman Banerjee"], "https://doi.org/10.1145/513918.513954", "dac", 2002]], "Ansuman Banerjee": [0, ["Formal verification of module interfaces against real time specifications", ["Arindam Chakrabarti", "Pallab Dasgupta", "P. P. Chakrabarti", "Ansuman Banerjee"], "https://doi.org/10.1145/513918.513954", "dac", 2002]], "Ajay J. Daga": [0, ["Automated timing model generation", ["Ajay J. Daga", "Loa Mize", "Subramanyam Sripada", "Chris Wolff", "Qiuyang Wu"], "https://doi.org/10.1145/513918.513956", "dac", 2002]], "Loa Mize": [0, ["Automated timing model generation", ["Ajay J. Daga", "Loa Mize", "Subramanyam Sripada", "Chris Wolff", "Qiuyang Wu"], "https://doi.org/10.1145/513918.513956", "dac", 2002]], "Subramanyam Sripada": [0, ["Automated timing model generation", ["Ajay J. Daga", "Loa Mize", "Subramanyam Sripada", "Chris Wolff", "Qiuyang Wu"], "https://doi.org/10.1145/513918.513956", "dac", 2002]], "Chris Wolff": [0, ["Automated timing model generation", ["Ajay J. Daga", "Loa Mize", "Subramanyam Sripada", "Chris Wolff", "Qiuyang Wu"], "https://doi.org/10.1145/513918.513956", "dac", 2002]], "Qiuyang Wu": [6.03988326020044e-08, ["Automated timing model generation", ["Ajay J. Daga", "Loa Mize", "Subramanyam Sripada", "Chris Wolff", "Qiuyang Wu"], "https://doi.org/10.1145/513918.513956", "dac", 2002]], "Cho W. Moon": [0.019674849696457386, ["Timing model extraction of hierarchical blocks by graph reduction", ["Cho W. Moon", "Harish Kriplani", "Krishna P. Belkhale"], "https://doi.org/10.1145/513918.513957", "dac", 2002]], "Harish Kriplani": [0, ["Timing model extraction of hierarchical blocks by graph reduction", ["Cho W. Moon", "Harish Kriplani", "Krishna P. Belkhale"], "https://doi.org/10.1145/513918.513957", "dac", 2002]], "Krishna P. Belkhale": [0, ["Timing model extraction of hierarchical blocks by graph reduction", ["Cho W. Moon", "Harish Kriplani", "Krishna P. Belkhale"], "https://doi.org/10.1145/513918.513957", "dac", 2002]], "Martin Foltin": [0, ["Efficient stimulus independent timing abstraction model based on a new concept of circuit block transparency", ["Martin Foltin", "Brian Foutz", "Sean Tyler"], "https://doi.org/10.1145/513918.513958", "dac", 2002]], "Brian Foutz": [0, ["Efficient stimulus independent timing abstraction model based on a new concept of circuit block transparency", ["Martin Foltin", "Brian Foutz", "Sean Tyler"], "https://doi.org/10.1145/513918.513958", "dac", 2002]], "Sean Tyler": [0, ["Efficient stimulus independent timing abstraction model based on a new concept of circuit block transparency", ["Martin Foltin", "Brian Foutz", "Sean Tyler"], "https://doi.org/10.1145/513918.513958", "dac", 2002]], "Hiroyuki Higuchi": [0, ["An implication-based method to detect multi-cycle paths in large sequential circuits", ["Hiroyuki Higuchi"], "https://doi.org/10.1145/513918.513959", "dac", 2002]], "Sungmee Park": [0.9999977648258209, ["The wearable motherboard: a framework for personalized mobile information processing (PMIP)", ["Sungmee Park", "Kenneth Mackenzie", "Sundaresan Jayaraman"], "https://doi.org/10.1145/513918.513961", "dac", 2002]], "Kenneth Mackenzie": [0, ["The wearable motherboard: a framework for personalized mobile information processing (PMIP)", ["Sungmee Park", "Kenneth Mackenzie", "Sundaresan Jayaraman"], "https://doi.org/10.1145/513918.513961", "dac", 2002]], "Sundaresan Jayaraman": [0, ["The wearable motherboard: a framework for personalized mobile information processing (PMIP)", ["Sungmee Park", "Kenneth Mackenzie", "Sundaresan Jayaraman"], "https://doi.org/10.1145/513918.513961", "dac", 2002]], "Diana Marculescu": [0, ["Challenges and opportunities in electronic textiles modeling and optimization", ["Diana Marculescu", "Radu Marculescu", "Pradeep K. Khosla"], "https://doi.org/10.1145/513918.513962", "dac", 2002]], "Radu Marculescu": [0, ["Challenges and opportunities in electronic textiles modeling and optimization", ["Diana Marculescu", "Radu Marculescu", "Pradeep K. Khosla"], "https://doi.org/10.1145/513918.513962", "dac", 2002], ["Traffic analysis for on-chip networks design of multimedia applications", ["Girish Varatkar", "Radu Marculescu"], "https://doi.org/10.1145/513918.514116", "dac", 2002]], "Pradeep K. Khosla": [0, ["Challenges and opportunities in electronic textiles modeling and optimization", ["Diana Marculescu", "Radu Marculescu", "Pradeep K. Khosla"], "https://doi.org/10.1145/513918.513962", "dac", 2002]], "Mike Brunoli": [0, ["Analog intellectual property: now? Or never?", ["Mike Brunoli", "Masao Hotta", "Felicia James", "Rudy Koch", "Roy McGuffin", "Andrew J. Moore"], "https://doi.org/10.1145/513918.513964", "dac", 2002]], "Masao Hotta": [0, ["Analog intellectual property: now? Or never?", ["Mike Brunoli", "Masao Hotta", "Felicia James", "Rudy Koch", "Roy McGuffin", "Andrew J. Moore"], "https://doi.org/10.1145/513918.513964", "dac", 2002]], "Felicia James": [0, ["Analog intellectual property: now? Or never?", ["Mike Brunoli", "Masao Hotta", "Felicia James", "Rudy Koch", "Roy McGuffin", "Andrew J. Moore"], "https://doi.org/10.1145/513918.513964", "dac", 2002]], "Rudy Koch": [0, ["Analog intellectual property: now? Or never?", ["Mike Brunoli", "Masao Hotta", "Felicia James", "Rudy Koch", "Roy McGuffin", "Andrew J. Moore"], "https://doi.org/10.1145/513918.513964", "dac", 2002]], "Roy McGuffin": [0, ["Analog intellectual property: now? Or never?", ["Mike Brunoli", "Masao Hotta", "Felicia James", "Rudy Koch", "Roy McGuffin", "Andrew J. Moore"], "https://doi.org/10.1145/513918.513964", "dac", 2002]], "Andrew J. Moore": [0, ["Analog intellectual property: now? Or never?", ["Mike Brunoli", "Masao Hotta", "Felicia James", "Rudy Koch", "Roy McGuffin", "Andrew J. Moore"], "https://doi.org/10.1145/513918.513964", "dac", 2002]], "Yumin Zhang": [0, ["Task scheduling and voltage selection for energy minimization", ["Yumin Zhang", "Xiaobo Hu", "Danny Z. Chen"], "https://doi.org/10.1145/513918.513966", "dac", 2002]], "Xiaobo Hu": [0, ["Task scheduling and voltage selection for energy minimization", ["Yumin Zhang", "Xiaobo Hu", "Danny Z. Chen"], "https://doi.org/10.1145/513918.513966", "dac", 2002]], "Danny Z. Chen": [0, ["Task scheduling and voltage selection for energy minimization", ["Yumin Zhang", "Xiaobo Hu", "Danny Z. Chen"], "https://doi.org/10.1145/513918.513966", "dac", 2002]], "Daler N. Rakhmatov": [0, ["Battery-conscious task sequencing for portable devices including voltage/clock scaling", ["Daler N. Rakhmatov", "Sarma B. K. Vrudhula", "Chaitali Chakrabarti"], "https://doi.org/10.1145/513918.513967", "dac", 2002]], "Sarma B. K. Vrudhula": [0, ["Battery-conscious task sequencing for portable devices including voltage/clock scaling", ["Daler N. Rakhmatov", "Sarma B. K. Vrudhula", "Chaitali Chakrabarti"], "https://doi.org/10.1145/513918.513967", "dac", 2002], ["Estimation of the likelihood of capacitive coupling noise", ["Sarma B. K. Vrudhula", "David T. Blaauw", "Supamas Sirichotiyakul"], "https://doi.org/10.1145/513918.514085", "dac", 2002]], "Chaitali Chakrabarti": [0, ["Battery-conscious task sequencing for portable devices including voltage/clock scaling", ["Daler N. Rakhmatov", "Sarma B. K. Vrudhula", "Chaitali Chakrabarti"], "https://doi.org/10.1145/513918.513967", "dac", 2002]], "Ismail Kadayif": [0, ["An energy saving strategy based on adaptive loop parallelization", ["Ismail Kadayif", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/513918.513968", "dac", 2002], ["An integer linear programming based approach for parallelizing applications in On-chip multiprocessors", ["Ismail Kadayif", "Mahmut T. Kandemir", "Ugur Sezer"], "https://doi.org/10.1145/513918.514096", "dac", 2002]], "Mahmut T. Kandemir": [0, ["An energy saving strategy based on adaptive loop parallelization", ["Ismail Kadayif", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/513918.513968", "dac", 2002], ["Automatic data migration for reducing energy consumption in multi-bank memory systems", ["Victor De La Luz", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1145/513918.513973", "dac", 2002], ["Exploiting shared scratch pad memory space in embedded multiprocessor systems", ["Mahmut T. Kandemir", "J. Ramanujam", "Alok N. Choudhary"], "https://doi.org/10.1145/513918.513974", "dac", 2002], ["Compiler-directed scratch pad memory hierarchy design and management", ["Mahmut T. Kandemir", "Alok N. Choudhary"], "https://doi.org/10.1145/513918.514077", "dac", 2002], ["Scheduler-based DRAM energy management", ["Victor Delaluz", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1145/513918.514095", "dac", 2002], ["An integer linear programming based approach for parallelizing applications in On-chip multiprocessors", ["Ismail Kadayif", "Mahmut T. Kandemir", "Ugur Sezer"], "https://doi.org/10.1145/513918.514096", "dac", 2002]], "Mustafa Karakoy": [0, ["An energy saving strategy based on adaptive loop parallelization", ["Ismail Kadayif", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/513918.513968", "dac", 2002]], "Fan Mo": [0, ["River PLAs: a regular circuit structure", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1145/513918.513970", "dac", 2002]], "Robert K. Brayton": [0, ["River PLAs: a regular circuit structure", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1145/513918.513970", "dac", 2002], ["Software synthesis from synchronous specifications using logic simulation techniques", ["Yunjian Jiang", "Robert K. Brayton"], "https://doi.org/10.1145/513918.514002", "dac", 2002]], "Junhyung Um": [0.986799418926239, ["Layout-aware synthesis of arithmetic circuits", ["Junhyung Um", "Taewhan Kim"], "https://doi.org/10.1145/513918.513971", "dac", 2002]], "Taewhan Kim": [1, ["Layout-aware synthesis of arithmetic circuits", ["Junhyung Um", "Taewhan Kim"], "https://doi.org/10.1145/513918.513971", "dac", 2002], ["Address assignment combined with scheduling in DSP code generation", ["Yoonseo Choi", "Taewhan Kim"], "https://doi.org/10.1145/513918.513975", "dac", 2002], ["An integrated algorithm for memory allocation and assignment in high-level synthesis", ["Jaewon Seo", "Taewhan Kim", "Preeti Ranjan Panda"], "https://doi.org/10.1145/513918.514072", "dac", 2002]], "Victor De La Luz": [0, ["Automatic data migration for reducing energy consumption in multi-bank memory systems", ["Victor De La Luz", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1145/513918.513973", "dac", 2002]], "Ibrahim Kolcu": [0, ["Automatic data migration for reducing energy consumption in multi-bank memory systems", ["Victor De La Luz", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1145/513918.513973", "dac", 2002]], "J. Ramanujam": [0, ["Exploiting shared scratch pad memory space in embedded multiprocessor systems", ["Mahmut T. Kandemir", "J. Ramanujam", "Alok N. Choudhary"], "https://doi.org/10.1145/513918.513974", "dac", 2002]], "Alok N. Choudhary": [0, ["Exploiting shared scratch pad memory space in embedded multiprocessor systems", ["Mahmut T. Kandemir", "J. Ramanujam", "Alok N. Choudhary"], "https://doi.org/10.1145/513918.513974", "dac", 2002], ["Compiler-directed scratch pad memory hierarchy design and management", ["Mahmut T. Kandemir", "Alok N. Choudhary"], "https://doi.org/10.1145/513918.514077", "dac", 2002]], "Yoonseo Choi": [0.9205979406833649, ["Address assignment combined with scheduling in DSP code generation", ["Yoonseo Choi", "Taewhan Kim"], "https://doi.org/10.1145/513918.513975", "dac", 2002]], "Edward H. Sargent": [0, ["Multifunctional photonic integration for the agile optical internet", ["Edward H. Sargent"], "https://doi.org/10.1145/513918.513977", "dac", 2002]], "James G. Maloney": [0, ["Computer aided design of long-haul optical transmission systems", ["James G. Maloney", "Brian E. Brewington", "Curtis R. Menyuk"], "https://doi.org/10.1145/513918.513978", "dac", 2002]], "Brian E. Brewington": [0, ["Computer aided design of long-haul optical transmission systems", ["James G. Maloney", "Brian E. Brewington", "Curtis R. Menyuk"], "https://doi.org/10.1145/513918.513978", "dac", 2002]], "Curtis R. Menyuk": [0, ["Computer aided design of long-haul optical transmission systems", ["James G. Maloney", "Brian E. Brewington", "Curtis R. Menyuk"], "https://doi.org/10.1145/513918.513978", "dac", 2002]], "Timothy P. Kurzweg": [0, ["A fast optical propagation technique for modeling micro-optical systems", ["Timothy P. Kurzweg", "Steven P. Levitan", "Jose A. Martinez", "Mark Kahrs", "Donald M. Chiarulli"], "https://doi.org/10.1145/513918.513979", "dac", 2002]], "Steven P. Levitan": [0, ["A fast optical propagation technique for modeling micro-optical systems", ["Timothy P. Kurzweg", "Steven P. Levitan", "Jose A. Martinez", "Mark Kahrs", "Donald M. Chiarulli"], "https://doi.org/10.1145/513918.513979", "dac", 2002]], "Jose A. Martinez": [0, ["A fast optical propagation technique for modeling micro-optical systems", ["Timothy P. Kurzweg", "Steven P. Levitan", "Jose A. Martinez", "Mark Kahrs", "Donald M. Chiarulli"], "https://doi.org/10.1145/513918.513979", "dac", 2002]], "Mark Kahrs": [0, ["A fast optical propagation technique for modeling micro-optical systems", ["Timothy P. Kurzweg", "Steven P. Levitan", "Jose A. Martinez", "Mark Kahrs", "Donald M. Chiarulli"], "https://doi.org/10.1145/513918.513979", "dac", 2002]], "Donald M. Chiarulli": [0, ["A fast optical propagation technique for modeling micro-optical systems", ["Timothy P. Kurzweg", "Steven P. Levitan", "Jose A. Martinez", "Mark Kahrs", "Donald M. Chiarulli"], "https://doi.org/10.1145/513918.513979", "dac", 2002]], "Robert W. Brodersen": [0, ["Nanometer design: what hurts next...?", ["Robert W. Brodersen", "Anthony M. Hill", "John Kibarian", "Desmond Kirkpatrick", "Mark A. Lavin", "Mitsumasa Koyanagi"], "https://doi.org/10.1145/513918.513981", "dac", 2002]], "Anthony M. Hill": [0, ["Nanometer design: what hurts next...?", ["Robert W. Brodersen", "Anthony M. Hill", "John Kibarian", "Desmond Kirkpatrick", "Mark A. Lavin", "Mitsumasa Koyanagi"], "https://doi.org/10.1145/513918.513981", "dac", 2002]], "John Kibarian": [0, ["Nanometer design: what hurts next...?", ["Robert W. Brodersen", "Anthony M. Hill", "John Kibarian", "Desmond Kirkpatrick", "Mark A. Lavin", "Mitsumasa Koyanagi"], "https://doi.org/10.1145/513918.513981", "dac", 2002]], "Desmond Kirkpatrick": [0, ["Nanometer design: what hurts next...?", ["Robert W. Brodersen", "Anthony M. Hill", "John Kibarian", "Desmond Kirkpatrick", "Mark A. Lavin", "Mitsumasa Koyanagi"], "https://doi.org/10.1145/513918.513981", "dac", 2002]], "Mark A. Lavin": [0, ["Nanometer design: what hurts next...?", ["Robert W. Brodersen", "Anthony M. Hill", "John Kibarian", "Desmond Kirkpatrick", "Mark A. Lavin", "Mitsumasa Koyanagi"], "https://doi.org/10.1145/513918.513981", "dac", 2002]], "Mitsumasa Koyanagi": [0, ["Nanometer design: what hurts next...?", ["Robert W. Brodersen", "Anthony M. Hill", "John Kibarian", "Desmond Kirkpatrick", "Mark A. Lavin", "Mitsumasa Koyanagi"], "https://doi.org/10.1145/513918.513981", "dac", 2002]], "Miron Abramovici": [0, ["Low-cost sequential ATPG with clock-control DFT", ["Miron Abramovici", "Xiaoming Yu", "Elizabeth M. Rudnick"], "https://doi.org/10.1145/513918.513983", "dac", 2002], ["Using embedded FPGAs for SoC yield improvement", ["Miron Abramovici", "Charles E. Stroud", "Marty Emmert"], "https://doi.org/10.1145/513918.514099", "dac", 2002]], "Xiaoming Yu": [2.4798990172578833e-13, ["Low-cost sequential ATPG with clock-control DFT", ["Miron Abramovici", "Xiaoming Yu", "Elizabeth M. Rudnick"], "https://doi.org/10.1145/513918.513983", "dac", 2002]], "Elizabeth M. Rudnick": [0, ["Low-cost sequential ATPG with clock-control DFT", ["Miron Abramovici", "Xiaoming Yu", "Elizabeth M. Rudnick"], "https://doi.org/10.1145/513918.513983", "dac", 2002]], "Peter Wohl": [0, ["Effective diagnostics through interval unloads in a BIST environment", ["Peter Wohl", "John A. Waicukauski", "Sanjay Patel", "Gregory A. Maston"], "https://doi.org/10.1145/513918.513984", "dac", 2002]], "John A. Waicukauski": [0, ["Effective diagnostics through interval unloads in a BIST environment", ["Peter Wohl", "John A. Waicukauski", "Sanjay Patel", "Gregory A. Maston"], "https://doi.org/10.1145/513918.513984", "dac", 2002]], "Sanjay Patel": [0, ["Effective diagnostics through interval unloads in a BIST environment", ["Peter Wohl", "John A. Waicukauski", "Sanjay Patel", "Gregory A. Maston"], "https://doi.org/10.1145/513918.513984", "dac", 2002]], "Gregory A. Maston": [0, ["Effective diagnostics through interval unloads in a BIST environment", ["Peter Wohl", "John A. Waicukauski", "Sanjay Patel", "Gregory A. Maston"], "https://doi.org/10.1145/513918.513984", "dac", 2002]], "Irith Pomeranz": [0, ["On output response compression in the presence of unknown output values", ["Irith Pomeranz", "Sandip Kundu", "Sudhakar M. Reddy"], "https://doi.org/10.1145/513918.513985", "dac", 2002]], "Sandip Kundu": [0, ["On output response compression in the presence of unknown output values", ["Irith Pomeranz", "Sandip Kundu", "Sudhakar M. Reddy"], "https://doi.org/10.1145/513918.513985", "dac", 2002]], "Sudhakar M. Reddy": [0, ["On output response compression in the presence of unknown output values", ["Irith Pomeranz", "Sandip Kundu", "Sudhakar M. Reddy"], "https://doi.org/10.1145/513918.513985", "dac", 2002]], "Li Chen": [0, ["Software-based diagnosis for processors", ["Li Chen", "Sujit Dey"], "https://doi.org/10.1145/513918.513986", "dac", 2002], ["Embedded software-based self-testing for SoC design", ["Angela Krstic", "Wei-Cheng Lai", "Kwang-Ting Cheng", "Li Chen", "Sujit Dey"], "https://doi.org/10.1145/513918.514010", "dac", 2002]], "Sujit Dey": [0, ["Software-based diagnosis for processors", ["Li Chen", "Sujit Dey"], "https://doi.org/10.1145/513918.513986", "dac", 2002], ["Embedded software-based self-testing for SoC design", ["Angela Krstic", "Wei-Cheng Lai", "Kwang-Ting Cheng", "Li Chen", "Sujit Dey"], "https://doi.org/10.1145/513918.514010", "dac", 2002], ["Communication architecture based power management for battery efficient system design", ["Kanishka Lahiri", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/513918.514094", "dac", 2002]], "Xun Liu": [0, ["Design of a high-throughput low-power IS95 Viterbi decoder", ["Xun Liu", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/513918.513988", "dac", 2002]], "Marios C. Papaefthymiou": [0, ["Design of a high-throughput low-power IS95 Viterbi decoder", ["Xun Liu", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/513918.513988", "dac", 2002]], "Daniel Ragan": [0, ["A detailed cost model for concurrent use with hardware/software co-design", ["Daniel Ragan", "Peter Sandborn", "Paul Stoaks"], "https://doi.org/10.1145/513918.513989", "dac", 2002]], "Peter Sandborn": [0, ["A detailed cost model for concurrent use with hardware/software co-design", ["Daniel Ragan", "Peter Sandborn", "Paul Stoaks"], "https://doi.org/10.1145/513918.513989", "dac", 2002]], "Paul Stoaks": [0, ["A detailed cost model for concurrent use with hardware/software co-design", ["Daniel Ragan", "Peter Sandborn", "Paul Stoaks"], "https://doi.org/10.1145/513918.513989", "dac", 2002]], "Hyunok Oh": [0.9975543171167374, ["Efficient code synthesis from extended dataflow graphs for multimedia applications", ["Hyunok Oh", "Soonhoi Ha"], "https://doi.org/10.1145/513918.513990", "dac", 2002]], "Soonhoi Ha": [1, ["Efficient code synthesis from extended dataflow graphs for multimedia applications", ["Hyunok Oh", "Soonhoi Ha"], "https://doi.org/10.1145/513918.513990", "dac", 2002]], "Ingo Sander": [0, ["Transformation based communication and clock domain refinement for system design", ["Ingo Sander", "Axel Jantsch"], "https://doi.org/10.1145/513918.513992", "dac", 2002]], "Axel Jantsch": [0, ["Transformation based communication and clock domain refinement for system design", ["Ingo Sander", "Axel Jantsch"], "https://doi.org/10.1145/513918.513992", "dac", 2002]], "Kai Richter": [0, ["Model composition for scheduling analysis in platform design", ["Kai Richter", "Dirk Ziegenbein", "Marek Jersak", "Rolf Ernst"], "https://doi.org/10.1145/513918.513993", "dac", 2002]], "Dirk Ziegenbein": [0, ["Model composition for scheduling analysis in platform design", ["Kai Richter", "Dirk Ziegenbein", "Marek Jersak", "Rolf Ernst"], "https://doi.org/10.1145/513918.513993", "dac", 2002]], "Marek Jersak": [0, ["Model composition for scheduling analysis in platform design", ["Kai Richter", "Dirk Ziegenbein", "Marek Jersak", "Rolf Ernst"], "https://doi.org/10.1145/513918.513993", "dac", 2002]], "Rolf Ernst": [0, ["Model composition for scheduling analysis in platform design", ["Kai Richter", "Dirk Ziegenbein", "Marek Jersak", "Rolf Ernst"], "https://doi.org/10.1145/513918.513993", "dac", 2002], ["Associative caches in formal software timing analysis", ["Fabian Wolf", "Jan Staschulat", "Rolf Ernst"], "https://doi.org/10.1145/513918.514076", "dac", 2002]], "Jong-Yeol Lee": [0.9999993741512299, ["Timed compiled-code simulation of embedded software for performance analysis of SOC design", ["Jong-Yeol Lee", "In-Cheol Park"], "https://doi.org/10.1145/513918.513994", "dac", 2002]], "In-Cheol Park": [0.9998304396867752, ["Timed compiled-code simulation of embedded software for performance analysis of SOC design", ["Jong-Yeol Lee", "In-Cheol Park"], "https://doi.org/10.1145/513918.513994", "dac", 2002]], "Simon Jolly": [0, ["Automated equivalence checking of switch level circuits ", ["Simon Jolly", "Atanas N. Parashkevov", "Tim McDougall"], "https://doi.org/10.1145/513918.513996", "dac", 2002]], "Atanas N. Parashkevov": [0, ["Automated equivalence checking of switch level circuits ", ["Simon Jolly", "Atanas N. Parashkevov", "Tim McDougall"], "https://doi.org/10.1145/513918.513996", "dac", 2002]], "Tim McDougall": [0, ["Automated equivalence checking of switch level circuits ", ["Simon Jolly", "Atanas N. Parashkevov", "Tim McDougall"], "https://doi.org/10.1145/513918.513996", "dac", 2002]], "Demos Anastasakis": [0, ["A practical and efficient method for compare-point matching", ["Demos Anastasakis", "Robert F. Damiano", "Hi-Keung Tony Ma", "Ted Stanion"], "https://doi.org/10.1145/513918.513997", "dac", 2002]], "Hi-Keung Tony Ma": [0, ["A practical and efficient method for compare-point matching", ["Demos Anastasakis", "Robert F. Damiano", "Hi-Keung Tony Ma", "Ted Stanion"], "https://doi.org/10.1145/513918.513997", "dac", 2002]], "Ted Stanion": [0, ["A practical and efficient method for compare-point matching", ["Demos Anastasakis", "Robert F. Damiano", "Hi-Keung Tony Ma", "Ted Stanion"], "https://doi.org/10.1145/513918.513997", "dac", 2002]], "Ying-Tsai Chang": [2.6600344648318452e-12, ["Self-referential verification of gate-level implementations of arithmetic circuits", ["Ying-Tsai Chang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/513918.513998", "dac", 2002]], "Kwang-Ting Cheng": [0, ["Self-referential verification of gate-level implementations of arithmetic circuits", ["Ying-Tsai Chang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/513918.513998", "dac", 2002], ["Embedded software-based self-testing for SoC design", ["Angela Krstic", "Wei-Cheng Lai", "Kwang-Ting Cheng", "Li Chen", "Sujit Dey"], "https://doi.org/10.1145/513918.514010", "dac", 2002], ["Enhancing test efficiency for delay fault testing using multiple-clocked schemes", ["Jing-Jia Liou", "Li-C. Wang", "Kwang-Ting Cheng", "Jennifer Dworak", "M. Ray Mercer", "Rohit Kapur", "Thomas W. Williams"], "https://doi.org/10.1145/513918.514013", "dac", 2002], ["False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation", ["Jing-Jia Liou", "Angela Krstic", "Li-C. Wang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/513918.514061", "dac", 2002]], "Michael Santarini": [0, ["Whither (or wither?) ASIC handoff?", ["Michael Santarini", "Sudhakar Jilla", "Mark Miller", "Tommy Eng", "Sandeep Khanna", "Kamalesh N. Ruparel", "Tom Russell", "Kazu Yamada"], "https://doi.org/10.1145/513918.514000", "dac", 2002]], "Sudhakar Jilla": [0, ["Whither (or wither?) ASIC handoff?", ["Michael Santarini", "Sudhakar Jilla", "Mark Miller", "Tommy Eng", "Sandeep Khanna", "Kamalesh N. Ruparel", "Tom Russell", "Kazu Yamada"], "https://doi.org/10.1145/513918.514000", "dac", 2002]], "Mark Miller": [0, ["Whither (or wither?) ASIC handoff?", ["Michael Santarini", "Sudhakar Jilla", "Mark Miller", "Tommy Eng", "Sandeep Khanna", "Kamalesh N. Ruparel", "Tom Russell", "Kazu Yamada"], "https://doi.org/10.1145/513918.514000", "dac", 2002]], "Tommy Eng": [0, ["Whither (or wither?) ASIC handoff?", ["Michael Santarini", "Sudhakar Jilla", "Mark Miller", "Tommy Eng", "Sandeep Khanna", "Kamalesh N. Ruparel", "Tom Russell", "Kazu Yamada"], "https://doi.org/10.1145/513918.514000", "dac", 2002]], "Sandeep Khanna": [0, ["Whither (or wither?) ASIC handoff?", ["Michael Santarini", "Sudhakar Jilla", "Mark Miller", "Tommy Eng", "Sandeep Khanna", "Kamalesh N. Ruparel", "Tom Russell", "Kazu Yamada"], "https://doi.org/10.1145/513918.514000", "dac", 2002]], "Kamalesh N. Ruparel": [0, ["Whither (or wither?) ASIC handoff?", ["Michael Santarini", "Sudhakar Jilla", "Mark Miller", "Tommy Eng", "Sandeep Khanna", "Kamalesh N. Ruparel", "Tom Russell", "Kazu Yamada"], "https://doi.org/10.1145/513918.514000", "dac", 2002]], "Tom Russell": [0, ["Whither (or wither?) ASIC handoff?", ["Michael Santarini", "Sudhakar Jilla", "Mark Miller", "Tommy Eng", "Sandeep Khanna", "Kamalesh N. Ruparel", "Tom Russell", "Kazu Yamada"], "https://doi.org/10.1145/513918.514000", "dac", 2002]], "Kazu Yamada": [0, ["Whither (or wither?) ASIC handoff?", ["Michael Santarini", "Sudhakar Jilla", "Mark Miller", "Tommy Eng", "Sandeep Khanna", "Kamalesh N. Ruparel", "Tom Russell", "Kazu Yamada"], "https://doi.org/10.1145/513918.514000", "dac", 2002]], "Yunjian Jiang": [0, ["Software synthesis from synchronous specifications using logic simulation techniques", ["Yunjian Jiang", "Robert K. Brayton"], "https://doi.org/10.1145/513918.514002", "dac", 2002]], "Armita Peymandoust": [0, ["Complex library mapping for embedded software using symbolic algebra", ["Armita Peymandoust", "Giovanni De Micheli", "Tajana Simunic"], "https://doi.org/10.1145/513918.514003", "dac", 2002]], "Giovanni De Micheli": [0, ["Complex library mapping for embedded software using symbolic algebra", ["Armita Peymandoust", "Giovanni De Micheli", "Tajana Simunic"], "https://doi.org/10.1145/513918.514003", "dac", 2002], ["Analysis of power consumption on switch fabrics in network routers", ["Terry Tao Ye", "Giovanni De Micheli", "Luca Benini"], "https://doi.org/10.1145/513918.514051", "dac", 2002]], "Tajana Simunic": [0, ["Complex library mapping for embedded software using symbolic algebra", ["Armita Peymandoust", "Giovanni De Micheli", "Tajana Simunic"], "https://doi.org/10.1145/513918.514003", "dac", 2002]], "Maghsoud Abbaspour": [0, ["Retargetable binary utilities", ["Maghsoud Abbaspour", "Jianwen Zhu"], "https://doi.org/10.1145/513918.514004", "dac", 2002]], "Jianwen Zhu": [0, ["Retargetable binary utilities", ["Maghsoud Abbaspour", "Jianwen Zhu"], "https://doi.org/10.1145/513918.514004", "dac", 2002]], "Zhining Huang": [0, ["Exploiting operation level parallelism through dynamically reconfigurable datapaths", ["Zhining Huang", "Sharad Malik"], "https://doi.org/10.1145/513918.514006", "dac", 2002]], "Sharad Malik": [0, ["Exploiting operation level parallelism through dynamically reconfigurable datapaths", ["Zhining Huang", "Sharad Malik"], "https://doi.org/10.1145/513918.514006", "dac", 2002], ["Unified tools for SoC embedded systems: mission critical, mission impossible or mission irrelevant?", ["Gary Smith", "Daya Nadamuni", "Sharad Malik", "Rick Chapman", "John Fogelin", "Kurt Keutzer", "Grant Martin", "Brian Bailey"], "https://doi.org/10.1145/513918.514039", "dac", 2002], ["Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver", ["Malay K. Ganai", "Pranav Ashar", "Aarti Gupta", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/513918.514105", "dac", 2002]], "Edson L. Horta": [0, ["Dynamic hardware plugins in an FPGA with partial run-time reconfiguration", ["Edson L. Horta", "John W. Lockwood", "David E. Taylor", "David B. Parlour"], "https://doi.org/10.1145/513918.514007", "dac", 2002]], "John W. Lockwood": [0, ["Dynamic hardware plugins in an FPGA with partial run-time reconfiguration", ["Edson L. Horta", "John W. Lockwood", "David E. Taylor", "David B. Parlour"], "https://doi.org/10.1145/513918.514007", "dac", 2002]], "David E. Taylor": [0, ["Dynamic hardware plugins in an FPGA with partial run-time reconfiguration", ["Edson L. Horta", "John W. Lockwood", "David E. Taylor", "David B. Parlour"], "https://doi.org/10.1145/513918.514007", "dac", 2002]], "David B. Parlour": [0, ["Dynamic hardware plugins in an FPGA with partial run-time reconfiguration", ["Edson L. Horta", "John W. Lockwood", "David E. Taylor", "David B. Parlour"], "https://doi.org/10.1145/513918.514007", "dac", 2002]], "Jinghuan Chen": [0, ["A reconfigurable FPGA-based readback signal generator for hard-drive read channel simulator", ["Jinghuan Chen", "Jaekyun Moon", "Kia Bazargan"], "https://doi.org/10.1145/513918.514008", "dac", 2002]], "Jaekyun Moon": [0.9992127269506454, ["A reconfigurable FPGA-based readback signal generator for hard-drive read channel simulator", ["Jinghuan Chen", "Jaekyun Moon", "Kia Bazargan"], "https://doi.org/10.1145/513918.514008", "dac", 2002]], "Kia Bazargan": [0, ["A reconfigurable FPGA-based readback signal generator for hard-drive read channel simulator", ["Jinghuan Chen", "Jaekyun Moon", "Kia Bazargan"], "https://doi.org/10.1145/513918.514008", "dac", 2002]], "Angela Krstic": [0, ["Embedded software-based self-testing for SoC design", ["Angela Krstic", "Wei-Cheng Lai", "Kwang-Ting Cheng", "Li Chen", "Sujit Dey"], "https://doi.org/10.1145/513918.514010", "dac", 2002], ["False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation", ["Jing-Jia Liou", "Angela Krstic", "Li-C. Wang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/513918.514061", "dac", 2002]], "Wei-Cheng Lai": [0, ["Embedded software-based self-testing for SoC design", ["Angela Krstic", "Wei-Cheng Lai", "Kwang-Ting Cheng", "Li Chen", "Sujit Dey"], "https://doi.org/10.1145/513918.514010", "dac", 2002]], "Swarup Bhunia": [0, ["A novel wavelet transform based transient current analysis for fault detection and localization", ["Swarup Bhunia", "Kaushik Roy", "Jaume Segura"], "https://doi.org/10.1145/513918.514011", "dac", 2002]], "Kaushik Roy": [0, ["A novel wavelet transform based transient current analysis for fault detection and localization", ["Swarup Bhunia", "Kaushik Roy", "Jaume Segura"], "https://doi.org/10.1145/513918.514011", "dac", 2002], ["DRG-cache: a data retention gated-ground cache for low power", ["Amit Agarwal", "Hai Li", "Kaushik Roy"], "https://doi.org/10.1145/513918.514037", "dac", 2002], ["Timed pattern generation for noise-on-delay calculation", ["Seung Hoon Choi", "Kaushik Roy", "Florentin Dartu"], "https://doi.org/10.1145/513918.514133", "dac", 2002]], "Jaume Segura": [0, ["A novel wavelet transform based transient current analysis for fault detection and localization", ["Swarup Bhunia", "Kaushik Roy", "Jaume Segura"], "https://doi.org/10.1145/513918.514011", "dac", 2002]], "Amir Attarha": [0, ["Signal integrity fault analysis using reduced-order modeling", ["Amir Attarha", "Mehrdad Nourani"], "https://doi.org/10.1145/513918.514012", "dac", 2002]], "Mehrdad Nourani": [0, ["Signal integrity fault analysis using reduced-order modeling", ["Amir Attarha", "Mehrdad Nourani"], "https://doi.org/10.1145/513918.514012", "dac", 2002]], "Jing-Jia Liou": [0, ["Enhancing test efficiency for delay fault testing using multiple-clocked schemes", ["Jing-Jia Liou", "Li-C. Wang", "Kwang-Ting Cheng", "Jennifer Dworak", "M. Ray Mercer", "Rohit Kapur", "Thomas W. Williams"], "https://doi.org/10.1145/513918.514013", "dac", 2002], ["False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation", ["Jing-Jia Liou", "Angela Krstic", "Li-C. Wang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/513918.514061", "dac", 2002]], "Li-C. Wang": [9.818648686632514e-05, ["Enhancing test efficiency for delay fault testing using multiple-clocked schemes", ["Jing-Jia Liou", "Li-C. Wang", "Kwang-Ting Cheng", "Jennifer Dworak", "M. Ray Mercer", "Rohit Kapur", "Thomas W. Williams"], "https://doi.org/10.1145/513918.514013", "dac", 2002], ["False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation", ["Jing-Jia Liou", "Angela Krstic", "Li-C. Wang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/513918.514061", "dac", 2002]], "Jennifer Dworak": [0, ["Enhancing test efficiency for delay fault testing using multiple-clocked schemes", ["Jing-Jia Liou", "Li-C. Wang", "Kwang-Ting Cheng", "Jennifer Dworak", "M. Ray Mercer", "Rohit Kapur", "Thomas W. Williams"], "https://doi.org/10.1145/513918.514013", "dac", 2002]], "M. Ray Mercer": [0, ["Enhancing test efficiency for delay fault testing using multiple-clocked schemes", ["Jing-Jia Liou", "Li-C. Wang", "Kwang-Ting Cheng", "Jennifer Dworak", "M. Ray Mercer", "Rohit Kapur", "Thomas W. Williams"], "https://doi.org/10.1145/513918.514013", "dac", 2002]], "Rohit Kapur": [0, ["Enhancing test efficiency for delay fault testing using multiple-clocked schemes", ["Jing-Jia Liou", "Li-C. Wang", "Kwang-Ting Cheng", "Jennifer Dworak", "M. Ray Mercer", "Rohit Kapur", "Thomas W. Williams"], "https://doi.org/10.1145/513918.514013", "dac", 2002]], "Thomas W. Williams": [0, ["Enhancing test efficiency for delay fault testing using multiple-clocked schemes", ["Jing-Jia Liou", "Li-C. Wang", "Kwang-Ting Cheng", "Jennifer Dworak", "M. Ray Mercer", "Rohit Kapur", "Thomas W. Williams"], "https://doi.org/10.1145/513918.514013", "dac", 2002]], "Christian Berthet": [0, ["Going mobile: the next horizon for multi-million gate designs in the semi-conductor industry", ["Christian Berthet"], "https://doi.org/10.1145/513918.514015", "dac", 2002]], "Yahong Cao": [0, ["HiPRIME: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery", ["Yahong Cao", "Yu-Min Lee", "Tsung-Hao Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/513918.514017", "dac", 2002]], "Yu-Min Lee": [0.57864910364151, ["HiPRIME: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery", ["Yahong Cao", "Yu-Min Lee", "Tsung-Hao Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/513918.514017", "dac", 2002]], "Tsung-Hao Chen": [0, ["HiPRIME: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery", ["Yahong Cao", "Yu-Min Lee", "Tsung-Hao Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/513918.514017", "dac", 2002]], "Charlie Chung-Ping Chen": [0, ["HiPRIME: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery", ["Yahong Cao", "Yu-Min Lee", "Tsung-Hao Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/513918.514017", "dac", 2002]], "Srinivas Bodapati": [0, ["High-level current macro-model for power-grid analysis", ["Srinivas Bodapati", "Farid N. Najm"], "https://doi.org/10.1145/513918.514018", "dac", 2002]], "Farid N. Najm": [0, ["High-level current macro-model for power-grid analysis", ["Srinivas Bodapati", "Farid N. Najm"], "https://doi.org/10.1145/513918.514018", "dac", 2002]], "Brian W. Amick": [0, ["Macro-modeling concepts for the chip electrical interface", ["Brian W. Amick", "Claude R. Gauthier", "Dean Liu"], "https://doi.org/10.1145/513918.514019", "dac", 2002]], "Claude R. Gauthier": [0, ["Macro-modeling concepts for the chip electrical interface", ["Brian W. Amick", "Claude R. Gauthier", "Dean Liu"], "https://doi.org/10.1145/513918.514019", "dac", 2002]], "Dean Liu": [0, ["Macro-modeling concepts for the chip electrical interface", ["Brian W. Amick", "Claude R. Gauthier", "Dean Liu"], "https://doi.org/10.1145/513918.514019", "dac", 2002]], "Hui Zheng": [0, ["Modeling and analysis of regular symmetrically structured power/ground distribution networks", ["Hui Zheng", "Lawrence T. Pileggi"], "https://doi.org/10.1145/513918.514020", "dac", 2002]], "Lawrence T. Pileggi": [0, ["Modeling and analysis of regular symmetrically structured power/ground distribution networks", ["Hui Zheng", "Lawrence T. Pileggi"], "https://doi.org/10.1145/513918.514020", "dac", 2002], ["On the efficacy of simplified 2D on-chip inductance models", ["Tao Lin", "Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/513918.514108", "dac", 2002]], "Mustafa Badaroglu": [0, ["Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients", ["Mustafa Badaroglu", "Kris Tiri", "Stephane Donnay", "Piet Wambacq", "Hugo De Man", "Ingrid Verbauwhede", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514021", "dac", 2002]], "Kris Tiri": [0, ["Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients", ["Mustafa Badaroglu", "Kris Tiri", "Stephane Donnay", "Piet Wambacq", "Hugo De Man", "Ingrid Verbauwhede", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514021", "dac", 2002]], "Stephane Donnay": [0, ["Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients", ["Mustafa Badaroglu", "Kris Tiri", "Stephane Donnay", "Piet Wambacq", "Hugo De Man", "Ingrid Verbauwhede", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514021", "dac", 2002]], "Piet Wambacq": [0, ["Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients", ["Mustafa Badaroglu", "Kris Tiri", "Stephane Donnay", "Piet Wambacq", "Hugo De Man", "Ingrid Verbauwhede", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514021", "dac", 2002]], "Hugo De Man": [0, ["Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients", ["Mustafa Badaroglu", "Kris Tiri", "Stephane Donnay", "Piet Wambacq", "Hugo De Man", "Ingrid Verbauwhede", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514021", "dac", 2002]], "Ingrid Verbauwhede": [0, ["Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients", ["Mustafa Badaroglu", "Kris Tiri", "Stephane Donnay", "Piet Wambacq", "Hugo De Man", "Ingrid Verbauwhede", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514021", "dac", 2002], ["Unlocking the design secrets of a 2.29 Gb/s Rijndael processor", ["Patrick Schaumont", "Henry Kuo", "Ingrid Verbauwhede"], "https://doi.org/10.1145/513918.514079", "dac", 2002]], "Georges G. E. Gielen": [0, ["Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients", ["Mustafa Badaroglu", "Kris Tiri", "Stephane Donnay", "Piet Wambacq", "Hugo De Man", "Ingrid Verbauwhede", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514021", "dac", 2002], ["An efficient optimization--based technique to generate posynomial performance models for analog integrated circuits", ["Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/513918.514029", "dac", 2002], ["Optimal design of delta-sigma ADCs by design space exploration", ["Ovidiu Bajdechi", "Johan H. Huijsing", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514031", "dac", 2002], ["Systematic design of a 200 MS/s 8-bit interpolating/averaging A/D converter", ["Jan Vandenbussche", "K. Uyttenhove", "Erik Lauwers", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514032", "dac", 2002], ["Behavioral modeling of (coupled) harmonic oscillators", ["Piet Vanassche", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/513918.514054", "dac", 2002]], "Tiberiu Chelcea": [0, ["Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems", ["Tiberiu Chelcea", "Steven M. Nowick"], "https://doi.org/10.1145/513918.514023", "dac", 2002]], "Steven M. Nowick": [0, ["Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems", ["Tiberiu Chelcea", "Steven M. Nowick"], "https://doi.org/10.1145/513918.514023", "dac", 2002]], "Alex Kondratyev": [0, ["Design of asynchronous circuits by synchronous CAD tools", ["Alex Kondratyev", "Kelvin Lwin"], "https://doi.org/10.1145/513918.514024", "dac", 2002]], "Kelvin Lwin": [0, ["Design of asynchronous circuits by synchronous CAD tools", ["Alex Kondratyev", "Kelvin Lwin"], "https://doi.org/10.1145/513918.514024", "dac", 2002]], "Christos P. Sotiriou": [0, ["Implementing asynchronous circuits using a conventional EDA tool-flow", ["Christos P. Sotiriou"], "https://doi.org/10.1145/513918.514025", "dac", 2002]], "Kazuo Iwama": [0, ["Transformation rules for designing CNOT-based quantum circuits", ["Kazuo Iwama", "Yahiko Kambayashi", "Shigeru Yamashita"], "https://doi.org/10.1145/513918.514026", "dac", 2002]], "Yahiko Kambayashi": [0, ["Transformation rules for designing CNOT-based quantum circuits", ["Kazuo Iwama", "Yahiko Kambayashi", "Shigeru Yamashita"], "https://doi.org/10.1145/513918.514026", "dac", 2002]], "Shigeru Yamashita": [0, ["Transformation rules for designing CNOT-based quantum circuits", ["Kazuo Iwama", "Yahiko Kambayashi", "Shigeru Yamashita"], "https://doi.org/10.1145/513918.514026", "dac", 2002]], "Anna Bernasconi": [0, ["Fast three-level logic minimization based on autosymmetry", ["Anna Bernasconi", "Valentina Ciriani", "Fabrizio Luccio", "Linda Pagli"], "https://doi.org/10.1145/513918.514027", "dac", 2002]], "Valentina Ciriani": [0, ["Fast three-level logic minimization based on autosymmetry", ["Anna Bernasconi", "Valentina Ciriani", "Fabrizio Luccio", "Linda Pagli"], "https://doi.org/10.1145/513918.514027", "dac", 2002]], "Fabrizio Luccio": [0, ["Fast three-level logic minimization based on autosymmetry", ["Anna Bernasconi", "Valentina Ciriani", "Fabrizio Luccio", "Linda Pagli"], "https://doi.org/10.1145/513918.514027", "dac", 2002]], "Linda Pagli": [0, ["Fast three-level logic minimization based on autosymmetry", ["Anna Bernasconi", "Valentina Ciriani", "Fabrizio Luccio", "Linda Pagli"], "https://doi.org/10.1145/513918.514027", "dac", 2002]], "Walter Daems": [0, ["An efficient optimization--based technique to generate posynomial performance models for analog integrated circuits", ["Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/513918.514029", "dac", 2002]], "Willy M. C. Sansen": [0, ["An efficient optimization--based technique to generate posynomial performance models for analog integrated circuits", ["Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/513918.514029", "dac", 2002], ["Behavioral modeling of (coupled) harmonic oscillators", ["Piet Vanassche", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/513918.514054", "dac", 2002]], "Hongzhou Liu": [0, ["Remembrance of circuits past: macromodeling by data mining in large analog design spaces", ["Hongzhou Liu", "Amith Singhee", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/513918.514030", "dac", 2002]], "Amith Singhee": [0, ["Remembrance of circuits past: macromodeling by data mining in large analog design spaces", ["Hongzhou Liu", "Amith Singhee", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/513918.514030", "dac", 2002]], "Rob A. Rutenbar": [0, ["Remembrance of circuits past: macromodeling by data mining in large analog design spaces", ["Hongzhou Liu", "Amith Singhee", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/513918.514030", "dac", 2002]], "L. Richard Carley": [0, ["Remembrance of circuits past: macromodeling by data mining in large analog design spaces", ["Hongzhou Liu", "Amith Singhee", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/513918.514030", "dac", 2002]], "Ovidiu Bajdechi": [0, ["Optimal design of delta-sigma ADCs by design space exploration", ["Ovidiu Bajdechi", "Johan H. Huijsing", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514031", "dac", 2002]], "Johan H. Huijsing": [0, ["Optimal design of delta-sigma ADCs by design space exploration", ["Ovidiu Bajdechi", "Johan H. Huijsing", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514031", "dac", 2002]], "Jan Vandenbussche": [0, ["Systematic design of a 200 MS/s 8-bit interpolating/averaging A/D converter", ["Jan Vandenbussche", "K. Uyttenhove", "Erik Lauwers", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514032", "dac", 2002]], "K. Uyttenhove": [0, ["Systematic design of a 200 MS/s 8-bit interpolating/averaging A/D converter", ["Jan Vandenbussche", "K. Uyttenhove", "Erik Lauwers", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514032", "dac", 2002]], "Erik Lauwers": [0, ["Systematic design of a 200 MS/s 8-bit interpolating/averaging A/D converter", ["Jan Vandenbussche", "K. Uyttenhove", "Erik Lauwers", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514032", "dac", 2002]], "Michiel Steyaert": [0, ["Systematic design of a 200 MS/s 8-bit interpolating/averaging A/D converter", ["Jan Vandenbussche", "K. Uyttenhove", "Erik Lauwers", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514032", "dac", 2002], ["CMOS: a paradigm for low power wireless?", ["Michiel Steyaert", "Peter J. Vancorenland"], "https://doi.org/10.1145/513918.514125", "dac", 2002]], "Ashok K. Murugavel": [0, ["Petri net modeling of gate and interconnect delays for power estimation", ["Ashok K. Murugavel", "N. Ranganathan"], "https://doi.org/10.1145/513918.514034", "dac", 2002]], "N. Ranganathan": [0, ["Petri net modeling of gate and interconnect delays for power estimation", ["Ashok K. Murugavel", "N. Ranganathan"], "https://doi.org/10.1145/513918.514034", "dac", 2002]], "Pawan Kapur": [0, ["Power estimation in global interconnects and its reduction using a novel repeater optimization methodology", ["Pawan Kapur", "Gaurav Chandra", "Krishna Saraswat"], "https://doi.org/10.1145/513918.514035", "dac", 2002]], "Gaurav Chandra": [0, ["Power estimation in global interconnects and its reduction using a novel repeater optimization methodology", ["Pawan Kapur", "Gaurav Chandra", "Krishna Saraswat"], "https://doi.org/10.1145/513918.514035", "dac", 2002]], "Krishna Saraswat": [0, ["Power estimation in global interconnects and its reduction using a novel repeater optimization methodology", ["Pawan Kapur", "Gaurav Chandra", "Krishna Saraswat"], "https://doi.org/10.1145/513918.514035", "dac", 2002]], "Seong-Ook Jung": [1, ["Low-swing clock domino logic incorporating dual supply and dual threshold voltages", ["Seong-Ook Jung", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514036", "dac", 2002]], "Ki-Wook Kim": [0.9571952968835831, ["Low-swing clock domino logic incorporating dual supply and dual threshold voltages", ["Seong-Ook Jung", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514036", "dac", 2002], ["VeriCDF: a new verification methodology for charged device failures", ["Jaesik Lee", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514134", "dac", 2002]], "Sung-Mo Kang": [0.8804949820041656, ["Low-swing clock domino logic incorporating dual supply and dual threshold voltages", ["Seong-Ook Jung", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514036", "dac", 2002], ["VeriCDF: a new verification methodology for charged device failures", ["Jaesik Lee", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514134", "dac", 2002]], "Amit Agarwal": [0, ["DRG-cache: a data retention gated-ground cache for low power", ["Amit Agarwal", "Hai Li", "Kaushik Roy"], "https://doi.org/10.1145/513918.514037", "dac", 2002]], "Hai Li": [0, ["DRG-cache: a data retention gated-ground cache for low power", ["Amit Agarwal", "Hai Li", "Kaushik Roy"], "https://doi.org/10.1145/513918.514037", "dac", 2002]], "Gary Smith": [0, ["Unified tools for SoC embedded systems: mission critical, mission impossible or mission irrelevant?", ["Gary Smith", "Daya Nadamuni", "Sharad Malik", "Rick Chapman", "John Fogelin", "Kurt Keutzer", "Grant Martin", "Brian Bailey"], "https://doi.org/10.1145/513918.514039", "dac", 2002]], "Daya Nadamuni": [0, ["Unified tools for SoC embedded systems: mission critical, mission impossible or mission irrelevant?", ["Gary Smith", "Daya Nadamuni", "Sharad Malik", "Rick Chapman", "John Fogelin", "Kurt Keutzer", "Grant Martin", "Brian Bailey"], "https://doi.org/10.1145/513918.514039", "dac", 2002]], "Rick Chapman": [0, ["Unified tools for SoC embedded systems: mission critical, mission impossible or mission irrelevant?", ["Gary Smith", "Daya Nadamuni", "Sharad Malik", "Rick Chapman", "John Fogelin", "Kurt Keutzer", "Grant Martin", "Brian Bailey"], "https://doi.org/10.1145/513918.514039", "dac", 2002]], "John Fogelin": [0, ["Unified tools for SoC embedded systems: mission critical, mission impossible or mission irrelevant?", ["Gary Smith", "Daya Nadamuni", "Sharad Malik", "Rick Chapman", "John Fogelin", "Kurt Keutzer", "Grant Martin", "Brian Bailey"], "https://doi.org/10.1145/513918.514039", "dac", 2002]], "Kurt Keutzer": [0, ["Unified tools for SoC embedded systems: mission critical, mission impossible or mission irrelevant?", ["Gary Smith", "Daya Nadamuni", "Sharad Malik", "Rick Chapman", "John Fogelin", "Kurt Keutzer", "Grant Martin", "Brian Bailey"], "https://doi.org/10.1145/513918.514039", "dac", 2002], ["A general probabilistic framework for worst case timing analysis", ["Michael Orshansky", "Kurt Keutzer"], "https://doi.org/10.1145/513918.514059", "dac", 2002]], "Grant Martin": [0, ["Unified tools for SoC embedded systems: mission critical, mission impossible or mission irrelevant?", ["Gary Smith", "Daya Nadamuni", "Sharad Malik", "Rick Chapman", "John Fogelin", "Kurt Keutzer", "Grant Martin", "Brian Bailey"], "https://doi.org/10.1145/513918.514039", "dac", 2002]], "Brian Bailey": [0, ["Unified tools for SoC embedded systems: mission critical, mission impossible or mission irrelevant?", ["Gary Smith", "Daya Nadamuni", "Sharad Malik", "Rick Chapman", "John Fogelin", "Kurt Keutzer", "Grant Martin", "Brian Bailey"], "https://doi.org/10.1145/513918.514039", "dac", 2002]], "Mohab Anis": [0, ["Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique", ["Mohab Anis", "Mohamed Mahmoud", "Mohamed I. Elmasry", "Shawki Areibi"], "https://doi.org/10.1145/513918.514041", "dac", 2002]], "Mohamed Mahmoud": [0, ["Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique", ["Mohab Anis", "Mohamed Mahmoud", "Mohamed I. Elmasry", "Shawki Areibi"], "https://doi.org/10.1145/513918.514041", "dac", 2002]], "Mohamed I. Elmasry": [0, ["Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique", ["Mohab Anis", "Mohamed Mahmoud", "Mohamed I. Elmasry", "Shawki Areibi"], "https://doi.org/10.1145/513918.514041", "dac", 2002]], "Shawki Areibi": [0, ["Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique", ["Mohab Anis", "Mohamed Mahmoud", "Mohamed I. Elmasry", "Shawki Areibi"], "https://doi.org/10.1145/513918.514041", "dac", 2002]], "Tanay Karnik": [0, ["Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors", ["Tanay Karnik", "Yibin Ye", "James Tschanz", "Liqiong Wei", "Steven M. Burns", "Venkatesh Govindarajulu", "Vivek De", "Shekhar Borkar"], "https://doi.org/10.1145/513918.514042", "dac", 2002]], "Yibin Ye": [0.00622514309361577, ["Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors", ["Tanay Karnik", "Yibin Ye", "James Tschanz", "Liqiong Wei", "Steven M. Burns", "Venkatesh Govindarajulu", "Vivek De", "Shekhar Borkar"], "https://doi.org/10.1145/513918.514042", "dac", 2002]], "James Tschanz": [0, ["Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors", ["Tanay Karnik", "Yibin Ye", "James Tschanz", "Liqiong Wei", "Steven M. Burns", "Venkatesh Govindarajulu", "Vivek De", "Shekhar Borkar"], "https://doi.org/10.1145/513918.514042", "dac", 2002]], "Liqiong Wei": [0, ["Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors", ["Tanay Karnik", "Yibin Ye", "James Tschanz", "Liqiong Wei", "Steven M. Burns", "Venkatesh Govindarajulu", "Vivek De", "Shekhar Borkar"], "https://doi.org/10.1145/513918.514042", "dac", 2002]], "Steven M. Burns": [0, ["Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors", ["Tanay Karnik", "Yibin Ye", "James Tschanz", "Liqiong Wei", "Steven M. Burns", "Venkatesh Govindarajulu", "Vivek De", "Shekhar Borkar"], "https://doi.org/10.1145/513918.514042", "dac", 2002]], "Venkatesh Govindarajulu": [0, ["Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors", ["Tanay Karnik", "Yibin Ye", "James Tschanz", "Liqiong Wei", "Steven M. Burns", "Venkatesh Govindarajulu", "Vivek De", "Shekhar Borkar"], "https://doi.org/10.1145/513918.514042", "dac", 2002]], "Dong-In Kang": [0.9180549383163452, ["An optimal voltage synthesis technique for a power-efficient satellite application", ["Dong-In Kang", "Jinwoo Suh", "Stephen P. Crago"], "https://doi.org/10.1145/513918.514043", "dac", 2002]], "Jinwoo Suh": [0.7019595056772232, ["An optimal voltage synthesis technique for a power-efficient satellite application", ["Dong-In Kang", "Jinwoo Suh", "Stephen P. Crago"], "https://doi.org/10.1145/513918.514043", "dac", 2002]], "Stephen P. Crago": [0, ["An optimal voltage synthesis technique for a power-efficient satellite application", ["Dong-In Kang", "Jinwoo Suh", "Stephen P. Crago"], "https://doi.org/10.1145/513918.514043", "dac", 2002]], "Michael H. Perrott": [0, ["Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits", ["Michael H. Perrott"], "https://doi.org/10.1145/513918.514045", "dac", 2002]], "Baolin Yang": [0.0002187396676163189, ["Time-domain steady-state simulation of frequency-dependent components using multi-interval Chebyshev method", ["Baolin Yang", "Joel R. Phillips"], "https://doi.org/10.1145/513918.514046", "dac", 2002]], "Jaijeet S. Roychowdhury": [0, ["A time-domain RF steady-state method for closely spaced tones", ["Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/513918.514047", "dac", 2002]], "Giorgio Casinovi": [0, ["An algorithm for frequency-domain noise analysis in nonlinear systems", ["Giorgio Casinovi"], "https://doi.org/10.1145/513918.514048", "dac", 2002]], "Chantal Ykman-Couvreur": [0, ["System-level performance optimization of the data queueing memory management in high-speed network processors", ["Chantal Ykman-Couvreur", "J. Lambrecht", "Diederik Verkest", "Francky Catthoor", "Aristides Nikologiannis", "George E. Konstantoulakis"], "https://doi.org/10.1145/513918.514050", "dac", 2002]], "J. Lambrecht": [0, ["System-level performance optimization of the data queueing memory management in high-speed network processors", ["Chantal Ykman-Couvreur", "J. Lambrecht", "Diederik Verkest", "Francky Catthoor", "Aristides Nikologiannis", "George E. Konstantoulakis"], "https://doi.org/10.1145/513918.514050", "dac", 2002]], "Diederik Verkest": [0, ["System-level performance optimization of the data queueing memory management in high-speed network processors", ["Chantal Ykman-Couvreur", "J. Lambrecht", "Diederik Verkest", "Francky Catthoor", "Aristides Nikologiannis", "George E. Konstantoulakis"], "https://doi.org/10.1145/513918.514050", "dac", 2002]], "Francky Catthoor": [0, ["System-level performance optimization of the data queueing memory management in high-speed network processors", ["Chantal Ykman-Couvreur", "J. Lambrecht", "Diederik Verkest", "Francky Catthoor", "Aristides Nikologiannis", "George E. Konstantoulakis"], "https://doi.org/10.1145/513918.514050", "dac", 2002]], "Aristides Nikologiannis": [0, ["System-level performance optimization of the data queueing memory management in high-speed network processors", ["Chantal Ykman-Couvreur", "J. Lambrecht", "Diederik Verkest", "Francky Catthoor", "Aristides Nikologiannis", "George E. Konstantoulakis"], "https://doi.org/10.1145/513918.514050", "dac", 2002]], "George E. Konstantoulakis": [0, ["System-level performance optimization of the data queueing memory management in high-speed network processors", ["Chantal Ykman-Couvreur", "J. Lambrecht", "Diederik Verkest", "Francky Catthoor", "Aristides Nikologiannis", "George E. Konstantoulakis"], "https://doi.org/10.1145/513918.514050", "dac", 2002]], "Terry Tao Ye": [1.8377806194165222e-14, ["Analysis of power consumption on switch fabrics in network routers", ["Terry Tao Ye", "Giovanni De Micheli", "Luca Benini"], "https://doi.org/10.1145/513918.514051", "dac", 2002]], "Luca Benini": [0, ["Analysis of power consumption on switch fabrics in network routers", ["Terry Tao Ye", "Giovanni De Micheli", "Luca Benini"], "https://doi.org/10.1145/513918.514051", "dac", 2002]], "David Whelihan": [0, ["Memory optimization in single chip network switch fabrics", ["David Whelihan", "Herman Schmit"], "https://doi.org/10.1145/513918.514052", "dac", 2002]], "Herman Schmit": [0, ["Memory optimization in single chip network switch fabrics", ["David Whelihan", "Herman Schmit"], "https://doi.org/10.1145/513918.514052", "dac", 2002]], "Piet Vanassche": [0, ["Behavioral modeling of (coupled) harmonic oscillators", ["Piet Vanassche", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/513918.514054", "dac", 2002]], "Walter Hartong": [0, ["Model checking algorithms for analog verification", ["Walter Hartong", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/513918.514055", "dac", 2002]], "Lars Hedrich": [0, ["Model checking algorithms for analog verification", ["Walter Hartong", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/513918.514055", "dac", 2002]], "Erich Barke": [0, ["Model checking algorithms for analog verification", ["Walter Hartong", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/513918.514055", "dac", 2002]], "Jochen Mades": [0, ["Regularization of hierarchical VHDL-AMS models using bipartite graphs", ["Jochen Mades", "Manfred Glesner"], "https://doi.org/10.1145/513918.514056", "dac", 2002]], "Manfred Glesner": [0, ["Regularization of hierarchical VHDL-AMS models using bipartite graphs", ["Jochen Mades", "Manfred Glesner"], "https://doi.org/10.1145/513918.514056", "dac", 2002]], "Yehia Massoud": [0, ["Improving the generality of the fictitious magnetic charge approach to computing inductances in the presence of permeable materials", ["Yehia Massoud", "Jacob White"], "https://doi.org/10.1145/513918.514057", "dac", 2002]], "Jacob White": [0, ["Improving the generality of the fictitious magnetic charge approach to computing inductances in the presence of permeable materials", ["Yehia Massoud", "Jacob White"], "https://doi.org/10.1145/513918.514057", "dac", 2002]], "Michael Orshansky": [0, ["A general probabilistic framework for worst case timing analysis", ["Michael Orshansky", "Kurt Keutzer"], "https://doi.org/10.1145/513918.514059", "dac", 2002]], "Jing Zeng": [0, ["False timing path identification using ATPG techniques and delay-based information", ["Jing Zeng", "Magdy S. Abadir", "Jacob A. Abraham"], "https://doi.org/10.1145/513918.514060", "dac", 2002]], "Magdy S. Abadir": [0, ["False timing path identification using ATPG techniques and delay-based information", ["Jing Zeng", "Magdy S. Abadir", "Jacob A. Abraham"], "https://doi.org/10.1145/513918.514060", "dac", 2002]], "Jacob A. Abraham": [0, ["False timing path identification using ATPG techniques and delay-based information", ["Jing Zeng", "Magdy S. Abadir", "Jacob A. Abraham"], "https://doi.org/10.1145/513918.514060", "dac", 2002]], "Srihari Cadambi": [0, ["A fast, inexpensive and scalable hardware acceleration technique for functional simulation", ["Srihari Cadambi", "Chandra Mulpuri", "Pranav Ashar"], "https://doi.org/10.1145/513918.514062", "dac", 2002]], "Chandra Mulpuri": [0, ["A fast, inexpensive and scalable hardware acceleration technique for functional simulation", ["Srihari Cadambi", "Chandra Mulpuri", "Pranav Ashar"], "https://doi.org/10.1145/513918.514062", "dac", 2002]], "Pranav Ashar": [0, ["A fast, inexpensive and scalable hardware acceleration technique for functional simulation", ["Srihari Cadambi", "Chandra Mulpuri", "Pranav Ashar"], "https://doi.org/10.1145/513918.514062", "dac", 2002], ["Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver", ["Malay K. Ganai", "Pranav Ashar", "Aarti Gupta", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/513918.514105", "dac", 2002]], "David L. Dill": [0, ["Formal verification methods: getting around the brick wall", ["David L. Dill", "Nate James", "Shishpal Rawat", "Gerard Berry", "Limor Fix", "Harry Foster", "Rajeev K. Ranjan", "Gunnar Stalmarck", "Curt Widdoes"], "https://doi.org/10.1145/513918.514064", "dac", 2002], ["Deriving a simulation input generator and a coverage metric from a formal specification", ["Kanna Shimizu", "David L. Dill"], "https://doi.org/10.1145/513918.514118", "dac", 2002]], "Nate James": [0, ["Formal verification methods: getting around the brick wall", ["David L. Dill", "Nate James", "Shishpal Rawat", "Gerard Berry", "Limor Fix", "Harry Foster", "Rajeev K. Ranjan", "Gunnar Stalmarck", "Curt Widdoes"], "https://doi.org/10.1145/513918.514064", "dac", 2002]], "Shishpal Rawat": [0, ["Formal verification methods: getting around the brick wall", ["David L. Dill", "Nate James", "Shishpal Rawat", "Gerard Berry", "Limor Fix", "Harry Foster", "Rajeev K. Ranjan", "Gunnar Stalmarck", "Curt Widdoes"], "https://doi.org/10.1145/513918.514064", "dac", 2002]], "Gerard Berry": [0, ["Formal verification methods: getting around the brick wall", ["David L. Dill", "Nate James", "Shishpal Rawat", "Gerard Berry", "Limor Fix", "Harry Foster", "Rajeev K. Ranjan", "Gunnar Stalmarck", "Curt Widdoes"], "https://doi.org/10.1145/513918.514064", "dac", 2002]], "Harry Foster": [0, ["Formal verification methods: getting around the brick wall", ["David L. Dill", "Nate James", "Shishpal Rawat", "Gerard Berry", "Limor Fix", "Harry Foster", "Rajeev K. Ranjan", "Gunnar Stalmarck", "Curt Widdoes"], "https://doi.org/10.1145/513918.514064", "dac", 2002]], "Rajeev K. Ranjan": [0, ["Formal verification methods: getting around the brick wall", ["David L. Dill", "Nate James", "Shishpal Rawat", "Gerard Berry", "Limor Fix", "Harry Foster", "Rajeev K. Ranjan", "Gunnar Stalmarck", "Curt Widdoes"], "https://doi.org/10.1145/513918.514064", "dac", 2002]], "Gunnar Stalmarck": [0, ["Formal verification methods: getting around the brick wall", ["David L. Dill", "Nate James", "Shishpal Rawat", "Gerard Berry", "Limor Fix", "Harry Foster", "Rajeev K. Ranjan", "Gunnar Stalmarck", "Curt Widdoes"], "https://doi.org/10.1145/513918.514064", "dac", 2002]], "Curt Widdoes": [0, ["Formal verification methods: getting around the brick wall", ["David L. Dill", "Nate James", "Shishpal Rawat", "Gerard Berry", "Limor Fix", "Harry Foster", "Rajeev K. Ranjan", "Gunnar Stalmarck", "Curt Widdoes"], "https://doi.org/10.1145/513918.514064", "dac", 2002]], "Milos Hrkic": [0, ["S-Tree: a technique for buffered routing tree synthesis", ["Milos Hrkic", "John Lillis"], "https://doi.org/10.1145/513918.514066", "dac", 2002]], "John Lillis": [0, ["S-Tree: a technique for buffered routing tree synthesis", ["Milos Hrkic", "John Lillis"], "https://doi.org/10.1145/513918.514066", "dac", 2002]], "Hua Xiang": [0, ["An algorithm for integrated pin assignment and buffer planning", ["Hua Xiang", "D. F. Wong", "Xiaoping Tang"], "https://doi.org/10.1145/513918.514067", "dac", 2002]], "D. F. Wong": [0, ["An algorithm for integrated pin assignment and buffer planning", ["Hua Xiang", "D. F. Wong", "Xiaoping Tang"], "https://doi.org/10.1145/513918.514067", "dac", 2002], ["Floorplanning with alignment and performance constraints", ["Xiaoping Tang", "D. F. Wong"], "https://doi.org/10.1145/513918.514128", "dac", 2002]], "Xiaoping Tang": [0, ["An algorithm for integrated pin assignment and buffer planning", ["Hua Xiang", "D. F. Wong", "Xiaoping Tang"], "https://doi.org/10.1145/513918.514067", "dac", 2002], ["Floorplanning with alignment and performance constraints", ["Xiaoping Tang", "D. F. Wong"], "https://doi.org/10.1145/513918.514128", "dac", 2002]], "Narendra V. Shenoy": [0, ["An efficient routing database", ["Narendra V. Shenoy", "William Nicholls"], "https://doi.org/10.1145/513918.514068", "dac", 2002]], "William Nicholls": [0, ["An efficient routing database", ["Narendra V. Shenoy", "William Nicholls"], "https://doi.org/10.1145/513918.514068", "dac", 2002]], "Ferid Gharsalli": [0, ["Automatic generation of embedded memory wrapper for multiprocessor SoC", ["Ferid Gharsalli", "Samy Meftali", "Frederic Rousseau", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/513918.514070", "dac", 2002]], "Samy Meftali": [0, ["Automatic generation of embedded memory wrapper for multiprocessor SoC", ["Ferid Gharsalli", "Samy Meftali", "Frederic Rousseau", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/513918.514070", "dac", 2002]], "Frederic Rousseau": [0, ["Automatic generation of embedded memory wrapper for multiprocessor SoC", ["Ferid Gharsalli", "Samy Meftali", "Frederic Rousseau", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/513918.514070", "dac", 2002]], "Ahmed Amine Jerraya": [0, ["Automatic generation of embedded memory wrapper for multiprocessor SoC", ["Ferid Gharsalli", "Samy Meftali", "Frederic Rousseau", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/513918.514070", "dac", 2002], ["Component-based design approach for multicore SoCs", ["Wander O. Cesario", "Amer Baghdadi", "Lovic Gauthier", "Damien Lyonnard", "Gabriela Nicolescu", "Yanick Paviot", "Sungjoo Yoo", "Ahmed Amine Jerraya", "Mario Diaz-Nava"], "https://doi.org/10.1145/513918.514115", "dac", 2002]], "Robert Siegmund": [0, ["A novel synthesis technique for communication controller hardware from declarative data communication protocol specifications", ["Robert Siegmund", "Dietmar Muller"], "https://doi.org/10.1145/513918.514071", "dac", 2002]], "Dietmar Muller": [0, ["A novel synthesis technique for communication controller hardware from declarative data communication protocol specifications", ["Robert Siegmund", "Dietmar Muller"], "https://doi.org/10.1145/513918.514071", "dac", 2002]], "Jaewon Seo": [0.8390696942806244, ["An integrated algorithm for memory allocation and assignment in high-level synthesis", ["Jaewon Seo", "Taewhan Kim", "Preeti Ranjan Panda"], "https://doi.org/10.1145/513918.514072", "dac", 2002]], "Preeti Ranjan Panda": [0, ["An integrated algorithm for memory allocation and assignment in high-level synthesis", ["Jaewon Seo", "Taewhan Kim", "Preeti Ranjan Panda"], "https://doi.org/10.1145/513918.514072", "dac", 2002]], "Maria C. Molina": [0, ["High-level synthesis of multiple-precision circuitsindependent of data-objects length", ["Maria C. Molina", "Jose M. Mendias", "Roman Hermida"], "https://doi.org/10.1145/513918.514073", "dac", 2002]], "Jose M. Mendias": [0, ["High-level synthesis of multiple-precision circuitsindependent of data-objects length", ["Maria C. Molina", "Jose M. Mendias", "Roman Hermida"], "https://doi.org/10.1145/513918.514073", "dac", 2002]], "Roman Hermida": [0, ["High-level synthesis of multiple-precision circuitsindependent of data-objects length", ["Maria C. Molina", "Jose M. Mendias", "Roman Hermida"], "https://doi.org/10.1145/513918.514073", "dac", 2002]], "Samarjit Chakraborty": [0, ["Schedulability of event-driven code blocks in real-time embedded systems", ["Samarjit Chakraborty", "Thomas Erlebach", "Simon Kunzli", "Lothar Thiele"], "https://doi.org/10.1145/513918.514075", "dac", 2002], ["A framework for evaluating design tradeoffs in packet processing architectures", ["Lothar Thiele", "Samarjit Chakraborty", "Matthias Gries", "Simon Kunzli"], "https://doi.org/10.1145/513918.514136", "dac", 2002]], "Thomas Erlebach": [0, ["Schedulability of event-driven code blocks in real-time embedded systems", ["Samarjit Chakraborty", "Thomas Erlebach", "Simon Kunzli", "Lothar Thiele"], "https://doi.org/10.1145/513918.514075", "dac", 2002]], "Simon Kunzli": [0, ["Schedulability of event-driven code blocks in real-time embedded systems", ["Samarjit Chakraborty", "Thomas Erlebach", "Simon Kunzli", "Lothar Thiele"], "https://doi.org/10.1145/513918.514075", "dac", 2002], ["A framework for evaluating design tradeoffs in packet processing architectures", ["Lothar Thiele", "Samarjit Chakraborty", "Matthias Gries", "Simon Kunzli"], "https://doi.org/10.1145/513918.514136", "dac", 2002]], "Lothar Thiele": [0, ["Schedulability of event-driven code blocks in real-time embedded systems", ["Samarjit Chakraborty", "Thomas Erlebach", "Simon Kunzli", "Lothar Thiele"], "https://doi.org/10.1145/513918.514075", "dac", 2002], ["A framework for evaluating design tradeoffs in packet processing architectures", ["Lothar Thiele", "Samarjit Chakraborty", "Matthias Gries", "Simon Kunzli"], "https://doi.org/10.1145/513918.514136", "dac", 2002]], "Fabian Wolf": [0, ["Associative caches in formal software timing analysis", ["Fabian Wolf", "Jan Staschulat", "Rolf Ernst"], "https://doi.org/10.1145/513918.514076", "dac", 2002]], "Jan Staschulat": [0, ["Associative caches in formal software timing analysis", ["Fabian Wolf", "Jan Staschulat", "Rolf Ernst"], "https://doi.org/10.1145/513918.514076", "dac", 2002]], "Patrick Schaumont": [0, ["Unlocking the design secrets of a 2.29 Gb/s Rijndael processor", ["Patrick Schaumont", "Henry Kuo", "Ingrid Verbauwhede"], "https://doi.org/10.1145/513918.514079", "dac", 2002]], "Henry Kuo": [0, ["Unlocking the design secrets of a 2.29 Gb/s Rijndael processor", ["Patrick Schaumont", "Henry Kuo", "Ingrid Verbauwhede"], "https://doi.org/10.1145/513918.514079", "dac", 2002]], "Nick Richardson": [0, ["The iCOREtm 520 MHz synthesizable CPU core", ["Nick Richardson", "Lun Bin Huang", "Razak Hossain", "Tommy Zounes", "Naresh Soni", "Julian Lewis"], "https://doi.org/10.1145/513918.514080", "dac", 2002]], "Lun Bin Huang": [0, ["The iCOREtm 520 MHz synthesizable CPU core", ["Nick Richardson", "Lun Bin Huang", "Razak Hossain", "Tommy Zounes", "Naresh Soni", "Julian Lewis"], "https://doi.org/10.1145/513918.514080", "dac", 2002]], "Razak Hossain": [0, ["The iCOREtm 520 MHz synthesizable CPU core", ["Nick Richardson", "Lun Bin Huang", "Razak Hossain", "Tommy Zounes", "Naresh Soni", "Julian Lewis"], "https://doi.org/10.1145/513918.514080", "dac", 2002]], "Tommy Zounes": [0, ["The iCOREtm 520 MHz synthesizable CPU core", ["Nick Richardson", "Lun Bin Huang", "Razak Hossain", "Tommy Zounes", "Naresh Soni", "Julian Lewis"], "https://doi.org/10.1145/513918.514080", "dac", 2002]], "Naresh Soni": [0, ["The iCOREtm 520 MHz synthesizable CPU core", ["Nick Richardson", "Lun Bin Huang", "Razak Hossain", "Tommy Zounes", "Naresh Soni", "Julian Lewis"], "https://doi.org/10.1145/513918.514080", "dac", 2002]], "Julian Lewis": [0, ["The iCOREtm 520 MHz synthesizable CPU core", ["Nick Richardson", "Lun Bin Huang", "Razak Hossain", "Tommy Zounes", "Naresh Soni", "Julian Lewis"], "https://doi.org/10.1145/513918.514080", "dac", 2002]], "Gokhan Memik": [0, ["A flexible accelerator for layer 7 networking applications", ["Gokhan Memik", "William H. Mangione-Smith"], "https://doi.org/10.1145/513918.514081", "dac", 2002]], "William H. Mangione-Smith": [0, ["A flexible accelerator for layer 7 networking applications", ["Gokhan Memik", "William H. Mangione-Smith"], "https://doi.org/10.1145/513918.514081", "dac", 2002]], "Jan M. Rabaey": [0, ["What's the next EDA driver?", ["Jan M. Rabaey", "Joachim Kunkel", "Dennis Brophy", "Raul Camposano", "Davoud Samani", "Larry Lerner", "Rick Hetherington"], "https://doi.org/10.1145/513918.514083", "dac", 2002]], "Joachim Kunkel": [0, ["What's the next EDA driver?", ["Jan M. Rabaey", "Joachim Kunkel", "Dennis Brophy", "Raul Camposano", "Davoud Samani", "Larry Lerner", "Rick Hetherington"], "https://doi.org/10.1145/513918.514083", "dac", 2002]], "Dennis Brophy": [0, ["What's the next EDA driver?", ["Jan M. Rabaey", "Joachim Kunkel", "Dennis Brophy", "Raul Camposano", "Davoud Samani", "Larry Lerner", "Rick Hetherington"], "https://doi.org/10.1145/513918.514083", "dac", 2002]], "Raul Camposano": [0, ["What's the next EDA driver?", ["Jan M. Rabaey", "Joachim Kunkel", "Dennis Brophy", "Raul Camposano", "Davoud Samani", "Larry Lerner", "Rick Hetherington"], "https://doi.org/10.1145/513918.514083", "dac", 2002]], "Davoud Samani": [0, ["What's the next EDA driver?", ["Jan M. Rabaey", "Joachim Kunkel", "Dennis Brophy", "Raul Camposano", "Davoud Samani", "Larry Lerner", "Rick Hetherington"], "https://doi.org/10.1145/513918.514083", "dac", 2002]], "Larry Lerner": [0, ["What's the next EDA driver?", ["Jan M. Rabaey", "Joachim Kunkel", "Dennis Brophy", "Raul Camposano", "Davoud Samani", "Larry Lerner", "Rick Hetherington"], "https://doi.org/10.1145/513918.514083", "dac", 2002]], "Rick Hetherington": [0, ["What's the next EDA driver?", ["Jan M. Rabaey", "Joachim Kunkel", "Dennis Brophy", "Raul Camposano", "Davoud Samani", "Larry Lerner", "Rick Hetherington"], "https://doi.org/10.1145/513918.514083", "dac", 2002]], "David T. Blaauw": [0, ["Estimation of the likelihood of capacitive coupling noise", ["Sarma B. K. Vrudhula", "David T. Blaauw", "Supamas Sirichotiyakul"], "https://doi.org/10.1145/513918.514085", "dac", 2002]], "Supamas Sirichotiyakul": [0, ["Estimation of the likelihood of capacitive coupling noise", ["Sarma B. K. Vrudhula", "David T. Blaauw", "Supamas Sirichotiyakul"], "https://doi.org/10.1145/513918.514085", "dac", 2002]], "Paul B. Morton": [0, ["Crosstalk noise estimation for noise management", ["Paul B. Morton", "Wayne Wei-Ming Dai"], "https://doi.org/10.1145/513918.514086", "dac", 2002]], "Wayne Wei-Ming Dai": [0, ["Crosstalk noise estimation for noise management", ["Paul B. Morton", "Wayne Wei-Ming Dai"], "https://doi.org/10.1145/513918.514086", "dac", 2002]], "Byron Krauter": [0, ["Variable frequency crosstalk noise analysis: : a methodology to guarantee functionality from dc to fmax", ["Byron Krauter", "David Widiger"], "https://doi.org/10.1145/513918.514087", "dac", 2002]], "David Widiger": [0, ["Variable frequency crosstalk noise analysis: : a methodology to guarantee functionality from dc to fmax", ["Byron Krauter", "David Widiger"], "https://doi.org/10.1145/513918.514087", "dac", 2002]], "James D. Z. Ma": [0, ["Towards global routing with RLC crosstalk constraints", ["James D. Z. Ma", "Lei He"], "https://doi.org/10.1145/513918.514088", "dac", 2002]], "Lei He": [0, ["Towards global routing with RLC crosstalk constraints", ["James D. Z. Ma", "Lei He"], "https://doi.org/10.1145/513918.514088", "dac", 2002]], "Anshuman Chandra": [0, ["Reduction of SOC test data volume, scan power and testing time using alternating run-length codes", ["Anshuman Chandra", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/513918.514090", "dac", 2002]], "Krishnendu Chakrabarty": [0, ["Reduction of SOC test data volume, scan power and testing time using alternating run-length codes", ["Anshuman Chandra", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/513918.514090", "dac", 2002], ["Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs", ["Vikram Iyengar", "Krishnendu Chakrabarty", "Erik Jan Marinissen"], "https://doi.org/10.1145/513918.514092", "dac", 2002]], "Douglas Kay": [0, ["Embedded test control schemes for compression in SOCs", ["Douglas Kay", "Sung Chung", "Samiha Mourad"], "https://doi.org/10.1145/513918.514091", "dac", 2002]], "Sung Chung": [0.1769222393631935, ["Embedded test control schemes for compression in SOCs", ["Douglas Kay", "Sung Chung", "Samiha Mourad"], "https://doi.org/10.1145/513918.514091", "dac", 2002]], "Samiha Mourad": [0, ["Embedded test control schemes for compression in SOCs", ["Douglas Kay", "Sung Chung", "Samiha Mourad"], "https://doi.org/10.1145/513918.514091", "dac", 2002]], "Vikram Iyengar": [0, ["Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs", ["Vikram Iyengar", "Krishnendu Chakrabarty", "Erik Jan Marinissen"], "https://doi.org/10.1145/513918.514092", "dac", 2002]], "Erik Jan Marinissen": [0, ["Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs", ["Vikram Iyengar", "Krishnendu Chakrabarty", "Erik Jan Marinissen"], "https://doi.org/10.1145/513918.514092", "dac", 2002]], "Kanishka Lahiri": [0, ["Communication architecture based power management for battery efficient system design", ["Kanishka Lahiri", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/513918.514094", "dac", 2002]], "Anand Raghunathan": [0, ["Communication architecture based power management for battery efficient system design", ["Kanishka Lahiri", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/513918.514094", "dac", 2002], ["System design methodologies for a wireless security processing platform", ["Srivaths Ravi", "Anand Raghunathan", "Nachiketh R. Potlapally", "Murugan Sankaradass"], "https://doi.org/10.1145/513918.514113", "dac", 2002]], "Victor Delaluz": [0, ["Scheduler-based DRAM energy management", ["Victor Delaluz", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1145/513918.514095", "dac", 2002]], "Anand Sivasubramaniam": [0, ["Scheduler-based DRAM energy management", ["Victor Delaluz", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1145/513918.514095", "dac", 2002]], "Narayanan Vijaykrishnan": [0, ["Scheduler-based DRAM energy management", ["Victor Delaluz", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1145/513918.514095", "dac", 2002]], "Mary Jane Irwin": [0, ["Scheduler-based DRAM energy management", ["Victor Delaluz", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1145/513918.514095", "dac", 2002]], "Ugur Sezer": [0, ["An integer linear programming based approach for parallelizing applications in On-chip multiprocessors", ["Ismail Kadayif", "Mahmut T. Kandemir", "Ugur Sezer"], "https://doi.org/10.1145/513918.514096", "dac", 2002]], "Yervant Zorian": [0, ["Embedding infrastructure IP for SOC yield improvement", ["Yervant Zorian"], "https://doi.org/10.1145/513918.514098", "dac", 2002]], "Charles E. Stroud": [0, ["Using embedded FPGAs for SoC yield improvement", ["Miron Abramovici", "Charles E. Stroud", "Marty Emmert"], "https://doi.org/10.1145/513918.514099", "dac", 2002]], "Marty Emmert": [0, ["Using embedded FPGAs for SoC yield improvement", ["Miron Abramovici", "Charles E. Stroud", "Marty Emmert"], "https://doi.org/10.1145/513918.514099", "dac", 2002]], "Gunnar Andersson": [0, ["A proof engine approach to solving combinational design automation problems", ["Gunnar Andersson", "Per Bjesse", "Byron Cook", "Ziyad Hanna"], "https://doi.org/10.1145/513918.514101", "dac", 2002]], "Per Bjesse": [0, ["A proof engine approach to solving combinational design automation problems", ["Gunnar Andersson", "Per Bjesse", "Byron Cook", "Ziyad Hanna"], "https://doi.org/10.1145/513918.514101", "dac", 2002]], "Byron Cook": [0, ["A proof engine approach to solving combinational design automation problems", ["Gunnar Andersson", "Per Bjesse", "Byron Cook", "Ziyad Hanna"], "https://doi.org/10.1145/513918.514101", "dac", 2002]], "Ziyad Hanna": [0, ["A proof engine approach to solving combinational design automation problems", ["Gunnar Andersson", "Per Bjesse", "Byron Cook", "Ziyad Hanna"], "https://doi.org/10.1145/513918.514101", "dac", 2002]], "Fadi A. Aloul": [0, ["Solving difficult SAT instances in the presence of symmetry", ["Fadi A. Aloul", "Arathi Ramani", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1145/513918.514102", "dac", 2002], ["Satometer: how much have we searched?", ["Fadi A. Aloul", "Brian D. Sierawski", "Karem A. Sakallah"], "https://doi.org/10.1145/513918.514103", "dac", 2002]], "Arathi Ramani": [0, ["Solving difficult SAT instances in the presence of symmetry", ["Fadi A. Aloul", "Arathi Ramani", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1145/513918.514102", "dac", 2002]], "Igor L. Markov": [0, ["Solving difficult SAT instances in the presence of symmetry", ["Fadi A. Aloul", "Arathi Ramani", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1145/513918.514102", "dac", 2002]], "Karem A. Sakallah": [0, ["Solving difficult SAT instances in the presence of symmetry", ["Fadi A. Aloul", "Arathi Ramani", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1145/513918.514102", "dac", 2002], ["Satometer: how much have we searched?", ["Fadi A. Aloul", "Brian D. Sierawski", "Karem A. Sakallah"], "https://doi.org/10.1145/513918.514103", "dac", 2002]], "Brian D. Sierawski": [0, ["Satometer: how much have we searched?", ["Fadi A. Aloul", "Brian D. Sierawski", "Karem A. Sakallah"], "https://doi.org/10.1145/513918.514103", "dac", 2002]], "Slawomir Pilarski": [0, ["SAT with partial clauses and back-leaps", ["Slawomir Pilarski", "Gracia Hu"], "https://doi.org/10.1145/513918.514104", "dac", 2002]], "Gracia Hu": [0, ["SAT with partial clauses and back-leaps", ["Slawomir Pilarski", "Gracia Hu"], "https://doi.org/10.1145/513918.514104", "dac", 2002]], "Malay K. Ganai": [0, ["Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver", ["Malay K. Ganai", "Pranav Ashar", "Aarti Gupta", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/513918.514105", "dac", 2002]], "Aarti Gupta": [0, ["Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver", ["Malay K. Ganai", "Pranav Ashar", "Aarti Gupta", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/513918.514105", "dac", 2002]], "Lintao Zhang": [0, ["Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver", ["Malay K. Ganai", "Pranav Ashar", "Aarti Gupta", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/513918.514105", "dac", 2002]], "Hemant Mahawar": [0, ["A solenoidal basis method for efficient inductance extraction", ["Hemant Mahawar", "Vivek Sarin", "Weiping Shi"], "https://doi.org/10.1145/513918.514107", "dac", 2002]], "Vivek Sarin": [0, ["A solenoidal basis method for efficient inductance extraction", ["Hemant Mahawar", "Vivek Sarin", "Weiping Shi"], "https://doi.org/10.1145/513918.514107", "dac", 2002]], "Weiping Shi": [0, ["A solenoidal basis method for efficient inductance extraction", ["Hemant Mahawar", "Vivek Sarin", "Weiping Shi"], "https://doi.org/10.1145/513918.514107", "dac", 2002]], "Tao Lin": [0, ["On the efficacy of simplified 2D on-chip inductance models", ["Tao Lin", "Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/513918.514108", "dac", 2002]], "Michael W. Beattie": [0, ["On the efficacy of simplified 2D on-chip inductance models", ["Tao Lin", "Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/513918.514108", "dac", 2002]], "Raguraman Venkatesan": [0, ["A physical model for the transient response of capacitively loaded distributed rlc interconnects", ["Raguraman Venkatesan", "Jeffrey A. Davis", "James D. Meindl"], "https://doi.org/10.1145/513918.514109", "dac", 2002]], "Jeffrey A. Davis": [0, ["A physical model for the transient response of capacitively loaded distributed rlc interconnects", ["Raguraman Venkatesan", "Jeffrey A. Davis", "James D. Meindl"], "https://doi.org/10.1145/513918.514109", "dac", 2002]], "James D. Meindl": [0, ["A physical model for the transient response of capacitively loaded distributed rlc interconnects", ["Raguraman Venkatesan", "Jeffrey A. Davis", "James D. Meindl"], "https://doi.org/10.1145/513918.514109", "dac", 2002]], "Adil Koukab": [0, ["HSpeedEx: a high-speed extractor for substrate noise analysis in complex mixed signal SOC", ["Adil Koukab", "Catherine Dehollain", "Michel J. Declercq"], "https://doi.org/10.1145/513918.514110", "dac", 2002]], "Catherine Dehollain": [0, ["HSpeedEx: a high-speed extractor for substrate noise analysis in complex mixed signal SOC", ["Adil Koukab", "Catherine Dehollain", "Michel J. Declercq"], "https://doi.org/10.1145/513918.514110", "dac", 2002]], "Eelco Schrik": [0, ["Combined BEM/FEM substrate resistance modeling", ["Eelco Schrik", "N. P. van der Meijs"], "https://doi.org/10.1145/513918.514111", "dac", 2002]], "N. P. van der Meijs": [0, ["Combined BEM/FEM substrate resistance modeling", ["Eelco Schrik", "N. P. van der Meijs"], "https://doi.org/10.1145/513918.514111", "dac", 2002]], "Srivaths Ravi": [0, ["System design methodologies for a wireless security processing platform", ["Srivaths Ravi", "Anand Raghunathan", "Nachiketh R. Potlapally", "Murugan Sankaradass"], "https://doi.org/10.1145/513918.514113", "dac", 2002]], "Nachiketh R. Potlapally": [0, ["System design methodologies for a wireless security processing platform", ["Srivaths Ravi", "Anand Raghunathan", "Nachiketh R. Potlapally", "Murugan Sankaradass"], "https://doi.org/10.1145/513918.514113", "dac", 2002]], "Murugan Sankaradass": [0, ["System design methodologies for a wireless security processing platform", ["Srivaths Ravi", "Anand Raghunathan", "Nachiketh R. Potlapally", "Murugan Sankaradass"], "https://doi.org/10.1145/513918.514113", "dac", 2002]], "Alessandro Pinto": [0, ["Constraint-driven communication synthesis", ["Alessandro Pinto", "Luca P. Carloni", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/513918.514114", "dac", 2002]], "Luca P. Carloni": [0, ["Constraint-driven communication synthesis", ["Alessandro Pinto", "Luca P. Carloni", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/513918.514114", "dac", 2002]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Constraint-driven communication synthesis", ["Alessandro Pinto", "Luca P. Carloni", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/513918.514114", "dac", 2002]], "Wander O. Cesario": [0, ["Component-based design approach for multicore SoCs", ["Wander O. Cesario", "Amer Baghdadi", "Lovic Gauthier", "Damien Lyonnard", "Gabriela Nicolescu", "Yanick Paviot", "Sungjoo Yoo", "Ahmed Amine Jerraya", "Mario Diaz-Nava"], "https://doi.org/10.1145/513918.514115", "dac", 2002]], "Amer Baghdadi": [0, ["Component-based design approach for multicore SoCs", ["Wander O. Cesario", "Amer Baghdadi", "Lovic Gauthier", "Damien Lyonnard", "Gabriela Nicolescu", "Yanick Paviot", "Sungjoo Yoo", "Ahmed Amine Jerraya", "Mario Diaz-Nava"], "https://doi.org/10.1145/513918.514115", "dac", 2002]], "Lovic Gauthier": [0, ["Component-based design approach for multicore SoCs", ["Wander O. Cesario", "Amer Baghdadi", "Lovic Gauthier", "Damien Lyonnard", "Gabriela Nicolescu", "Yanick Paviot", "Sungjoo Yoo", "Ahmed Amine Jerraya", "Mario Diaz-Nava"], "https://doi.org/10.1145/513918.514115", "dac", 2002]], "Damien Lyonnard": [0, ["Component-based design approach for multicore SoCs", ["Wander O. Cesario", "Amer Baghdadi", "Lovic Gauthier", "Damien Lyonnard", "Gabriela Nicolescu", "Yanick Paviot", "Sungjoo Yoo", "Ahmed Amine Jerraya", "Mario Diaz-Nava"], "https://doi.org/10.1145/513918.514115", "dac", 2002]], "Gabriela Nicolescu": [0, ["Component-based design approach for multicore SoCs", ["Wander O. Cesario", "Amer Baghdadi", "Lovic Gauthier", "Damien Lyonnard", "Gabriela Nicolescu", "Yanick Paviot", "Sungjoo Yoo", "Ahmed Amine Jerraya", "Mario Diaz-Nava"], "https://doi.org/10.1145/513918.514115", "dac", 2002]], "Yanick Paviot": [0, ["Component-based design approach for multicore SoCs", ["Wander O. Cesario", "Amer Baghdadi", "Lovic Gauthier", "Damien Lyonnard", "Gabriela Nicolescu", "Yanick Paviot", "Sungjoo Yoo", "Ahmed Amine Jerraya", "Mario Diaz-Nava"], "https://doi.org/10.1145/513918.514115", "dac", 2002]], "Sungjoo Yoo": [1, ["Component-based design approach for multicore SoCs", ["Wander O. Cesario", "Amer Baghdadi", "Lovic Gauthier", "Damien Lyonnard", "Gabriela Nicolescu", "Yanick Paviot", "Sungjoo Yoo", "Ahmed Amine Jerraya", "Mario Diaz-Nava"], "https://doi.org/10.1145/513918.514115", "dac", 2002]], "Mario Diaz-Nava": [0, ["Component-based design approach for multicore SoCs", ["Wander O. Cesario", "Amer Baghdadi", "Lovic Gauthier", "Damien Lyonnard", "Gabriela Nicolescu", "Yanick Paviot", "Sungjoo Yoo", "Ahmed Amine Jerraya", "Mario Diaz-Nava"], "https://doi.org/10.1145/513918.514115", "dac", 2002]], "Girish Varatkar": [0, ["Traffic analysis for on-chip networks design of multimedia applications", ["Girish Varatkar", "Radu Marculescu"], "https://doi.org/10.1145/513918.514116", "dac", 2002]], "Kanna Shimizu": [0, ["Deriving a simulation input generator and a coverage metric from a formal specification", ["Kanna Shimizu", "David L. Dill"], "https://doi.org/10.1145/513918.514118", "dac", 2002]], "Oded Lachish": [0, ["Hole analysis for functional coverage data", ["Oded Lachish", "Eitan Marcus", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/513918.514119", "dac", 2002]], "Eitan Marcus": [0, ["Hole analysis for functional coverage data", ["Oded Lachish", "Eitan Marcus", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/513918.514119", "dac", 2002]], "Shmuel Ur": [0, ["Hole analysis for functional coverage data", ["Oded Lachish", "Eitan Marcus", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/513918.514119", "dac", 2002]], "Avi Ziv": [0, ["Hole analysis for functional coverage data", ["Oded Lachish", "Eitan Marcus", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/513918.514119", "dac", 2002]], "Shuo Sheng": [0, ["Effective safety property checking using simulation-based sequential ATPG", ["Shuo Sheng", "Koichiro Takayama", "Michael S. Hsiao"], "https://doi.org/10.1145/513918.514120", "dac", 2002]], "Koichiro Takayama": [0, ["Effective safety property checking using simulation-based sequential ATPG", ["Shuo Sheng", "Koichiro Takayama", "Michael S. Hsiao"], "https://doi.org/10.1145/513918.514120", "dac", 2002]], "Michael S. Hsiao": [0, ["Effective safety property checking using simulation-based sequential ATPG", ["Shuo Sheng", "Koichiro Takayama", "Michael S. Hsiao"], "https://doi.org/10.1145/513918.514120", "dac", 2002]], "Mike Bartley": [0, ["A comparison of three verification techniques: directed testing, pseudo-random testing and property checking", ["Mike Bartley", "Darren Galpin", "Tim Blackmore"], "https://doi.org/10.1145/513918.514121", "dac", 2002]], "Darren Galpin": [0, ["A comparison of three verification techniques: directed testing, pseudo-random testing and property checking", ["Mike Bartley", "Darren Galpin", "Tim Blackmore"], "https://doi.org/10.1145/513918.514121", "dac", 2002]], "Tim Blackmore": [0, ["A comparison of three verification techniques: directed testing, pseudo-random testing and property checking", ["Mike Bartley", "Darren Galpin", "Tim Blackmore"], "https://doi.org/10.1145/513918.514121", "dac", 2002]], "Carla-Fabiana Chiasserini": [0, ["Energy-efficient communication protocols", ["Carla-Fabiana Chiasserini", "Pavan Nuggehalli", "Vikram Srinivasan"], "https://doi.org/10.1145/513918.514123", "dac", 2002]], "Pavan Nuggehalli": [0, ["Energy-efficient communication protocols", ["Carla-Fabiana Chiasserini", "Pavan Nuggehalli", "Vikram Srinivasan"], "https://doi.org/10.1145/513918.514123", "dac", 2002]], "Vikram Srinivasan": [0, ["Energy-efficient communication protocols", ["Carla-Fabiana Chiasserini", "Pavan Nuggehalli", "Vikram Srinivasan"], "https://doi.org/10.1145/513918.514123", "dac", 2002]], "Naresh R. Shanbhag": [0, ["Reliable and energy-efficient digital signal processing", ["Naresh R. Shanbhag"], "https://doi.org/10.1145/513918.514124", "dac", 2002]], "Peter J. Vancorenland": [0, ["CMOS: a paradigm for low power wireless?", ["Michiel Steyaert", "Peter J. Vancorenland"], "https://doi.org/10.1145/513918.514125", "dac", 2002]], "Jai-Ming Lin": [0, ["TCG-S: orthogonal coupling of P*-admissible representations for general floorplans", ["Jai-Ming Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/513918.514127", "dac", 2002]], "Yao-Wen Chang": [4.253035257306692e-08, ["TCG-S: orthogonal coupling of P*-admissible representations for general floorplans", ["Jai-Ming Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/513918.514127", "dac", 2002]], "Ke Zhong": [0, ["Algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control", ["Ke Zhong", "Shantanu Dutt"], "https://doi.org/10.1145/513918.514129", "dac", 2002]], "Shantanu Dutt": [0, ["Algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control", ["Ke Zhong", "Shantanu Dutt"], "https://doi.org/10.1145/513918.514129", "dac", 2002]], "Lauren Hui Chen": [0, ["Coping with buffer delay change due to power and ground noise", ["Lauren Hui Chen", "Malgorzata Marek-Sadowska", "Forrest Brewer"], "https://doi.org/10.1145/513918.514131", "dac", 2002]], "Malgorzata Marek-Sadowska": [0, ["Coping with buffer delay change due to power and ground noise", ["Lauren Hui Chen", "Malgorzata Marek-Sadowska", "Forrest Brewer"], "https://doi.org/10.1145/513918.514131", "dac", 2002]], "Forrest Brewer": [0, ["Coping with buffer delay change due to power and ground noise", ["Lauren Hui Chen", "Malgorzata Marek-Sadowska", "Forrest Brewer"], "https://doi.org/10.1145/513918.514131", "dac", 2002]], "Bernard N. Sheehan": [0, ["Osculating Thevenin model for predicting delay and slew of capacitively characterized cells", ["Bernard N. Sheehan"], "https://doi.org/10.1145/513918.514132", "dac", 2002]], "Seung Hoon Choi": [0.9974808692932129, ["Timed pattern generation for noise-on-delay calculation", ["Seung Hoon Choi", "Kaushik Roy", "Florentin Dartu"], "https://doi.org/10.1145/513918.514133", "dac", 2002]], "Florentin Dartu": [0, ["Timed pattern generation for noise-on-delay calculation", ["Seung Hoon Choi", "Kaushik Roy", "Florentin Dartu"], "https://doi.org/10.1145/513918.514133", "dac", 2002]], "Jaesik Lee": [0.9970875680446625, ["VeriCDF: a new verification methodology for charged device failures", ["Jaesik Lee", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514134", "dac", 2002]], "Matthias Gries": [0, ["A framework for evaluating design tradeoffs in packet processing architectures", ["Lothar Thiele", "Samarjit Chakraborty", "Matthias Gries", "Simon Kunzli"], "https://doi.org/10.1145/513918.514136", "dac", 2002]], "Andrea Bona": [0, ["Energy estimation and optimization of embedded VLIW processors based on instruction clustering", ["Andrea Bona", "Mariagiovanna Sami", "Donatella Sciuto", "Vittorio Zaccaria", "Cristina Silvano", "Roberto Zafalon"], "https://doi.org/10.1145/513918.514137", "dac", 2002]], "Mariagiovanna Sami": [0, ["Energy estimation and optimization of embedded VLIW processors based on instruction clustering", ["Andrea Bona", "Mariagiovanna Sami", "Donatella Sciuto", "Vittorio Zaccaria", "Cristina Silvano", "Roberto Zafalon"], "https://doi.org/10.1145/513918.514137", "dac", 2002]], "Donatella Sciuto": [0, ["Energy estimation and optimization of embedded VLIW processors based on instruction clustering", ["Andrea Bona", "Mariagiovanna Sami", "Donatella Sciuto", "Vittorio Zaccaria", "Cristina Silvano", "Roberto Zafalon"], "https://doi.org/10.1145/513918.514137", "dac", 2002]], "Vittorio Zaccaria": [0, ["Energy estimation and optimization of embedded VLIW processors based on instruction clustering", ["Andrea Bona", "Mariagiovanna Sami", "Donatella Sciuto", "Vittorio Zaccaria", "Cristina Silvano", "Roberto Zafalon"], "https://doi.org/10.1145/513918.514137", "dac", 2002]], "Cristina Silvano": [0, ["Energy estimation and optimization of embedded VLIW processors based on instruction clustering", ["Andrea Bona", "Mariagiovanna Sami", "Donatella Sciuto", "Vittorio Zaccaria", "Cristina Silvano", "Roberto Zafalon"], "https://doi.org/10.1145/513918.514137", "dac", 2002]], "Roberto Zafalon": [0, ["Energy estimation and optimization of embedded VLIW processors based on instruction clustering", ["Andrea Bona", "Mariagiovanna Sami", "Donatella Sciuto", "Vittorio Zaccaria", "Cristina Silvano", "Roberto Zafalon"], "https://doi.org/10.1145/513918.514137", "dac", 2002]], "Yongsoo Joo": [0.9935221970081329, ["Energy exploration and reduction of SDRAM memory systems", ["Yongsoo Joo", "Yongseok Choi", "Hojun Shim", "Hyung Gyu Lee", "Kwanho Kim", "Naehyuck Chang"], "https://doi.org/10.1145/513918.514138", "dac", 2002]], "Yongseok Choi": [0.6236366555094719, ["Energy exploration and reduction of SDRAM memory systems", ["Yongsoo Joo", "Yongseok Choi", "Hojun Shim", "Hyung Gyu Lee", "Kwanho Kim", "Naehyuck Chang"], "https://doi.org/10.1145/513918.514138", "dac", 2002]], "Hojun Shim": [0.6844816505908966, ["Energy exploration and reduction of SDRAM memory systems", ["Yongsoo Joo", "Yongseok Choi", "Hojun Shim", "Hyung Gyu Lee", "Kwanho Kim", "Naehyuck Chang"], "https://doi.org/10.1145/513918.514138", "dac", 2002]], "Hyung Gyu Lee": [0.9838056713342667, ["Energy exploration and reduction of SDRAM memory systems", ["Yongsoo Joo", "Yongseok Choi", "Hojun Shim", "Hyung Gyu Lee", "Kwanho Kim", "Naehyuck Chang"], "https://doi.org/10.1145/513918.514138", "dac", 2002]], "Kwanho Kim": [0.8586600124835968, ["Energy exploration and reduction of SDRAM memory systems", ["Yongsoo Joo", "Yongseok Choi", "Hojun Shim", "Hyung Gyu Lee", "Kwanho Kim", "Naehyuck Chang"], "https://doi.org/10.1145/513918.514138", "dac", 2002]], "Naehyuck Chang": [0.999998927116394, ["Energy exploration and reduction of SDRAM memory systems", ["Yongsoo Joo", "Yongseok Choi", "Hojun Shim", "Hyung Gyu Lee", "Kwanho Kim", "Naehyuck Chang"], "https://doi.org/10.1145/513918.514138", "dac", 2002]], "Sumit Gupta": [0, ["Coordinated transformations for high-level synthesis of high performance microprocessor blocks", ["Sumit Gupta", "Nick Savoiu", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau", "Timothy Kam", "Michael Kishinevsky", "Shai Rotem"], "https://doi.org/10.1145/513918.514140", "dac", 2002]], "Nick Savoiu": [0, ["Coordinated transformations for high-level synthesis of high performance microprocessor blocks", ["Sumit Gupta", "Nick Savoiu", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau", "Timothy Kam", "Michael Kishinevsky", "Shai Rotem"], "https://doi.org/10.1145/513918.514140", "dac", 2002]], "Nikil D. Dutt": [0, ["Coordinated transformations for high-level synthesis of high performance microprocessor blocks", ["Sumit Gupta", "Nick Savoiu", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau", "Timothy Kam", "Michael Kishinevsky", "Shai Rotem"], "https://doi.org/10.1145/513918.514140", "dac", 2002]], "Rajesh K. Gupta": [0, ["Coordinated transformations for high-level synthesis of high performance microprocessor blocks", ["Sumit Gupta", "Nick Savoiu", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau", "Timothy Kam", "Michael Kishinevsky", "Shai Rotem"], "https://doi.org/10.1145/513918.514140", "dac", 2002]], "Alexandru Nicolau": [0, ["Coordinated transformations for high-level synthesis of high performance microprocessor blocks", ["Sumit Gupta", "Nick Savoiu", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau", "Timothy Kam", "Michael Kishinevsky", "Shai Rotem"], "https://doi.org/10.1145/513918.514140", "dac", 2002]], "Timothy Kam": [0, ["Coordinated transformations for high-level synthesis of high performance microprocessor blocks", ["Sumit Gupta", "Nick Savoiu", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau", "Timothy Kam", "Michael Kishinevsky", "Shai Rotem"], "https://doi.org/10.1145/513918.514140", "dac", 2002]], "Michael Kishinevsky": [0, ["Coordinated transformations for high-level synthesis of high performance microprocessor blocks", ["Sumit Gupta", "Nick Savoiu", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau", "Timothy Kam", "Michael Kishinevsky", "Shai Rotem"], "https://doi.org/10.1145/513918.514140", "dac", 2002]], "Shai Rotem": [0, ["Coordinated transformations for high-level synthesis of high performance microprocessor blocks", ["Sumit Gupta", "Nick Savoiu", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau", "Timothy Kam", "Michael Kishinevsky", "Shai Rotem"], "https://doi.org/10.1145/513918.514140", "dac", 2002]], "Jennifer L. Wong": [0, ["Forward-looking objective functions: concept & applications in high level synthesis", ["Jennifer L. Wong", "Seapahn Megerian", "Miodrag Potkonjak"], "https://doi.org/10.1145/513918.514141", "dac", 2002], ["ILP-based engineering change", ["Farinaz Koushanfar", "Jennifer L. Wong", "Jessica Feng", "Miodrag Potkonjak"], "https://doi.org/10.1145/513918.514142", "dac", 2002]], "Farinaz Koushanfar": [0, ["ILP-based engineering change", ["Farinaz Koushanfar", "Jennifer L. Wong", "Jessica Feng", "Miodrag Potkonjak"], "https://doi.org/10.1145/513918.514142", "dac", 2002]], "Jessica Feng": [0, ["ILP-based engineering change", ["Farinaz Koushanfar", "Jennifer L. Wong", "Jessica Feng", "Miodrag Potkonjak"], "https://doi.org/10.1145/513918.514142", "dac", 2002]]}