===============================================
J721S2 Peripheral Interrupt Source Descriptions
===============================================

Introduction
============

This chapter provides information on peripheral interrupt source IDs that are
permitted in the j721s2 SoC.  The interrupt source IDs represent outputs from
SoC peripherals capable of generating an egress interrupt or event signal. The
System Firmware interrupt management TISCI message APIs take interrupt source
IDs as input to set and release interrupt routes between source peripherals and
destination host processors.

.. _pub_soc_j721s2_event_int_src_list:

Event-Based Interrupt Source IDs
================================

+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| Device Name                     |   Device ID | Interrupt Source Name                                            | Interrupt Source Index   |
+=================================+=============+==================================================================+==========================+
| J721S2_DEV_NAVSS0_RINGACC_0     |         259 | Ring events                                                      | 0 to 913                 |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_MCU_NAVSS0_RINGACC0  |         272 | Ring events                                                      | 0 to 255                 |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_RINGACC_0     |         259 | Ring monitor events                                              | 1024 to 1055             |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_MCU_NAVSS0_RINGACC0  |         272 | Ring monitor events                                              | 1024 to 1055             |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_RINGACC_0     |         259 | Ring global error event                                          | 2048                     |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_MCU_NAVSS0_RINGACC0  |         272 | Ring global error event                                          | 2048                     |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMAP_0       |         263 | UDMA transmit channel OES events                                 | 0 to 340                 |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMAP_0       |         263 | UDMA transmit channel EOES events                                | 512 to 852               |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMAP_0       |         263 | UDMA receive channel OES events                                  | 1024 to 1105             |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMAP_0       |         263 | UDMA receive channel EOES events                                 | 1152 to 1233             |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMAP_0       |         263 | UDMA global configuration invalid flow event                     | 1280                     |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_MCU_NAVSS0_UDMAP_0   |         273 | UDMA transmit channel OES events                                 | 0 to 47                  |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_MCU_NAVSS0_UDMAP_0   |         273 | UDMA transmit channel EOES events                                | 512 to 559               |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_MCU_NAVSS0_UDMAP_0   |         273 | UDMA receive channel OES events                                  | 1024 to 1071             |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_MCU_NAVSS0_UDMAP_0   |         273 | UDMA receive channel EOES events                                 | 1152 to 1199             |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_MCU_NAVSS0_UDMAP_0   |         273 | UDMA global configuration invalid flow event                     | 1280                     |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_PROXY_0       |         256 | Proxy events                                                     | 0 to 63                  |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_MCU_NAVSS0_PROXY0    |         271 | Proxy events                                                     | 0 to 63                  |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMASS_INTA_0 |         265 | NAVSS0_UDMASS_INTA_0 mapped bcdma_chan_error events              | 0 to -1                  |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMASS_INTA_0 |         265 | NAVSS0_UDMASS_INTA_0 mapped bcdma_chan_data_completion events    | 512 to 511               |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMASS_INTA_0 |         265 | NAVSS0_UDMASS_INTA_0 mapped bcdma_chan_ring_completion events    | 1024 to 1023             |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMASS_INTA_0 |         265 | NAVSS0_UDMASS_INTA_0 mapped bcdma_tx_chan_error events           | 1536 to 1551             |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMASS_INTA_0 |         265 | NAVSS0_UDMASS_INTA_0 mapped bcdma_tx_chan_data_completion events | 2048 to 2063             |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMASS_INTA_0 |         265 | NAVSS0_UDMASS_INTA_0 mapped bcdma_tx_chan_ring_completion events | 2560 to 2575             |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMASS_INTA_0 |         265 | NAVSS0_UDMASS_INTA_0 mapped bcdma_rx_chan_error events           | 3072 to 3103             |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMASS_INTA_0 |         265 | NAVSS0_UDMASS_INTA_0 mapped bcdma_rx_chan_data_completion events | 3584 to 3615             |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_UDMASS_INTA_0 |         265 | NAVSS0_UDMASS_INTA_0 mapped bcdma_rx_chan_ring_completion events | 4096 to 4127             |
+---------------------------------+-------------+------------------------------------------------------------------+--------------------------+

.. _pub_soc_j721s2_non_event_int_src_list:

Non-Event Interrupt Source IDs
==============================

+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| Device Name                                |   Device ID | Interrupt Source Design Name             | Interrupt Source Index   |
+============================================+=============+==========================================+==========================+
| J721S2_DEV_CODEC0                          |         179 | vpu_wave521cl_intr 0                     | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CPSW1                           |          28 | cpts_comp 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CPSW1                           |          28 | cpts_genf0 0                             | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CPSW1                           |          28 | cpts_genf1 0                             | 2                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CPSW1                           |          28 | cpts_sync 0                              | 3                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CPSW1                           |          28 | evnt_pend 0                              | 4                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CPSW1                           |          28 | mdio_pend 0                              | 5                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CPSW1                           |          28 | stat_pend 0                              | 6                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DCC0                            |          43 | intr_done_level 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DCC1                            |          44 | intr_done_level 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DCC2                            |          45 | intr_done_level 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DCC3                            |          46 | intr_done_level 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DCC4                            |          47 | intr_done_level 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DCC5                            |          48 | intr_done_level 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DCC6                            |          49 | intr_done_level 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DCC7                            |          50 | intr_done_level 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DCC8                            |          51 | intr_done_level 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DCC9                            |          52 | intr_done_level 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DDR0                            |         138 | ddrss_controller 0                       | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DDR0                            |         138 | ddrss_hs_phy_global_error 0              | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DDR0                            |         138 | ddrss_pll_freq_change_req 0              | 2                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DDR0                            |         138 | ddrss_v2a_other_err_lvl 0                | 3                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DDR1                            |         139 | ddrss_controller 0                       | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DDR1                            |         139 | ddrss_hs_phy_global_error 0              | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DDR1                            |         139 | ddrss_pll_freq_change_req 0              | 2                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DDR1                            |         139 | ddrss_v2a_other_err_lvl 0                | 3                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DMPAC0_INTD_0                   |          60 | system_intr_level 0 to 1                 | 0 to 1                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DSS0                            |         158 | dss_inst0_dispc_func_irq_proc0 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DSS0                            |         158 | dss_inst0_dispc_func_irq_proc1 0         | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DSS0                            |         158 | dss_inst0_dispc_safety_error_irq_proc0 0 | 2                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DSS0                            |         158 | dss_inst0_dispc_safety_error_irq_proc1 0 | 3                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DSS0                            |         158 | dss_inst0_dispc_secure_irq_proc0 0       | 4                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DSS0                            |         158 | dss_inst0_dispc_secure_irq_proc1 0       | 5                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DSS_DSI0                        |         154 | dsi_0_func_intr 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DSS_DSI1                        |         155 | dsi_0_func_intr 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_DSS_EDP0                        |         156 | intr 0 to 3                              | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_ECAP0                           |          92 | ecap_int 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_ECAP1                           |          93 | ecap_int 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_ECAP2                           |          94 | ecap_int 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_ELM0                            |          95 | elm_porocpsinterrupt_lvl 0               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EPWM0                           |         160 | epwm_etint 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EPWM0                           |         160 | epwm_tripzint 0                          | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EPWM1                           |         161 | epwm_etint 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EPWM1                           |         161 | epwm_tripzint 0                          | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EPWM2                           |         162 | epwm_etint 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EPWM2                           |         162 | epwm_tripzint 0                          | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EPWM3                           |         163 | epwm_etint 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EPWM3                           |         163 | epwm_tripzint 0                          | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EPWM4                           |         164 | epwm_etint 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EPWM4                           |         164 | epwm_tripzint 0                          | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EPWM5                           |         165 | epwm_etint 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EPWM5                           |         165 | epwm_tripzint 0                          | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EQEP0                           |         100 | eqep_int 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EQEP1                           |         101 | eqep_int 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_EQEP2                           |         102 | eqep_int 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_GPIO0                           |         111 | gpio_bank 0 to 7                         | 0 to 7                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_GPIO2                           |         112 | gpio_bank 0 to 7                         | 0 to 7                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_GPIO4                           |         113 | gpio_bank 0 to 7                         | 0 to 7                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_GPIO6                           |         114 | gpio_bank 0 to 7                         | 0 to 7                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_GPMC0                           |         117 | gpmc_sinterrupt 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_GTC0                            |          61 | gtc_push_event 0                         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_I2C0                            |         214 | pointrpend 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_I2C1                            |         215 | pointrpend 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_I2C2                            |         216 | pointrpend 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_I2C3                            |         217 | pointrpend 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_I2C4                            |         218 | pointrpend 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_I2C5                            |         219 | pointrpend 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_I2C6                            |         220 | pointrpend 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_J7AEP_GPU_BXS464_WRAP0_GPU_SS_0 |         130 | os_irq 0 to 3                            | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN0                           |         182 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN0                           |         182 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN1                           |         183 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN1                           |         183 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN10                          |         192 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN10                          |         192 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN11                          |         193 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN11                          |         193 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN12                          |         194 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN12                          |         194 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN13                          |         195 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN13                          |         195 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN14                          |         197 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN14                          |         197 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN15                          |         199 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN15                          |         199 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN16                          |         201 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN16                          |         201 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN17                          |         206 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN17                          |         206 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN2                           |         184 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN2                           |         184 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN3                           |         185 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN3                           |         185 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN4                           |         186 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN4                           |         186 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN5                           |         187 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN5                           |         187 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN6                           |         188 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN6                           |         188 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN7                           |         189 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN7                           |         189 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN8                           |         190 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN8                           |         190 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN9                           |         191 | mcanss_ext_ts_rollover_lvl_int 0         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCAN9                           |         191 | mcanss_mcan_lvl_int 0 to 1               | 1 to 2                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCASP0                          |         209 | rec_intr_pend 0                          | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCASP0                          |         209 | xmit_intr_pend 0                         | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCASP1                          |         210 | rec_intr_pend 0                          | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCASP1                          |         210 | xmit_intr_pend 0                         | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCASP2                          |         211 | rec_intr_pend 0                          | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCASP2                          |         211 | xmit_intr_pend 0                         | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCASP3                          |         212 | rec_intr_pend 0                          | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCASP3                          |         212 | xmit_intr_pend 0                         | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCASP4                          |         213 | rec_intr_pend 0                          | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCASP4                          |         213 | xmit_intr_pend 0                         | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCSPI0                          |         339 | intr_spi 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCSPI1                          |         340 | intr_spi 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCSPI2                          |         341 | intr_spi 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCSPI3                          |         342 | intr_spi 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCSPI4                          |         343 | intr_spi 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCSPI5                          |         344 | intr_spi 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCSPI6                          |         345 | intr_spi 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCSPI7                          |         346 | intr_spi 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCU_CPSW0                       |          29 | cpts_comp 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCU_CPSW0                       |          29 | cpts_genf0 0                             | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCU_CPSW0                       |          29 | cpts_genf1 0                             | 2                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCU_CPSW0                       |          29 | cpts_sync 0                              | 3                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCU_NAVSS0_MCRC_0               |         269 | dma_event_intr 0 to 3                    | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MCU_NAVSS0_MCRC_0               |         269 | intaggr_vintr_pend 0                     | 4                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MMCSD0                          |          98 | emmcss_intr 0                            | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_MMCSD1                          |          99 | emmcsdss_intr 0                          | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0                          |         224 | cpts0_comp 0                             | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0                          |         224 | cpts0_genf0 0                            | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0                          |         224 | cpts0_genf1 0                            | 2                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0                          |         224 | cpts0_genf2 0                            | 3                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0                          |         224 | cpts0_genf3 0                            | 4                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0                          |         224 | cpts0_genf4 0                            | 5                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0                          |         224 | cpts0_genf5 0                            | 6                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0                          |         224 | cpts0_sync 0                             | 7                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_CPTS_0                   |         226 | event_pend_intr 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX1_0               |         228 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX1_1               |         229 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX1_10              |         238 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX1_11              |         239 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX1_2               |         230 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX1_3               |         231 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX1_4               |         232 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX1_5               |         233 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX1_6               |         234 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX1_7               |         235 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX1_8               |         236 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX1_9               |         237 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX_0                |         240 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX_1                |         241 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX_10               |         250 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX_11               |         251 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX_2                |         242 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX_3                |         243 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX_4                |         244 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX_5                |         245 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX_6                |         246 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX_7                |         247 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX_8                |         248 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MAILBOX_9                |         249 | pend_intr 0 to 3                         | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MCRC_0                   |         252 | dma_event_intr 0 to 3                    | 0 to 3                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_MCRC_0                   |         252 | intaggr_vintr_pend 0                     | 4                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_PVU_0                    |         257 | exp_intr 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_NAVSS0_PVU_1                    |         258 | exp_intr 0                               | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_cpts_comp 0                         | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_cpts_genf0 0                        | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_cpts_hw1_push 0                     | 2                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_cpts_pend 0                         | 3                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_cpts_sync 0                         | 4                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_downstream_pulse 0                  | 5                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_dpa_pulse 0                         | 6                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_error_pulse 0                       | 7                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_flr_pulse 0                         | 8                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_hot_reset_pulse 0                   | 9                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_legacy_pulse 0                      | 10                       |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_link_state_pulse 0                  | 11                       |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_local_level 0                       | 12                       |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_phy_level 0                         | 13                       |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_ptm_valid_pulse 0                   | 14                       |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_PCIE1                           |         276 | pcie_pwr_state_pulse 0                   | 15                       |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_SA2_UL0                         |         297 | sa_ul_pka 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_SA2_UL0                         |         297 | sa_ul_trng 0                             | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER0                          |          63 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER1                          |          64 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER10                         |          73 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER11                         |          74 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER12                         |          75 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER13                         |          76 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER14                         |          77 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER14                         |          77 | timer_pwm 0                              | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER15                         |          78 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER15                         |          78 | timer_pwm 0                              | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER16                         |          79 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER16                         |          79 | timer_pwm 0                              | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER17                         |          80 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER17                         |          80 | timer_pwm 0                              | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER18                         |          81 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER18                         |          81 | timer_pwm 0                              | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER19                         |          82 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER19                         |          82 | timer_pwm 0                              | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER2                          |          65 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER3                          |          66 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER4                          |          67 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER5                          |          68 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER6                          |          69 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER7                          |          70 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER8                          |          71 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_TIMER9                          |          72 | intr_pend 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_UART0                           |         146 | usart_irq 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_UART1                           |         350 | usart_irq 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_UART2                           |         351 | usart_irq 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_UART3                           |         352 | usart_irq 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_UART4                           |         353 | usart_irq 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_UART5                           |         354 | usart_irq 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_UART6                           |         355 | usart_irq 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_UART7                           |         356 | usart_irq 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_UART8                           |         357 | usart_irq 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_UART9                           |         358 | usart_irq 0                              | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_USB0                            |         360 | host_system_error 0                      | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_USB0                            |         360 | irq 0 to 7                               | 1 to 8                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_USB0                            |         360 | otgirq 0                                 | 9                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_VPAC0                           |         361 | vpac_level 0 to 5                        | 0 to 5                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_WKUP_GPIO0                      |         115 | gpio_bank 0 to 5                         | 0 to 5                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_WKUP_GPIO1                      |         116 | gpio_bank 0 to 5                         | 0 to 5                   |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CSI_RX_IF0                      |          38 | csi_err_irq 0                            | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CSI_RX_IF0                      |          38 | csi_irq 0                                | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CSI_RX_IF0                      |          38 | csi_level 0                              | 2                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CSI_RX_IF1                      |          39 | csi_err_irq 0                            | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CSI_RX_IF1                      |          39 | csi_irq 0                                | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CSI_RX_IF1                      |          39 | csi_level 0                              | 2                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CSI_TX_IF_V2_0                  |          40 | csi_interrupt 0                          | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CSI_TX_IF_V2_0                  |          40 | csi_level 0                              | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CSI_TX_IF_V2_1                  |          41 | csi_interrupt 0                          | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_CSI_TX_IF_V2_1                  |          41 | csi_level 0                              | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_J7AEP_GPU_BXS464_WRAP0          |         127 | gpu_pwrctrl_req 0                        | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_VUSR_DUAL0                      |         362 | v0_mcp_hi_intlvl 0                       | 0                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_VUSR_DUAL0                      |         362 | v0_mcp_lo_intlvl 0                       | 1                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_VUSR_DUAL0                      |         362 | v0_vusr_intlvl 0                         | 2                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_VUSR_DUAL0                      |         362 | v1_mcp_hi_intlvl 0                       | 3                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+
| J721S2_DEV_VUSR_DUAL0                      |         362 | v1_mcp_lo_intlvl 0                       | 4                        |
+--------------------------------------------+-------------+------------------------------------------+--------------------------+

