// Seed: 4079847916
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output wand id_2,
    inout wor id_3,
    output tri id_4
    , id_16,
    input tri0 id_5,
    input wire id_6,
    input wand id_7,
    input wire id_8,
    output wire id_9,
    output wand id_10,
    output tri0 id_11,
    input uwire id_12,
    input supply0 id_13,
    input tri id_14
);
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
  always begin : LABEL_0
    id_4 = id_12;
  end
  nand primCall (id_10, id_3, id_8, id_0, id_13, id_12, id_16, id_6, id_7, id_14);
endmodule
