// r1 = 0
LI 63
MOV R1 R0
ADD R1 R1
LI 10
MOV R1 RT
ADD R0 R1
mov R1 RT
LI 0
SW R0 R1 

// r2 = 0
LI 1
ADD R1 R0
MOV R1 RT 
LI 0
SW R0 R1 

// extract a to R2
// read 133
LI 63
MOV R1 R0
ADD R1 R1 
MOV R1 RT
LI 7
ADD R0 R1 
mov R1 RT
LW R2 R1


# R2 = a, MEM[136] = 0, MEM[137] = 0

LI -2
SLL R2 R0
MOV R1 RT
LI 31 
AND R0 R1
MOV R3 RT
# R3 = e, R2 = MEM[133], MEM[136] = 0, MEM[137] = 0

// write 138
//save e to 138
LI 63
MOV R1 R0
ADD R1 R1 
MOV R1 RT
LI 12
ADD R0 R1 
mov R1 RT 
SW R3 R1
# R2 = MEM[133], R3 = e, MEM[136] = 0, MEM[137] = 0, MEM[138] = e

LI 3
AND R0 R2
MOV R2 RT 
# R2 = man1, R3 = e, MEM[136] = 0, MEM[137] = 0, MEM[138] = e

// if e > 0, add extra 1
#-----------------------------------------------------------------------------
LI 0
CLT R0 R3
MOV R1 RT
LI 1
XOR R0 R1
j set_zero

LI 4
XOR R0 R2
MOV R2 RT

set_zero:

# --------------------------------------------------------------------------------------------
// if e > 29
LI 29
CLT R0 R3
LI 1
MOV R1 RT
XOR R0 R1
J if1_end

LI -1
MOV R2 R0
# R3 = e, R2 = r2, MEM[136] = 0, MEM[137] = 0, MEM[138] = e

// save r2 to 137
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 11
ADD R0 R1 
mov R1 RT
SW R2 R1 
# R3 = e, R2 = r2, MEM[136] = 0, MEM[137] = r2, MEM[138] = e

LI -1
MOV R2 R0

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 10
ADD R0 R1 
mov R1 RT
SW R2 R1
# R3 = e, R2 = r1, MEM[136] = r1, MEM[137] = r2, MEM[138] = e

J sp2

if1_end:
# --------------------------------------------------------------------------------------------

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 13
ADD R0 R1 
mov R1 RT
SW R2 R1
# R2 = man1, R3 = e, MEM[136] = 0, MEM[137] = 0, MEM[138] = e, MEM[139]= man1

# --------------------------------------------------------------------------------------------
LI 14
CLT R3 R0
J sp6

LI -25
ADD R3 R0
MOV R3 RT
SLL R2 R3
MOV R3 RT
# R2 = man1, R3 = man << e - 25, MEM[136] = 0, MEM[137] = 0, MEM[138] = e, MEM[139]= man1

// write 140
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 14
ADD R0 R1 
mov R1 RT
SW R3 R1

// read 138
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 12
ADD R0 R1 
MOV R1 RT
LW R3 R1
# R2 = man1, R3 = e, MEM[136] = 0, MEM[137] = 0, MEM[138] = e, MEM[139]= man1, MEM[140] = man1 << (e - 25)

LI -17
ADD R3 R0
MOV R3 RT
SLL R2 R3
MOV R3 RT

// write 141
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 15
ADD R0 R1 
MOV R1 RT
SW R3 R1
# R2 = man1, R3 = man1 << e - 17, MEM[136] = 0, MEM[137] = 0, MEM[138] = e, MEM[139]= man1, MEM[140] = man1 << (e - 25), MEM[141] = man1 << e - 17

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 12
ADD R0 R1 
mov R1 RT
LW R3 R1

LI -16
ADD R3 R0
MOV R3 RT
SLL R2 R3
MOV R3 RT

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 16
ADD R0 R1 
mov R1 RT
SW R3 R1
# R2 = man1, R3 = man1 << e - 16, MEM[136] = 0, MEM[137] = 0, MEM[138] = e, MEM[139]= man1, MEM[140] = man1 << (e - 25), MEM[141] = man1 << e - 17, MEM[142] = man1 << e - 16


LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 12
ADD R0 R1 
mov R1 RT
LW R3 R1

SLL R2 R3
MOV R3 RT

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 17
ADD R0 R1 
mov R1 RT
SW R3 R1
# R2 = man1, R3 = man1 << e - 16, MEM[136] = 0, MEM[137] = 0, MEM[138] = e, MEM[139]= man1, MEM[140] = man1 << (e - 25), MEM[141] = man1 << e - 17, MEM[142] = man1 << e - 16, MEM[143] = man1 << e

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 12
ADD R0 R1 
mov R1 RT
LW R3 R1

LI -8
ADD R3 R0
MOV R3 RT
SLL R2 R3
MOV R3 RT

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 23
ADD R0 R1 
mov R1 RT
SW R3 R1
# R2 = man1, R3 = man1 << e - 16, MEM[136] = 0, MEM[137] = 0, MEM[138] = e, MEM[139]= man1, MEM[140] = man1 << (e - 25), MEM[141] = man1 << e - 17, MEM[142] = man1 << e - 16, MEM[143] = man1 << e



LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 8
ADD R0 R1 
mov R1 RT
LW R2 R1
# R2 = man2

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 12
ADD R0 R1 
mov R1 RT
LW R3 R1
# R2 = man2, R3 = e

LI -25
ADD R3 R0
MOV R3 RT
SLL R2 R3
MOV R3 RT
# R2 = man2, R3 = man2 << e - 25

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 18
ADD R0 R1 
mov R1 RT
SW R3 R1
# R2 = man2, R3 = man2 << e - 25, MEM[136] = 0, MEM[137] = 0, MEM[138] = e, MEM[139]= man1, MEM[140] = man1 << (e - 25), MEM[141] = man1 << e - 17, MEM[142] = man1 << e - 16, MEM[143] = man1 << e, MEM[144] = man2 << e - 25

// load e
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 12
ADD R0 R1 
mov R1 RT
LW R3 R1
# R2 = man2, R3 = e

LI -33
ADD R3 R0
MOV R3 RT
SLL R2 R3
MOV R3 RT

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 19
ADD R0 R1 
mov R1 RT
SW R3 R1
# R2 = man2, R3 = man2 << e - 33, MEM[136] = 0, MEM[137] = 0, MEM[138] = e, MEM[139]= man1, MEM[140] = man1 << (e - 25), MEM[141] = man1 << e - 17, MEM[142] = man1 << e - 16, MEM[143] = man1 << e, MEM[144] = man2 << e - 25, MEM[145] = man2 << e - 33


// load e
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 12
ADD R0 R1 
mov R1 RT
LW R3 R1
# R2 = man2, R3 = e

LI -8
ADD R3 R0
MOV R3 RT
SLL R2 R3
MOV R3 RT

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 20
ADD R0 R1 
mov R1 RT
SW R3 R1
# R2 = man2, R3 = man2 << e - 33, MEM[136] = 0, MEM[137] = 0, MEM[138] = e, MEM[139]= man1, MEM[140] = man1 << (e - 25), MEM[141] = man1 << e - 17, MEM[142] = man1 << e - 16, MEM[143] = man1 << e, MEM[144] = man2 << e - 25, MEM[145] = man2 << e - 33, MEM[145] = man2 << e - 8

// load e
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 12
ADD R0 R1 
mov R1 RT
LW R3 R1
# R2 = man2, R3 = e

LI -24
ADD R3 R0
MOV R3 RT
SLL R2 R3
MOV R3 RT

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 21
ADD R0 R1 
mov R1 RT
SW R3 R1

# R2 = man2, R3 = man2 << e - 33, MEM[136] = 0, MEM[137] = 0, MEM[138] = e, MEM[139]= man1, MEM[140] = man1 << (e - 25), MEM[141] = man1 << e - 17, MEM[142] = man1 << e - 16, MEM[143] = man1 << e, MEM[144] = man2 << e - 25, MEM[145] = man2 << e - 33, MEM[146] = man2 << e - 8, MEM[147] = man2 << e - 24

// load e
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 12
ADD R0 R1 
mov R1 RT
LW R3 R1
# R2 = man2, R3 = e

LI -16
ADD R3 R0
MOV R3 RT
SLL R2 R3
MOV R3 RT

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 22
ADD R0 R1 
mov R1 RT
SW R3 R1

# R2 = man2, R3 = man2 << e - 33, MEM[136] = 0, MEM[137] = 0, MEM[138] = e, MEM[139]= man1, MEM[140] = man1 << (e - 25), MEM[141] = man1 << e - 17, MEM[142] = man1 << e - 16, MEM[143] = man1 << e, MEM[144] = man2 << e - 25, MEM[145] = man2 << e - 33, MEM[146] = man2 << e - 8, MEM[147] = man2 << e - 24
# MEM[148] = man2 << e - 16


// load man1 << (e-25)
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 14
ADD R0 R1 
mov R1 RT
LW R2 R1

// load man2 << (e-33)
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 19
ADD R0 R1 
mov R1 RT
LW R3 R1

// xor to get r1
XOR R2 R3
MOV R2 RT

// update r1
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 10
ADD R0 R1 
mov R1 RT
SW R2 R1



// load man1 << (e-17)
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 15
ADD R0 R1 
mov R1 RT
LW R2 R1

// load man2 << (e-25)
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 18
ADD R0 R1 
mov R1 RT
LW R3 R1

// xor to get r2
XOR R2 R3
MOV R2 RT

// update r2
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 11
ADD R0 R1 
mov R1 RT
SW R2 R1

if2_end:

# --------------------------------------------------------------------------------------------
# MEM[136] = r1, MEM[137] = r2, MEM[138] = e, 
# MEM[139]= man1, MEM[140] = man1 << (e - 25), 
# MEM[141] = man1 << e - 17, MEM[142] = man1 << e - 16, 
# MEM[143] = man1 << e, MEM[144] = man2 << e - 25, 
# MEM[145] = man2 << e - 33, MEM[146] = man2 << e - 8, 
# MEM[147] = man2 << e - 24
# MEM[148] = man2 << e - 16
# MEM[149] = man1 << e - 8


// load e
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 12
ADD R0 R1 
mov R1 RT
LW R2 R1
# R2 = e

LI 25
CLT R2 R0
MOV R3 RT
LI 14
CLT R0 R2
MOV R2 RT
AND R2 R3
MOV R1 RT
LI 1
XOR R0 R1
J sp3

// r1 != 0
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 11
ADD R0 R1 
mov R1 RT
LW R2 R1
// R1 != 0
LI 0
CEQ R2 R0
MOV R1 RT
LI 1
XOR R0 R1
MOV R3 RT

// r2 != 0
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 12
ADD R0 R1 
mov R1 RT
LW R2 R1
// R1 != 0
LI 0
CEQ R2 R0
MOV R1 RT
LI 1
XOR R0 R1
MOV R2 RT

// r1 != 0 || r2 != 0
ADD R2 R3
MOV R3 RT

// load man2 << e - 8
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 20
ADD R0 R1 
mov R1 RT
LW R2 R1

// load man1 << e
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 17
ADD R0 R1 
mov R1 RT
LW R1 R1

XOR R2 R1
MOV R2 RT
LI 0
CLT R0 R2
MOV R2 RT
LI 1
XOR R2 R0
MOV R2 RT

// || ||
ADD R2 R3
MOV R3 RT

// load man1 << e - 8
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 23
ADD R0 R1 
mov R1 RT
LW R2 R1

// load man2 << e - 16
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 22
ADD R0 R1 
mov R1 RT
LW R1 R1

XOR R2 R1
MOV R2 RT
LI 0
CLT R0 R2
MOV R2 RT
LI 1
XOR R2 R0
MOV R2 RT

ADD R2 R3
MOV R3 RT


# --------------------------------------------------------------------------------------------
LI 0
CLT R0 R3
MOV R3 RT
LI 1
XOR R0 R3
J if3_end

// load man2 << e -24
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 21
ADD R0 R1 
mov R1 RT
LW R2 R1

// load man1 << e -16
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 16
ADD R0 R1 
mov R1 RT
LW R3 R1

// xor & 1 
XOR R2 R3
MOV R2 RT
LI 1
AND R2 R0
MOV R2 RT

// load r2
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 11
ADD R0 R1 
mov R1 RT
LW R3 R1

// r2 + xor & 1
ADD R2 R3
MOV R2 RT

// save rounded r2
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 11
ADD R0 R1 
mov R1 RT
SW R2 R1

if3_end:

# --------------------------------------------------------------------------------------------

// load a
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 7
ADD R0 R1 
mov R1 RT
LW R2 R1

LI 1
MOV R1 R0
LI 7
SLL R1 R0
MOV R3 RT

AND R2 R3
MOV R3 RT

// load r1
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 10
ADD R0 R1 
mov R1 RT
LW R2 R1

// set msb of r1 to 0
LI -1
SLL R0 R0
MOV R0 RT
AND R2 R0
MOV R2 RT

XOR R2 R3
MOV R2 RT

// store r1
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 10
ADD R0 R1 
mov R1 RT
SW R2 R1

// load e
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 12
ADD R0 R1 
mov R1 RT
LW R2 R1

LI 14
CLT R0 R2
J END

LI 0
MOV R2 R0

// r1 = 0
LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 10
ADD R0 R1 
mov R1 RT
SW R2 R1

LI 63
MOV R1 R0  
ADD R1 R1
MOV R1 RT
LI 11
ADD R0 R1 
mov R1 RT
SW R2 R1

END:





