# RISC_V_Chip
This repository is created to make notes, upload files and maybe for task submissions during the RISC V Tapeout Program with IITG/VSD.

# WEEK 0
This comprised of 3 steps: 
1. Getting started with Digital VLSI SOC Design and Planning (Video Session).
2. Tools Installations.
3. Github repo submission.

All these steps are completed.
![Tools Installation](week_0/1-Tools%20installation%20instructions.png)

# WEEK 1

| Day | Topic | Completed |
|-----|-------|-----------|
| Day 1 | Introduction to Verilog RTL design and Synthesis | âœ… |
| Day 2 | Timing libs, hierarchical vs flat synthesis and efficient flop coding styles |  |
| Day 3 | Combinational and sequential optimizations |  |
| Day 4 | GLS, blocking vs non-blocking and Synthesis-Simulation mismatch |  |
| Day 5 | Optimization in synthesis |  |




